--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_FC_V2_RTEX.twx CNC2_FC_V2_RTEX.ncd -o CNC2_FC_V2_RTEX.twr
CNC2_FC_V2_RTEX.pcf -ucf CNC2_FC_V2_RTEX.ucf

Design file:              CNC2_FC_V2_RTEX.ncd
Physical constraint file: CNC2_FC_V2_RTEX.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Tx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
M7.I                         BUFGMUX_X3Y14.I0                 0.681  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Rx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
N8.I                         BUFGMUX_X2Y10.I0                 0.739  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 173620187 paths analyzed, 14521 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.580ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMA (SLICE_X46Y20.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.180ns (Levels of Logic = 6)
  Clock Path Skew:      1.800ns (1.305 - -0.495)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y47.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.D5      net (fanout=34)       0.883   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RealScanTime<15>
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X35Y42.C4      net (fanout=2)        0.308   N51
    SLICE_X35Y42.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RealScanTime<15>
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X48Y54.B4      net (fanout=29)       2.348   AddressDecoderCS0n
    SLICE_X48Y54.BMUX    Tilo                  0.251   CNC2_FC_V2_RTEX/enc_Select
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Mmux_Laser_Select1
    SLICE_X39Y43.A4      net (fanout=25)       1.843   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Select
    SLICE_X39Y43.A       Tilo                  0.259   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<1>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X31Y26.A5      net (fanout=6)        1.903   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X31Y26.A       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1<4>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X31Y26.D3      net (fanout=7)        0.343   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X31Y26.DMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1<4>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X46Y20.CE      net (fanout=6)        2.186   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X46Y20.CLK     Tceck                 0.304   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMD_O
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     12.180ns (2.366ns logic, 9.814ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 (FF)
  Destination:          CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      9.024ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.414 - 0.417)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 to CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y45.AQ      Tcko                  0.447   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<3>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0
    SLICE_X43Y45.A2      net (fanout=4)        1.205   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<0>
    SLICE_X43Y45.A       Tilo                  0.259   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X43Y45.B2      net (fanout=21)       1.191   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X43Y45.B       Tilo                  0.259   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_rise<7>1
    SLICE_X31Y26.A4      net (fanout=86)       2.258   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_CLK_rise
    SLICE_X31Y26.A       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1<4>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X31Y26.D3      net (fanout=7)        0.343   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X31Y26.DMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1<4>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X46Y20.CE      net (fanout=6)        2.186   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X46Y20.CLK     Tceck                 0.304   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMD_O
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      9.024ns (1.841ns logic, 7.183ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2_RTEX/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      8.987ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.501 - 0.519)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX/LocalBusBridge_1/m_last_ibus_WE to CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y55.AQ      Tcko                  0.391   CNC2_FC_V2_RTEX/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC_V2_RTEX/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X37Y55.A5      net (fanout=36)       1.322   CNC2_FC_V2_RTEX/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X37Y55.A       Tilo                  0.259   CNC2_FC_V2_RTEX/m_last_Led_Request
                                                       CNC2_FC_V2_RTEX/LocalBusBridge_1/IBUS_Write1
    SLICE_X39Y43.A6      net (fanout=5)        1.448   CNC2_FC_V2_RTEX/ibus_Write
    SLICE_X39Y43.A       Tilo                  0.259   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<1>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X31Y26.A5      net (fanout=6)        1.903   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X31Y26.A       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1<4>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X31Y26.D3      net (fanout=7)        0.343   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X31Y26.DMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1<4>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X46Y20.CE      net (fanout=6)        2.186   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X46Y20.CLK     Tceck                 0.304   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMD_O
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      8.987ns (1.785ns logic, 7.202ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMB (SLICE_X46Y20.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.180ns (Levels of Logic = 6)
  Clock Path Skew:      1.800ns (1.305 - -0.495)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y47.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.D5      net (fanout=34)       0.883   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RealScanTime<15>
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X35Y42.C4      net (fanout=2)        0.308   N51
    SLICE_X35Y42.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RealScanTime<15>
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X48Y54.B4      net (fanout=29)       2.348   AddressDecoderCS0n
    SLICE_X48Y54.BMUX    Tilo                  0.251   CNC2_FC_V2_RTEX/enc_Select
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Mmux_Laser_Select1
    SLICE_X39Y43.A4      net (fanout=25)       1.843   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Select
    SLICE_X39Y43.A       Tilo                  0.259   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<1>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X31Y26.A5      net (fanout=6)        1.903   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X31Y26.A       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1<4>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X31Y26.D3      net (fanout=7)        0.343   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X31Y26.DMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1<4>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X46Y20.CE      net (fanout=6)        2.186   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X46Y20.CLK     Tceck                 0.304   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMD_O
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     12.180ns (2.366ns logic, 9.814ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 (FF)
  Destination:          CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      9.024ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.414 - 0.417)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 to CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y45.AQ      Tcko                  0.447   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<3>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0
    SLICE_X43Y45.A2      net (fanout=4)        1.205   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<0>
    SLICE_X43Y45.A       Tilo                  0.259   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X43Y45.B2      net (fanout=21)       1.191   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X43Y45.B       Tilo                  0.259   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_rise<7>1
    SLICE_X31Y26.A4      net (fanout=86)       2.258   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_CLK_rise
    SLICE_X31Y26.A       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1<4>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X31Y26.D3      net (fanout=7)        0.343   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X31Y26.DMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1<4>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X46Y20.CE      net (fanout=6)        2.186   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X46Y20.CLK     Tceck                 0.304   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMD_O
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      9.024ns (1.841ns logic, 7.183ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2_RTEX/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      8.987ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.501 - 0.519)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX/LocalBusBridge_1/m_last_ibus_WE to CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y55.AQ      Tcko                  0.391   CNC2_FC_V2_RTEX/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC_V2_RTEX/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X37Y55.A5      net (fanout=36)       1.322   CNC2_FC_V2_RTEX/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X37Y55.A       Tilo                  0.259   CNC2_FC_V2_RTEX/m_last_Led_Request
                                                       CNC2_FC_V2_RTEX/LocalBusBridge_1/IBUS_Write1
    SLICE_X39Y43.A6      net (fanout=5)        1.448   CNC2_FC_V2_RTEX/ibus_Write
    SLICE_X39Y43.A       Tilo                  0.259   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<1>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X31Y26.A5      net (fanout=6)        1.903   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X31Y26.A       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1<4>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X31Y26.D3      net (fanout=7)        0.343   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X31Y26.DMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1<4>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X46Y20.CE      net (fanout=6)        2.186   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X46Y20.CLK     Tceck                 0.304   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMD_O
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      8.987ns (1.785ns logic, 7.202ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMC (SLICE_X46Y20.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.180ns (Levels of Logic = 6)
  Clock Path Skew:      1.800ns (1.305 - -0.495)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y47.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.D5      net (fanout=34)       0.883   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RealScanTime<15>
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X35Y42.C4      net (fanout=2)        0.308   N51
    SLICE_X35Y42.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RealScanTime<15>
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X48Y54.B4      net (fanout=29)       2.348   AddressDecoderCS0n
    SLICE_X48Y54.BMUX    Tilo                  0.251   CNC2_FC_V2_RTEX/enc_Select
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Mmux_Laser_Select1
    SLICE_X39Y43.A4      net (fanout=25)       1.843   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Select
    SLICE_X39Y43.A       Tilo                  0.259   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<1>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X31Y26.A5      net (fanout=6)        1.903   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X31Y26.A       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1<4>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X31Y26.D3      net (fanout=7)        0.343   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X31Y26.DMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1<4>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X46Y20.CE      net (fanout=6)        2.186   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X46Y20.CLK     Tceck                 0.304   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMD_O
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     12.180ns (2.366ns logic, 9.814ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 (FF)
  Destination:          CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMC (RAM)
  Requirement:          25.000ns
  Data Path Delay:      9.024ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.414 - 0.417)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 to CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y45.AQ      Tcko                  0.447   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<3>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0
    SLICE_X43Y45.A2      net (fanout=4)        1.205   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<0>
    SLICE_X43Y45.A       Tilo                  0.259   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X43Y45.B2      net (fanout=21)       1.191   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X43Y45.B       Tilo                  0.259   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_rise<7>1
    SLICE_X31Y26.A4      net (fanout=86)       2.258   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/XY2_CLK_rise
    SLICE_X31Y26.A       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1<4>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X31Y26.D3      net (fanout=7)        0.343   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X31Y26.DMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1<4>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X46Y20.CE      net (fanout=6)        2.186   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X46Y20.CLK     Tceck                 0.304   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMD_O
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      9.024ns (1.841ns logic, 7.183ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2_RTEX/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMC (RAM)
  Requirement:          25.000ns
  Data Path Delay:      8.987ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.501 - 0.519)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX/LocalBusBridge_1/m_last_ibus_WE to CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y55.AQ      Tcko                  0.391   CNC2_FC_V2_RTEX/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC_V2_RTEX/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X37Y55.A5      net (fanout=36)       1.322   CNC2_FC_V2_RTEX/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X37Y55.A       Tilo                  0.259   CNC2_FC_V2_RTEX/m_last_Led_Request
                                                       CNC2_FC_V2_RTEX/LocalBusBridge_1/IBUS_Write1
    SLICE_X39Y43.A6      net (fanout=5)        1.448   CNC2_FC_V2_RTEX/ibus_Write
    SLICE_X39Y43.A       Tilo                  0.259   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<1>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X31Y26.A5      net (fanout=6)        1.903   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X31Y26.A       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1<4>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X31Y26.D3      net (fanout=7)        0.343   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X31Y26.DMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1<4>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X46Y20.CE      net (fanout=6)        2.186   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X46Y20.CLK     Tceck                 0.304   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMD_O
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      8.987ns (1.785ns logic, 7.202ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMA (SLICE_X34Y57.AX), 14 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.790ns (Levels of Logic = 2)
  Clock Path Skew:      1.361ns (1.075 - -0.286)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y47.CQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X37Y50.C4      net (fanout=24)       0.483   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X37Y50.C       Tilo                  0.156   CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst1
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst11
    SLICE_X35Y56.C2      net (fanout=16)       0.655   CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst1
    SLICE_X35Y56.C       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<25>
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<9>LogicTrst
    SLICE_X34Y57.AX      net (fanout=74)       0.260   CNC2_FC_V2_RTEX/ibus_DataIn<9>
    SLICE_X34Y57.CLK     Tdh         (-Th)     0.120   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMD_O
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      1.790ns (0.392ns logic, 1.398ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.214ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.985ns (Levels of Logic = 2)
  Clock Path Skew:      1.361ns (1.075 - -0.286)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y47.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X37Y50.C1      net (fanout=26)       0.680   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X37Y50.C       Tilo                  0.156   CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst1
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst11
    SLICE_X35Y56.C2      net (fanout=16)       0.655   CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst1
    SLICE_X35Y56.C       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<25>
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<9>LogicTrst
    SLICE_X34Y57.AX      net (fanout=74)       0.260   CNC2_FC_V2_RTEX/ibus_DataIn<9>
    SLICE_X34Y57.CLK     Tdh         (-Th)     0.120   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMD_O
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      1.985ns (0.390ns logic, 1.595ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.291ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_9 (FF)
  Destination:          CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.123ns (Levels of Logic = 2)
  Clock Path Skew:      1.422ns (1.075 - -0.347)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_9 to CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y49.CQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<9>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_9
    SLICE_X35Y48.C6      net (fanout=1)        0.616   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<9>
    SLICE_X35Y48.C       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_WE
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<9>LogicTrst_SW1
    SLICE_X35Y56.C5      net (fanout=1)        0.857   N1345
    SLICE_X35Y56.C       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<25>
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<9>LogicTrst
    SLICE_X34Y57.AX      net (fanout=74)       0.260   CNC2_FC_V2_RTEX/ibus_DataIn<9>
    SLICE_X34Y57.CLK     Tdh         (-Th)     0.120   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMD_O
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.123ns (0.390ns logic, 1.733ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMA (SLICE_X42Y54.AX), 14 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.840ns (Levels of Logic = 1)
  Clock Path Skew:      1.399ns (1.113 - -0.286)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y47.CQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X31Y51.A2      net (fanout=24)       0.916   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X31Y51.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<23>
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<6>LogicTrst
    SLICE_X42Y54.AX      net (fanout=78)       0.688   CNC2_FC_V2_RTEX/ibus_DataIn<6>
    SLICE_X42Y54.CLK     Tdh         (-Th)     0.120   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMD_O
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      1.840ns (0.236ns logic, 1.604ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.150ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.959ns (Levels of Logic = 2)
  Clock Path Skew:      1.399ns (1.113 - -0.286)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y47.CQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X37Y50.C4      net (fanout=24)       0.483   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X37Y50.C       Tilo                  0.156   CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst1
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst11
    SLICE_X31Y51.A4      net (fanout=16)       0.396   CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst1
    SLICE_X31Y51.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<23>
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<6>LogicTrst
    SLICE_X42Y54.AX      net (fanout=78)       0.688   CNC2_FC_V2_RTEX/ibus_DataIn<6>
    SLICE_X42Y54.CLK     Tdh         (-Th)     0.120   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMD_O
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      1.959ns (0.392ns logic, 1.567ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.345ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.154ns (Levels of Logic = 2)
  Clock Path Skew:      1.399ns (1.113 - -0.286)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y47.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X37Y50.C1      net (fanout=26)       0.680   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X37Y50.C       Tilo                  0.156   CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst1
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst11
    SLICE_X31Y51.A4      net (fanout=16)       0.396   CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst1
    SLICE_X31Y51.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<23>
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<6>LogicTrst
    SLICE_X42Y54.AX      net (fanout=78)       0.688   CNC2_FC_V2_RTEX/ibus_DataIn<6>
    SLICE_X42Y54.CLK     Tdh         (-Th)     0.120   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMD_O
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.154ns (0.390ns logic, 1.764ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMB (SLICE_X38Y44.BX), 14 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.839ns (Levels of Logic = 1)
  Clock Path Skew:      1.395ns (1.109 - -0.286)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y47.CQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X32Y52.A1      net (fanout=24)       0.929   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X32Y52.A       Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<21>
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<4>LogicTrst
    SLICE_X38Y44.BX      net (fanout=79)       0.679   CNC2_FC_V2_RTEX/ibus_DataIn<4>
    SLICE_X38Y44.CLK     Tdh         (-Th)     0.111   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMD_O
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      1.839ns (0.231ns logic, 1.608ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.890ns (Levels of Logic = 2)
  Clock Path Skew:      1.395ns (1.109 - -0.286)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y47.CQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X37Y50.C4      net (fanout=24)       0.483   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X37Y50.C       Tilo                  0.156   CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst1
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst11
    SLICE_X32Y52.A5      net (fanout=16)       0.341   CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst1
    SLICE_X32Y52.A       Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<21>
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<4>LogicTrst
    SLICE_X38Y44.BX      net (fanout=79)       0.679   CNC2_FC_V2_RTEX/ibus_DataIn<4>
    SLICE_X38Y44.CLK     Tdh         (-Th)     0.111   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMD_O
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      1.890ns (0.387ns logic, 1.503ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.280ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.085ns (Levels of Logic = 2)
  Clock Path Skew:      1.395ns (1.109 - -0.286)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y47.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X37Y50.C1      net (fanout=26)       0.680   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X37Y50.C       Tilo                  0.156   CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst1
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst11
    SLICE_X32Y52.A5      net (fanout=16)       0.341   CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst1
    SLICE_X32Y52.A       Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<21>
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<4>LogicTrst
    SLICE_X38Y44.BX      net (fanout=79)       0.679   CNC2_FC_V2_RTEX/ibus_DataIn<4>
    SLICE_X38Y44.CLK     Tdh         (-Th)     0.111   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMD_O
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      2.085ns (0.385ns logic, 1.700ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_25MHz/CLK2X
  Logical resource: DCM_SP_inst_25MHz/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_50MHz
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 306 paths analyzed, 207 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.223ns.
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (SLICE_X22Y6.AX), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.176ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.144 - 0.156)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y5.DQ       Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5
    SLICE_X24Y6.A2       net (fanout=5)        0.994   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<5>
    SLICE_X24Y6.A        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o1
    SLICE_X23Y6.B3       net (fanout=1)        0.485   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o1
    SLICE_X23Y6.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o4
    SLICE_X23Y6.A5       net (fanout=1)        0.187   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o4
    SLICE_X23Y6.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o8
    SLICE_X22Y6.AX       net (fanout=1)        0.254   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o
    SLICE_X22Y6.CLK      Tdick                 0.086   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    -------------------------------------------------  ---------------------------
    Total                                      3.176ns (1.256ns logic, 1.920ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.090ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.144 - 0.156)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y5.AQ       Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0
    SLICE_X24Y7.C1       net (fanout=8)        0.856   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<0>
    SLICE_X24Y7.C        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o3
    SLICE_X23Y6.B4       net (fanout=1)        0.537   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o3
    SLICE_X23Y6.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o4
    SLICE_X23Y6.A5       net (fanout=1)        0.187   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o4
    SLICE_X23Y6.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o8
    SLICE_X22Y6.AX       net (fanout=1)        0.254   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o
    SLICE_X22Y6.CLK      Tdick                 0.086   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    -------------------------------------------------  ---------------------------
    Total                                      3.090ns (1.256ns logic, 1.834ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.003ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.279 - 0.282)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y6.BQ       Tcko                  0.408   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2
    SLICE_X25Y4.B2       net (fanout=3)        1.040   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<2>
    SLICE_X25Y4.BMUX     Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o7
    SLICE_X23Y6.A4       net (fanout=1)        0.643   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o7
    SLICE_X23Y6.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o8
    SLICE_X22Y6.AX       net (fanout=1)        0.254   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o
    SLICE_X22Y6.CLK      Tdick                 0.086   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    -------------------------------------------------  ---------------------------
    Total                                      3.003ns (1.066ns logic, 1.937ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1 (SLICE_X19Y4.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     36.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.093ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (0.305 - 0.353)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y2.DOADO8    Trcko_DOA             1.850   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    SLICE_X19Y4.A5       net (fanout=1)        1.016   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_RD<1>
    SLICE_X19Y4.CLK      Tas                   0.227   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_GND_12_o_FIFO_RD[3]_mux_13_OUT21
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1
    -------------------------------------------------  ---------------------------
    Total                                      3.093ns (2.077ns logic, 1.016ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3 (SLICE_X19Y4.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     36.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.082ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (0.305 - 0.353)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y2.DOBDO8    Trcko_DOB             1.850   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    SLICE_X19Y4.B4       net (fanout=1)        1.005   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_RD<3>
    SLICE_X19Y4.CLK      Tas                   0.227   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_GND_12_o_FIFO_RD[3]_mux_13_OUT41
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3
    -------------------------------------------------  ---------------------------
    Total                                      3.082ns (2.077ns logic, 1.005ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_1 (SLICE_X20Y6.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_0 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.388ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_0 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y6.AQ       Tcko                  0.200   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_0
    SLICE_X20Y6.BX       net (fanout=1)        0.140   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT<0>
    SLICE_X20Y6.CLK      Tckdi       (-Th)    -0.048   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_1
    -------------------------------------------------  ---------------------------
    Total                                      0.388ns (0.248ns logic, 0.140ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (SLICE_X29Y5.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y5.CQ       Tcko                  0.198   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    SLICE_X29Y5.C5       net (fanout=1)        0.051   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>
    SLICE_X29Y5.CLK      Tah         (-Th)    -0.155   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.353ns logic, 0.051ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_1 (SLICE_X19Y4.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_0 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_0 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y4.CQ       Tcko                  0.198   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_0
    SLICE_X19Y4.C5       net (fanout=3)        0.062   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
    SLICE_X19Y4.CLK      Tah         (-Th)    -0.155   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_1
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.353ns logic, 0.062ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y2.CLKBRDCLK
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TX_CLK/I0
  Logical resource: BUFG_inst_TX_CLK/I0
  Location pin: BUFGMUX_X3Y14.I0
  Clock network: IBUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXRST_GEN<2>/CLK
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXRST_GEN_0/CK
  Location pin: SLICE_X20Y5.CLK
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1330 paths analyzed, 627 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.364ns.
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT (SLICE_X3Y12.A6), 301 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_DET_ENB (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.370ns (Levels of Logic = 9)
  Clock Path Skew:      0.041ns (0.451 - 0.410)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_DET_ENB to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y13.AMUX    Tshcko                0.461   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_SFT<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_DET_ENB
    SLICE_X0Y10.A3       net (fanout=2)        1.085   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_DET_ENB
    SLICE_X0Y10.A        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD1st<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv61
    SLICE_X0Y10.B6       net (fanout=3)        0.128   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv6
    SLICE_X0Y10.B        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD1st<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o11
    SLICE_X0Y10.C4       net (fanout=2)        0.352   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN
    SLICE_X0Y10.C        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD1st<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2111
    SLICE_X0Y10.D5       net (fanout=2)        0.204   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o211
    SLICE_X0Y10.D        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD1st<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o212
    SLICE_X2Y9.B6        net (fanout=2)        0.470   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o21
    SLICE_X2Y9.B         Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o22
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o251
    SLICE_X2Y9.A5        net (fanout=4)        0.228   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
    SLICE_X2Y9.A         Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o22
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2
    SLICE_X2Y10.B2       net (fanout=2)        0.727   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2
    SLICE_X2Y10.B        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o1
    SLICE_X2Y10.C4       net (fanout=1)        0.267   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
    SLICE_X2Y10.CMUX     Tilo                  0.361   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o_2_f7
    SLICE_X3Y12.A6       net (fanout=1)        0.336   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o
    SLICE_X3Y12.CLK      Tas                   0.322   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT_rstpot
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    -------------------------------------------------  ---------------------------
    Total                                      6.370ns (2.573ns logic, 3.797ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_54 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.186ns (Levels of Logic = 8)
  Clock Path Skew:      0.001ns (0.152 - 0.151)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_54 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y8.BMUX      Tshcko                0.461   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<21>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_54
    SLICE_X0Y12.A1       net (fanout=3)        1.071   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<54>
    SLICE_X0Y12.A        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD2
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv51
    SLICE_X0Y10.C3       net (fanout=3)        0.515   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv5
    SLICE_X0Y10.C        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD1st<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2111
    SLICE_X0Y10.D5       net (fanout=2)        0.204   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o211
    SLICE_X0Y10.D        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD1st<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o212
    SLICE_X2Y9.B6        net (fanout=2)        0.470   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o21
    SLICE_X2Y9.B         Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o22
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o251
    SLICE_X2Y9.A5        net (fanout=4)        0.228   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
    SLICE_X2Y9.A         Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o22
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2
    SLICE_X2Y10.B2       net (fanout=2)        0.727   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2
    SLICE_X2Y10.B        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o1
    SLICE_X2Y10.C4       net (fanout=1)        0.267   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
    SLICE_X2Y10.CMUX     Tilo                  0.361   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o_2_f7
    SLICE_X3Y12.A6       net (fanout=1)        0.336   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o
    SLICE_X3Y12.CLK      Tas                   0.322   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT_rstpot
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    -------------------------------------------------  ---------------------------
    Total                                      6.186ns (2.368ns logic, 3.818ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_61 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.048ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (0.451 - 0.463)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_61 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.DQ       Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<61>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_61
    SLICE_X0Y10.B3       net (fanout=3)        1.166   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<61>
    SLICE_X0Y10.B        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD1st<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o11
    SLICE_X0Y10.C4       net (fanout=2)        0.352   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN
    SLICE_X0Y10.C        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD1st<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2111
    SLICE_X0Y10.D5       net (fanout=2)        0.204   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o211
    SLICE_X0Y10.D        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD1st<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o212
    SLICE_X2Y9.B6        net (fanout=2)        0.470   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o21
    SLICE_X2Y9.B         Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o22
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o251
    SLICE_X2Y9.A5        net (fanout=4)        0.228   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
    SLICE_X2Y9.A         Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o22
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2
    SLICE_X2Y10.B2       net (fanout=2)        0.727   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2
    SLICE_X2Y10.B        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o1
    SLICE_X2Y10.C4       net (fanout=1)        0.267   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
    SLICE_X2Y10.CMUX     Tilo                  0.361   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o_2_f7
    SLICE_X3Y12.A6       net (fanout=1)        0.336   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o
    SLICE_X3Y12.CLK      Tas                   0.322   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT_rstpot
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    -------------------------------------------------  ---------------------------
    Total                                      6.048ns (2.298ns logic, 3.750ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y8.WEAWEL1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.526ns (Levels of Logic = 2)
  Clock Path Skew:      -0.130ns (0.435 - 0.565)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.AQ       Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE
    SLICE_X2Y16.B5       net (fanout=8)        0.910   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE
    SLICE_X2Y16.B        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXWE11
    SLICE_X3Y16.A1       net (fanout=2)        0.435   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
    SLICE_X3Y16.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X1Y8.WEAWEL1   net (fanout=10)       2.078   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X1Y8.CLKAWRCLK Trcck_WEA             0.250   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.526ns (1.103ns logic, 3.423ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.519ns (Levels of Logic = 2)
  Clock Path Skew:      -0.127ns (0.435 - 0.562)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y12.AQ       Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    SLICE_X2Y16.B3       net (fanout=9)        0.903   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    SLICE_X2Y16.B        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXWE11
    SLICE_X3Y16.A1       net (fanout=2)        0.435   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
    SLICE_X3Y16.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X1Y8.WEAWEL1   net (fanout=10)       2.078   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X1Y8.CLKAWRCLK Trcck_WEA             0.250   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.519ns (1.103ns logic, 3.416ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.168ns (Levels of Logic = 2)
  Clock Path Skew:      -0.128ns (0.435 - 0.563)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y13.AQ       Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
    SLICE_X2Y16.B6       net (fanout=9)        0.496   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
    SLICE_X2Y16.B        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXWE11
    SLICE_X3Y16.A1       net (fanout=2)        0.435   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
    SLICE_X3Y16.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X1Y8.WEAWEL1   net (fanout=10)       2.078   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X1Y8.CLKAWRCLK Trcck_WEA             0.250   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.168ns (1.159ns logic, 3.009ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y8.WEBWEU0), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.429ns (Levels of Logic = 2)
  Clock Path Skew:      -0.130ns (0.435 - 0.565)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.AQ       Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE
    SLICE_X2Y16.B5       net (fanout=8)        0.910   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE
    SLICE_X2Y16.B        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXWE11
    SLICE_X3Y16.A1       net (fanout=2)        0.435   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
    SLICE_X3Y16.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X1Y8.WEBWEU0   net (fanout=10)       1.981   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X1Y8.CLKAWRCLK Trcck_WEB             0.250   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.429ns (1.103ns logic, 3.326ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.422ns (Levels of Logic = 2)
  Clock Path Skew:      -0.127ns (0.435 - 0.562)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y12.AQ       Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    SLICE_X2Y16.B3       net (fanout=9)        0.903   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    SLICE_X2Y16.B        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXWE11
    SLICE_X3Y16.A1       net (fanout=2)        0.435   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
    SLICE_X3Y16.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X1Y8.WEBWEU0   net (fanout=10)       1.981   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X1Y8.CLKAWRCLK Trcck_WEB             0.250   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.422ns (1.103ns logic, 3.319ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.071ns (Levels of Logic = 2)
  Clock Path Skew:      -0.128ns (0.435 - 0.563)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y13.AQ       Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
    SLICE_X2Y16.B6       net (fanout=9)        0.496   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
    SLICE_X2Y16.B        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXWE11
    SLICE_X3Y16.A1       net (fanout=2)        0.435   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
    SLICE_X3Y16.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X1Y8.WEBWEU0   net (fanout=10)       1.981   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X1Y8.CLKAWRCLK Trcck_WEB             0.250   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.071ns (1.159ns logic, 2.912ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (SLICE_X4Y18.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y18.CQ       Tcko                  0.200   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    SLICE_X4Y18.C5       net (fanout=1)        0.060   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>
    SLICE_X4Y18.CLK      Tah         (-Th)    -0.121   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.321ns logic, 0.060ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_7 (SLICE_X12Y12.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_6 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_6 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y12.CQ      Tcko                  0.200   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_6
    SLICE_X12Y12.DX      net (fanout=2)        0.137   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT<6>
    SLICE_X12Y12.CLK     Tckdi       (-Th)    -0.048   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_7
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (SLICE_X4Y18.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y18.BQ       Tcko                  0.200   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    SLICE_X4Y18.B5       net (fanout=1)        0.070   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<1>
    SLICE_X4Y18.CLK      Tah         (-Th)    -0.121   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<1>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.321ns logic, 0.070ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y8.CLKAWRCLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RX_CLK/I0
  Logical resource: BUFG_inst_RX_CLK/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: IBUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<36>/CLK
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_31/CK
  Location pin: SLICE_X0Y9.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_80TO50TIG_path" TIG;

 408 paths analyzed, 70 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2 (SLICE_X27Y34.CE), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.668ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2 (FF)
  Data Path Delay:      7.792ns (Levels of Logic = 6)
  Clock Path Skew:      0.109ns (0.924 - 0.815)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y47.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.D5      net (fanout=34)       0.883   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.D       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RealScanTime<15>
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X35Y40.C1      net (fanout=1)        0.609   N49
    SLICE_X35Y40.C       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X35Y40.D5      net (fanout=23)       0.225   AddressDecoderCS5n
    SLICE_X35Y40.DMUX    Tilo                  0.313   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_CS_n1
    SLICE_X35Y30.B5      net (fanout=1)        1.333   RTEXPartition_inst/IPCtrl_CS_n
    SLICE_X35Y30.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC1
    SLICE_X34Y30.B2      net (fanout=2)        1.059   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC
    SLICE_X34Y30.B       Tilo                  0.203   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X34Y30.A5      net (fanout=1)        0.222   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X34Y30.A       Tilo                  0.203   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X27Y34.CE      net (fanout=4)        1.163   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X27Y34.CLK     Tceck                 0.340   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<3>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2
    -------------------------------------------------  ---------------------------
    Total                                      7.792ns (2.298ns logic, 5.494ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.482ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2 (FF)
  Data Path Delay:      7.606ns (Levels of Logic = 6)
  Clock Path Skew:      0.109ns (0.924 - 0.815)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y47.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.D5      net (fanout=34)       0.883   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.D       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RealScanTime<15>
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X35Y40.C1      net (fanout=1)        0.609   N49
    SLICE_X35Y40.C       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X34Y32.C5      net (fanout=23)       1.285   AddressDecoderCS5n
    SLICE_X34Y32.CMUX    Tilo                  0.261   RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_State_FSM_FFd2
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_RD_n1
    SLICE_X35Y30.B4      net (fanout=2)        0.720   RTEXPartition_inst/IPCtrl_RD_n
    SLICE_X35Y30.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/D_EN1
    SLICE_X34Y30.B3      net (fanout=1)        0.532   RTEXPartition_inst/RTEX_inst/DATA_EN
    SLICE_X34Y30.B       Tilo                  0.203   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X34Y30.A5      net (fanout=1)        0.222   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X34Y30.A       Tilo                  0.203   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X27Y34.CE      net (fanout=4)        1.163   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X27Y34.CLK     Tceck                 0.340   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<3>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2
    -------------------------------------------------  ---------------------------
    Total                                      7.606ns (2.192ns logic, 5.414ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.416ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2 (FF)
  Data Path Delay:      7.540ns (Levels of Logic = 6)
  Clock Path Skew:      0.109ns (0.924 - 0.815)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y47.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.D5      net (fanout=34)       0.883   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.D       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RealScanTime<15>
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X35Y40.C1      net (fanout=1)        0.609   N49
    SLICE_X35Y40.C       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X35Y40.D5      net (fanout=23)       0.225   AddressDecoderCS5n
    SLICE_X35Y40.D       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_WR_n1
    SLICE_X35Y30.B3      net (fanout=2)        1.135   RTEXPartition_inst/IPCtrl_WR_n
    SLICE_X35Y30.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC1
    SLICE_X34Y30.B2      net (fanout=2)        1.059   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC
    SLICE_X34Y30.B       Tilo                  0.203   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X34Y30.A5      net (fanout=1)        0.222   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X34Y30.A       Tilo                  0.203   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X27Y34.CE      net (fanout=4)        1.163   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X27Y34.CLK     Tceck                 0.340   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<3>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2
    -------------------------------------------------  ---------------------------
    Total                                      7.540ns (2.244ns logic, 5.296ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_1 (SLICE_X27Y34.CE), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.652ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_1 (FF)
  Data Path Delay:      7.776ns (Levels of Logic = 6)
  Clock Path Skew:      0.109ns (0.924 - 0.815)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y47.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.D5      net (fanout=34)       0.883   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.D       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RealScanTime<15>
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X35Y40.C1      net (fanout=1)        0.609   N49
    SLICE_X35Y40.C       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X35Y40.D5      net (fanout=23)       0.225   AddressDecoderCS5n
    SLICE_X35Y40.DMUX    Tilo                  0.313   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_CS_n1
    SLICE_X35Y30.B5      net (fanout=1)        1.333   RTEXPartition_inst/IPCtrl_CS_n
    SLICE_X35Y30.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC1
    SLICE_X34Y30.B2      net (fanout=2)        1.059   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC
    SLICE_X34Y30.B       Tilo                  0.203   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X34Y30.A5      net (fanout=1)        0.222   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X34Y30.A       Tilo                  0.203   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X27Y34.CE      net (fanout=4)        1.163   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X27Y34.CLK     Tceck                 0.324   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<3>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_1
    -------------------------------------------------  ---------------------------
    Total                                      7.776ns (2.282ns logic, 5.494ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.466ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_1 (FF)
  Data Path Delay:      7.590ns (Levels of Logic = 6)
  Clock Path Skew:      0.109ns (0.924 - 0.815)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y47.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.D5      net (fanout=34)       0.883   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.D       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RealScanTime<15>
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X35Y40.C1      net (fanout=1)        0.609   N49
    SLICE_X35Y40.C       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X34Y32.C5      net (fanout=23)       1.285   AddressDecoderCS5n
    SLICE_X34Y32.CMUX    Tilo                  0.261   RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_State_FSM_FFd2
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_RD_n1
    SLICE_X35Y30.B4      net (fanout=2)        0.720   RTEXPartition_inst/IPCtrl_RD_n
    SLICE_X35Y30.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/D_EN1
    SLICE_X34Y30.B3      net (fanout=1)        0.532   RTEXPartition_inst/RTEX_inst/DATA_EN
    SLICE_X34Y30.B       Tilo                  0.203   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X34Y30.A5      net (fanout=1)        0.222   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X34Y30.A       Tilo                  0.203   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X27Y34.CE      net (fanout=4)        1.163   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X27Y34.CLK     Tceck                 0.324   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<3>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_1
    -------------------------------------------------  ---------------------------
    Total                                      7.590ns (2.176ns logic, 5.414ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.400ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_1 (FF)
  Data Path Delay:      7.524ns (Levels of Logic = 6)
  Clock Path Skew:      0.109ns (0.924 - 0.815)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y47.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.D5      net (fanout=34)       0.883   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.D       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RealScanTime<15>
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X35Y40.C1      net (fanout=1)        0.609   N49
    SLICE_X35Y40.C       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X35Y40.D5      net (fanout=23)       0.225   AddressDecoderCS5n
    SLICE_X35Y40.D       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_WR_n1
    SLICE_X35Y30.B3      net (fanout=2)        1.135   RTEXPartition_inst/IPCtrl_WR_n
    SLICE_X35Y30.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC1
    SLICE_X34Y30.B2      net (fanout=2)        1.059   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC
    SLICE_X34Y30.B       Tilo                  0.203   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X34Y30.A5      net (fanout=1)        0.222   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X34Y30.A       Tilo                  0.203   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X27Y34.CE      net (fanout=4)        1.163   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X27Y34.CLK     Tceck                 0.324   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<3>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_1
    -------------------------------------------------  ---------------------------
    Total                                      7.524ns (2.228ns logic, 5.296ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_3 (SLICE_X27Y34.CE), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.644ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_3 (FF)
  Data Path Delay:      7.768ns (Levels of Logic = 6)
  Clock Path Skew:      0.109ns (0.924 - 0.815)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y47.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.D5      net (fanout=34)       0.883   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.D       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RealScanTime<15>
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X35Y40.C1      net (fanout=1)        0.609   N49
    SLICE_X35Y40.C       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X35Y40.D5      net (fanout=23)       0.225   AddressDecoderCS5n
    SLICE_X35Y40.DMUX    Tilo                  0.313   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_CS_n1
    SLICE_X35Y30.B5      net (fanout=1)        1.333   RTEXPartition_inst/IPCtrl_CS_n
    SLICE_X35Y30.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC1
    SLICE_X34Y30.B2      net (fanout=2)        1.059   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC
    SLICE_X34Y30.B       Tilo                  0.203   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X34Y30.A5      net (fanout=1)        0.222   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X34Y30.A       Tilo                  0.203   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X27Y34.CE      net (fanout=4)        1.163   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X27Y34.CLK     Tceck                 0.316   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<3>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_3
    -------------------------------------------------  ---------------------------
    Total                                      7.768ns (2.274ns logic, 5.494ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.458ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_3 (FF)
  Data Path Delay:      7.582ns (Levels of Logic = 6)
  Clock Path Skew:      0.109ns (0.924 - 0.815)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y47.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.D5      net (fanout=34)       0.883   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.D       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RealScanTime<15>
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X35Y40.C1      net (fanout=1)        0.609   N49
    SLICE_X35Y40.C       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X34Y32.C5      net (fanout=23)       1.285   AddressDecoderCS5n
    SLICE_X34Y32.CMUX    Tilo                  0.261   RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_State_FSM_FFd2
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_RD_n1
    SLICE_X35Y30.B4      net (fanout=2)        0.720   RTEXPartition_inst/IPCtrl_RD_n
    SLICE_X35Y30.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/D_EN1
    SLICE_X34Y30.B3      net (fanout=1)        0.532   RTEXPartition_inst/RTEX_inst/DATA_EN
    SLICE_X34Y30.B       Tilo                  0.203   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X34Y30.A5      net (fanout=1)        0.222   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X34Y30.A       Tilo                  0.203   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X27Y34.CE      net (fanout=4)        1.163   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X27Y34.CLK     Tceck                 0.316   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<3>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_3
    -------------------------------------------------  ---------------------------
    Total                                      7.582ns (2.168ns logic, 5.414ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.392ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_3 (FF)
  Data Path Delay:      7.516ns (Levels of Logic = 6)
  Clock Path Skew:      0.109ns (0.924 - 0.815)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y47.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.D5      net (fanout=34)       0.883   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.D       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RealScanTime<15>
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X35Y40.C1      net (fanout=1)        0.609   N49
    SLICE_X35Y40.C       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X35Y40.D5      net (fanout=23)       0.225   AddressDecoderCS5n
    SLICE_X35Y40.D       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_WR_n1
    SLICE_X35Y30.B3      net (fanout=2)        1.135   RTEXPartition_inst/IPCtrl_WR_n
    SLICE_X35Y30.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC1
    SLICE_X34Y30.B2      net (fanout=2)        1.059   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC
    SLICE_X34Y30.B       Tilo                  0.203   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X34Y30.A5      net (fanout=1)        0.222   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X34Y30.A       Tilo                  0.203   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X27Y34.CE      net (fanout=4)        1.163   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X27Y34.CLK     Tceck                 0.316   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<3>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_3
    -------------------------------------------------  ---------------------------
    Total                                      7.516ns (2.220ns logic, 5.296ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_80TO50TIG_path" TIG;
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_11 (SLICE_X33Y23.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.302ns (datapath - clock path skew - uncertainty)
  Source:               RTEXPartition_inst/m_Ram_FF_27 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_11 (FF)
  Data Path Delay:      0.444ns (Levels of Logic = 0)
  Clock Path Skew:      0.761ns (1.160 - 0.399)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/m_Ram_FF_27 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y24.BQ      Tcko                  0.198   RTEXPartition_inst/m_Ram_ff_29
                                                       RTEXPartition_inst/m_Ram_FF_27
    SLICE_X33Y23.DX      net (fanout=1)        0.187   RTEXPartition_inst/m_Ram_ff_27
    SLICE_X33Y23.CLK     Tckdi       (-Th)    -0.059   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_11
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.257ns logic, 0.187ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_13 (SLICE_X33Y25.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.301ns (datapath - clock path skew - uncertainty)
  Source:               RTEXPartition_inst/m_Ram_FF_29 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_13 (FF)
  Data Path Delay:      0.447ns (Levels of Logic = 0)
  Clock Path Skew:      0.763ns (1.162 - 0.399)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/m_Ram_FF_29 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y24.DQ      Tcko                  0.198   RTEXPartition_inst/m_Ram_ff_29
                                                       RTEXPartition_inst/m_Ram_FF_29
    SLICE_X33Y25.BX      net (fanout=1)        0.190   RTEXPartition_inst/m_Ram_ff_29
    SLICE_X33Y25.CLK     Tckdi       (-Th)    -0.059   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_15
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_13
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.257ns logic, 0.190ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_10 (SLICE_X33Y23.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.270ns (datapath - clock path skew - uncertainty)
  Source:               RTEXPartition_inst/m_Ram_FF_26 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_10 (FF)
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.761ns (1.160 - 0.399)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/m_Ram_FF_26 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y24.AQ      Tcko                  0.198   RTEXPartition_inst/m_Ram_ff_29
                                                       RTEXPartition_inst/m_Ram_FF_26
    SLICE_X33Y23.CX      net (fanout=1)        0.219   RTEXPartition_inst/m_Ram_ff_26
    SLICE_X33Y23.CLK     Tckdi       (-Th)    -0.059   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_10
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.257ns logic, 0.219ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3246990 paths analyzed, 13871 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.213ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X0Y20.DIA10), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.066ns (Levels of Logic = 5)
  Clock Path Skew:      0.113ns (0.539 - 0.426)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y47.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.D5      net (fanout=34)       0.883   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RealScanTime<15>
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X33Y44.B5      net (fanout=2)        0.577   N51
    SLICE_X33Y44.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Select_GND_513_o_AND_492_o_inv
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X37Y50.C3      net (fanout=24)       1.284   AddressDecoderCS2n
    SLICE_X37Y50.C       Tilo                  0.259   CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst1
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst11
    SLICE_X35Y55.A4      net (fanout=16)       2.369   CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst1
    SLICE_X35Y55.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<27>
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<10>LogicTrst
    SLICE_X1Y40.A5       net (fanout=74)       4.407   CNC2_FC_V2_RTEX/ibus_DataIn<10>
    SLICE_X1Y40.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_StartInADDR<11>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<10>LogicTrst1
    RAMB16_X0Y20.DIA10   net (fanout=1)        0.489   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<10>
    RAMB16_X0Y20.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     12.066ns (2.057ns logic, 10.009ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.045ns (Levels of Logic = 5)
  Clock Path Skew:      0.113ns (0.539 - 0.426)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y47.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.D5      net (fanout=34)       0.883   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.D       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RealScanTime<15>
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X35Y40.C1      net (fanout=1)        0.609   N49
    SLICE_X35Y40.C       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X37Y50.C2      net (fanout=23)       1.285   AddressDecoderCS5n
    SLICE_X37Y50.C       Tilo                  0.259   CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst1
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst11
    SLICE_X35Y55.A4      net (fanout=16)       2.369   CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst1
    SLICE_X35Y55.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<27>
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<10>LogicTrst
    SLICE_X1Y40.A5       net (fanout=74)       4.407   CNC2_FC_V2_RTEX/ibus_DataIn<10>
    SLICE_X1Y40.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_StartInADDR<11>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<10>LogicTrst1
    RAMB16_X0Y20.DIA10   net (fanout=1)        0.489   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<10>
    RAMB16_X0Y20.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     12.045ns (2.003ns logic, 10.042ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2_RTEX/LocalBusBridge_1/m_BusDataOut_10 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      9.503ns (Levels of Logic = 3)
  Clock Path Skew:      -2.076ns (-0.143 - 1.933)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX/LocalBusBridge_1/m_BusDataOut_10 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y55.DQ      Tcko                  0.391   CNC2_FC_V2_RTEX/LocalBusBridge_1/m_BusDataOut<10>
                                                       CNC2_FC_V2_RTEX/LocalBusBridge_1/m_BusDataOut_10
    SLICE_X34Y49.B3      net (fanout=1)        1.006   CNC2_FC_V2_RTEX/LocalBusBridge_1/m_BusDataOut<10>
    SLICE_X34Y49.B       Tilo                  0.203   LocalBusBridgeAleDec_inst/m_lastWR
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<10>LogicTrst_SW1
    SLICE_X35Y55.A5      net (fanout=1)        2.189   N1347
    SLICE_X35Y55.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<27>
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<10>LogicTrst
    SLICE_X1Y40.A5       net (fanout=74)       4.407   CNC2_FC_V2_RTEX/ibus_DataIn<10>
    SLICE_X1Y40.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_StartInADDR<11>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<10>LogicTrst1
    RAMB16_X0Y20.DIA10   net (fanout=1)        0.489   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<10>
    RAMB16_X0Y20.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                      9.503ns (1.412ns logic, 8.091ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X0Y24.DIA0), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.954ns (Levels of Logic = 5)
  Clock Path Skew:      0.096ns (0.614 - 0.518)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y47.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.D5      net (fanout=34)       0.883   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RealScanTime<15>
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X33Y44.B5      net (fanout=2)        0.577   N51
    SLICE_X33Y44.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Select_GND_513_o_AND_492_o_inv
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X37Y50.C3      net (fanout=24)       1.284   AddressDecoderCS2n
    SLICE_X37Y50.C       Tilo                  0.259   CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst1
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst11
    SLICE_X37Y51.A4      net (fanout=16)       1.762   CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst1
    SLICE_X37Y51.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<17>
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst
    SLICE_X5Y48.B2       net (fanout=88)       4.954   CNC2_FC_V2_RTEX/ibus_DataIn<0>
    SLICE_X5Y48.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<13>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<0>LogicTrst1
    RAMB16_X0Y24.DIA0    net (fanout=1)        0.437   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<0>
    RAMB16_X0Y24.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.954ns (2.057ns logic, 9.897ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.933ns (Levels of Logic = 5)
  Clock Path Skew:      0.096ns (0.614 - 0.518)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y47.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.D5      net (fanout=34)       0.883   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.D       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RealScanTime<15>
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X35Y40.C1      net (fanout=1)        0.609   N49
    SLICE_X35Y40.C       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X37Y50.C2      net (fanout=23)       1.285   AddressDecoderCS5n
    SLICE_X37Y50.C       Tilo                  0.259   CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst1
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst11
    SLICE_X37Y51.A4      net (fanout=16)       1.762   CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst1
    SLICE_X37Y51.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<17>
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst
    SLICE_X5Y48.B2       net (fanout=88)       4.954   CNC2_FC_V2_RTEX/ibus_DataIn<0>
    SLICE_X5Y48.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<13>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<0>LogicTrst1
    RAMB16_X0Y24.DIA0    net (fanout=1)        0.437   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<0>
    RAMB16_X0Y24.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.933ns (2.003ns logic, 9.930ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.415ns (Levels of Logic = 5)
  Clock Path Skew:      0.096ns (0.614 - 0.518)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y47.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.D5      net (fanout=34)       0.883   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RealScanTime<15>
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X35Y42.C4      net (fanout=2)        0.308   N51
    SLICE_X35Y42.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RealScanTime<15>
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X37Y50.C5      net (fanout=29)       1.014   AddressDecoderCS0n
    SLICE_X37Y50.C       Tilo                  0.259   CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst1
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst11
    SLICE_X37Y51.A4      net (fanout=16)       1.762   CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst1
    SLICE_X37Y51.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<17>
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst
    SLICE_X5Y48.B2       net (fanout=88)       4.954   CNC2_FC_V2_RTEX/ibus_DataIn<0>
    SLICE_X5Y48.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<13>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<0>LogicTrst1
    RAMB16_X0Y24.DIA0    net (fanout=1)        0.437   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<0>
    RAMB16_X0Y24.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.415ns (2.057ns logic, 9.358ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X0Y22.DIA10), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.892ns (Levels of Logic = 5)
  Clock Path Skew:      0.122ns (0.548 - 0.426)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y47.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.D5      net (fanout=34)       0.883   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RealScanTime<15>
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X33Y44.B5      net (fanout=2)        0.577   N51
    SLICE_X33Y44.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Select_GND_513_o_AND_492_o_inv
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X37Y50.C3      net (fanout=24)       1.284   AddressDecoderCS2n
    SLICE_X37Y50.C       Tilo                  0.259   CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst1
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst11
    SLICE_X35Y55.A4      net (fanout=16)       2.369   CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst1
    SLICE_X35Y55.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<27>
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<10>LogicTrst
    SLICE_X0Y45.A3       net (fanout=74)       4.127   CNC2_FC_V2_RTEX/ibus_DataIn<10>
    SLICE_X0Y45.A        Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<10>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<10>LogicTrst1
    RAMB16_X0Y22.DIA10   net (fanout=1)        0.649   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<10>
    RAMB16_X0Y22.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.892ns (2.003ns logic, 9.889ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.871ns (Levels of Logic = 5)
  Clock Path Skew:      0.122ns (0.548 - 0.426)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y47.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.D5      net (fanout=34)       0.883   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y42.D       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RealScanTime<15>
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X35Y40.C1      net (fanout=1)        0.609   N49
    SLICE_X35Y40.C       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X37Y50.C2      net (fanout=23)       1.285   AddressDecoderCS5n
    SLICE_X37Y50.C       Tilo                  0.259   CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst1
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst11
    SLICE_X35Y55.A4      net (fanout=16)       2.369   CNC2_FC_V2_RTEX/ibus_DataIn<0>LogicTrst1
    SLICE_X35Y55.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<27>
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<10>LogicTrst
    SLICE_X0Y45.A3       net (fanout=74)       4.127   CNC2_FC_V2_RTEX/ibus_DataIn<10>
    SLICE_X0Y45.A        Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<10>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<10>LogicTrst1
    RAMB16_X0Y22.DIA10   net (fanout=1)        0.649   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<10>
    RAMB16_X0Y22.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.871ns (1.949ns logic, 9.922ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2_RTEX/LocalBusBridge_1/m_BusDataOut_10 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      9.329ns (Levels of Logic = 3)
  Clock Path Skew:      -2.067ns (-0.134 - 1.933)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX/LocalBusBridge_1/m_BusDataOut_10 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y55.DQ      Tcko                  0.391   CNC2_FC_V2_RTEX/LocalBusBridge_1/m_BusDataOut<10>
                                                       CNC2_FC_V2_RTEX/LocalBusBridge_1/m_BusDataOut_10
    SLICE_X34Y49.B3      net (fanout=1)        1.006   CNC2_FC_V2_RTEX/LocalBusBridge_1/m_BusDataOut<10>
    SLICE_X34Y49.B       Tilo                  0.203   LocalBusBridgeAleDec_inst/m_lastWR
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<10>LogicTrst_SW1
    SLICE_X35Y55.A5      net (fanout=1)        2.189   N1347
    SLICE_X35Y55.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<27>
                                                       CNC2_FC_V2_RTEX/ibus_DataIn<10>LogicTrst
    SLICE_X0Y45.A3       net (fanout=74)       4.127   CNC2_FC_V2_RTEX/ibus_DataIn<10>
    SLICE_X0Y45.A        Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<10>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<10>LogicTrst1
    RAMB16_X0Y22.DIA10   net (fanout=1)        0.649   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<10>
    RAMB16_X0Y22.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                      9.329ns (1.358ns logic, 7.971ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X0Y22.ADDRB12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2_7 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.259ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.290 - 0.293)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2_7 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y46.AQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2<8>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2_7
    RAMB16_X0Y22.ADDRB12 net (fanout=3)        0.127   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2<7>
    RAMB16_X0Y22.CLKB    Trckc_ADDRB (-Th)     0.066   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                      0.259ns (0.132ns logic, 0.127ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X0Y22.ADDRB13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.358ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2_8 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.290 - 0.293)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2_8 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y46.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2<8>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2_8
    RAMB16_X0Y22.ADDRB13 net (fanout=2)        0.223   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2<8>
    RAMB16_X0Y22.CLKB    Trckc_ADDRB (-Th)     0.066   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.132ns logic, 0.223ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/LocalBusBridgeSRI_1/m_llast_ibus_RD (SLICE_X24Y49.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_last_ibus_RD (FF)
  Destination:          SRIPartition_1/LocalBusBridgeSRI_1/m_llast_ibus_RD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_last_ibus_RD to SRIPartition_1/LocalBusBridgeSRI_1/m_llast_ibus_RD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y49.CQ      Tcko                  0.200   SRIPartition_1/LocalBusBridgeSRI_1/m_llast_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_last_ibus_RD
    SLICE_X24Y49.DX      net (fanout=2)        0.131   SRIPartition_1/LocalBusBridgeSRI_1/m_last_ibus_RD
    SLICE_X24Y49.CLK     Tckdi       (-Th)    -0.048   SRIPartition_1/LocalBusBridgeSRI_1/m_llast_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_llast_ibus_RD
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X0Y20.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X0Y26.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 50389483 paths analyzed, 14463 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.241ns.
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y2.DIADI0), 5467968 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.933ns (Levels of Logic = 14)
  Clock Path Skew:      0.027ns (0.340 - 0.313)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.AQ       Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_4_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1
    SLICE_X19Y8.A1       net (fanout=2)        1.089   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1
    SLICE_X19Y8.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG61
    SLICE_X20Y8.C4       net (fanout=50)       0.579   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_AXIS_LIM<5>
    SLICE_X20Y8.C        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG_1_1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1111
    SLICE_X21Y9.C1       net (fanout=1)        0.710   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1111
    SLICE_X21Y9.C        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_6_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1113
    SLICE_X28Y4.D1       net (fanout=4)        1.766   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE111
    SLICE_X28Y4.COUT     Topcyd                0.260   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE21111
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X28Y5.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X28Y5.CMUX     Tcinc                 0.272   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
    SLICE_X38Y2.C3       net (fanout=2)        1.385   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<7>
    SLICE_X38Y2.COUT     Topcyc                0.277   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<7>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X38Y3.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X38Y3.AMUX     Tcina                 0.202   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
    SLICE_X34Y1.D2       net (fanout=2)        0.920   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<9>
    SLICE_X34Y1.COUT     Topcyd                0.261   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<9>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X34Y2.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X34Y2.CMUX     Tcinc                 0.261   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
    SLICE_X40Y5.A2       net (fanout=4)        1.247   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<12>
    SLICE_X40Y5.AMUX     Topaa                 0.377   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/n1012[13:0]<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<12>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<12>
    SLICE_X34Y6.A5       net (fanout=1)        0.729   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<12>
    SLICE_X34Y6.BMUX     Topab                 0.497   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X31Y4.C1       net (fanout=8)        1.615   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X31Y4.C        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA15_SW2
    SLICE_X30Y4.C6       net (fanout=1)        0.340   RTEXPartition_inst/RTEX_inst/N644
    SLICE_X30Y4.C        Tilo                  0.204   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA15
    SLICE_X30Y4.D1       net (fanout=1)        0.793   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA14
    SLICE_X30Y4.D        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA16
    RAMB8_X1Y2.DIADI0    net (fanout=1)        1.208   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<0>
    RAMB8_X1Y2.CLKAWRCLK Trdck_DIA             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     16.933ns (4.543ns logic, 12.390ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.872ns (Levels of Logic = 13)
  Clock Path Skew:      0.027ns (0.340 - 0.313)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.AQ       Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_4_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1
    SLICE_X19Y8.A1       net (fanout=2)        1.089   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1
    SLICE_X19Y8.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG61
    SLICE_X20Y8.C4       net (fanout=50)       0.579   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_AXIS_LIM<5>
    SLICE_X20Y8.C        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG_1_1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1111
    SLICE_X21Y9.C1       net (fanout=1)        0.710   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1111
    SLICE_X21Y9.C        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_6_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1113
    SLICE_X28Y4.D1       net (fanout=4)        1.766   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE111
    SLICE_X28Y4.COUT     Topcyd                0.260   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE21111
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X28Y5.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X28Y5.CMUX     Tcinc                 0.272   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
    SLICE_X38Y2.C3       net (fanout=2)        1.385   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<7>
    SLICE_X38Y2.COUT     Topcyc                0.277   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<7>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X38Y3.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X38Y3.CMUX     Tcinc                 0.261   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
    SLICE_X34Y2.B3       net (fanout=2)        0.799   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<11>
    SLICE_X34Y2.CMUX     Topbc                 0.526   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<11>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
    SLICE_X40Y5.A2       net (fanout=4)        1.247   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<12>
    SLICE_X40Y5.AMUX     Topaa                 0.377   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/n1012[13:0]<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<12>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<12>
    SLICE_X34Y6.A5       net (fanout=1)        0.729   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<12>
    SLICE_X34Y6.BMUX     Topab                 0.497   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X31Y4.C1       net (fanout=8)        1.615   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X31Y4.C        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA15_SW2
    SLICE_X30Y4.C6       net (fanout=1)        0.340   RTEXPartition_inst/RTEX_inst/N644
    SLICE_X30Y4.C        Tilo                  0.204   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA15
    SLICE_X30Y4.D1       net (fanout=1)        0.793   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA14
    SLICE_X30Y4.D        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA16
    RAMB8_X1Y2.DIADI0    net (fanout=1)        1.208   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<0>
    RAMB8_X1Y2.CLKAWRCLK Trdck_DIA             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     16.872ns (4.606ns logic, 12.266ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.867ns (Levels of Logic = 14)
  Clock Path Skew:      0.027ns (0.340 - 0.313)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.AQ       Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_4_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1
    SLICE_X19Y8.A1       net (fanout=2)        1.089   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1
    SLICE_X19Y8.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG61
    SLICE_X20Y8.C4       net (fanout=50)       0.579   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_AXIS_LIM<5>
    SLICE_X20Y8.C        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG_1_1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1111
    SLICE_X21Y9.C1       net (fanout=1)        0.710   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1111
    SLICE_X21Y9.C        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_6_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1113
    SLICE_X28Y4.D1       net (fanout=4)        1.766   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE111
    SLICE_X28Y4.COUT     Topcyd                0.260   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE21111
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X28Y5.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X28Y5.AMUX     Tcina                 0.177   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
    SLICE_X38Y2.A1       net (fanout=2)        1.312   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<5>
    SLICE_X38Y2.COUT     Topcya                0.379   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<5>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X38Y3.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X38Y3.AMUX     Tcina                 0.202   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
    SLICE_X34Y1.D2       net (fanout=2)        0.920   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<9>
    SLICE_X34Y1.COUT     Topcyd                0.261   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<9>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X34Y2.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X34Y2.CMUX     Tcinc                 0.261   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
    SLICE_X40Y5.A2       net (fanout=4)        1.247   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<12>
    SLICE_X40Y5.AMUX     Topaa                 0.377   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/n1012[13:0]<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<12>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<12>
    SLICE_X34Y6.A5       net (fanout=1)        0.729   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<12>
    SLICE_X34Y6.BMUX     Topab                 0.497   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X31Y4.C1       net (fanout=8)        1.615   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X31Y4.C        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA15_SW2
    SLICE_X30Y4.C6       net (fanout=1)        0.340   RTEXPartition_inst/RTEX_inst/N644
    SLICE_X30Y4.C        Tilo                  0.204   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA15
    SLICE_X30Y4.D1       net (fanout=1)        0.793   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA14
    SLICE_X30Y4.D        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA16
    RAMB8_X1Y2.DIADI0    net (fanout=1)        1.208   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<0>
    RAMB8_X1Y2.CLKAWRCLK Trdck_DIA             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     16.867ns (4.550ns logic, 12.317ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y2.DIBDI8), 2594567 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.612ns (Levels of Logic = 13)
  Clock Path Skew:      0.027ns (0.340 - 0.313)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.AQ       Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_4_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1
    SLICE_X19Y8.A1       net (fanout=2)        1.089   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1
    SLICE_X19Y8.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG61
    SLICE_X20Y8.C4       net (fanout=50)       0.579   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_AXIS_LIM<5>
    SLICE_X20Y8.C        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG_1_1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1111
    SLICE_X21Y9.C1       net (fanout=1)        0.710   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1111
    SLICE_X21Y9.C        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_6_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1113
    SLICE_X28Y4.D1       net (fanout=4)        1.766   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE111
    SLICE_X28Y4.COUT     Topcyd                0.260   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE21111
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X28Y5.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X28Y5.CMUX     Tcinc                 0.272   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
    SLICE_X38Y2.C3       net (fanout=2)        1.385   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<7>
    SLICE_X38Y2.COUT     Topcyc                0.277   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<7>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X38Y3.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X38Y3.AMUX     Tcina                 0.202   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
    SLICE_X34Y1.D2       net (fanout=2)        0.920   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<9>
    SLICE_X34Y1.COUT     Topcyd                0.261   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<9>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X34Y2.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X34Y2.BMUX     Tcinb                 0.292   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
    SLICE_X26Y2.B2       net (fanout=4)        1.328   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<11>
    SLICE_X26Y2.DMUX     Topbd                 0.571   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_SYNC_ENB_PLACE_cy<13>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_SYNC_ENB_PLACE_lut<11>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_SYNC_ENB_PLACE_cy<13>
    SLICE_X24Y3.C2       net (fanout=1)        0.813   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/SYNC_ENB_PLACE<13>
    SLICE_X24Y3.COUT     Topcyc                0.295   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_TX_FRPTR_ALIAS[15]_SYNC_ENB_PLACE[15]_LessThan_453_o_cy<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_TX_FRPTR_ALIAS[15]_SYNC_ENB_PLACE[15]_LessThan_453_o_lut<6>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_TX_FRPTR_ALIAS[15]_SYNC_ENB_PLACE[15]_LessThan_453_o_cy<7>
    SLICE_X32Y8.A1       net (fanout=19)       2.023   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_TX_FRPTR_ALIAS[15]_SYNC_ENB_PLACE[15]_LessThan_453_o_cy<7>
    SLICE_X32Y8.A        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uCRC_GEN_MAS/uCRC_CCITT_MAS/C_REG<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_PAY_MUX86
    SLICE_X31Y5.B6       net (fanout=2)        0.544   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_PAY_DATA<3>
    SLICE_X31Y5.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA46
    RAMB8_X1Y2.DIBDI8    net (fanout=1)        1.082   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<3>
    RAMB8_X1Y2.CLKAWRCLK Trdck_DIB             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     16.612ns (4.364ns logic, 12.248ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.608ns (Levels of Logic = 13)
  Clock Path Skew:      0.027ns (0.340 - 0.313)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.AQ       Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_4_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1
    SLICE_X19Y8.A1       net (fanout=2)        1.089   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1
    SLICE_X19Y8.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG61
    SLICE_X20Y8.C4       net (fanout=50)       0.579   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_AXIS_LIM<5>
    SLICE_X20Y8.C        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG_1_1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1111
    SLICE_X21Y9.C1       net (fanout=1)        0.710   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1111
    SLICE_X21Y9.C        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_6_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1113
    SLICE_X28Y4.D1       net (fanout=4)        1.766   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE111
    SLICE_X28Y4.COUT     Topcyd                0.260   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE21111
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X28Y5.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X28Y5.CMUX     Tcinc                 0.272   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
    SLICE_X38Y2.C3       net (fanout=2)        1.385   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<7>
    SLICE_X38Y2.COUT     Topcyc                0.277   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<7>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X38Y3.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X38Y3.AMUX     Tcina                 0.202   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
    SLICE_X34Y1.D2       net (fanout=2)        0.920   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<9>
    SLICE_X34Y1.COUT     Topcyd                0.261   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<9>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X34Y2.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X34Y2.BMUX     Tcinb                 0.292   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
    SLICE_X26Y2.B2       net (fanout=4)        1.328   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<11>
    SLICE_X26Y2.DMUX     Topbd                 0.571   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_SYNC_ENB_PLACE_cy<13>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_SYNC_ENB_PLACE_lut<11>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_SYNC_ENB_PLACE_cy<13>
    SLICE_X24Y3.C2       net (fanout=1)        0.813   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/SYNC_ENB_PLACE<13>
    SLICE_X24Y3.COUT     Topcyc                0.291   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_TX_FRPTR_ALIAS[15]_SYNC_ENB_PLACE[15]_LessThan_453_o_cy<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_TX_FRPTR_ALIAS[15]_SYNC_ENB_PLACE[15]_LessThan_453_o_lutdi6
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_TX_FRPTR_ALIAS[15]_SYNC_ENB_PLACE[15]_LessThan_453_o_cy<7>
    SLICE_X32Y8.A1       net (fanout=19)       2.023   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_TX_FRPTR_ALIAS[15]_SYNC_ENB_PLACE[15]_LessThan_453_o_cy<7>
    SLICE_X32Y8.A        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uCRC_GEN_MAS/uCRC_CCITT_MAS/C_REG<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_PAY_MUX86
    SLICE_X31Y5.B6       net (fanout=2)        0.544   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_PAY_DATA<3>
    SLICE_X31Y5.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA46
    RAMB8_X1Y2.DIBDI8    net (fanout=1)        1.082   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<3>
    RAMB8_X1Y2.CLKAWRCLK Trdck_DIB             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     16.608ns (4.360ns logic, 12.248ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.594ns (Levels of Logic = 13)
  Clock Path Skew:      0.027ns (0.340 - 0.313)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.AQ       Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_4_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1
    SLICE_X19Y8.A1       net (fanout=2)        1.089   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1
    SLICE_X19Y8.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG61
    SLICE_X20Y8.C4       net (fanout=50)       0.579   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_AXIS_LIM<5>
    SLICE_X20Y8.C        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG_1_1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1111
    SLICE_X21Y9.C1       net (fanout=1)        0.710   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1111
    SLICE_X21Y9.C        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_6_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1113
    SLICE_X28Y4.D1       net (fanout=4)        1.766   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE111
    SLICE_X28Y4.COUT     Topcyd                0.260   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE21111
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X28Y5.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X28Y5.CMUX     Tcinc                 0.272   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
    SLICE_X38Y2.C3       net (fanout=2)        1.385   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<7>
    SLICE_X38Y2.COUT     Topcyc                0.277   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<7>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X38Y3.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X38Y3.AMUX     Tcina                 0.202   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
    SLICE_X34Y1.D2       net (fanout=2)        0.920   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<9>
    SLICE_X34Y1.COUT     Topcyd                0.261   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<9>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X34Y2.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X34Y2.AMUX     Tcina                 0.202   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
    SLICE_X26Y2.A1       net (fanout=4)        1.405   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<10>
    SLICE_X26Y2.DMUX     Topad                 0.566   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_SYNC_ENB_PLACE_cy<13>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_SYNC_ENB_PLACE_lut<10>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_SYNC_ENB_PLACE_cy<13>
    SLICE_X24Y3.C2       net (fanout=1)        0.813   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/SYNC_ENB_PLACE<13>
    SLICE_X24Y3.COUT     Topcyc                0.295   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_TX_FRPTR_ALIAS[15]_SYNC_ENB_PLACE[15]_LessThan_453_o_cy<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_TX_FRPTR_ALIAS[15]_SYNC_ENB_PLACE[15]_LessThan_453_o_lut<6>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_TX_FRPTR_ALIAS[15]_SYNC_ENB_PLACE[15]_LessThan_453_o_cy<7>
    SLICE_X32Y8.A1       net (fanout=19)       2.023   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_TX_FRPTR_ALIAS[15]_SYNC_ENB_PLACE[15]_LessThan_453_o_cy<7>
    SLICE_X32Y8.A        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uCRC_GEN_MAS/uCRC_CCITT_MAS/C_REG<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_PAY_MUX86
    SLICE_X31Y5.B6       net (fanout=2)        0.544   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_PAY_DATA<3>
    SLICE_X31Y5.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA46
    RAMB8_X1Y2.DIBDI8    net (fanout=1)        1.082   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<3>
    RAMB8_X1Y2.CLKAWRCLK Trdck_DIB             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     16.594ns (4.269ns logic, 12.325ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y2.DIBDI0), 4345715 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.257ns (Levels of Logic = 13)
  Clock Path Skew:      0.027ns (0.340 - 0.313)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.AQ       Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_4_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1
    SLICE_X19Y8.A1       net (fanout=2)        1.089   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1
    SLICE_X19Y8.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG61
    SLICE_X20Y8.C4       net (fanout=50)       0.579   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_AXIS_LIM<5>
    SLICE_X20Y8.C        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG_1_1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1111
    SLICE_X21Y9.C1       net (fanout=1)        0.710   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1111
    SLICE_X21Y9.C        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_6_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1113
    SLICE_X28Y4.D1       net (fanout=4)        1.766   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE111
    SLICE_X28Y4.COUT     Topcyd                0.260   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE21111
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X28Y5.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X28Y5.CMUX     Tcinc                 0.272   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
    SLICE_X38Y2.C3       net (fanout=2)        1.385   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<7>
    SLICE_X38Y2.COUT     Topcyc                0.277   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<7>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X38Y3.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X38Y3.AMUX     Tcina                 0.202   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
    SLICE_X34Y1.D2       net (fanout=2)        0.920   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<9>
    SLICE_X34Y1.COUT     Topcyd                0.261   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<9>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X34Y2.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X34Y2.CMUX     Tcinc                 0.261   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
    SLICE_X40Y5.A2       net (fanout=4)        1.247   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<12>
    SLICE_X40Y5.AMUX     Topaa                 0.377   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/n1012[13:0]<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<12>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<12>
    SLICE_X34Y6.A5       net (fanout=1)        0.729   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<12>
    SLICE_X34Y6.BMUX     Topab                 0.497   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X43Y3.B5       net (fanout=8)        1.110   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X43Y3.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/N471
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_PAY_MUX64_SW1
    SLICE_X31Y6.D4       net (fanout=1)        1.112   RTEXPartition_inst/RTEX_inst/N471
    SLICE_X31Y6.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA36
    RAMB8_X1Y2.DIBDI0    net (fanout=1)        1.206   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
    RAMB8_X1Y2.CLKAWRCLK Trdck_DIB             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     16.257ns (4.395ns logic, 11.862ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.196ns (Levels of Logic = 12)
  Clock Path Skew:      0.027ns (0.340 - 0.313)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.AQ       Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_4_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1
    SLICE_X19Y8.A1       net (fanout=2)        1.089   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1
    SLICE_X19Y8.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG61
    SLICE_X20Y8.C4       net (fanout=50)       0.579   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_AXIS_LIM<5>
    SLICE_X20Y8.C        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG_1_1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1111
    SLICE_X21Y9.C1       net (fanout=1)        0.710   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1111
    SLICE_X21Y9.C        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_6_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1113
    SLICE_X28Y4.D1       net (fanout=4)        1.766   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE111
    SLICE_X28Y4.COUT     Topcyd                0.260   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE21111
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X28Y5.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X28Y5.CMUX     Tcinc                 0.272   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
    SLICE_X38Y2.C3       net (fanout=2)        1.385   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<7>
    SLICE_X38Y2.COUT     Topcyc                0.277   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<7>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X38Y3.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X38Y3.CMUX     Tcinc                 0.261   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
    SLICE_X34Y2.B3       net (fanout=2)        0.799   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<11>
    SLICE_X34Y2.CMUX     Topbc                 0.526   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<11>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
    SLICE_X40Y5.A2       net (fanout=4)        1.247   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<12>
    SLICE_X40Y5.AMUX     Topaa                 0.377   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/n1012[13:0]<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<12>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<12>
    SLICE_X34Y6.A5       net (fanout=1)        0.729   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<12>
    SLICE_X34Y6.BMUX     Topab                 0.497   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X43Y3.B5       net (fanout=8)        1.110   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X43Y3.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/N471
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_PAY_MUX64_SW1
    SLICE_X31Y6.D4       net (fanout=1)        1.112   RTEXPartition_inst/RTEX_inst/N471
    SLICE_X31Y6.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA36
    RAMB8_X1Y2.DIBDI0    net (fanout=1)        1.206   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
    RAMB8_X1Y2.CLKAWRCLK Trdck_DIB             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     16.196ns (4.458ns logic, 11.738ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.191ns (Levels of Logic = 13)
  Clock Path Skew:      0.027ns (0.340 - 0.313)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.AQ       Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_4_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1
    SLICE_X19Y8.A1       net (fanout=2)        1.089   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_1
    SLICE_X19Y8.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG61
    SLICE_X20Y8.C4       net (fanout=50)       0.579   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_AXIS_LIM<5>
    SLICE_X20Y8.C        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG_1_1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1111
    SLICE_X21Y9.C1       net (fanout=1)        0.710   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1111
    SLICE_X21Y9.C        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_6_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1113
    SLICE_X28Y4.D1       net (fanout=4)        1.766   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE111
    SLICE_X28Y4.COUT     Topcyd                0.260   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE21111
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X28Y5.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X28Y5.AMUX     Tcina                 0.177   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
    SLICE_X38Y2.A1       net (fanout=2)        1.312   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<5>
    SLICE_X38Y2.COUT     Topcya                0.379   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<5>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X38Y3.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X38Y3.AMUX     Tcina                 0.202   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
    SLICE_X34Y1.D2       net (fanout=2)        0.920   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<9>
    SLICE_X34Y1.COUT     Topcyd                0.261   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<9>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X34Y2.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X34Y2.CMUX     Tcinc                 0.261   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
    SLICE_X40Y5.A2       net (fanout=4)        1.247   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<12>
    SLICE_X40Y5.AMUX     Topaa                 0.377   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/n1012[13:0]<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<12>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<12>
    SLICE_X34Y6.A5       net (fanout=1)        0.729   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<12>
    SLICE_X34Y6.BMUX     Topab                 0.497   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X43Y3.B5       net (fanout=8)        1.110   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X43Y3.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/N471
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_PAY_MUX64_SW1
    SLICE_X31Y6.D4       net (fanout=1)        1.112   RTEXPartition_inst/RTEX_inst/N471
    SLICE_X31Y6.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA36
    RAMB8_X1Y2.DIBDI0    net (fanout=1)        1.206   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
    RAMB8_X1Y2.CLKAWRCLK Trdck_DIB             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     16.191ns (4.402ns logic, 11.789ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_RAM_RX_inst/Mram_m_Ram3 (SLICE_X26Y35.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2 (FF)
  Destination:          RTEXPartition_inst/RTEX_RAM_RX_inst/Mram_m_Ram3 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.335ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2 to RTEXPartition_inst/RTEX_RAM_RX_inst/Mram_m_Ram3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y34.CQ      Tcko                  0.198   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<3>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2
    SLICE_X26Y35.CI      net (fanout=1)        0.113   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<2>
    SLICE_X26Y35.CLK     Tdh         (-Th)    -0.024   RTEXPartition_inst/RX_Data<0>
                                                       RTEXPartition_inst/RTEX_RAM_RX_inst/Mram_m_Ram3
    -------------------------------------------------  ---------------------------
    Total                                      0.335ns (0.222ns logic, 0.113ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/u0DPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y16.DIA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.369ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/PPL_DIN_SFT_1_2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/u0DPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.344ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (0.180 - 0.205)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/PPL_DIN_SFT_1_2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/u0DPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.CQ      Tcko                  0.234   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/PPL_DIN_SFT_1<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/PPL_DIN_SFT_1_2
    RAMB16_X1Y16.DIA10   net (fanout=4)        0.163   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/PPL_DIN_SFT_1<2>
    RAMB16_X1Y16.CLKA    Trckd_DIA   (-Th)     0.053   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/u0DPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/u0DPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.344ns (0.181ns logic, 0.163ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/u0DPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y16.DIA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.372ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/PPL_DIN_SFT_1_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/u0DPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.347ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (0.180 - 0.205)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/PPL_DIN_SFT_1_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/u0DPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.234   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/PPL_DIN_SFT_1<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/PPL_DIN_SFT_1_1
    RAMB16_X1Y16.DIA9    net (fanout=4)        0.166   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/PPL_DIN_SFT_1<1>
    RAMB16_X1Y16.CLKA    Trckd_DIA   (-Th)     0.053   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/u0DPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/u0DPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.347ns (0.181ns logic, 0.166ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_MEM_CONT_MAS/uDPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_MEM_CONT_MAS/uDPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_MEM_CONT_MAS/uDPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_MEM_CONT_MAS/uDPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y12.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/u1DPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/u1DPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.685ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X12Y43.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.815ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      7.685ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o falling

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp571.IMUX.5
    SLICE_X14Y44.D2      net (fanout=13)       5.425   g_reset_n_IBUF
    SLICE_X14Y44.D       Tilo                  0.203   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/m_HeadAddress<8>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o1
    SLICE_X12Y43.SR      net (fanout=2)        0.517   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o
    SLICE_X12Y43.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.685ns (1.743ns logic, 5.942ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.778ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X14Y44.D5      net (fanout=8)        2.437   m_startup_reset_40MHz
    SLICE_X14Y44.D       Tilo                  0.203   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/m_HeadAddress<8>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o1
    SLICE_X12Y43.SR      net (fanout=2)        0.517   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o
    SLICE_X12Y43.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.778ns (0.824ns logic, 2.954ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.695ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X14Y44.D1      net (fanout=2)        1.354   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X14Y44.D       Tilo                  0.203   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/m_HeadAddress<8>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o1
    SLICE_X12Y43.SR      net (fanout=2)        0.517   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o
    SLICE_X12Y43.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.695ns (0.824ns logic, 1.871ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X12Y43.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.004ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      7.496ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp571.IMUX.5
    SLICE_X14Y44.D2      net (fanout=13)       5.425   g_reset_n_IBUF
    SLICE_X14Y44.DMUX    Tilo                  0.261   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/m_HeadAddress<8>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o1
    SLICE_X12Y43.CLK     net (fanout=2)        0.500   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o
    -------------------------------------------------  ---------------------------
    Total                                      7.496ns (1.571ns logic, 5.925ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.911ns (requirement - data path)
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.589ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X14Y44.D5      net (fanout=8)        2.437   m_startup_reset_40MHz
    SLICE_X14Y44.DMUX    Tilo                  0.261   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/m_HeadAddress<8>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o1
    SLICE_X12Y43.CLK     net (fanout=2)        0.500   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o
    -------------------------------------------------  ---------------------------
    Total                                      3.589ns (0.652ns logic, 2.937ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.994ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.506ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X14Y44.D1      net (fanout=2)        1.354   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X14Y44.DMUX    Tilo                  0.261   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/m_HeadAddress<8>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o1
    SLICE_X12Y43.CLK     net (fanout=2)        0.500   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o
    -------------------------------------------------  ---------------------------
    Total                                      2.506ns (0.652ns logic, 1.854ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X12Y43.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.574ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.574ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X14Y44.D1      net (fanout=2)        0.817   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X14Y44.D       Tilo                  0.156   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/m_HeadAddress<8>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o1
    SLICE_X12Y43.SR      net (fanout=2)        0.296   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o
    SLICE_X12Y43.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.574ns (0.461ns logic, 1.113ns route)
                                                       (29.3% logic, 70.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.217ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.217ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.198   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X14Y44.D5      net (fanout=8)        1.460   m_startup_reset_40MHz
    SLICE_X14Y44.D       Tilo                  0.156   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/m_HeadAddress<8>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o1
    SLICE_X12Y43.SR      net (fanout=2)        0.296   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o
    SLICE_X12Y43.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.217ns (0.461ns logic, 1.756ns route)
                                                       (20.8% logic, 79.2% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.866ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      4.866ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o falling

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp571.IMUX.5
    SLICE_X14Y44.D2      net (fanout=13)       3.544   g_reset_n_IBUF
    SLICE_X14Y44.D       Tilo                  0.156   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/m_HeadAddress<8>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o1
    SLICE_X12Y43.SR      net (fanout=2)        0.296   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o
    SLICE_X12Y43.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.866ns (1.026ns logic, 3.840ns route)
                                                       (21.1% logic, 78.9% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X12Y43.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.437ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.437ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X14Y44.D1      net (fanout=2)        0.817   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X14Y44.DMUX    Tilo                  0.191   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/m_HeadAddress<8>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o1
    SLICE_X12Y43.CLK     net (fanout=2)        0.231   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o
    -------------------------------------------------  ---------------------------
    Total                                      1.437ns (0.389ns logic, 1.048ns route)
                                                       (27.1% logic, 72.9% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X12Y43.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.080ns (data path)
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      2.080ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.198   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X14Y44.D5      net (fanout=8)        1.460   m_startup_reset_40MHz
    SLICE_X14Y44.DMUX    Tilo                  0.191   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/m_HeadAddress<8>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o1
    SLICE_X12Y43.CLK     net (fanout=2)        0.231   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o
    -------------------------------------------------  ---------------------------
    Total                                      2.080ns (0.389ns logic, 1.691ns route)
                                                       (18.7% logic, 81.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X12Y43.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.729ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      4.729ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp571.IMUX.5
    SLICE_X14Y44.D2      net (fanout=13)       3.544   g_reset_n_IBUF
    SLICE_X14Y44.DMUX    Tilo                  0.191   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/m_HeadAddress<8>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o1
    SLICE_X12Y43.CLK     net (fanout=2)        0.231   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o
    -------------------------------------------------  ---------------------------
    Total                                      4.729ns (0.954ns logic, 3.775ns route)
                                                       (20.2% logic, 79.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.471ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X12Y42.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.029ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      8.471ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o falling

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp571.IMUX.5
    SLICE_X11Y43.A2      net (fanout=13)       5.772   g_reset_n_IBUF
    SLICE_X11Y43.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o1
    SLICE_X12Y42.SR      net (fanout=2)        0.900   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o
    SLICE_X12Y42.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.471ns (1.799ns logic, 6.672ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.740ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X11Y43.A4      net (fanout=8)        2.960   m_startup_reset_40MHz
    SLICE_X11Y43.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o1
    SLICE_X12Y42.SR      net (fanout=2)        0.900   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o
    SLICE_X12Y42.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.740ns (0.880ns logic, 3.860ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.798ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.BMUX    Tshcko                0.461   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X11Y43.A3      net (fanout=2)        0.948   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X11Y43.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o1
    SLICE_X12Y42.SR      net (fanout=2)        0.900   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o
    SLICE_X12Y42.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.798ns (0.950ns logic, 1.848ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X12Y42.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.583ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      7.917ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp571.IMUX.5
    SLICE_X11Y43.A2      net (fanout=13)       5.772   g_reset_n_IBUF
    SLICE_X11Y43.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o1
    SLICE_X12Y42.CLK     net (fanout=2)        0.522   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o
    -------------------------------------------------  ---------------------------
    Total                                      7.917ns (1.623ns logic, 6.294ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.314ns (requirement - data path)
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.186ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X11Y43.A4      net (fanout=8)        2.960   m_startup_reset_40MHz
    SLICE_X11Y43.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o1
    SLICE_X12Y42.CLK     net (fanout=2)        0.522   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o
    -------------------------------------------------  ---------------------------
    Total                                      4.186ns (0.704ns logic, 3.482ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.256ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.244ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.BMUX    Tshcko                0.461   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X11Y43.A3      net (fanout=2)        0.948   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X11Y43.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o1
    SLICE_X12Y42.CLK     net (fanout=2)        0.522   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o
    -------------------------------------------------  ---------------------------
    Total                                      2.244ns (0.774ns logic, 1.470ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X12Y42.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.577ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.577ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.BMUX    Tshcko                0.244   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X11Y43.A3      net (fanout=2)        0.560   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X11Y43.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o1
    SLICE_X12Y42.SR      net (fanout=2)        0.510   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o
    SLICE_X12Y42.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.577ns (0.507ns logic, 1.070ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.738ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.738ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.198   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X11Y43.A4      net (fanout=8)        1.767   m_startup_reset_40MHz
    SLICE_X11Y43.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o1
    SLICE_X12Y42.SR      net (fanout=2)        0.510   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o
    SLICE_X12Y42.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.738ns (0.461ns logic, 2.277ns route)
                                                       (16.8% logic, 83.2% route)
--------------------------------------------------------------------------------
Delay (fastest path):   5.289ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      5.289ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o falling

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp571.IMUX.5
    SLICE_X11Y43.A2      net (fanout=13)       3.753   g_reset_n_IBUF
    SLICE_X11Y43.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o1
    SLICE_X12Y42.SR      net (fanout=2)        0.510   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o
    SLICE_X12Y42.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.289ns (1.026ns logic, 4.263ns route)
                                                       (19.4% logic, 80.6% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X12Y42.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.310ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.310ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.BMUX    Tshcko                0.244   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X11Y43.A3      net (fanout=2)        0.560   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X11Y43.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o1
    SLICE_X12Y42.CLK     net (fanout=2)        0.303   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o
    -------------------------------------------------  ---------------------------
    Total                                      1.310ns (0.447ns logic, 0.863ns route)
                                                       (34.1% logic, 65.9% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X12Y42.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.471ns (data path)
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      2.471ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.198   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X11Y43.A4      net (fanout=8)        1.767   m_startup_reset_40MHz
    SLICE_X11Y43.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o1
    SLICE_X12Y42.CLK     net (fanout=2)        0.303   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o
    -------------------------------------------------  ---------------------------
    Total                                      2.471ns (0.401ns logic, 2.070ns route)
                                                       (16.2% logic, 83.8% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X12Y42.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   5.022ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      5.022ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp571.IMUX.5
    SLICE_X11Y43.A2      net (fanout=13)       3.753   g_reset_n_IBUF
    SLICE_X11Y43.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o1
    SLICE_X12Y42.CLK     net (fanout=2)        0.303   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o
    -------------------------------------------------  ---------------------------
    Total                                      5.022ns (0.966ns logic, 4.056ns route)
                                                       (19.2% logic, 80.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.293ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X2Y60.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.207ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      9.293ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o falling

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp571.IMUX.5
    SLICE_X6Y61.A4       net (fanout=13)       6.694   g_reset_n_IBUF
    SLICE_X6Y61.A        Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o1
    SLICE_X2Y60.SR       net (fanout=2)        0.871   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o
    SLICE_X2Y60.CLK      Trck                  0.215   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.293ns (1.728ns logic, 7.565ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.715ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X6Y61.A1       net (fanout=8)        2.035   m_startup_reset_40MHz
    SLICE_X6Y61.A        Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o1
    SLICE_X2Y60.SR       net (fanout=2)        0.871   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o
    SLICE_X2Y60.CLK      Trck                  0.215   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.715ns (0.809ns logic, 2.906ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y69.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X6Y61.A5       net (fanout=2)        1.146   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X6Y61.A        Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o1
    SLICE_X2Y60.SR       net (fanout=2)        0.871   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o
    SLICE_X2Y60.CLK      Trck                  0.215   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.826ns (0.809ns logic, 2.017ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X2Y60.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.324ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      9.176ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp571.IMUX.5
    SLICE_X6Y61.A4       net (fanout=13)       6.694   g_reset_n_IBUF
    SLICE_X6Y61.AMUX     Tilo                  0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o1
    SLICE_X2Y60.CLK      net (fanout=2)        0.911   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o
    -------------------------------------------------  ---------------------------
    Total                                      9.176ns (1.571ns logic, 7.605ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.902ns (requirement - data path)
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.598ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X6Y61.A1       net (fanout=8)        2.035   m_startup_reset_40MHz
    SLICE_X6Y61.AMUX     Tilo                  0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o1
    SLICE_X2Y60.CLK      net (fanout=2)        0.911   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o
    -------------------------------------------------  ---------------------------
    Total                                      3.598ns (0.652ns logic, 2.946ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.791ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.709ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y69.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X6Y61.A5       net (fanout=2)        1.146   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X6Y61.AMUX     Tilo                  0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o1
    SLICE_X2Y60.CLK      net (fanout=2)        0.911   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o
    -------------------------------------------------  ---------------------------
    Total                                      2.709ns (0.652ns logic, 2.057ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X2Y60.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.606ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.606ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y69.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X6Y61.A5       net (fanout=2)        0.647   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X6Y61.A        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o1
    SLICE_X2Y60.SR       net (fanout=2)        0.520   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o
    SLICE_X2Y60.CLK      Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.606ns (0.439ns logic, 1.167ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.108ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.198   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X6Y61.A1       net (fanout=8)        1.149   m_startup_reset_40MHz
    SLICE_X6Y61.A        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o1
    SLICE_X2Y60.SR       net (fanout=2)        0.520   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o
    SLICE_X2Y60.CLK      Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.108ns (0.439ns logic, 1.669ns route)
                                                       (20.8% logic, 79.2% route)
--------------------------------------------------------------------------------
Delay (fastest path):   5.794ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      5.794ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o falling

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp571.IMUX.5
    SLICE_X6Y61.A4       net (fanout=13)       4.270   g_reset_n_IBUF
    SLICE_X6Y61.A        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o1
    SLICE_X2Y60.SR       net (fanout=2)        0.520   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o
    SLICE_X2Y60.CLK      Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.794ns (1.004ns logic, 4.790ns route)
                                                       (17.3% logic, 82.7% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X2Y60.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.623ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.623ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y69.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X6Y61.A5       net (fanout=2)        0.647   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X6Y61.AMUX     Tilo                  0.191   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o1
    SLICE_X2Y60.CLK      net (fanout=2)        0.587   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o
    -------------------------------------------------  ---------------------------
    Total                                      1.623ns (0.389ns logic, 1.234ns route)
                                                       (24.0% logic, 76.0% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X2Y60.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.125ns (data path)
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      2.125ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.198   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X6Y61.A1       net (fanout=8)        1.149   m_startup_reset_40MHz
    SLICE_X6Y61.AMUX     Tilo                  0.191   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o1
    SLICE_X2Y60.CLK      net (fanout=2)        0.587   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o
    -------------------------------------------------  ---------------------------
    Total                                      2.125ns (0.389ns logic, 1.736ns route)
                                                       (18.3% logic, 81.7% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X2Y60.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   5.811ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      5.811ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp571.IMUX.5
    SLICE_X6Y61.A4       net (fanout=13)       4.270   g_reset_n_IBUF
    SLICE_X6Y61.AMUX     Tilo                  0.191   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o1
    SLICE_X2Y60.CLK      net (fanout=2)        0.587   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o
    -------------------------------------------------  ---------------------------
    Total                                      5.811ns (0.954ns logic, 4.857ns route)
                                                       (16.4% logic, 83.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.690ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X8Y61.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.810ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      9.690ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp571.IMUX.5
    SLICE_X6Y65.D1       net (fanout=13)       7.127   g_reset_n_IBUF
    SLICE_X6Y65.DMUX     Tilo                  0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_InputADDRCount<10>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o1
    SLICE_X8Y61.CLK      net (fanout=2)        0.992   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o
    -------------------------------------------------  ---------------------------
    Total                                      9.690ns (1.571ns logic, 8.119ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.386ns (requirement - data path)
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.114ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X6Y65.D3       net (fanout=8)        2.470   m_startup_reset_40MHz
    SLICE_X6Y65.DMUX     Tilo                  0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_InputADDRCount<10>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o1
    SLICE_X8Y61.CLK      net (fanout=2)        0.992   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o
    -------------------------------------------------  ---------------------------
    Total                                      4.114ns (0.652ns logic, 3.462ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.067ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.433ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y69.BMUX     Tshcko                0.461   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X6Y65.D5       net (fanout=2)        0.719   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X6Y65.DMUX     Tilo                  0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_InputADDRCount<10>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o1
    SLICE_X8Y61.CLK      net (fanout=2)        0.992   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o
    -------------------------------------------------  ---------------------------
    Total                                      2.433ns (0.722ns logic, 1.711ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X8Y61.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.865ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      9.635ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o falling

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp571.IMUX.5
    SLICE_X6Y65.D1       net (fanout=13)       7.127   g_reset_n_IBUF
    SLICE_X6Y65.D        Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_InputADDRCount<10>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o1
    SLICE_X8Y61.SR       net (fanout=2)        0.765   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o
    SLICE_X8Y61.CLK      Trck                  0.230   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.635ns (1.743ns logic, 7.892ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.059ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X6Y65.D3       net (fanout=8)        2.470   m_startup_reset_40MHz
    SLICE_X6Y65.D        Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_InputADDRCount<10>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o1
    SLICE_X8Y61.SR       net (fanout=2)        0.765   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o
    SLICE_X8Y61.CLK      Trck                  0.230   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.059ns (0.824ns logic, 3.235ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.378ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y69.BMUX     Tshcko                0.461   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X6Y65.D5       net (fanout=2)        0.719   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X6Y65.D        Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_InputADDRCount<10>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o1
    SLICE_X8Y61.SR       net (fanout=2)        0.765   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o
    SLICE_X8Y61.CLK      Trck                  0.230   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.378ns (0.894ns logic, 1.484ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X8Y61.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.345ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.345ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y69.BMUX     Tshcko                0.244   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X6Y65.D5       net (fanout=2)        0.389   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X6Y65.D        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_InputADDRCount<10>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o1
    SLICE_X8Y61.SR       net (fanout=2)        0.449   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o
    SLICE_X8Y61.CLK      Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.345ns (0.507ns logic, 0.838ns route)
                                                       (37.7% logic, 62.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.268ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.198   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X6Y65.D3       net (fanout=8)        1.358   m_startup_reset_40MHz
    SLICE_X6Y65.D        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_InputADDRCount<10>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o1
    SLICE_X8Y61.SR       net (fanout=2)        0.449   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o
    SLICE_X8Y61.CLK      Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.268ns (0.461ns logic, 1.807ns route)
                                                       (20.3% logic, 79.7% route)
--------------------------------------------------------------------------------
Delay (fastest path):   6.050ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      6.050ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o falling

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp571.IMUX.5
    SLICE_X6Y65.D1       net (fanout=13)       4.575   g_reset_n_IBUF
    SLICE_X6Y65.D        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_InputADDRCount<10>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o1
    SLICE_X8Y61.SR       net (fanout=2)        0.449   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o
    SLICE_X8Y61.CLK      Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.050ns (1.026ns logic, 5.024ns route)
                                                       (17.0% logic, 83.0% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X8Y61.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.399ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.399ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y69.BMUX     Tshcko                0.244   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X6Y65.D5       net (fanout=2)        0.389   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X6Y65.DMUX     Tilo                  0.191   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_InputADDRCount<10>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o1
    SLICE_X8Y61.CLK      net (fanout=2)        0.575   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o
    -------------------------------------------------  ---------------------------
    Total                                      1.399ns (0.435ns logic, 0.964ns route)
                                                       (31.1% logic, 68.9% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X8Y61.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.322ns (data path)
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      2.322ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.198   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X6Y65.D3       net (fanout=8)        1.358   m_startup_reset_40MHz
    SLICE_X6Y65.DMUX     Tilo                  0.191   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_InputADDRCount<10>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o1
    SLICE_X8Y61.CLK      net (fanout=2)        0.575   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o
    -------------------------------------------------  ---------------------------
    Total                                      2.322ns (0.389ns logic, 1.933ns route)
                                                       (16.8% logic, 83.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X8Y61.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   6.104ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      6.104ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp571.IMUX.5
    SLICE_X6Y65.D1       net (fanout=13)       4.575   g_reset_n_IBUF
    SLICE_X6Y65.DMUX     Tilo                  0.191   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_InputADDRCount<10>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o1
    SLICE_X8Y61.CLK      net (fanout=2)        0.575   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o
    -------------------------------------------------  ---------------------------
    Total                                      6.104ns (0.954ns logic, 5.150ns route)
                                                       (15.6% logic, 84.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3498 paths analyzed, 3498 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  13.304ns.
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/m_XTXTIM_Cnt_3 (SLICE_X32Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.696ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/m_XTXTIM_Cnt_3 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.691ns (Levels of Logic = 2)
  Clock Path Delay:     0.787ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to RTEXPartition_inst/m_XTXTIM_Cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp571.IMUX.5
    SLICE_X13Y14.A3      net (fanout=13)       7.478   g_reset_n_IBUF
    SLICE_X13Y14.AMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/N384
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv1
    SLICE_X32Y42.SR      net (fanout=24)       4.183   RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv
    SLICE_X32Y42.CLK     Tsrck                 0.407   RTEXPartition_inst/m_XTXTIM_Cnt<3>
                                                       RTEXPartition_inst/m_XTXTIM_Cnt_3
    -------------------------------------------------  ---------------------------
    Total                                     13.691ns (2.030ns logic, 11.661ns route)
                                                       (14.8% logic, 85.2% route)

  Minimum Clock Path at Slow Process Corner: g_clk to RTEXPartition_inst/m_XTXTIM_Cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp571.IMUX.7
    BUFIO2_X2Y27.I       net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.126   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.542   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X32Y42.CLK     net (fanout=794)      0.781   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.787ns (-2.698ns logic, 3.485ns route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/m_XTXTIM_Cnt_0 (SLICE_X33Y36.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.375ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/m_XTXTIM_Cnt_0 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.008ns (Levels of Logic = 2)
  Clock Path Delay:     0.783ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to RTEXPartition_inst/m_XTXTIM_Cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp571.IMUX.5
    SLICE_X13Y14.A3      net (fanout=13)       7.478   g_reset_n_IBUF
    SLICE_X13Y14.AMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/N384
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv1
    SLICE_X33Y36.SR      net (fanout=24)       3.507   RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv
    SLICE_X33Y36.CLK     Tsrck                 0.400   RTEXPartition_inst/m_XTXTIM_Cnt<0>
                                                       RTEXPartition_inst/m_XTXTIM_Cnt_0
    -------------------------------------------------  ---------------------------
    Total                                     13.008ns (2.023ns logic, 10.985ns route)
                                                       (15.6% logic, 84.4% route)

  Minimum Clock Path at Slow Process Corner: g_clk to RTEXPartition_inst/m_XTXTIM_Cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp571.IMUX.7
    BUFIO2_X2Y27.I       net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.126   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.542   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X33Y36.CLK     net (fanout=794)      0.777   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.783ns (-2.698ns logic, 3.481ns route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/m_XTXTIM (SLICE_X38Y31.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.409ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/m_XTXTIM (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.000ns (Levels of Logic = 2)
  Clock Path Delay:     0.809ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to RTEXPartition_inst/m_XTXTIM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp571.IMUX.5
    SLICE_X13Y14.A3      net (fanout=13)       7.478   g_reset_n_IBUF
    SLICE_X13Y14.AMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/N384
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv1
    SLICE_X38Y31.SR      net (fanout=24)       3.474   RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv
    SLICE_X38Y31.CLK     Tsrck                 0.425   RTEXPartition_inst/m_XTXTIM
                                                       RTEXPartition_inst/m_XTXTIM
    -------------------------------------------------  ---------------------------
    Total                                     13.000ns (2.048ns logic, 10.952ns route)
                                                       (15.8% logic, 84.2% route)

  Minimum Clock Path at Slow Process Corner: g_clk to RTEXPartition_inst/m_XTXTIM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp571.IMUX.7
    BUFIO2_X2Y27.I       net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.126   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.542   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X38Y31.CLK     net (fanout=794)      0.803   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (-2.698ns logic, 3.507ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_RTEX/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_638 (SLICE_X43Y60.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.813ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          CNC2_FC_V2_RTEX/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_638 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.846ns (Levels of Logic = 2)
  Clock Path Delay:     2.008ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: g_reset_n to CNC2_FC_V2_RTEX/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_638
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp571.IMUX.5
    SLICE_X43Y60.A5      net (fanout=13)       1.868   g_reset_n_IBUF
    SLICE_X43Y60.CLK     Tah         (-Th)    -0.215   CNC2_FC_V2_RTEX/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_638
                                                       CNC2_FC_V2_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_RESETn_OR_221_o1
                                                       CNC2_FC_V2_RTEX/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_638
    -------------------------------------------------  ---------------------------
    Total                                      2.846ns (0.978ns logic, 1.868ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Clock Path at Fast Process Corner: g_clk to CNC2_FC_V2_RTEX/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_638
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp571.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.461   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X43Y60.CLK     net (fanout=600)      0.597   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.008ns (0.950ns logic, 1.058ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_RTEX/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0 (SLICE_X47Y73.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.834ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iMPG_A (PAD)
  Destination:          CNC2_FC_V2_RTEX/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.894ns (Levels of Logic = 1)
  Clock Path Delay:     2.035ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: iMPG_A to CNC2_FC_V2_RTEX/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A12.I                Tiopi                 0.763   iMPG_A
                                                       iMPG_A
                                                       iMPG_A_IBUF
                                                       ProtoComp571.IMUX.34
    SLICE_X47Y73.AX      net (fanout=1)        2.072   iMPG_A_IBUF
    SLICE_X47Y73.CLK     Tckdi       (-Th)    -0.059   CNC2_FC_V2_RTEX/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack<3>
                                                       CNC2_FC_V2_RTEX/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      2.894ns (0.822ns logic, 2.072ns route)
                                                       (28.4% logic, 71.6% route)

  Maximum Clock Path at Fast Process Corner: g_clk to CNC2_FC_V2_RTEX/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp571.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.461   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X47Y73.CLK     net (fanout=600)      0.624   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.035ns (0.950ns logic, 1.085ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0 (SLICE_X36Y52.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.907ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iXY2_STS (PAD)
  Destination:          CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.907ns (Levels of Logic = 1)
  Clock Path Delay:     1.975ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: iXY2_STS to CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K16.I                Tiopi                 0.763   iXY2_STS
                                                       iXY2_STS
                                                       iXY2_STS_IBUF
                                                       ProtoComp571.IMUX.17
    SLICE_X36Y52.AX      net (fanout=1)        2.096   iXY2_STS_IBUF
    SLICE_X36Y52.CLK     Tckdi       (-Th)    -0.048   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<3>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0
    -------------------------------------------------  ---------------------------
    Total                                      2.907ns (0.811ns logic, 2.096ns route)
                                                       (27.9% logic, 72.1% route)

  Maximum Clock Path at Fast Process Corner: g_clk to CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp571.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.461   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X36Y52.CLK     net (fanout=600)      0.564   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.975ns (0.950ns logic, 1.025ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 550 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  15.735ns.
--------------------------------------------------------------------------------

Paths for end point oLaser2 (L13.PAD), 258 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.265ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_7 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.444ns (Levels of Logic = 6)
  Clock Path Delay:     3.266ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp571.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X43Y25.CLK     net (fanout=600)      1.098   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.266ns (1.519ns logic, 1.747ns route)
                                                       (46.5% logic, 53.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_7 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y25.DQ      Tcko                  0.391   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<7>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_7
    SLICE_X44Y27.C3      net (fanout=3)        1.588   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<7>
    SLICE_X44Y27.C       Tilo                  0.205   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>2
    SLICE_X44Y27.A1      net (fanout=1)        0.451   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X44Y27.A       Tilo                  0.205   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X51Y45.A2      net (fanout=36)       2.416   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X51Y45.A       Tilo                  0.259   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X51Y45.D3      net (fanout=39)       0.334   oLaserOn_OBUF
    SLICE_X51Y45.D       Tilo                  0.259   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X51Y45.C6      net (fanout=1)        0.118   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X51Y45.C       Tilo                  0.259   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.578   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     12.444ns (3.959ns logic, 8.485ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.308ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_4 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.401ns (Levels of Logic = 6)
  Clock Path Delay:     3.266ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp571.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X43Y25.CLK     net (fanout=600)      1.098   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.266ns (1.519ns logic, 1.747ns route)
                                                       (46.5% logic, 53.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_4 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y25.AMUX    Tshcko                0.461   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<7>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_4
    SLICE_X44Y27.B3      net (fanout=3)        1.527   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<4>
    SLICE_X44Y27.B       Tilo                  0.205   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X44Y27.A3      net (fanout=1)        0.399   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>
    SLICE_X44Y27.A       Tilo                  0.205   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X51Y45.A2      net (fanout=36)       2.416   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X51Y45.A       Tilo                  0.259   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X51Y45.D3      net (fanout=39)       0.334   oLaserOn_OBUF
    SLICE_X51Y45.D       Tilo                  0.259   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X51Y45.C6      net (fanout=1)        0.118   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X51Y45.C       Tilo                  0.259   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.578   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     12.401ns (4.029ns logic, 8.372ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.531ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_7 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.178ns (Levels of Logic = 5)
  Clock Path Delay:     3.266ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp571.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X43Y25.CLK     net (fanout=600)      1.098   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.266ns (1.519ns logic, 1.747ns route)
                                                       (46.5% logic, 53.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_7 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y25.DQ      Tcko                  0.391   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<7>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_7
    SLICE_X44Y27.C3      net (fanout=3)        1.588   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<7>
    SLICE_X44Y27.C       Tilo                  0.205   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>2
    SLICE_X44Y27.A1      net (fanout=1)        0.451   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X44Y27.A       Tilo                  0.205   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X51Y45.A2      net (fanout=36)       2.416   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X51Y45.A       Tilo                  0.259   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X51Y45.C2      net (fanout=39)       0.445   oLaserOn_OBUF
    SLICE_X51Y45.C       Tilo                  0.259   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.578   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     12.178ns (3.700ns logic, 8.478ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point oLaser1 (K12.PAD), 181 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.905ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_7 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.804ns (Levels of Logic = 5)
  Clock Path Delay:     3.266ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp571.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X43Y25.CLK     net (fanout=600)      1.098   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.266ns (1.519ns logic, 1.747ns route)
                                                       (46.5% logic, 53.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_7 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y25.DQ      Tcko                  0.391   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<7>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_7
    SLICE_X44Y27.C3      net (fanout=3)        1.588   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<7>
    SLICE_X44Y27.C       Tilo                  0.205   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>2
    SLICE_X44Y27.A1      net (fanout=1)        0.451   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X44Y27.A       Tilo                  0.205   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X51Y45.A2      net (fanout=36)       2.416   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X51Y45.A       Tilo                  0.259   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X52Y39.CX      net (fanout=39)       1.218   oLaserOn_OBUF
    SLICE_X52Y39.CMUX    Tcxc                  0.163   oLaser1_OBUF
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        1.527   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     10.804ns (3.604ns logic, 7.200ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.948ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_4 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.761ns (Levels of Logic = 5)
  Clock Path Delay:     3.266ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp571.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X43Y25.CLK     net (fanout=600)      1.098   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.266ns (1.519ns logic, 1.747ns route)
                                                       (46.5% logic, 53.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_4 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y25.AMUX    Tshcko                0.461   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<7>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_4
    SLICE_X44Y27.B3      net (fanout=3)        1.527   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<4>
    SLICE_X44Y27.B       Tilo                  0.205   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X44Y27.A3      net (fanout=1)        0.399   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>
    SLICE_X44Y27.A       Tilo                  0.205   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X51Y45.A2      net (fanout=36)       2.416   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X51Y45.A       Tilo                  0.259   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X52Y39.CX      net (fanout=39)       1.218   oLaserOn_OBUF
    SLICE_X52Y39.CMUX    Tcxc                  0.163   oLaser1_OBUF
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        1.527   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     10.761ns (3.674ns logic, 7.087ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.454ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_3 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.250ns (Levels of Logic = 5)
  Clock Path Delay:     3.271ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp571.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y27.CLK     net (fanout=600)      1.103   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.271ns (1.519ns logic, 1.752ns route)
                                                       (46.4% logic, 53.6% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_3 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y27.AMUX    Tshcko                0.488   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<12>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_3
    SLICE_X44Y27.B4      net (fanout=3)        0.989   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<3>
    SLICE_X44Y27.B       Tilo                  0.205   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X44Y27.A3      net (fanout=1)        0.399   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>
    SLICE_X44Y27.A       Tilo                  0.205   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X51Y45.A2      net (fanout=36)       2.416   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X51Y45.A       Tilo                  0.259   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X52Y39.CX      net (fanout=39)       1.218   oLaserOn_OBUF
    SLICE_X52Y39.CMUX    Tcxc                  0.163   oLaser1_OBUF
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        1.527   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     10.250ns (3.701ns logic, 6.549ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point oLaserOn (K14.PAD), 66 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.174ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_7 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.535ns (Levels of Logic = 4)
  Clock Path Delay:     3.266ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp571.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X43Y25.CLK     net (fanout=600)      1.098   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.266ns (1.519ns logic, 1.747ns route)
                                                       (46.5% logic, 53.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_7 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y25.DQ      Tcko                  0.391   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<7>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_7
    SLICE_X44Y27.C3      net (fanout=3)        1.588   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<7>
    SLICE_X44Y27.C       Tilo                  0.205   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>2
    SLICE_X44Y27.A1      net (fanout=1)        0.451   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X44Y27.A       Tilo                  0.205   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X51Y45.A2      net (fanout=36)       2.416   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X51Y45.A       Tilo                  0.259   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       1.639   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                      9.535ns (3.441ns logic, 6.094ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.217ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_4 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.492ns (Levels of Logic = 4)
  Clock Path Delay:     3.266ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp571.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X43Y25.CLK     net (fanout=600)      1.098   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.266ns (1.519ns logic, 1.747ns route)
                                                       (46.5% logic, 53.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_4 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y25.AMUX    Tshcko                0.461   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<7>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_4
    SLICE_X44Y27.B3      net (fanout=3)        1.527   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<4>
    SLICE_X44Y27.B       Tilo                  0.205   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X44Y27.A3      net (fanout=1)        0.399   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>
    SLICE_X44Y27.A       Tilo                  0.205   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X51Y45.A2      net (fanout=36)       2.416   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X51Y45.A       Tilo                  0.259   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       1.639   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                      9.492ns (3.511ns logic, 5.981ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.723ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_3 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.981ns (Levels of Logic = 4)
  Clock Path Delay:     3.271ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp571.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y27.CLK     net (fanout=600)      1.103   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.271ns (1.519ns logic, 1.752ns route)
                                                       (46.4% logic, 53.6% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_3 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y27.AMUX    Tshcko                0.488   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<12>
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_3
    SLICE_X44Y27.B4      net (fanout=3)        0.989   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<3>
    SLICE_X44Y27.B       Tilo                  0.205   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X44Y27.A3      net (fanout=1)        0.399   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>
    SLICE_X44Y27.A       Tilo                  0.205   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X51Y45.A2      net (fanout=36)       2.416   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X51Y45.A       Tilo                  0.259   CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_RTEX/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       1.639   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                      8.981ns (3.538ns logic, 5.443ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<1> (K1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.955ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      2.733ns (Levels of Logic = 1)
  Clock Path Delay:     0.622ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp571.IMUX.7
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X0Y32.CLK      net (fanout=794)      0.703   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (-1.839ns logic, 2.461ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y32.AQ       Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.O                 net (fanout=1)        1.137   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.PAD               Tioop                 1.396   SRI_TX<1>
                                                       SRI_TX_1_OBUF
                                                       SRI_TX<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.733ns (1.596ns logic, 1.137ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (E1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.607ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.428ns (Levels of Logic = 1)
  Clock Path Delay:     0.579ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp571.IMUX.7
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X6Y61.CLK      net (fanout=794)      0.660   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.579ns (-1.839ns logic, 2.418ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y61.CQ       Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.O                 net (fanout=1)        1.798   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.428ns (1.630ns logic, 1.798ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<1> (K2.PAD), 4 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.006ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.868ns (Levels of Logic = 2)
  Clock Path Delay:     0.538ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp571.IMUX.7
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X15Y33.CLK     net (fanout=794)      0.619   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (-1.839ns logic, 2.377ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X14Y35.B2      net (fanout=58)       0.419   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X14Y35.B       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    K2.O                 net (fanout=1)        1.699   SRI_RTS_1_OBUF
    K2.PAD               Tioop                 1.396   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.868ns (1.750ns logic, 2.118ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.989ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1 (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.853ns (Levels of Logic = 2)
  Clock Path Delay:     0.536ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp571.IMUX.7
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X14Y35.CLK     net (fanout=794)      0.617   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (-1.839ns logic, 2.375ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1 to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y35.AQ      Tcko                  0.234   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    SLICE_X14Y35.B4      net (fanout=96)       0.368   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    SLICE_X14Y35.B       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    K2.O                 net (fanout=1)        1.699   SRI_RTS_1_OBUF
    K2.PAD               Tioop                 1.396   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.853ns (1.786ns logic, 2.067ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.747ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2 (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.611ns (Levels of Logic = 2)
  Clock Path Delay:     0.536ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp571.IMUX.7
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X15Y35.CLK     net (fanout=794)      0.617   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (-1.839ns logic, 2.375ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2 to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.DMUX    Tshcko                0.244   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3-In5
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
    SLICE_X14Y35.B5      net (fanout=102)      0.116   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
    SLICE_X14Y35.B       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    K2.O                 net (fanout=1)        1.699   SRI_RTS_1_OBUF
    K2.PAD               Tioop                 1.396   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.611ns (1.796ns logic, 1.815ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 63 paths analyzed, 63 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  14.482ns.
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/m_XINTRX (SLICE_X45Y51.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     25.518ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/m_XINTRX (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      14.967ns (Levels of Logic = 2)
  Clock Path Delay:     0.960ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to RTEXPartition_inst/m_XINTRX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp571.IMUX.5
    SLICE_X13Y14.A3      net (fanout=13)       7.478   g_reset_n_IBUF
    SLICE_X13Y14.AMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/N384
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv1
    SLICE_X45Y51.SR      net (fanout=24)       5.466   RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv
    SLICE_X45Y51.CLK     Tsrck                 0.400   RTEXPartition_inst/m_XINTRX
                                                       RTEXPartition_inst/m_XINTRX
    -------------------------------------------------  ---------------------------
    Total                                     14.967ns (2.023ns logic, 12.944ns route)
                                                       (13.5% logic, 86.5% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/m_XINTRX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp571.IMUX.37
    BUFIO2_X3Y0.I        net (fanout=1)        1.763   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.246   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X45Y51.CLK     net (fanout=687)      0.831   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.960ns (-2.818ns logic, 3.778ns route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/m_XSYNC (SLICE_X36Y43.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     26.281ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/m_XSYNC (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      14.173ns (Levels of Logic = 2)
  Clock Path Delay:     0.929ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to RTEXPartition_inst/m_XSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp571.IMUX.5
    SLICE_X13Y14.A3      net (fanout=13)       7.478   g_reset_n_IBUF
    SLICE_X13Y14.AMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/N384
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv1
    SLICE_X36Y43.SR      net (fanout=24)       4.628   RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv
    SLICE_X36Y43.CLK     Tsrck                 0.444   RTEXPartition_inst/m_XSYNC
                                                       RTEXPartition_inst/m_XSYNC
    -------------------------------------------------  ---------------------------
    Total                                     14.173ns (2.067ns logic, 12.106ns route)
                                                       (14.6% logic, 85.4% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/m_XSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp571.IMUX.37
    BUFIO2_X3Y0.I        net (fanout=1)        1.763   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.246   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X36Y43.CLK     net (fanout=687)      0.800   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.929ns (-2.818ns logic, 3.747ns route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n (SLICE_X35Y40.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     26.803ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      13.634ns (Levels of Logic = 2)
  Clock Path Delay:     0.912ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp571.IMUX.5
    SLICE_X13Y14.A3      net (fanout=13)       7.478   g_reset_n_IBUF
    SLICE_X13Y14.AMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/N384
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv1
    SLICE_X35Y40.SR      net (fanout=24)       4.185   RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv
    SLICE_X35Y40.CLK     Trck                  0.348   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
    -------------------------------------------------  ---------------------------
    Total                                     13.634ns (1.971ns logic, 11.663ns route)
                                                       (14.5% logic, 85.5% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp571.IMUX.37
    BUFIO2_X3Y0.I        net (fanout=1)        1.763   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.246   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X35Y40.CLK     net (fanout=687)      0.783   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (-2.818ns logic, 3.730ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" "RISING";
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata_0 (SLICE_X38Y28.C1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.711ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               MDIO (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata_0 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.381ns (Levels of Logic = 2)
  Clock Path Delay:     1.195ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: MDIO to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R9.I                 Tiopi                 0.763   MDIO
                                                       MDIO
                                                       MDIO_IOBUF/IBUF
                                                       ProtoComp568.IMUX.6
    SLICE_X38Y28.C1      net (fanout=1)        2.421   N988
    SLICE_X38Y28.CLK     Tah         (-Th)    -0.197   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata<3>
                                                       RTEXPartition_inst/Mmux_RTEX_MDI11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata_0
    -------------------------------------------------  ---------------------------
    Total                                      3.381ns (0.960ns logic, 2.421ns route)
                                                       (28.4% logic, 71.6% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp571.IMUX.37
    BUFIO2_X3Y0.I        net (fanout=1)        1.362   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.554   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.341   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X38Y28.CLK     net (fanout=687)      0.575   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.195ns (-1.474ns logic, 2.669ns route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/ip_m/crcc_3 (SLICE_X13Y14.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.221ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/ip_m/crcc_3 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      6.008ns (Levels of Logic = 2)
  Clock Path Delay:     1.312ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to RTEXPartition_inst/RTEX_inst/ip_m/crcc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp571.IMUX.5
    SLICE_X13Y14.A3      net (fanout=13)       4.785   g_reset_n_IBUF
    SLICE_X13Y14.A       Tilo                  0.156   RTEXPartition_inst/RTEX_inst/N384
                                                       g_reset_50MHz_n1
    SLICE_X13Y14.SR      net (fanout=15)       0.443   RTEXPartition_inst/RTEX_inst/ip_m/xreset_inv
    SLICE_X13Y14.CLK     Tcksr       (-Th)     0.139   RTEXPartition_inst/RTEX_inst/N384
                                                       RTEXPartition_inst/RTEX_inst/ip_m/crcc_3
    -------------------------------------------------  ---------------------------
    Total                                      6.008ns (0.780ns logic, 5.228ns route)
                                                       (13.0% logic, 87.0% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/ip_m/crcc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp571.IMUX.37
    BUFIO2_X3Y0.I        net (fanout=1)        1.362   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.554   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.341   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X13Y14.CLK     net (fanout=687)      0.692   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.312ns (-1.474ns logic, 2.786ns route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/ip_m/addra_6 (SLICE_X4Y8.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.521ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/ip_m/addra_6 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      6.346ns (Levels of Logic = 2)
  Clock Path Delay:     1.350ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to RTEXPartition_inst/RTEX_inst/ip_m/addra_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp571.IMUX.5
    SLICE_X13Y14.A3      net (fanout=13)       4.785   g_reset_n_IBUF
    SLICE_X13Y14.A       Tilo                  0.156   RTEXPartition_inst/RTEX_inst/N384
                                                       g_reset_50MHz_n1
    SLICE_X4Y8.SR        net (fanout=15)       0.628   RTEXPartition_inst/RTEX_inst/ip_m/xreset_inv
    SLICE_X4Y8.CLK       Tcksr       (-Th)    -0.014   RTEXPartition_inst/RTEX_inst/ip_m/addra<6>
                                                       RTEXPartition_inst/RTEX_inst/ip_m/addra_6
    -------------------------------------------------  ---------------------------
    Total                                      6.346ns (0.933ns logic, 5.413ns route)
                                                       (14.7% logic, 85.3% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/ip_m/addra_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp571.IMUX.37
    BUFIO2_X3Y0.I        net (fanout=1)        1.362   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.554   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.341   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X4Y8.CLK       net (fanout=687)      0.730   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (-1.474ns logic, 2.824ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.363ns.
--------------------------------------------------------------------------------

Paths for end point MDIO (R9.PAD), 8 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  29.637ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_1 (FF)
  Destination:          MDIO (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      9.001ns (Levels of Logic = 3)
  Clock Path Delay:     0.887ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 1.310   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp571.IMUX.37
    BUFIO2_X3Y0.I        net (fanout=1)        1.993   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.156   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.699   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X39Y24.CLK     net (fanout=687)      1.075   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.887ns (-3.526ns logic, 4.413ns route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_1 to MDIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y24.AQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_1
    SLICE_X38Y18.B1      net (fanout=5)        1.153   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<1>
    SLICE_X38Y18.BMUX    Tilo                  0.261   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/ACS_CNTR<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1_SW0
    SLICE_X38Y28.B3      net (fanout=1)        1.254   RTEXPartition_inst/RTEX_inst/N426
    SLICE_X38Y28.B       Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1
    R9.T                 net (fanout=2)        3.358   RTEXPartition_inst/RTEX_MDIO_ENB_inv
    R9.PAD               Tiotp                 2.381   MDIO
                                                       MDIO_IOBUF/OBUFT
                                                       MDIO
    -------------------------------------------------  ---------------------------
    Total                                      9.001ns (3.236ns logic, 5.765ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  30.009ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_2 (FF)
  Destination:          MDIO (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      8.629ns (Levels of Logic = 3)
  Clock Path Delay:     0.887ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 1.310   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp571.IMUX.37
    BUFIO2_X3Y0.I        net (fanout=1)        1.993   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.156   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.699   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X39Y24.CLK     net (fanout=687)      1.075   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.887ns (-3.526ns logic, 4.413ns route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_2 to MDIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y24.AMUX    Tshcko                0.461   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_2
    SLICE_X38Y18.B4      net (fanout=5)        0.711   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<2>
    SLICE_X38Y18.BMUX    Tilo                  0.261   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/ACS_CNTR<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1_SW0
    SLICE_X38Y28.B3      net (fanout=1)        1.254   RTEXPartition_inst/RTEX_inst/N426
    SLICE_X38Y28.B       Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1
    R9.T                 net (fanout=2)        3.358   RTEXPartition_inst/RTEX_MDIO_ENB_inv
    R9.PAD               Tiotp                 2.381   MDIO
                                                       MDIO_IOBUF/OBUFT
                                                       MDIO
    -------------------------------------------------  ---------------------------
    Total                                      8.629ns (3.306ns logic, 5.323ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  31.027ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_WRITE_SFT (FF)
  Destination:          MDIO (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      7.601ns (Levels of Logic = 2)
  Clock Path Delay:     0.897ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_WRITE_SFT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 1.310   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp571.IMUX.37
    BUFIO2_X3Y0.I        net (fanout=1)        1.993   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.156   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.699   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X41Y23.CLK     net (fanout=687)      1.085   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (-3.526ns logic, 4.423ns route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_WRITE_SFT to MDIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y23.CQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_READ_SFT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_WRITE_SFT
    SLICE_X38Y28.B4      net (fanout=47)       1.268   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_WRITE_SFT
    SLICE_X38Y28.B       Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1
    R9.T                 net (fanout=2)        3.358   RTEXPartition_inst/RTEX_MDIO_ENB_inv
    R9.PAD               Tiotp                 2.381   MDIO
                                                       MDIO_IOBUF/OBUFT
                                                       MDIO
    -------------------------------------------------  ---------------------------
    Total                                      7.601ns (2.975ns logic, 4.626ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point MDC (T9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  32.957ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG (FF)
  Destination:          MDC (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      5.668ns (Levels of Logic = 1)
  Clock Path Delay:     0.900ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 1.310   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp571.IMUX.37
    BUFIO2_X3Y0.I        net (fanout=1)        1.993   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.156   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.699   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X39Y18.CLK     net (fanout=687)      1.088   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (-3.526ns logic, 4.426ns route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG to MDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y18.AQ      Tcko                  0.391   MDC_OBUF
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG
    T9.O                 net (fanout=3)        2.896   MDC_OBUF
    T9.PAD               Tioop                 2.381   MDC
                                                       MDC_OBUF
                                                       MDC
    -------------------------------------------------  ---------------------------
    Total                                      5.668ns (2.772ns logic, 2.896ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
--------------------------------------------------------------------------------

Paths for end point MDC (T9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.604ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG (FF)
  Destination:          MDC (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Data Path Delay:      3.469ns (Levels of Logic = 1)
  Clock Path Delay:     0.610ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 0.763   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp571.IMUX.37
    BUFIO2_X3Y0.I        net (fanout=1)        1.298   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.802   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X39Y18.CLK     net (fanout=687)      0.518   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (-1.858ns logic, 2.468ns route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG to MDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y18.AQ      Tcko                  0.198   MDC_OBUF
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG
    T9.O                 net (fanout=3)        1.875   MDC_OBUF
    T9.PAD               Tioop                 1.396   MDC
                                                       MDC_OBUF
                                                       MDC
    -------------------------------------------------  ---------------------------
    Total                                      3.469ns (1.594ns logic, 1.875ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point MDIO (R9.PAD), 8 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.487ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_5 (FF)
  Destination:          MDIO (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Data Path Delay:      4.365ns (Levels of Logic = 2)
  Clock Path Delay:     0.597ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 0.763   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp571.IMUX.37
    BUFIO2_X3Y0.I        net (fanout=1)        1.298   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.802   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X39Y24.CLK     net (fanout=687)      0.505   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.597ns (-1.858ns logic, 2.455ns route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_5 to MDIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y24.DMUX    Tshcko                0.244   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_5
    SLICE_X38Y28.B1      net (fanout=5)        0.490   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<5>
    SLICE_X38Y28.B       Tilo                  0.156   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1
    R9.T                 net (fanout=2)        2.079   RTEXPartition_inst/RTEX_MDIO_ENB_inv
    R9.PAD               Tiotp                 1.396   MDIO
                                                       MDIO_IOBUF/OBUFT
                                                       MDIO
    -------------------------------------------------  ---------------------------
    Total                                      4.365ns (1.796ns logic, 2.569ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.286ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_4 (FF)
  Destination:          MDIO (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Data Path Delay:      4.164ns (Levels of Logic = 2)
  Clock Path Delay:     0.597ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 0.763   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp571.IMUX.37
    BUFIO2_X3Y0.I        net (fanout=1)        1.298   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.802   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X39Y24.CLK     net (fanout=687)      0.505   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.597ns (-1.858ns logic, 2.455ns route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_4 to MDIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y24.CQ      Tcko                  0.198   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_4
    SLICE_X38Y28.B6      net (fanout=4)        0.335   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<4>
    SLICE_X38Y28.B       Tilo                  0.156   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1
    R9.T                 net (fanout=2)        2.079   RTEXPartition_inst/RTEX_MDIO_ENB_inv
    R9.PAD               Tiotp                 1.396   MDIO
                                                       MDIO_IOBUF/OBUFT
                                                       MDIO
    -------------------------------------------------  ---------------------------
    Total                                      4.164ns (1.750ns logic, 2.414ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.887ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out_63 (FF)
  Destination:          MDIO (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Data Path Delay:      3.753ns (Levels of Logic = 1)
  Clock Path Delay:     0.609ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 0.763   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp571.IMUX.37
    BUFIO2_X3Y0.I        net (fanout=1)        1.298   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.802   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X41Y22.CLK     net (fanout=687)      0.517   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (-1.858ns logic, 2.467ns route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out_63 to MDIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y22.DMUX    Tshcko                0.244   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out<25>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out_63
    R9.O                 net (fanout=1)        2.113   RTEXPartition_inst/RTEX_MDO
    R9.PAD               Tioop                 1.396   MDIO
                                                       MDIO_IOBUF/OBUFT
                                                       MDIO
    -------------------------------------------------  ---------------------------
    Total                                      3.753ns (1.640ns logic, 2.113ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.971ns.
--------------------------------------------------------------------------------

Paths for end point TXD1T0 (M6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.029ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.627ns (Levels of Logic = 1)
  Clock Path Delay:     3.319ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp571.IMUX.1
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    SLICE_X19Y4.CLK      net (fanout=20)       1.119   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.319ns (1.519ns logic, 1.800ns route)
                                                       (45.8% logic, 54.2% route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y4.AQ       Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_0
    M6.O                 net (fanout=1)        2.855   TXD1T0_OBUF
    M6.PAD               Tioop                 2.381   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      5.627ns (2.772ns logic, 2.855ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point TX_EN1 (N6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.202ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_1 (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.454ns (Levels of Logic = 1)
  Clock Path Delay:     3.319ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp571.IMUX.1
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    SLICE_X19Y4.CLK      net (fanout=20)       1.119   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.319ns (1.519ns logic, 1.800ns route)
                                                       (45.8% logic, 54.2% route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_1 to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y4.CMUX     Tshcko                0.461   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_1
    N6.O                 net (fanout=1)        2.612   TX_EN1_OBUF
    N6.PAD               Tioop                 2.381   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      5.454ns (2.842ns logic, 2.612ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T1 (T5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.663ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      4.993ns (Levels of Logic = 1)
  Clock Path Delay:     3.319ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp571.IMUX.1
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    SLICE_X19Y4.CLK      net (fanout=20)       1.119   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.319ns (1.519ns logic, 1.800ns route)
                                                       (45.8% logic, 54.2% route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y4.AMUX     Tshcko                0.461   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1
    T5.O                 net (fanout=1)        2.151   TXD1T1_OBUF
    T5.PAD               Tioop                 2.381   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      4.993ns (2.842ns logic, 2.151ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TXD1T3 (T6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.403ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.876ns (Levels of Logic = 1)
  Clock Path Delay:     1.552ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp571.IMUX.1
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    SLICE_X19Y4.CLK      net (fanout=20)       0.549   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.552ns (0.822ns logic, 0.730ns route)
                                                       (53.0% logic, 47.0% route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y4.BMUX     Tshcko                0.244   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3
    T6.O                 net (fanout=1)        1.236   TXD1T3_OBUF
    T6.PAD               Tioop                 1.396   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      2.876ns (1.640ns logic, 1.236ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.521ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.994ns (Levels of Logic = 1)
  Clock Path Delay:     1.552ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp571.IMUX.1
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    SLICE_X19Y4.CLK      net (fanout=20)       0.549   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.552ns (0.822ns logic, 0.730ns route)
                                                       (53.0% logic, 47.0% route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y4.BQ       Tcko                  0.198   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_2
    N5.O                 net (fanout=1)        1.400   TXD1T2_OBUF
    N5.PAD               Tioop                 1.396   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      2.994ns (1.594ns logic, 1.400ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T1 (T5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.616ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      3.089ns (Levels of Logic = 1)
  Clock Path Delay:     1.552ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp571.IMUX.1
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    SLICE_X19Y4.CLK      net (fanout=20)       0.549   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.552ns (0.822ns logic, 0.730ns route)
                                                       (53.0% logic, 47.0% route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y4.AMUX     Tshcko                0.244   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1
    T5.O                 net (fanout=1)        1.449   TXD1T1_OBUF
    T5.PAD               Tioop                 1.396   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      3.089ns (1.640ns logic, 1.449ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.414ns.
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6 (SLICE_X8Y2.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.586ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T2 (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.994ns (Levels of Logic = 2)
  Clock Path Delay:     2.605ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.310   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp571.IMUX.30
    SLICE_X8Y2.B5        net (fanout=1)        2.343   RXD1T2_IBUF
    SLICE_X8Y2.CLK       Tas                   0.341   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1<6>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXDIN31
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6
    -------------------------------------------------  ---------------------------
    Total                                      3.994ns (1.651ns logic, 2.343ns route)
                                                       (41.3% logic, 58.7% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp571.IMUX
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X8Y2.CLK       net (fanout=41)       0.936   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.605ns (1.323ns logic, 1.282ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6 (SLICE_X8Y2.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.668ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.912ns (Levels of Logic = 2)
  Clock Path Delay:     2.605ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp571.IMUX.33
    SLICE_X8Y2.B1        net (fanout=3)        2.261   RX_DV1_IBUF
    SLICE_X8Y2.CLK       Tas                   0.341   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1<6>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXDIN31
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6
    -------------------------------------------------  ---------------------------
    Total                                      3.912ns (1.651ns logic, 2.261ns route)
                                                       (42.2% logic, 57.8% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp571.IMUX
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X8Y2.CLK       net (fanout=41)       0.936   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.605ns (1.323ns logic, 1.282ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_5 (SLICE_X8Y2.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.723ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T1 (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_5 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.857ns (Levels of Logic = 2)
  Clock Path Delay:     2.605ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.310   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp571.IMUX.29
    SLICE_X8Y2.A4        net (fanout=1)        2.334   RXD1T1_IBUF
    SLICE_X8Y2.CLK       Tas                   0.213   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1<6>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXDIN21
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_5
    -------------------------------------------------  ---------------------------
    Total                                      3.857ns (1.523ns logic, 2.334ns route)
                                                       (39.5% logic, 60.5% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp571.IMUX
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X8Y2.CLK       net (fanout=41)       0.936   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.605ns (1.323ns logic, 1.282ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXDV_0 (SLICE_X3Y9.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.536ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_DV1 (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXDV_0 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.075ns (Levels of Logic = 1)
  Clock Path Delay:     3.514ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RX_DV1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXDV_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.126   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp571.IMUX.33
    SLICE_X3Y9.AX        net (fanout=3)        1.901   RX_DV1_IBUF
    SLICE_X3Y9.CLK       Tckdi       (-Th)    -0.048   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXDV<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXDV_0
    -------------------------------------------------  ---------------------------
    Total                                      3.075ns (1.174ns logic, 1.901ns route)
                                                       (38.2% logic, 61.8% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXDV_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp571.IMUX
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X3Y9.CLK       net (fanout=41)       1.256   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.514ns (1.519ns logic, 1.995ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_7 (SLICE_X8Y2.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.547ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T3 (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_7 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.049ns (Levels of Logic = 2)
  Clock Path Delay:     3.477ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T3 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.126   RXD1T3
                                                       RXD1T3
                                                       RXD1T3_IBUF
                                                       ProtoComp571.IMUX.31
    SLICE_X8Y2.B3        net (fanout=1)        1.744   RXD1T3_IBUF
    SLICE_X8Y2.CLK       Tah         (-Th)    -0.179   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1<6>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXDIN41
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_7
    -------------------------------------------------  ---------------------------
    Total                                      3.049ns (1.305ns logic, 1.744ns route)
                                                       (42.8% logic, 57.2% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp571.IMUX
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X8Y2.CLK       net (fanout=41)       1.219   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.477ns (1.519ns logic, 1.958ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_0 (SLICE_X23Y7.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.739ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_ER1 (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_0 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.113ns (Levels of Logic = 1)
  Clock Path Delay:     3.349ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RX_ER1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp571.IMUX.32
    SLICE_X23Y7.AX       net (fanout=1)        1.939   RX_ER1_IBUF
    SLICE_X23Y7.CLK      Tckdi       (-Th)    -0.048   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_0
    -------------------------------------------------  ---------------------------
    Total                                      3.113ns (1.174ns logic, 1.939ns route)
                                                       (37.7% logic, 62.3% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp571.IMUX
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X23Y7.CLK      net (fanout=41)       1.091   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.349ns (1.519ns logic, 1.830ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     21.580ns|     24.426ns|            0|            0|    173620187|      3247014|
| TS_CLK_80MHz                  |     12.500ns|     12.213ns|      9.690ns|            0|            0|      3246990|           24|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      7.685ns|          N/A|            0|            0|            6|            0|
|  1SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      8.471ns|          N/A|            0|            0|            6|            0|
|  1SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      9.293ns|          N/A|            0|            0|            6|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      9.690ns|          N/A|            0|            0|            6|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PHY25MHz
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PHY25MHz                    |     40.000ns|     16.000ns|     34.482ns|            0|            0|            0|     50389483|
| TS_CLK_50MHz                  |     20.000ns|     17.241ns|          N/A|            0|            0|     50389483|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock PHY25MHz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
MDIO        |    5.052(R)|      SLOW  |   -1.711(R)|      FAST  |BUFG_CLK_50MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXD1T0      |    1.097(R)|      SLOW  |    0.164(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T1      |    1.277(R)|      SLOW  |   -0.012(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T2      |    1.414(R)|      SLOW  |   -0.144(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T3      |    0.791(R)|      SLOW  |    0.453(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_DV1      |    1.332(R)|      SLOW  |    0.464(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_ER1      |    0.967(R)|      SLOW  |    0.261(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>   |    5.486(R)|      SLOW  |   -2.250(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>   |    3.632(R)|      SLOW  |   -1.033(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iLIO_DI     |    3.920(R)|      SLOW  |   -1.782(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_A      |    2.271(R)|      SLOW  |   -0.834(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_B      |    2.209(R)|      SLOW  |   -0.935(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<0>  |    6.690(R)|      SLOW  |   -3.645(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<1>  |    7.307(R)|      SLOW  |   -4.024(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<2>  |    7.369(R)|      SLOW  |   -4.076(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<3>  |    6.716(R)|      SLOW  |   -3.541(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<4>  |    7.038(R)|      SLOW  |   -3.839(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<5>  |    3.112(R)|      SLOW  |   -1.293(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<6>  |    3.898(R)|      SLOW  |   -1.845(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iXY2_STS    |    2.424(R)|      SLOW  |   -0.907(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n     |    3.627(R)|      SLOW  |   -1.024(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    5.001(R)|      SLOW  |   -1.894(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    4.912(R)|      SLOW  |   -1.794(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock PHY25MHz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
MDC         |         7.043(R)|      SLOW  |         3.604(R)|      FAST  |BUFG_CLK_50MHz    |   0.000|
MDIO        |        10.363(R)|      SLOW  |         3.887(R)|      FAST  |BUFG_CLK_50MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TXD1T0      |         8.971(R)|      SLOW  |         5.051(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T1      |         8.337(R)|      SLOW  |         4.616(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T2      |         8.143(R)|      SLOW  |         4.521(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T3      |         8.010(R)|      SLOW  |         4.403(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TX_EN1      |         8.798(R)|      SLOW  |         4.960(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |        11.073(R)|      SLOW  |         4.175(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>  |         7.684(R)|      SLOW  |         3.747(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         6.989(R)|      SLOW  |         3.607(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>   |         5.920(R)|      SLOW  |         2.955(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |         9.463(R)|      SLOW  |         5.236(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        11.317(R)|      SLOW  |         5.433(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLIO_DO     |         9.925(R)|      SLOW  |         4.650(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser1     |        14.095(R)|      SLOW  |         5.006(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser2     |        15.735(R)|      SLOW  |         5.866(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaserOn    |        12.826(R)|      SLOW  |         4.783(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CLK |         9.205(R)|      SLOW  |         5.123(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CSn |         8.622(R)|      SLOW  |         4.771(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_DO  |         9.397(R)|      SLOW  |         5.170(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_CLK    |         8.246(R)|      SLOW  |         4.498(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<0> |         9.323(R)|      SLOW  |         5.167(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<1> |         8.312(R)|      SLOW  |         4.540(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<2> |         8.492(R)|      SLOW  |         4.623(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_FS     |        10.287(R)|      SLOW  |         5.722(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock PHY25MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   17.241|         |         |         |
g_clk          |    8.668|         |         |         |
g_reset_n      |   14.482|   14.482|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    6.364|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |    3.223|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   15.616|         |         |         |
g_reset_n      |   13.304|   13.304|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_reset_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |         |         |    4.740|         |
g_reset_n      |         |         |    1.071|    1.071|
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 12.491; Ideal Clock Offset To Actual Clock -5.441; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    5.486(R)|      SLOW  |   -2.250(R)|      FAST  |   19.514|    2.250|        8.632|
SRI_RX<1>         |    3.632(R)|      SLOW  |   -1.033(R)|      FAST  |   21.368|    1.033|       10.167|
g_reset_n         |    9.058(R)|      SLOW  |   -0.813(R)|      FAST  |   15.942|    0.813|        7.565|
                  |   13.304(R)|      SLOW  |   -2.025(R)|      FAST  |   11.696|    2.025|        4.836|
iLIO_DI           |    3.920(R)|      SLOW  |   -1.782(R)|      FAST  |   21.080|    1.782|        9.649|
iMPG_A            |    2.271(R)|      SLOW  |   -0.834(R)|      FAST  |   22.729|    0.834|       10.948|
iMPG_B            |    2.209(R)|      SLOW  |   -0.935(R)|      SLOW  |   22.791|    0.935|       10.928|
iMPG_DI<0>        |    6.690(R)|      SLOW  |   -3.645(R)|      FAST  |   18.310|    3.645|        7.333|
iMPG_DI<1>        |    7.307(R)|      SLOW  |   -4.024(R)|      FAST  |   17.693|    4.024|        6.835|
iMPG_DI<2>        |    7.369(R)|      SLOW  |   -4.076(R)|      FAST  |   17.631|    4.076|        6.778|
iMPG_DI<3>        |    6.716(R)|      SLOW  |   -3.541(R)|      FAST  |   18.284|    3.541|        7.372|
iMPG_DI<4>        |    7.038(R)|      SLOW  |   -3.839(R)|      FAST  |   17.962|    3.839|        7.062|
iMPG_DI<5>        |    3.112(R)|      SLOW  |   -1.293(R)|      FAST  |   21.888|    1.293|       10.298|
iMPG_DI<6>        |    3.898(R)|      SLOW  |   -1.845(R)|      FAST  |   21.102|    1.845|        9.629|
iXY2_STS          |    2.424(R)|      SLOW  |   -0.907(R)|      FAST  |   22.576|    0.907|       10.835|
lb_cs_n           |    3.627(R)|      SLOW  |   -1.024(R)|      FAST  |   21.373|    1.024|       10.175|
lb_rd_n           |    5.001(R)|      SLOW  |   -1.894(R)|      FAST  |   19.999|    1.894|        9.053|
lb_wr_n           |    4.912(R)|      SLOW  |   -1.794(R)|      FAST  |   20.088|    1.794|        9.147|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      13.304|         -  |      -0.813|         -  |   11.696|    0.813|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" "RISING";
Worst Case Data Window 12.771; Ideal Clock Offset To Actual Clock -11.904; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
MDIO              |    5.052(R)|      SLOW  |   -1.711(R)|      FAST  |   34.948|    1.711|       16.619|
g_reset_n         |   14.482(R)|      SLOW  |   -4.221(R)|      FAST  |   25.518|    4.221|       10.649|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      14.482|         -  |      -1.711|         -  |   25.518|    1.711|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 1.878; Ideal Clock Offset To Actual Clock 14.475; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    1.097(R)|      SLOW  |    0.164(R)|      SLOW  |    4.903|   33.836|      -14.467|
RXD1T1            |    1.277(R)|      SLOW  |   -0.012(R)|      SLOW  |    4.723|   34.012|      -14.645|
RXD1T2            |    1.414(R)|      SLOW  |   -0.144(R)|      SLOW  |    4.586|   34.144|      -14.779|
RXD1T3            |    0.791(R)|      SLOW  |    0.453(R)|      SLOW  |    5.209|   33.547|      -14.169|
RX_DV1            |    1.332(R)|      SLOW  |    0.464(R)|      SLOW  |    4.668|   33.536|      -14.434|
RX_ER1            |    0.967(R)|      SLOW  |    0.261(R)|      SLOW  |    5.033|   33.739|      -14.353|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.414|         -  |       0.464|         -  |    4.586|   33.536|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 9.815 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |       11.073|      SLOW  |        4.175|      FAST  |         5.153|
SRI_RTS<1>                                     |        7.684|      SLOW  |        3.747|      FAST  |         1.764|
SRI_TX<0>                                      |        6.989|      SLOW  |        3.607|      FAST  |         1.069|
SRI_TX<1>                                      |        5.920|      SLOW  |        2.955|      FAST  |         0.000|
lb_int                                         |        9.463|      SLOW  |        5.236|      FAST  |         3.543|
led_1                                          |       11.317|      SLOW  |        5.433|      FAST  |         5.397|
oLIO_DO                                        |        9.925|      SLOW  |        4.650|      FAST  |         4.005|
oLaser1                                        |       14.095|      SLOW  |        5.006|      FAST  |         8.175|
oLaser2                                        |       15.735|      SLOW  |        5.866|      FAST  |         9.815|
oLaserOn                                       |       12.826|      SLOW  |        4.783|      FAST  |         6.906|
oSPIDAC_CLK                                    |        9.205|      SLOW  |        5.123|      FAST  |         3.285|
oSPIDAC_CSn                                    |        8.622|      SLOW  |        4.771|      FAST  |         2.702|
oSPIDAC_DO                                     |        9.397|      SLOW  |        5.170|      FAST  |         3.477|
oXY2_CLK                                       |        8.246|      SLOW  |        4.498|      FAST  |         2.326|
oXY2_DAT<0>                                    |        9.323|      SLOW  |        5.167|      FAST  |         3.403|
oXY2_DAT<1>                                    |        8.312|      SLOW  |        4.540|      FAST  |         2.392|
oXY2_DAT<2>                                    |        8.492|      SLOW  |        4.623|      FAST  |         2.572|
oXY2_FS                                        |       10.287|      SLOW  |        5.722|      FAST  |         4.367|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
Bus Skew: 3.320 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
MDC                                            |        7.043|      SLOW  |        3.604|      FAST  |         0.000|
MDIO                                           |       10.363|      SLOW  |        3.887|      FAST  |         3.320|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.961 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        8.971|      SLOW  |        5.051|      FAST  |         0.961|
TXD1T1                                         |        8.337|      SLOW  |        4.616|      FAST  |         0.327|
TXD1T2                                         |        8.143|      SLOW  |        4.521|      FAST  |         0.133|
TXD1T3                                         |        8.010|      SLOW  |        4.403|      FAST  |         0.000|
TX_EN1                                         |        8.798|      SLOW  |        4.960|      FAST  |         0.788|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 227262863 paths, 2 nets, and 57904 connections

Design statistics:
   Minimum period:  21.580ns{1}   (Maximum frequency:  46.339MHz)
   Maximum path delay from/to any node:   9.690ns
   Maximum net skew:   0.393ns
   Minimum input required time before clock:  14.482ns
   Minimum output required time after clock:  15.735ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 16 16:15:02 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 320 MB



