{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481001212299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481001212301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 21:13:32 2016 " "Processing started: Mon Dec 05 21:13:32 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481001212301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481001212301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simon_says -c simon_says " "Command: quartus_map --read_settings_files=on --write_settings_files=off simon_says -c simon_says" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481001212301 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1481001212637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file double_seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 double_seven_seg-Behavioral " "Found design unit 1: double_seven_seg-Behavioral" {  } { { "double_seven_seg.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/double_seven_seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481001213020 ""} { "Info" "ISGN_ENTITY_NAME" "1 double_seven_seg " "Found entity 1: double_seven_seg" {  } { { "double_seven_seg.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/double_seven_seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481001213020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481001213020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-DesingGame " "Found design unit 1: vga-DesingGame" {  } { { "vga.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/vga.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481001213023 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/vga.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481001213023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481001213023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behavior " "Found design unit 1: counter-behavior" {  } { { "counter.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481001213026 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481001213026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481001213026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behavioral " "Found design unit 1: register_file-behavioral" {  } { { "register_file.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/register_file.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481001213028 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481001213028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481001213028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-behavior " "Found design unit 1: top-behavior" {  } { { "top.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/top.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481001213031 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481001213031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481001213031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simon_says.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simon_says.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simon_says-behavior " "Found design unit 1: simon_says-behavior" {  } { { "simon_says.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/simon_says.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481001213034 ""} { "Info" "ISGN_ENTITY_NAME" "1 simon_says " "Found entity 1: simon_says" {  } { { "simon_says.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/simon_says.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481001213034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481001213034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file backup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-behavior " "Found design unit 1: test-behavior" {  } { { "backup.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/backup.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481001213037 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "backup.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/backup.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481001213037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481001213037 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1481001213069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simon_says simon_says:GAME " "Elaborating entity \"simon_says\" for hierarchy \"simon_says:GAME\"" {  } { { "top.vhd" "GAME" { Text "D:/altera/13.1/quartus/my_designs/simon_says/top.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481001213071 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "states\[0\] simon_says.vhd(282) " "Inferred latch for \"states\[0\]\" at simon_says.vhd(282)" {  } { { "simon_says.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/simon_says.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481001213074 "|top|simon_says:GAME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "states\[1\] simon_says.vhd(282) " "Inferred latch for \"states\[1\]\" at simon_says.vhd(282)" {  } { { "simon_says.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/simon_says.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481001213074 "|top|simon_says:GAME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "states\[2\] simon_says.vhd(282) " "Inferred latch for \"states\[2\]\" at simon_says.vhd(282)" {  } { { "simon_says.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/simon_says.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481001213074 "|top|simon_says:GAME"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter simon_says:GAME\|counter:Rand " "Elaborating entity \"counter\" for hierarchy \"simon_says:GAME\|counter:Rand\"" {  } { { "simon_says.vhd" "Rand" { Text "D:/altera/13.1/quartus/my_designs/simon_says/simon_says.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481001213075 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pre_Q counter.vhd(27) " "VHDL Process Statement warning at counter.vhd(27): signal \"Pre_Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/counter.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481001213076 "|top|simon_says:GAME|counter:Rand"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file simon_says:GAME\|register_file:Reg " "Elaborating entity \"register_file\" for hierarchy \"simon_says:GAME\|register_file:Reg\"" {  } { { "simon_says.vhd" "Reg" { Text "D:/altera/13.1/quartus/my_designs/simon_says/simon_says.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481001213077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:VGA_DISPLAY " "Elaborating entity \"vga\" for hierarchy \"vga:VGA_DISPLAY\"" {  } { { "top.vhd" "VGA_DISPLAY" { Text "D:/altera/13.1/quartus/my_designs/simon_says/top.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481001213079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_seven_seg double_seven_seg:SevenSeg1 " "Elaborating entity \"double_seven_seg\" for hierarchy \"double_seven_seg:SevenSeg1\"" {  } { { "top.vhd" "SevenSeg1" { Text "D:/altera/13.1/quartus/my_designs/simon_says/top.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481001213081 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "double_seven_seg:SevenSeg1\|Ram0 " "RAM logic \"double_seven_seg:SevenSeg1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "double_seven_seg.vhd" "Ram0" { Text "D:/altera/13.1/quartus/my_designs/simon_says/double_seven_seg.vhd" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1481001213399 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "double_seven_seg:SevenSeg2\|Ram0 " "RAM logic \"double_seven_seg:SevenSeg2\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "double_seven_seg.vhd" "Ram0" { Text "D:/altera/13.1/quartus/my_designs/simon_says/double_seven_seg.vhd" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1481001213399 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "simon_says:GAME\|register_file:Reg\|registers " "RAM logic \"simon_says:GAME\|register_file:Reg\|registers\" is uninferred due to inappropriate RAM size" {  } { { "register_file.vhd" "registers" { Text "D:/altera/13.1/quartus/my_designs/simon_says/register_file.vhd" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1481001213399 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1481001213399 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync GND " "Pin \"sync\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481001214088 "|top|sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "blank VCC " "Pin \"blank\" is stuck at VCC" {  } { { "top.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481001214088 "|top|blank"} { "Warning" "WMLS_MLS_STUCK_PIN" "levelDisplay\[8\] GND " "Pin \"levelDisplay\[8\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481001214088 "|top|levelDisplay[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triesDisplay\[8\] GND " "Pin \"triesDisplay\[8\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481001214088 "|top|triesDisplay[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1481001214088 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1481001214257 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1481001214985 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481001214985 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "577 " "Implemented 577 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1481001215087 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1481001215087 ""} { "Info" "ICUT_CUT_TM_LCELLS" "509 " "Implemented 509 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1481001215087 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1481001215087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "582 " "Peak virtual memory: 582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481001215128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 21:13:35 2016 " "Processing ended: Mon Dec 05 21:13:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481001215128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481001215128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481001215128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481001215128 ""}
