
CV02.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000394  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000454  0800045c  0001045c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000454  08000454  0001045c  2**0
                  CONTENTS
  4 .ARM          00000000  08000454  08000454  0001045c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000454  0800045c  0001045c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000454  08000454  00010454  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000458  08000458  00010458  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  0001045c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  20000000  0800045c  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  0800045c  00020024  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0001045c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000008af  00000000  00000000  00010484  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000002ed  00000000  00000000  00010d33  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000000a0  00000000  00000000  00011020  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000078  00000000  00000000  000110c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000047b4  00000000  00000000  00011138  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000009f0  00000000  00000000  000158ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000183e8  00000000  00000000  000162dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0002e6c4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000158  00000000  00000000  0002e740  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000000 	.word	0x20000000
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800043c 	.word	0x0800043c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000004 	.word	0x20000004
 8000104:	0800043c 	.word	0x0800043c

08000108 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000108:	b590      	push	{r4, r7, lr}
 800010a:	b083      	sub	sp, #12
 800010c:	af00      	add	r7, sp, #0
 800010e:	0002      	movs	r2, r0
 8000110:	6039      	str	r1, [r7, #0]
 8000112:	1dfb      	adds	r3, r7, #7
 8000114:	701a      	strb	r2, [r3, #0]
  if(IRQn < 0) {
 8000116:	1dfb      	adds	r3, r7, #7
 8000118:	781b      	ldrb	r3, [r3, #0]
 800011a:	2b7f      	cmp	r3, #127	; 0x7f
 800011c:	d932      	bls.n	8000184 <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 800011e:	4a2f      	ldr	r2, [pc, #188]	; (80001dc <NVIC_SetPriority+0xd4>)
 8000120:	1dfb      	adds	r3, r7, #7
 8000122:	781b      	ldrb	r3, [r3, #0]
 8000124:	0019      	movs	r1, r3
 8000126:	230f      	movs	r3, #15
 8000128:	400b      	ands	r3, r1
 800012a:	3b08      	subs	r3, #8
 800012c:	089b      	lsrs	r3, r3, #2
 800012e:	3306      	adds	r3, #6
 8000130:	009b      	lsls	r3, r3, #2
 8000132:	18d3      	adds	r3, r2, r3
 8000134:	3304      	adds	r3, #4
 8000136:	681b      	ldr	r3, [r3, #0]
 8000138:	1dfa      	adds	r2, r7, #7
 800013a:	7812      	ldrb	r2, [r2, #0]
 800013c:	0011      	movs	r1, r2
 800013e:	2203      	movs	r2, #3
 8000140:	400a      	ands	r2, r1
 8000142:	00d2      	lsls	r2, r2, #3
 8000144:	21ff      	movs	r1, #255	; 0xff
 8000146:	4091      	lsls	r1, r2
 8000148:	000a      	movs	r2, r1
 800014a:	43d2      	mvns	r2, r2
 800014c:	401a      	ands	r2, r3
 800014e:	0011      	movs	r1, r2
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
 8000150:	683b      	ldr	r3, [r7, #0]
 8000152:	019b      	lsls	r3, r3, #6
 8000154:	22ff      	movs	r2, #255	; 0xff
 8000156:	401a      	ands	r2, r3
 8000158:	1dfb      	adds	r3, r7, #7
 800015a:	781b      	ldrb	r3, [r3, #0]
 800015c:	0018      	movs	r0, r3
 800015e:	2303      	movs	r3, #3
 8000160:	4003      	ands	r3, r0
 8000162:	00db      	lsls	r3, r3, #3
 8000164:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 8000166:	481d      	ldr	r0, [pc, #116]	; (80001dc <NVIC_SetPriority+0xd4>)
 8000168:	1dfb      	adds	r3, r7, #7
 800016a:	781b      	ldrb	r3, [r3, #0]
 800016c:	001c      	movs	r4, r3
 800016e:	230f      	movs	r3, #15
 8000170:	4023      	ands	r3, r4
 8000172:	3b08      	subs	r3, #8
 8000174:	089b      	lsrs	r3, r3, #2
 8000176:	430a      	orrs	r2, r1
 8000178:	3306      	adds	r3, #6
 800017a:	009b      	lsls	r3, r3, #2
 800017c:	18c3      	adds	r3, r0, r3
 800017e:	3304      	adds	r3, #4
 8000180:	601a      	str	r2, [r3, #0]
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
}
 8000182:	e027      	b.n	80001d4 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 8000184:	4a16      	ldr	r2, [pc, #88]	; (80001e0 <NVIC_SetPriority+0xd8>)
 8000186:	1dfb      	adds	r3, r7, #7
 8000188:	781b      	ldrb	r3, [r3, #0]
 800018a:	b25b      	sxtb	r3, r3
 800018c:	089b      	lsrs	r3, r3, #2
 800018e:	33c0      	adds	r3, #192	; 0xc0
 8000190:	009b      	lsls	r3, r3, #2
 8000192:	589b      	ldr	r3, [r3, r2]
 8000194:	1dfa      	adds	r2, r7, #7
 8000196:	7812      	ldrb	r2, [r2, #0]
 8000198:	0011      	movs	r1, r2
 800019a:	2203      	movs	r2, #3
 800019c:	400a      	ands	r2, r1
 800019e:	00d2      	lsls	r2, r2, #3
 80001a0:	21ff      	movs	r1, #255	; 0xff
 80001a2:	4091      	lsls	r1, r2
 80001a4:	000a      	movs	r2, r1
 80001a6:	43d2      	mvns	r2, r2
 80001a8:	401a      	ands	r2, r3
 80001aa:	0011      	movs	r1, r2
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
 80001ac:	683b      	ldr	r3, [r7, #0]
 80001ae:	019b      	lsls	r3, r3, #6
 80001b0:	22ff      	movs	r2, #255	; 0xff
 80001b2:	401a      	ands	r2, r3
 80001b4:	1dfb      	adds	r3, r7, #7
 80001b6:	781b      	ldrb	r3, [r3, #0]
 80001b8:	0018      	movs	r0, r3
 80001ba:	2303      	movs	r3, #3
 80001bc:	4003      	ands	r3, r0
 80001be:	00db      	lsls	r3, r3, #3
 80001c0:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 80001c2:	4807      	ldr	r0, [pc, #28]	; (80001e0 <NVIC_SetPriority+0xd8>)
 80001c4:	1dfb      	adds	r3, r7, #7
 80001c6:	781b      	ldrb	r3, [r3, #0]
 80001c8:	b25b      	sxtb	r3, r3
 80001ca:	089b      	lsrs	r3, r3, #2
 80001cc:	430a      	orrs	r2, r1
 80001ce:	33c0      	adds	r3, #192	; 0xc0
 80001d0:	009b      	lsls	r3, r3, #2
 80001d2:	501a      	str	r2, [r3, r0]
}
 80001d4:	46c0      	nop			; (mov r8, r8)
 80001d6:	46bd      	mov	sp, r7
 80001d8:	b003      	add	sp, #12
 80001da:	bd90      	pop	{r4, r7, pc}
 80001dc:	e000ed00 	.word	0xe000ed00
 80001e0:	e000e100 	.word	0xe000e100

080001e4 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80001e4:	b580      	push	{r7, lr}
 80001e6:	b082      	sub	sp, #8
 80001e8:	af00      	add	r7, sp, #0
 80001ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 80001ec:	687b      	ldr	r3, [r7, #4]
 80001ee:	3b01      	subs	r3, #1
 80001f0:	4a0c      	ldr	r2, [pc, #48]	; (8000224 <SysTick_Config+0x40>)
 80001f2:	4293      	cmp	r3, r2
 80001f4:	d901      	bls.n	80001fa <SysTick_Config+0x16>
 80001f6:	2301      	movs	r3, #1
 80001f8:	e010      	b.n	800021c <SysTick_Config+0x38>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 80001fa:	4b0b      	ldr	r3, [pc, #44]	; (8000228 <SysTick_Config+0x44>)
 80001fc:	687a      	ldr	r2, [r7, #4]
 80001fe:	3a01      	subs	r2, #1
 8000200:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 8000202:	2301      	movs	r3, #1
 8000204:	425b      	negs	r3, r3
 8000206:	2103      	movs	r1, #3
 8000208:	0018      	movs	r0, r3
 800020a:	f7ff ff7d 	bl	8000108 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 800020e:	4b06      	ldr	r3, [pc, #24]	; (8000228 <SysTick_Config+0x44>)
 8000210:	2200      	movs	r2, #0
 8000212:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000214:	4b04      	ldr	r3, [pc, #16]	; (8000228 <SysTick_Config+0x44>)
 8000216:	2207      	movs	r2, #7
 8000218:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 800021a:	2300      	movs	r3, #0
}
 800021c:	0018      	movs	r0, r3
 800021e:	46bd      	mov	sp, r7
 8000220:	b002      	add	sp, #8
 8000222:	bd80      	pop	{r7, pc}
 8000224:	00ffffff 	.word	0x00ffffff
 8000228:	e000e010 	.word	0xe000e010

0800022c <SysTick_Handler>:
#define LED_TIME_SHORT 100
#define LED_TIME_LONG  1000
#define BUTTON_DEBOUNCE 40

void SysTick_Handler(void)
 {
 800022c:	b580      	push	{r7, lr}
 800022e:	af00      	add	r7, sp, #0
	Tick++;
 8000230:	4b03      	ldr	r3, [pc, #12]	; (8000240 <SysTick_Handler+0x14>)
 8000232:	681b      	ldr	r3, [r3, #0]
 8000234:	1c5a      	adds	r2, r3, #1
 8000236:	4b02      	ldr	r3, [pc, #8]	; (8000240 <SysTick_Handler+0x14>)
 8000238:	601a      	str	r2, [r3, #0]
 }
 800023a:	46c0      	nop			; (mov r8, r8)
 800023c:	46bd      	mov	sp, r7
 800023e:	bd80      	pop	{r7, pc}
 8000240:	2000001c 	.word	0x2000001c

08000244 <EXTI0_1_IRQHandler>:

void EXTI0_1_IRQHandler(void)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	af00      	add	r7, sp, #0
	if (EXTI->PR & EXTI_PR_PR0)
 8000248:	4b09      	ldr	r3, [pc, #36]	; (8000270 <EXTI0_1_IRQHandler+0x2c>)
 800024a:	695b      	ldr	r3, [r3, #20]
 800024c:	2201      	movs	r2, #1
 800024e:	4013      	ands	r3, r2
 8000250:	d00b      	beq.n	800026a <EXTI0_1_IRQHandler+0x26>
	{ // check line 0 has triggered the IT
			EXTI->PR |= EXTI_PR_PR0; // clear the pending bit
 8000252:	4b07      	ldr	r3, [pc, #28]	; (8000270 <EXTI0_1_IRQHandler+0x2c>)
 8000254:	695a      	ldr	r2, [r3, #20]
 8000256:	4b06      	ldr	r3, [pc, #24]	; (8000270 <EXTI0_1_IRQHandler+0x2c>)
 8000258:	2101      	movs	r1, #1
 800025a:	430a      	orrs	r2, r1
 800025c:	615a      	str	r2, [r3, #20]
			GPIOB->ODR ^= (1<<0); // toggle PB0
 800025e:	4b05      	ldr	r3, [pc, #20]	; (8000274 <EXTI0_1_IRQHandler+0x30>)
 8000260:	695a      	ldr	r2, [r3, #20]
 8000262:	4b04      	ldr	r3, [pc, #16]	; (8000274 <EXTI0_1_IRQHandler+0x30>)
 8000264:	2101      	movs	r1, #1
 8000266:	404a      	eors	r2, r1
 8000268:	615a      	str	r2, [r3, #20]
	}
}
 800026a:	46c0      	nop			; (mov r8, r8)
 800026c:	46bd      	mov	sp, r7
 800026e:	bd80      	pop	{r7, pc}
 8000270:	40010400 	.word	0x40010400
 8000274:	48000400 	.word	0x48000400

08000278 <blikac>:

void blikac(void)
 {
 8000278:	b580      	push	{r7, lr}
 800027a:	af00      	add	r7, sp, #0
	static uint32_t delay;

	if (Tick > delay + LED_TIME_BLINK)
 800027c:	4b0b      	ldr	r3, [pc, #44]	; (80002ac <blikac+0x34>)
 800027e:	681b      	ldr	r3, [r3, #0]
 8000280:	332d      	adds	r3, #45	; 0x2d
 8000282:	33ff      	adds	r3, #255	; 0xff
 8000284:	001a      	movs	r2, r3
 8000286:	4b0a      	ldr	r3, [pc, #40]	; (80002b0 <blikac+0x38>)
 8000288:	681b      	ldr	r3, [r3, #0]
 800028a:	429a      	cmp	r2, r3
 800028c:	d20b      	bcs.n	80002a6 <blikac+0x2e>
	{
		GPIOA->ODR ^= (1<<4); // toggle PA4
 800028e:	2390      	movs	r3, #144	; 0x90
 8000290:	05db      	lsls	r3, r3, #23
 8000292:	695a      	ldr	r2, [r3, #20]
 8000294:	2390      	movs	r3, #144	; 0x90
 8000296:	05db      	lsls	r3, r3, #23
 8000298:	2110      	movs	r1, #16
 800029a:	404a      	eors	r2, r1
 800029c:	615a      	str	r2, [r3, #20]
		delay = Tick;
 800029e:	4b04      	ldr	r3, [pc, #16]	; (80002b0 <blikac+0x38>)
 80002a0:	681a      	ldr	r2, [r3, #0]
 80002a2:	4b02      	ldr	r3, [pc, #8]	; (80002ac <blikac+0x34>)
 80002a4:	601a      	str	r2, [r3, #0]
	}
 }
 80002a6:	46c0      	nop			; (mov r8, r8)
 80002a8:	46bd      	mov	sp, r7
 80002aa:	bd80      	pop	{r7, pc}
 80002ac:	20000020 	.word	0x20000020
 80002b0:	2000001c 	.word	0x2000001c

080002b4 <main>:
		GPIOB->BRR = (1<<0);
	}
}

int main(void)
{
 80002b4:	b580      	push	{r7, lr}
 80002b6:	af00      	add	r7, sp, #0
	// GPIO SETUP

	 RCC->AHBENR |= RCC_AHBENR_GPIOAEN | RCC_AHBENR_GPIOAEN | RCC_AHBENR_GPIOCEN; // enable CLK
 80002b8:	4b14      	ldr	r3, [pc, #80]	; (800030c <main+0x58>)
 80002ba:	695a      	ldr	r2, [r3, #20]
 80002bc:	4b13      	ldr	r3, [pc, #76]	; (800030c <main+0x58>)
 80002be:	21a0      	movs	r1, #160	; 0xa0
 80002c0:	0309      	lsls	r1, r1, #12
 80002c2:	430a      	orrs	r2, r1
 80002c4:	615a      	str	r2, [r3, #20]
	 GPIOA->MODER |= GPIO_MODER_MODER4_1; // LED1 = PA4, output
 80002c6:	2390      	movs	r3, #144	; 0x90
 80002c8:	05db      	lsls	r3, r3, #23
 80002ca:	681a      	ldr	r2, [r3, #0]
 80002cc:	2390      	movs	r3, #144	; 0x90
 80002ce:	05db      	lsls	r3, r3, #23
 80002d0:	2180      	movs	r1, #128	; 0x80
 80002d2:	0089      	lsls	r1, r1, #2
 80002d4:	430a      	orrs	r2, r1
 80002d6:	601a      	str	r2, [r3, #0]
	 GPIOB->MODER |= GPIO_MODER_MODER0_1; // LED2 = PB0, output
 80002d8:	4b0d      	ldr	r3, [pc, #52]	; (8000310 <main+0x5c>)
 80002da:	681a      	ldr	r2, [r3, #0]
 80002dc:	4b0c      	ldr	r3, [pc, #48]	; (8000310 <main+0x5c>)
 80002de:	2102      	movs	r1, #2
 80002e0:	430a      	orrs	r2, r1
 80002e2:	601a      	str	r2, [r3, #0]
	 GPIOC->PUPDR |= GPIO_PUPDR_PUPDR0_0; // S2 = PC0, pullup
 80002e4:	4b0b      	ldr	r3, [pc, #44]	; (8000314 <main+0x60>)
 80002e6:	68da      	ldr	r2, [r3, #12]
 80002e8:	4b0a      	ldr	r3, [pc, #40]	; (8000314 <main+0x60>)
 80002ea:	2101      	movs	r1, #1
 80002ec:	430a      	orrs	r2, r1
 80002ee:	60da      	str	r2, [r3, #12]
	 GPIOC->PUPDR |= GPIO_PUPDR_PUPDR1_0; // S1 = PC1, pullup
 80002f0:	4b08      	ldr	r3, [pc, #32]	; (8000314 <main+0x60>)
 80002f2:	68da      	ldr	r2, [r3, #12]
 80002f4:	4b07      	ldr	r3, [pc, #28]	; (8000314 <main+0x60>)
 80002f6:	2104      	movs	r1, #4
 80002f8:	430a      	orrs	r2, r1
 80002fa:	60da      	str	r2, [r3, #12]
	 EXTI->FTSR |= EXTI_FTSR_TR0; // trigger on falling edge
	 NVIC_EnableIRQ(EXTI0_1_IRQn); // enable EXTI0_1
*/

	 //systick setup
	 SysTick_Config(8000); // 1ms
 80002fc:	23fa      	movs	r3, #250	; 0xfa
 80002fe:	015b      	lsls	r3, r3, #5
 8000300:	0018      	movs	r0, r3
 8000302:	f7ff ff6f 	bl	80001e4 <SysTick_Config>



	while(1)
	{
		blikac();
 8000306:	f7ff ffb7 	bl	8000278 <blikac>
 800030a:	e7fc      	b.n	8000306 <main+0x52>
 800030c:	40021000 	.word	0x40021000
 8000310:	48000400 	.word	0x48000400
 8000314:	48000800 	.word	0x48000800

08000318 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800031c:	4b1a      	ldr	r3, [pc, #104]	; (8000388 <SystemInit+0x70>)
 800031e:	681a      	ldr	r2, [r3, #0]
 8000320:	4b19      	ldr	r3, [pc, #100]	; (8000388 <SystemInit+0x70>)
 8000322:	2101      	movs	r1, #1
 8000324:	430a      	orrs	r2, r1
 8000326:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80C;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80C;
 8000328:	4b17      	ldr	r3, [pc, #92]	; (8000388 <SystemInit+0x70>)
 800032a:	685a      	ldr	r2, [r3, #4]
 800032c:	4b16      	ldr	r3, [pc, #88]	; (8000388 <SystemInit+0x70>)
 800032e:	4917      	ldr	r1, [pc, #92]	; (800038c <SystemInit+0x74>)
 8000330:	400a      	ands	r2, r1
 8000332:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000334:	4b14      	ldr	r3, [pc, #80]	; (8000388 <SystemInit+0x70>)
 8000336:	681a      	ldr	r2, [r3, #0]
 8000338:	4b13      	ldr	r3, [pc, #76]	; (8000388 <SystemInit+0x70>)
 800033a:	4915      	ldr	r1, [pc, #84]	; (8000390 <SystemInit+0x78>)
 800033c:	400a      	ands	r2, r1
 800033e:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000340:	4b11      	ldr	r3, [pc, #68]	; (8000388 <SystemInit+0x70>)
 8000342:	681a      	ldr	r2, [r3, #0]
 8000344:	4b10      	ldr	r3, [pc, #64]	; (8000388 <SystemInit+0x70>)
 8000346:	4913      	ldr	r1, [pc, #76]	; (8000394 <SystemInit+0x7c>)
 8000348:	400a      	ands	r2, r1
 800034a:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFF;
 800034c:	4b0e      	ldr	r3, [pc, #56]	; (8000388 <SystemInit+0x70>)
 800034e:	685a      	ldr	r2, [r3, #4]
 8000350:	4b0d      	ldr	r3, [pc, #52]	; (8000388 <SystemInit+0x70>)
 8000352:	4911      	ldr	r1, [pc, #68]	; (8000398 <SystemInit+0x80>)
 8000354:	400a      	ands	r2, r1
 8000356:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 8000358:	4b0b      	ldr	r3, [pc, #44]	; (8000388 <SystemInit+0x70>)
 800035a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800035c:	4b0a      	ldr	r3, [pc, #40]	; (8000388 <SystemInit+0x70>)
 800035e:	210f      	movs	r1, #15
 8000360:	438a      	bics	r2, r1
 8000362:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEAC;
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEEC;
 8000364:	4b08      	ldr	r3, [pc, #32]	; (8000388 <SystemInit+0x70>)
 8000366:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000368:	4b07      	ldr	r3, [pc, #28]	; (8000388 <SystemInit+0x70>)
 800036a:	490c      	ldr	r1, [pc, #48]	; (800039c <SystemInit+0x84>)
 800036c:	400a      	ands	r2, r1
 800036e:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFE;
 8000370:	4b05      	ldr	r3, [pc, #20]	; (8000388 <SystemInit+0x70>)
 8000372:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000374:	4b04      	ldr	r3, [pc, #16]	; (8000388 <SystemInit+0x70>)
 8000376:	2101      	movs	r1, #1
 8000378:	438a      	bics	r2, r1
 800037a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800037c:	4b02      	ldr	r3, [pc, #8]	; (8000388 <SystemInit+0x70>)
 800037e:	2200      	movs	r2, #0
 8000380:	609a      	str	r2, [r3, #8]

}
 8000382:	46c0      	nop			; (mov r8, r8)
 8000384:	46bd      	mov	sp, r7
 8000386:	bd80      	pop	{r7, pc}
 8000388:	40021000 	.word	0x40021000
 800038c:	08ffb80c 	.word	0x08ffb80c
 8000390:	fef6ffff 	.word	0xfef6ffff
 8000394:	fffbffff 	.word	0xfffbffff
 8000398:	ffc0ffff 	.word	0xffc0ffff
 800039c:	fffffeec 	.word	0xfffffeec

080003a0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003a0:	480d      	ldr	r0, [pc, #52]	; (80003d8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003a2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003a4:	480d      	ldr	r0, [pc, #52]	; (80003dc <LoopForever+0x6>)
  ldr r1, =_edata
 80003a6:	490e      	ldr	r1, [pc, #56]	; (80003e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80003a8:	4a0e      	ldr	r2, [pc, #56]	; (80003e4 <LoopForever+0xe>)
  movs r3, #0
 80003aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003ac:	e002      	b.n	80003b4 <LoopCopyDataInit>

080003ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003b2:	3304      	adds	r3, #4

080003b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003b8:	d3f9      	bcc.n	80003ae <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003ba:	4a0b      	ldr	r2, [pc, #44]	; (80003e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80003bc:	4c0b      	ldr	r4, [pc, #44]	; (80003ec <LoopForever+0x16>)
  movs r3, #0
 80003be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003c0:	e001      	b.n	80003c6 <LoopFillZerobss>

080003c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003c4:	3204      	adds	r2, #4

080003c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003c8:	d3fb      	bcc.n	80003c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80003ca:	f7ff ffa5 	bl	8000318 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80003ce:	f000 f811 	bl	80003f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003d2:	f7ff ff6f 	bl	80002b4 <main>

080003d6 <LoopForever>:

LoopForever:
    b LoopForever
 80003d6:	e7fe      	b.n	80003d6 <LoopForever>
  ldr   r0, =_estack
 80003d8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80003dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003e0:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80003e4:	0800045c 	.word	0x0800045c
  ldr r2, =_sbss
 80003e8:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80003ec:	20000024 	.word	0x20000024

080003f0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003f0:	e7fe      	b.n	80003f0 <ADC_IRQHandler>
	...

080003f4 <__libc_init_array>:
 80003f4:	b570      	push	{r4, r5, r6, lr}
 80003f6:	2600      	movs	r6, #0
 80003f8:	4d0c      	ldr	r5, [pc, #48]	; (800042c <__libc_init_array+0x38>)
 80003fa:	4c0d      	ldr	r4, [pc, #52]	; (8000430 <__libc_init_array+0x3c>)
 80003fc:	1b64      	subs	r4, r4, r5
 80003fe:	10a4      	asrs	r4, r4, #2
 8000400:	42a6      	cmp	r6, r4
 8000402:	d109      	bne.n	8000418 <__libc_init_array+0x24>
 8000404:	2600      	movs	r6, #0
 8000406:	f000 f819 	bl	800043c <_init>
 800040a:	4d0a      	ldr	r5, [pc, #40]	; (8000434 <__libc_init_array+0x40>)
 800040c:	4c0a      	ldr	r4, [pc, #40]	; (8000438 <__libc_init_array+0x44>)
 800040e:	1b64      	subs	r4, r4, r5
 8000410:	10a4      	asrs	r4, r4, #2
 8000412:	42a6      	cmp	r6, r4
 8000414:	d105      	bne.n	8000422 <__libc_init_array+0x2e>
 8000416:	bd70      	pop	{r4, r5, r6, pc}
 8000418:	00b3      	lsls	r3, r6, #2
 800041a:	58eb      	ldr	r3, [r5, r3]
 800041c:	4798      	blx	r3
 800041e:	3601      	adds	r6, #1
 8000420:	e7ee      	b.n	8000400 <__libc_init_array+0xc>
 8000422:	00b3      	lsls	r3, r6, #2
 8000424:	58eb      	ldr	r3, [r5, r3]
 8000426:	4798      	blx	r3
 8000428:	3601      	adds	r6, #1
 800042a:	e7f2      	b.n	8000412 <__libc_init_array+0x1e>
 800042c:	08000454 	.word	0x08000454
 8000430:	08000454 	.word	0x08000454
 8000434:	08000454 	.word	0x08000454
 8000438:	08000458 	.word	0x08000458

0800043c <_init>:
 800043c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800043e:	46c0      	nop			; (mov r8, r8)
 8000440:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000442:	bc08      	pop	{r3}
 8000444:	469e      	mov	lr, r3
 8000446:	4770      	bx	lr

08000448 <_fini>:
 8000448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800044a:	46c0      	nop			; (mov r8, r8)
 800044c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800044e:	bc08      	pop	{r3}
 8000450:	469e      	mov	lr, r3
 8000452:	4770      	bx	lr
