// Seed: 3906465907
module module_0 (
    output wor   id_0,
    input  uwire id_1,
    input  wor   id_2,
    output wire  id_3,
    input  uwire id_4,
    output tri   id_5
);
  wire id_7 = 1 == id_4;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    inout  tri0  id_1,
    input  tri0  id_2,
    input  uwire id_3,
    input  uwire id_4,
    output tri0  id_5,
    output tri   id_6
    , id_13,
    input  tri1  id_7,
    output tri0  id_8,
    input  uwire id_9,
    input  wire  id_10,
    output uwire id_11
);
  assign {id_2, id_10, id_7 == id_1, 1'h0, id_7 == id_10} = -1;
  module_0 modCall_1 (
      id_11,
      id_7,
      id_1,
      id_5,
      id_2,
      id_8
  );
endmodule
