Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Mon Feb  1 16:44:06 2021
| Host         : LAPTOP-5NTBTHR8 running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/opcionA_timing_synth.rpt
| Design       : opcionA
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.968ns  (required time - arrival time)
  Source:                 grp_write_data_fu_96/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_write_data_fu_96/p_Val2_s_reg_199_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.781ns (29.438%)  route 1.872ns (70.562%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=539, unset)          0.973     0.973    grp_write_data_fu_96/ap_clk
                         FDRE                                         r  grp_write_data_fu_96/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.362     1.335 f  grp_write_data_fu_96/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=7, unplaced)         0.841     2.176    grp_write_data_fu_96/ap_enable_reg_pp0_iter1_reg_n_2
                         LUT5 (Prop_lut5_I0_O)        0.295     2.471 f  grp_write_data_fu_96/i_reg_122[2]_i_3/O
                         net (fo=8, unplaced)         0.487     2.958    grp_write_data_fu_96/i_reg_122[2]_i_3_n_2
                         LUT4 (Prop_lut4_I3_O)        0.124     3.082 r  grp_write_data_fu_96/p_Val2_s_reg_199[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.626    grp_write_data_fu_96/last_assign_reg_1940
                         FDRE                                         r  grp_write_data_fu_96/p_Val2_s_reg_199_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=539, unset)          0.924    10.924    grp_write_data_fu_96/ap_clk
                         FDRE                                         r  grp_write_data_fu_96/p_Val2_s_reg_199_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_CE)      -0.295    10.594    grp_write_data_fu_96/p_Val2_s_reg_199_reg[0]
  -------------------------------------------------------------------
                         required time                         10.594    
                         arrival time                          -3.626    
  -------------------------------------------------------------------
                         slack                                  6.968    




