# Digital-Logic-Design-project-Polimi - A.Y. 2023-2024

design and synthesis of a hardware component using VHDL.

Instructor: Palermo Gianluca

**Grade**: 29/30

## Project Specification

The complete specification is available [here](project_specification.pdf).

## Documentation

The project documentation is available [here](documentation.pdf).

Used [test_bench](project_testBench.vhd)

## Tools Used

| Description       | Tool                   |
|-------------------|------------------------|
| Language         | VHDL                   |
| Development Suite | Xilinx Vivado v.2016.4 |
