
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
Œ
+Loading parts and site information from %s
36*device2H
4/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/arch.xml2default:defaultZ21-36
™
!Parsing RTL primitives file [%s]
14*netlist2^
J/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
¢
*Finished parsing RTL primitives file [%s]
11*netlist2^
J/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
5
Refreshing IP repositories
234*coregenZ19-234
;
No user repositories specified
1154*coregenZ19-1704
y
Loaded Vivado repository '%s'.
1332*coregen2<
(/opt/Xilinx/2013.3/Vivado/2013.3/data/ip2default:defaultZ19-2313
¦
Command: %s
53*	vivadotcl2~
jsynth_design -top vivado_activity_thread_ap_faddfsub_3_full_dsp -part xc7z020clg484-1 -mode out_of_context2default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
Ó
%IP '%s' is locked. Locked reason: %s
1260*coregen2A
-vivado_activity_thread_ap_faddfsub_3_full_dsp2default:default2M
9Property 'IS_LOCKED' is set to true by the system or user2default:defaultZ19-2162
•
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7z0202default:defaultZ17-347
…
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7z0202default:defaultZ17-349
œ
%s*synth2Œ
xStarting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 763.297 ; gain = 159.984
2default:default
¬
synthesizing module '%s'638*oasys2A
-vivado_activity_thread_ap_faddfsub_3_full_dsp2default:default2™
‚/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/synth/vivado_activity_thread_ap_faddfsub_3_full_dsp.vhd2default:default2
742default:default8@Z8-638
±
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2'
floating_point_v7_02default:default2
ú/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
1082default:default2
U02default:default2'
floating_point_v7_02default:default2™
‚/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/synth/vivado_activity_thread_ap_faddfsub_3_full_dsp.vhd2default:default2
1992default:default8@Z8-3491
‹
synthesizing module '%s'638*oasys2'
floating_point_v7_02default:default2‘
ú/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2242default:default8@Z8-638
º
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2+
floating_point_v7_0_viv2default:default2“
þ/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
2982default:default2
i_synth2default:default2+
floating_point_v7_0_viv2default:default2‘
ú/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2332default:default8@Z8-3491
“
synthesizing module '%s'638*oasys2+
floating_point_v7_0_viv2default:default2•
þ/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
4242default:default8@Z8-638
„
synthesizing module '%s'638*oasys2&
xbip_pipe_v3_0_viv2default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
¿
%done synthesizing module '%s' (%s#%s)256*oasys2&
xbip_pipe_v3_0_viv2default:default2
12default:default2
12default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
û
synthesizing module '%s'638*oasys2
flt_add2default:default2
ö/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/flt_add/flt_add.vhd2default:default2
2432default:default8@Z8-638
ƒ
synthesizing module '%s'638*oasys2
flt_add_dsp2default:default2‘
ú/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd2default:default2
2352default:default8@Z8-638
ö
synthesizing module '%s'638*oasys2
delay2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
”
synthesizing module '%s'638*oasys26
"xbip_pipe_v3_0_viv__parameterized12default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ï
%done synthesizing module '%s' (%s#%s)256*oasys26
"xbip_pipe_v3_0_viv__parameterized12default:default2
12default:default2
12default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
±
%done synthesizing module '%s' (%s#%s)256*oasys2
delay2default:default2
22default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
–
synthesizing module '%s'638*oasys2)
align_add_dsp48e1_sgl2default:default2š
ƒ/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/align_add_dsp48e1_sgl.vhd2default:default2
1862default:default8@Z8-638
†
synthesizing module '%s'638*oasys2)
delay__parameterized02default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
”
synthesizing module '%s'638*oasys26
"xbip_pipe_v3_0_viv__parameterized32default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ï
%done synthesizing module '%s' (%s#%s)256*oasys26
"xbip_pipe_v3_0_viv__parameterized32default:default2
22default:default2
12default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized02default:default2
22default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
†
synthesizing module '%s'638*oasys2)
delay__parameterized12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
”
synthesizing module '%s'638*oasys26
"xbip_pipe_v3_0_viv__parameterized52default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ï
%done synthesizing module '%s' (%s#%s)256*oasys26
"xbip_pipe_v3_0_viv__parameterized52default:default2
22default:default2
12default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized12default:default2
22default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
†
synthesizing module '%s'638*oasys2!
compare_eq_im2default:default2’
û/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-638
‚
synthesizing module '%s'638*oasys2
carry_chain2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
†
synthesizing module '%s'638*oasys2)
delay__parameterized22default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
”
synthesizing module '%s'638*oasys26
"xbip_pipe_v3_0_viv__parameterized72default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ï
%done synthesizing module '%s' (%s#%s)256*oasys26
"xbip_pipe_v3_0_viv__parameterized72default:default2
22default:default2
12default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized22default:default2
22default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
½
%done synthesizing module '%s' (%s#%s)256*oasys2
carry_chain2default:default2
32default:default2
12default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys2!
compare_eq_im2default:default2
42default:default2
12default:default2’
û/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-256
’
synthesizing module '%s'638*oasys2/
carry_chain__parameterized02default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
­
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
†
synthesizing module '%s'638*oasys2)
delay__parameterized32default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Á
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized32default:default2
42default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Í
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized02default:default2
42default:default2
12default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
†
synthesizing module '%s'638*oasys2)
delay__parameterized42default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
”
synthesizing module '%s'638*oasys26
"xbip_pipe_v3_0_viv__parameterized92default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ï
%done synthesizing module '%s' (%s#%s)256*oasys26
"xbip_pipe_v3_0_viv__parameterized92default:default2
42default:default2
12default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized42default:default2
42default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2#
dsp48e1_wrapper2default:default2”
ý/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-638
†
synthesizing module '%s'638*oasys2)
delay__parameterized52default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Á
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized52default:default2
42default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
†
synthesizing module '%s'638*oasys2)
delay__parameterized62default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
•
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized112default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ð
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized112default:default2
42default:default2
12default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized62default:default2
42default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
†
synthesizing module '%s'638*oasys2)
delay__parameterized72default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
•
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized132default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ð
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized132default:default2
42default:default2
12default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized72default:default2
42default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
†
synthesizing module '%s'638*oasys2)
delay__parameterized82default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
•
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized152default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ð
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized152default:default2
42default:default2
12default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized82default:default2
42default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
†
synthesizing module '%s'638*oasys2)
delay__parameterized92default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
•
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized172default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ð
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized172default:default2
42default:default2
12default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized92default:default2
42default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
¯
,binding component instance '%s' to cell '%s'113*oasys2
DSP2default:default2
DSP48E12default:default2”
ý/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
4852default:default8@Z8-113
Å
%done synthesizing module '%s' (%s#%s)256*oasys2#
dsp48e1_wrapper2default:default2
52default:default2
12default:default2”
ý/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2*
delay__parameterized102default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
•
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized192default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ð
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized192default:default2
52default:default2
12default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Â
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized102default:default2
52default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2*
delay__parameterized112default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
•
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized212default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ð
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized212default:default2
52default:default2
12default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Â
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized112default:default2
52default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2*
delay__parameterized122default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
•
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized232default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ð
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized232default:default2
52default:default2
12default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Â
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized122default:default2
52default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2)
align_add_dsp48e1_sgl2default:default2
62default:default2
12default:default2š
ƒ/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/align_add_dsp48e1_sgl.vhd2default:default2
1862default:default8@Z8-256
 
synthesizing module '%s'638*oasys2.
norm_and_round_dsp48e1_sgl2default:default2Ÿ
ˆ/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/norm_and_round_dsp48e1_sgl.vhd2default:default2
1772default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2*
lead_zero_encode_shift2default:default2›
„/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
1702default:default8@Z8-638
º
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2›
„/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2282default:default8@Z8-113
º
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2›
„/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2282default:default8@Z8-113
º
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2›
„/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2282default:default8@Z8-113
º
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2›
„/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2282default:default8@Z8-113
º
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2›
„/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2282default:default8@Z8-113
º
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2›
„/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2282default:default8@Z8-113
º
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2›
„/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2282default:default8@Z8-113
º
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2›
„/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2282default:default8@Z8-113
³
,binding component instance '%s' to cell '%s'113*oasys2
LSB2default:default2
LUT52default:default2›
„/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
3262default:default8@Z8-113
³
,binding component instance '%s' to cell '%s'113*oasys2
MSB2default:default2
LUT52default:default2›
„/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
3382default:default8@Z8-113
³
,binding component instance '%s' to cell '%s'113*oasys2
LSB2default:default2
LUT52default:default2›
„/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
3262default:default8@Z8-113
³
,binding component instance '%s' to cell '%s'113*oasys2
MSB2default:default2
LUT52default:default2›
„/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
3382default:default8@Z8-113
³
,binding component instance '%s' to cell '%s'113*oasys2
LSB2default:default2
LUT52default:default2›
„/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
3262default:default8@Z8-113
³
,binding component instance '%s' to cell '%s'113*oasys2
MSB2default:default2
LUT52default:default2›
„/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
3382default:default8@Z8-113
³
,binding component instance '%s' to cell '%s'113*oasys2
LSB2default:default2
LUT52default:default2›
„/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
3262default:default8@Z8-113
³
,binding component instance '%s' to cell '%s'113*oasys2
MSB2default:default2
LUT52default:default2›
„/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
3382default:default8@Z8-113
‡
synthesizing module '%s'638*oasys2*
delay__parameterized132default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
•
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized252default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ð
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized252default:default2
62default:default2
12default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Â
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized132default:default2
62default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ó
%done synthesizing module '%s' (%s#%s)256*oasys2*
lead_zero_encode_shift2default:default2
72default:default2
12default:default2›
„/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
1702default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2*
delay__parameterized142default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
•
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized272default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ð
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized272default:default2
72default:default2
12default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Â
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized142default:default2
72default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2*
delay__parameterized152default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
•
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized292default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ð
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized292default:default2
72default:default2
12default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Â
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized152default:default2
72default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
š
synthesizing module '%s'638*oasys23
dsp48e1_wrapper__parameterized02default:default2”
ý/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-638
¯
,binding component instance '%s' to cell '%s'113*oasys2
DSP2default:default2
DSP48E12default:default2”
ý/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
4852default:default8@Z8-113
Õ
%done synthesizing module '%s' (%s#%s)256*oasys23
dsp48e1_wrapper__parameterized02default:default2
72default:default2
12default:default2”
ý/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-256
Û
%done synthesizing module '%s' (%s#%s)256*oasys2.
norm_and_round_dsp48e1_sgl2default:default2
82default:default2
12default:default2Ÿ
ˆ/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/norm_and_round_dsp48e1_sgl.vhd2default:default2
1772default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys2
flt_add_exp2default:default2‘
ú/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/flt_add/flt_add_exp.vhd2default:default2
2682default:default8@Z8-638
ˆ
synthesizing module '%s'638*oasys2"
special_detect2default:default2“
ü/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/special_detect.vhd2default:default2
1762default:default8@Z8-638
–
synthesizing module '%s'638*oasys21
compare_eq_im__parameterized02default:default2’
û/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-638
’
synthesizing module '%s'638*oasys2/
carry_chain__parameterized12default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
­
,binding component instance '%s' to cell '%s'113*oasys2
	CARRYS_FD2default:default2
FDE2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3072default:default8@Z8-113
‡
synthesizing module '%s'638*oasys2*
delay__parameterized162default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Â
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized162default:default2
82default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2*
delay__parameterized172default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Â
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized172default:default2
82default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Í
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized12default:default2
82default:default2
12default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys21
compare_eq_im__parameterized02default:default2
82default:default2
12default:default2’
û/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2*
delay__parameterized182default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
•
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized312default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ð
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized312default:default2
82default:default2
12default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Â
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized182default:default2
82default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2"
special_detect2default:default2
92default:default2
12default:default2“
ü/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/special_detect.vhd2default:default2
1762default:default8@Z8-256
ú
synthesizing module '%s'638*oasys2
compare2default:default2Œ
õ/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/compare.vhd2default:default2
1612default:default8@Z8-638
€
synthesizing module '%s'638*oasys2

compare_gt2default:default2
ø/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/compare_gt.vhd2default:default2
1632default:default8@Z8-638
’
synthesizing module '%s'638*oasys2/
carry_chain__parameterized22default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
­
,binding component instance '%s' to cell '%s'113*oasys2
	CARRYS_FD2default:default2
FDE2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3072default:default8@Z8-113
‡
synthesizing module '%s'638*oasys2*
delay__parameterized192default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Â
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized192default:default2
92default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Í
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized22default:default2
92default:default2
12default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
¼
%done synthesizing module '%s' (%s#%s)256*oasys2

compare_gt2default:default2
102default:default2
12default:default2
ø/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/compare_gt.vhd2default:default2
1632default:default8@Z8-256
¶
%done synthesizing module '%s' (%s#%s)256*oasys2
compare2default:default2
112default:default2
12default:default2Œ
õ/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/compare.vhd2default:default2
1612default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2*
delay__parameterized202default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
•
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized332default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized332default:default2
112default:default2
12default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized202default:default2
112default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2*
delay__parameterized212default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
•
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized352default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized352default:default2
112default:default2
12default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized212default:default2
112default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2*
delay__parameterized222default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
•
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized372default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized372default:default2
112default:default2
12default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized222default:default2
112default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2*
delay__parameterized232default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
•
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized392default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized392default:default2
112default:default2
12default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized232default:default2
112default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2*
delay__parameterized242default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized242default:default2
112default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
’
synthesizing module '%s'638*oasys2/
carry_chain__parameterized32default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
­
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
­
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
­
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
­
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
­
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
­
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
­
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
­
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
­
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
‡
synthesizing module '%s'638*oasys2*
delay__parameterized252default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
•
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized412default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized412default:default2
112default:default2
12default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized252default:default2
112default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Î
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized32default:default2
112default:default2
12default:default2
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2*
delay__parameterized262default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
•
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized432default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized432default:default2
112default:default2
12default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized262default:default2
112default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2*
delay__parameterized272default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
•
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized452default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized452default:default2
112default:default2
12default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized272default:default2
112default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2*
delay__parameterized282default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
•
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized472default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized472default:default2
112default:default2
12default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized282default:default2
112default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2*
delay__parameterized292default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
•
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized492default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized492default:default2
112default:default2
12default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized292default:default2
112default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2*
delay__parameterized302default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
•
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized512default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized512default:default2
112default:default2
12default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized302default:default2
112default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2*
delay__parameterized312default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
•
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized532default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized532default:default2
112default:default2
12default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized312default:default2
112default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
¿
%done synthesizing module '%s' (%s#%s)256*oasys2
flt_add_exp2default:default2
122default:default2
12default:default2‘
ú/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/flt_add/flt_add_exp.vhd2default:default2
2682default:default8@Z8-256
€
synthesizing module '%s'638*oasys2

flt_dec_op2default:default2
ø/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/flt_dec_op.vhd2default:default2
2332default:default8@Z8-638
¼
%done synthesizing module '%s' (%s#%s)256*oasys2

flt_dec_op2default:default2
132default:default2
12default:default2
ø/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/flt_dec_op.vhd2default:default2
2332default:default8@Z8-256
¿
%done synthesizing module '%s' (%s#%s)256*oasys2
flt_add_dsp2default:default2
142default:default2
12default:default2‘
ú/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd2default:default2
2352default:default8@Z8-256
·
%done synthesizing module '%s' (%s#%s)256*oasys2
flt_add2default:default2
152default:default2
12default:default2
ö/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/flt_add/flt_add.vhd2default:default2
2432default:default8@Z8-256
¼
RTL assertion: "%s"63*oasys2Ù
Ä****** INFORMATION ONLY ******C_A_WIDTH =               32C_A_FRACTION_WIDTH =      24C_RESULT_WIDTH =          32C_RESULT_FRACTION_WIDTH = 24Latency of core =         3Maximum latency of core = 11AXI interface latency =   0Output delay latency =    0Internal latency of core excluding handling AXI flow control = 32default:default2•
þ/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
16902default:default8@Z8-63
‡
synthesizing module '%s'638*oasys2*
delay__parameterized322default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ž
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2‰
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
•
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized552default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized552default:default2
152default:default2
12default:default2‹
ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized322default:default2
152default:default2
12default:default2Š
ó/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2+
floating_point_v7_0_viv2default:default2
162default:default2
12default:default2•
þ/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
4242default:default8@Z8-256
Ç
%done synthesizing module '%s' (%s#%s)256*oasys2'
floating_point_v7_02default:default2
172default:default2
12default:default2‘
ú/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2242default:default8@Z8-256
è
%done synthesizing module '%s' (%s#%s)256*oasys2A
-vivado_activity_thread_ap_faddfsub_3_full_dsp2default:default2
182default:default2
12default:default2™
‚/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/synth/vivado_activity_thread_ap_faddfsub_3_full_dsp.vhd2default:default2
742default:default8@Z8-256
œ
%s*synth2Œ
xFinished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 835.113 ; gain = 231.801
2default:default
š
%s*synth2Š
vStart RTL Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 835.113 ; gain = 231.801
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[3]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[2]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[1]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[0]2default:defaultZ8-3295
v
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[15]2default:defaultZ8-3295
v
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[14]2default:defaultZ8-3295
v
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[13]2default:defaultZ8-3295
v
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[12]2default:defaultZ8-3295
v
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[11]2default:defaultZ8-3295
v
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[10]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[9]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[8]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[7]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[6]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[5]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[4]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[3]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[2]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[1]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[0]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[6]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[5]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[4]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[3]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[2]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[1]2default:defaultZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[0]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2
EXP2default:default2$
ADD_MANT_MSBS[1]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2
EXP2default:default2$
ADD_MANT_MSBS[0]2default:defaultZ8-3295
\
-Analyzing %s Unisim elements for replacement
17*netlist2
52default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
Ÿ
Loading clock regions from %s
13*device2h
T/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml2default:defaultZ21-13
 
Loading clock buffers from %s
11*device2i
U/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml2default:defaultZ21-11
 
&Loading clock placement rules from %s
318*place2`
L/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
ž
)Loading package pin functions from %s...
17*device2\
H/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
œ
Loading package from %s
16*device2k
W/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml2default:defaultZ21-16
“
Loading io standards from %s
15*device2]
I/opt/Xilinx/2013.3/Vivado/2013.3/data/./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
_
 Attempting to get a license: %s
78*common2&
Internal_bitstream2default:defaultZ17-78
]
Failed to get a license: %s
295*common2&
Internal_bitstream2default:defaultZ17-301
5

Processing XDC Constraints
244*projectZ1-262
ò
$Parsing XDC File [%s] for cell '%s'
848*designutils2•
€/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/vivado_activity_thread_ap_faddfsub_3_full_dsp_ooc.xdc2default:default2
U02default:defaultZ20-848
û
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2•
€/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/vivado_activity_thread_ap_faddfsub_3_full_dsp_ooc.xdc2default:default2
U02default:defaultZ20-847
¨
ÙImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2•
€/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/vivado_activity_thread_ap_faddfsub_3_full_dsp_ooc.xdc2default:default2š
…/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_faddfsub_3_full_dsp_synth_1/.Xil/vivado_activity_thread_ap_faddfsub_3_full_dsp_propImpl.xdc2default:defaultZ1-236
 
Parsing XDC File [%s]
179*designutils2é
Ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_faddfsub_3_full_dsp_synth_1/dont_touch.xdc2default:defaultZ20-179
©
Finished Parsing XDC File [%s]
178*designutils2é
Ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_faddfsub_3_full_dsp_synth_1/dont_touch.xdc2default:defaultZ20-178
ü
ÙImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2é
Ô/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_faddfsub_3_full_dsp_synth_1/dont_touch.xdc2default:default2š
…/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_faddfsub_3_full_dsp_synth_1/.Xil/vivado_activity_thread_ap_faddfsub_3_full_dsp_propImpl.xdc2default:defaultZ1-236
?
&Completed Processing XDC Constraints

245*projectZ1-263
–
!Unisim Transformation Summary:
%s111*project2Z
F  A total of 3 instances were transformed.
  FDE => FDRE: 3 instances
2default:defaultZ1-111
›
%s*synth2‹
wStart RTL Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1047.387 ; gain = 444.074
2default:default
¶
%s*synth2¦
‘Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1047.391 ; gain = 444.078
2default:default
ž
%s*synth2Ž
zFinished RTL Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1047.391 ; gain = 444.078
2default:default
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
‹
%s*synth2|
hPart Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB8 0 RAMB16 0 RAMB18 60 RAMB36 30)
2default:default
²
%s*synth2¢
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1127.734 ; gain = 524.422
2default:default
ÿ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2r
^\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0] 2default:default2+
floating_point_v7_0_viv2default:defaultZ8-3332
ª
%s*synth2š
…Finished Cross Boundary Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1127.734 ; gain = 524.422
2default:default
Ÿ
%s*synth2
{Finished Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1168.785 ; gain = 565.473
2default:default
®
%s*synth2ž
‰Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1181.777 ; gain = 578.465
2default:default
¡
%s*synth2‘
}Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1181.777 ; gain = 578.465
2default:default
 
%s*synth2
|Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1193.793 ; gain = 590.480
2default:default
š
%s*synth2Š
vFinished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1193.793 ; gain = 590.480
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
«
%s*synth2›
†Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1193.793 ; gain = 590.480
2default:default
¨
%s*synth2˜
ƒFinished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1193.793 ; gain = 590.480
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
>
%s*synth2/
+------+----------+------+
2default:default
>
%s*synth2/
|      |Cell      |Count |
2default:default
>
%s*synth2/
+------+----------+------+
2default:default
>
%s*synth2/
|1     |CARRY4    |     6|
2default:default
>
%s*synth2/
|2     |DSP48E1_1 |     1|
2default:default
>
%s*synth2/
|3     |DSP48E1_2 |     1|
2default:default
>
%s*synth2/
|4     |LUT1      |     3|
2default:default
>
%s*synth2/
|5     |LUT2      |    35|
2default:default
>
%s*synth2/
|6     |LUT3      |    51|
2default:default
>
%s*synth2/
|7     |LUT4      |    55|
2default:default
>
%s*synth2/
|8     |LUT5      |    68|
2default:default
>
%s*synth2/
|9     |LUT6      |    60|
2default:default
>
%s*synth2/
|10    |MUXCY     |    48|
2default:default
>
%s*synth2/
|11    |XORCY     |     9|
2default:default
>
%s*synth2/
|12    |FDE       |     3|
2default:default
>
%s*synth2/
|13    |FDRE      |   112|
2default:default
>
%s*synth2/
+------+----------+------+
2default:default
§
%s*synth2—
‚Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1193.793 ; gain = 590.480
2default:default
i
%s*synth2Z
FSynthesis finished with 0 errors, 0 critical warnings and 0 warnings.
2default:default
¥
%s*synth2•
€Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1193.793 ; gain = 590.480
2default:default
\
-Analyzing %s Unisim elements for replacement
17*netlist2
52default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
ò
$Parsing XDC File [%s] for cell '%s'
848*designutils2•
€/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/vivado_activity_thread_ap_faddfsub_3_full_dsp_ooc.xdc2default:default2
U02default:defaultZ20-848
û
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2•
€/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/vivado_activity_thread_ap_faddfsub_3_full_dsp_ooc.xdc2default:default2
U02default:defaultZ20-847
À
!Unisim Transformation Summary:
%s111*project2ƒ
o  A total of 16 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 13 instances
  FDE => FDRE: 3 instances
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
¾
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
3172default:default2
12default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
ý
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:00:382default:default2
00:00:392default:default2
1442.0122default:default2
727.7152default:defaultZ17-268
G
Renamed %s cell refs.
330*coretcl2
22default:defaultZ2-1174
<
%Done setting XDC timing constraints.
35*timingZ38-35
‚
vreport_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1449.047 ; gain = 2.012
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Tue Mar 25 15:26:57 20142default:defaultZ17-206