# simple_riscv_core
RTL for a simple risc-v core

