
*** Running vivado
    with args -log MQFU_AXI4_Lite_IP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MQFU_AXI4_Lite_IP.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source MQFU_AXI4_Lite_IP.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI_Lite_IP_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Dev/Madgwick_Quaternion_Filter_Unit/Madgwick_Quaternion_Filter_Unit_Vivado_2019_2_Project/Madgwick_Quaternion_Filter_Unit_Vivado_2019_2_Project.cache/ip 
Command: synth_design -top MQFU_AXI4_Lite_IP -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 76932 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 892.582 ; gain = 234.684
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MQFU_AXI4_Lite_IP' [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/synth/MQFU_AXI4_Lite_IP.v:57]
INFO: [Synth 8-6157] synthesizing module 'MQFU_AXI4_Lite_IP_v1_0' [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/hdl/MQFU_AXI4_Lite_IP_v1_0.v:6]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter Q_PAD_WIDTH bound to: 16 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter PROC_SENS_DATA bound to: 3'b001 
	Parameter START bound to: 3'b010 
	Parameter WAIT_FOR_RESULT bound to: 3'b011 
	Parameter DONE bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'MPU6050' [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/MPU6050.sv:23]
	Parameter ACC_INT_LSB_INDEX bound to: 24 - type: integer 
	Parameter ACC_INT_MSB_INDEX bound to: 28 - type: integer 
	Parameter ACC_FRACT_LSB_INDEX bound to: 12 - type: integer 
	Parameter GYRO_INT_LSB_INDEX bound to: 32 - type: integer 
	Parameter GYRO_INT_MSB_INDEX bound to: 37 - type: integer 
	Parameter GYRO_FRACT_LSB_INDEX bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MPU6050' (1#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/MPU6050.sv:23]
WARNING: [Synth 8-7023] instance 'imu' of module 'MPU6050' has 24 connections declared, but only 12 given [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/hdl/MQFU_AXI4_Lite_IP_v1_0.v:134]
INFO: [Synth 8-6157] synthesizing module 'MQFU_AXI4_Lite_IP_v1_0_S_AXI' [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/hdl/MQFU_AXI4_Lite_IP_v1_0_S_AXI.v:3]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MQFU_AXI4_Lite_IP_v1_0_S_AXI' (2#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/hdl/MQFU_AXI4_Lite_IP_v1_0_S_AXI.v:3]
INFO: [Synth 8-6157] synthesizing module 'madgwick' [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:4]
	Parameter ACC_MAG_SQR_INT_LSB_INDEX bound to: 24 - type: integer 
	Parameter ACC_MAG_SQR_INT_MSB_INDEX bound to: 35 - type: integer 
	Parameter ACC_MAG_SQR_FRACT_LSB_INDEX bound to: 20 - type: integer 
	Parameter ACC_NORM_INT_LSB_INDEX bound to: 16 - type: integer 
	Parameter ACC_NORM_INT_MSB_INDEX bound to: 32 - type: integer 
	Parameter ACC_NORM_FRACT_LSB_INDEX bound to: 4 - type: integer 
	Parameter Q_HALF_Q_DOT_BIT_SHIFT bound to: -2 - type: integer 
	Parameter Q_TWO_OBJ_FUNC_BIT_SHIFT bound to: 0 - type: integer 
	Parameter ACC_NORM_OBJ_FUNC_BIT_SHIFT bound to: 16 - type: integer 
	Parameter one_obj_func bound to: 35'sb00000010000000000000000000000000000 
	Parameter Q_HAT_DOT_TEMP_WIDTH bound to: 53 - type: integer 
	Parameter Q_HAT_DOT_INT_LSB_INDEX bound to: 28 - type: integer 
	Parameter Q_HAT_DOT_INT_MSB_INDEX bound to: 35 - type: integer 
	Parameter Q_HAT_DOT_FRACT_LSB_INDEX bound to: 20 - type: integer 
	Parameter OBJ_FUNC_ERR_GRAD_BIT_SHIFT bound to: 14 - type: integer 
	Parameter Q_HAT_DOT_MAG_SQR_INT_LSB_INDEX bound to: 16 - type: integer 
	Parameter Q_HAT_DOT_MAG_SQR_INT_MSB_INDEX bound to: 23 - type: integer 
	Parameter Q_HAT_DOT_MAG_SQR_FRACT_LSB_INDEX bound to: 8 - type: integer 
	Parameter Q_HAT_DOT_NORM_INT_LSB_INDEX bound to: 16 - type: integer 
	Parameter Q_HAT_DOT_NORM_INT_MSB_INDEX bound to: 23 - type: integer 
	Parameter Q_HAT_DOT_NORM_FRACT_LSB_INDEX bound to: 8 - type: integer 
	Parameter Q_DOT_QUAT_INT_FRACT_WIDTH bound to: 16 - type: integer 
	Parameter Q_DOT_QUAT_INT_BIT_SHIFT bound to: -16 - type: integer 
	Parameter Q_QUAT_INT_FRACT_WIDTH bound to: 32 - type: integer 
	Parameter Q_QUAT_BIT_SHIFT bound to: 18 - type: integer 
	Parameter Q_TEMP_INT_LSB_INDEX bound to: 32 - type: integer 
	Parameter Q_MAG_SQR_INT_LSB_INDEX bound to: 28 - type: integer 
	Parameter Q_MAG_SQR_INT_MSB_INDEX bound to: 33 - type: integer 
	Parameter Q_MAG_SQR_FRACT_LSB_INDEX bound to: 24 - type: integer 
	Parameter Q_NORM_INT_LSB_INDEX bound to: 18 - type: integer 
	Parameter Q_NORM_INT_MSB_INDEX bound to: 19 - type: integer 
	Parameter Q_NORM_FRACT_LSB_INDEX bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fastInvSqrt' [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/fastInvSqrt.sv:22]
	Parameter INT_WIDTH bound to: 12 - type: integer 
	Parameter FRACT_WIDTH bound to: 4 - type: integer 
	Parameter WORD_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/fastInvSqrt.sv:54]
INFO: [Synth 8-6157] synthesizing module 'fixToSingle' [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/fixToSingle.sv:22]
	Parameter INT_WIDTH bound to: 12 - type: integer 
	Parameter FRACT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fixToSingle' (3#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/fixToSingle.sv:22]
INFO: [Synth 8-6157] synthesizing module 'singleToFix' [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/singleToFix.sv:22]
	Parameter INT_WIDTH bound to: 12 - type: integer 
	Parameter FRACT_WIDTH bound to: 4 - type: integer 
	Parameter BIAS bound to: 127 - type: integer 
	Parameter TOTAL_BITS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'singleToFix' (4#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/singleToFix.sv:22]
INFO: [Synth 8-6157] synthesizing module 'newtonRaphson' [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/newtonRaphson.sv:22]
	Parameter INT_WIDTH bound to: 12 - type: integer 
	Parameter FRACT_WIDTH bound to: 4 - type: integer 
	Parameter WORD_WIDTH bound to: 16 - type: integer 
	Parameter INT_LSB_INDEX bound to: 16 - type: integer 
	Parameter INT_MSB_INDEX bound to: 27 - type: integer 
	Parameter FRACT_LSB_INDEX bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'newtonRaphson' (5#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/newtonRaphson.sv:22]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/fastInvSqrt.sv:140]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/fastInvSqrt.sv:177]
INFO: [Synth 8-6155] done synthesizing module 'fastInvSqrt' (6#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/fastInvSqrt.sv:22]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:303]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:338]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:396]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:403]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:404]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:405]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:406]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:428]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:459]
INFO: [Synth 8-6157] synthesizing module 'fastInvSqrt__parameterized0' [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/fastInvSqrt.sv:22]
	Parameter INT_WIDTH bound to: 8 - type: integer 
	Parameter FRACT_WIDTH bound to: 8 - type: integer 
	Parameter WORD_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fixToSingle__parameterized0' [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/fixToSingle.sv:22]
	Parameter INT_WIDTH bound to: 8 - type: integer 
	Parameter FRACT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fixToSingle__parameterized0' (6#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/fixToSingle.sv:22]
INFO: [Synth 8-6157] synthesizing module 'singleToFix__parameterized0' [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/singleToFix.sv:22]
	Parameter INT_WIDTH bound to: 8 - type: integer 
	Parameter FRACT_WIDTH bound to: 8 - type: integer 
	Parameter BIAS bound to: 127 - type: integer 
	Parameter TOTAL_BITS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'singleToFix__parameterized0' (6#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/singleToFix.sv:22]
INFO: [Synth 8-6157] synthesizing module 'newtonRaphson__parameterized0' [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/newtonRaphson.sv:22]
	Parameter INT_WIDTH bound to: 8 - type: integer 
	Parameter FRACT_WIDTH bound to: 8 - type: integer 
	Parameter WORD_WIDTH bound to: 16 - type: integer 
	Parameter INT_LSB_INDEX bound to: 32 - type: integer 
	Parameter INT_MSB_INDEX bound to: 39 - type: integer 
	Parameter FRACT_LSB_INDEX bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'newtonRaphson__parameterized0' (6#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/newtonRaphson.sv:22]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/fastInvSqrt.sv:140]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/fastInvSqrt.sv:177]
INFO: [Synth 8-6155] done synthesizing module 'fastInvSqrt__parameterized0' (6#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/fastInvSqrt.sv:22]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:702]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:738]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:793]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:794]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:795]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:796]
INFO: [Synth 8-6157] synthesizing module 'fastInvSqrt__parameterized1' [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/fastInvSqrt.sv:22]
	Parameter INT_WIDTH bound to: 6 - type: integer 
	Parameter FRACT_WIDTH bound to: 4 - type: integer 
	Parameter WORD_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fixToSingle__parameterized1' [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/fixToSingle.sv:22]
	Parameter INT_WIDTH bound to: 6 - type: integer 
	Parameter FRACT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fixToSingle__parameterized1' (6#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/fixToSingle.sv:22]
INFO: [Synth 8-6157] synthesizing module 'singleToFix__parameterized1' [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/singleToFix.sv:22]
	Parameter INT_WIDTH bound to: 6 - type: integer 
	Parameter FRACT_WIDTH bound to: 4 - type: integer 
	Parameter BIAS bound to: 127 - type: integer 
	Parameter TOTAL_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'singleToFix__parameterized1' (6#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/singleToFix.sv:22]
INFO: [Synth 8-6157] synthesizing module 'newtonRaphson__parameterized1' [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/newtonRaphson.sv:22]
	Parameter INT_WIDTH bound to: 6 - type: integer 
	Parameter FRACT_WIDTH bound to: 4 - type: integer 
	Parameter WORD_WIDTH bound to: 10 - type: integer 
	Parameter INT_LSB_INDEX bound to: 16 - type: integer 
	Parameter INT_MSB_INDEX bound to: 21 - type: integer 
	Parameter FRACT_LSB_INDEX bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'newtonRaphson__parameterized1' (6#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/newtonRaphson.sv:22]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/fastInvSqrt.sv:140]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/fastInvSqrt.sv:177]
INFO: [Synth 8-6155] done synthesizing module 'fastInvSqrt__parameterized1' (6#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/fastInvSqrt.sv:22]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:955]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:991]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:1075]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:1141]
INFO: [Synth 8-6155] done synthesizing module 'madgwick' (7#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/hdl/MQFU_AXI4_Lite_IP_v1_0.v:203]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/hdl/MQFU_AXI4_Lite_IP_v1_0.v:238]
WARNING: [Synth 8-6014] Unused sequential element rst_n_madgwick_reg was removed.  [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/hdl/MQFU_AXI4_Lite_IP_v1_0.v:232]
WARNING: [Synth 8-3848] Net int_enable in module/entity MQFU_AXI4_Lite_IP_v1_0 does not have driver. [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/hdl/MQFU_AXI4_Lite_IP_v1_0.v:268]
INFO: [Synth 8-6155] done synthesizing module 'MQFU_AXI4_Lite_IP_v1_0' (8#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/hdl/MQFU_AXI4_Lite_IP_v1_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MQFU_AXI4_Lite_IP' (9#1) [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/synth/MQFU_AXI4_Lite_IP.v:57]
WARNING: [Synth 8-3331] design singleToFix__parameterized1 has unconnected port single[31]
WARNING: [Synth 8-3331] design singleToFix__parameterized0 has unconnected port single[31]
WARNING: [Synth 8-3331] design singleToFix has unconnected port single[31]
WARNING: [Synth 8-3331] design MQFU_AXI4_Lite_IP_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design MQFU_AXI4_Lite_IP_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design MQFU_AXI4_Lite_IP_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design MQFU_AXI4_Lite_IP_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design MQFU_AXI4_Lite_IP_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design MQFU_AXI4_Lite_IP_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 967.043 ; gain = 309.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 969.867 ; gain = 311.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 969.867 ; gain = 311.969
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 969.867 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1101.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1102.371 ; gain = 1.035
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1102.371 ; gain = 444.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1102.371 ; gain = 444.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1102.371 ; gain = 444.473
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'newtonRaphson'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fastInvSqrt'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'newtonRaphson__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fastInvSqrt__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'newtonRaphson__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fastInvSqrt__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'acc_norm_state_reg' in module 'madgwick'
INFO: [Synth 8-802] inferred FSM for state register 'q_dot_state_reg' in module 'madgwick'
INFO: [Synth 8-802] inferred FSM for state register 'err_grad_norm_state_reg' in module 'madgwick'
INFO: [Synth 8-802] inferred FSM for state register 'q_norm_state_reg' in module 'madgwick'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MQFU_AXI4_Lite_IP_v1_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                 STATE_1 |                             0010 |                               01
                 STATE_2 |                             0100 |                               10
                    DONE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'newtonRaphson'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
           FIX_TO_SINGLE |                              001 |                              001
                BIT_HACK |                              010 |                              010
           SINGLE_TO_FIX |                              011 |                              011
    NEWTON_RAPHSON_START |                              100 |                              100
     NEWTON_RAPHSON_DONE |                              101 |                              101
                    DONE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fastInvSqrt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                 STATE_1 |                             0010 |                               01
                 STATE_2 |                             0100 |                               10
                    DONE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'newtonRaphson__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
           FIX_TO_SINGLE |                              001 |                              001
                BIT_HACK |                              010 |                              010
           SINGLE_TO_FIX |                              011 |                              011
    NEWTON_RAPHSON_START |                              100 |                              100
     NEWTON_RAPHSON_DONE |                              101 |                              101
                    DONE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fastInvSqrt__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                 STATE_1 |                             0010 |                               01
                 STATE_2 |                             0100 |                               10
                    DONE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'newtonRaphson__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
           FIX_TO_SINGLE |                              001 |                              001
                BIT_HACK |                              010 |                              010
           SINGLE_TO_FIX |                              011 |                              011
    NEWTON_RAPHSON_START |                              100 |                              100
     NEWTON_RAPHSON_DONE |                              101 |                              101
                    DONE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fastInvSqrt__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           ACC_NORM_IDLE |                          0000001 |                              000
        ACC_NORM_MAG_SQR |                          0000010 |                              001
  ACC_NORM_INV_SQRT_INIT |                          0000100 |                              010
  ACC_NORM_INV_SQRT_DONE |                          0001000 |                              011
           ACC_NORM_MULT |                          0010000 |                              100
           ACC_NORM_DONE |                          0100000 |                              101
                  iSTATE |                          1000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'acc_norm_state_reg' using encoding 'one-hot' in module 'madgwick'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ERR_GRAD_NORM_IDLE |                          0000001 |                              000
   ERR_GRAD_NORM_MAG_SQR |                          0000010 |                              001
ERR_GRAD_NORM_INV_SQRT_INIT |                          0000100 |                              010
ERR_GRAD_NORM_INV_SQRT_DONE |                          0001000 |                              011
      ERR_GRAD_NORM_MULT |                          0010000 |                              100
      ERR_GRAD_NORM_DONE |                          0100000 |                              101
                  iSTATE |                          1000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'err_grad_norm_state_reg' using encoding 'one-hot' in module 'madgwick'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              Q_DOT_IDLE |                              000 |                              000
                 Q_DOT_W |                              001 |                              001
                 Q_DOT_X |                              010 |                              010
                 Q_DOT_Y |                              011 |                              011
                 Q_DOT_Z |                              100 |                              100
              Q_DOT_DONE |                              101 |                              101
                  iSTATE |                              110 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'q_dot_state_reg' using encoding 'sequential' in module 'madgwick'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             Q_NORM_IDLE |                          0000001 |                              000
          Q_NORM_MAG_SQR |                          0000010 |                              001
    Q_NORM_INV_SQRT_INIT |                          0000100 |                              010
    Q_NORM_INV_SQRT_DONE |                          0001000 |                              011
             Q_NORM_MULT |                          0010000 |                              100
             Q_NORM_DONE |                          0100000 |                              101
                  iSTATE |                          1000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'q_norm_state_reg' using encoding 'one-hot' in module 'madgwick'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
          PROC_SENS_DATA |                              001 |                              001
                   START |                              010 |                              010
         WAIT_FOR_RESULT |                              011 |                              011
                    DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'MQFU_AXI4_Lite_IP_v1_0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1102.371 ; gain = 444.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 2     
	   4 Input     56 Bit       Adders := 1     
	   4 Input     55 Bit       Adders := 1     
	   2 Input     53 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   2 Input     47 Bit       Adders := 3     
	   2 Input     40 Bit       Adders := 1     
	   4 Input     40 Bit       Adders := 1     
	   2 Input     39 Bit       Adders := 3     
	   4 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     34 Bit       Adders := 5     
	   2 Input     32 Bit       Adders := 12    
	   2 Input     28 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 6     
+---Registers : 
	               65 Bit    Registers := 2     
	               48 Bit    Registers := 2     
	               41 Bit    Registers := 1     
	               40 Bit    Registers := 3     
	               37 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 3     
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 13    
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 4     
	               16 Bit    Registers := 44    
	               10 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 49    
+---Multipliers : 
	                16x65  Multipliers := 2     
	                18x36  Multipliers := 2     
	                17x35  Multipliers := 8     
	                16x32  Multipliers := 5     
	                10x41  Multipliers := 1     
	                12x28  Multipliers := 3     
	                22x40  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 30    
	   8 Input     32 Bit        Muxes := 6     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 32    
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 10    
	   6 Input      7 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 24    
	   5 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 55    
	  15 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MPU6050 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     47 Bit       Adders := 3     
	   2 Input     39 Bit       Adders := 3     
+---Multipliers : 
	                16x32  Multipliers := 3     
	                12x28  Multipliers := 3     
Module MQFU_AXI4_Lite_IP_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   8 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 1     
Module fixToSingle 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 12    
	   5 Input      5 Bit        Muxes := 1     
Module singleToFix 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module newtonRaphson 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x65  Multipliers := 1     
	                16x32  Multipliers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module fastInvSqrt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 12    
Module fixToSingle__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 12    
	   5 Input      5 Bit        Muxes := 1     
Module singleToFix__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module newtonRaphson__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x65  Multipliers := 1     
	                16x32  Multipliers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module fastInvSqrt__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 12    
Module fixToSingle__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 6     
	   5 Input      4 Bit        Muxes := 1     
Module singleToFix__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
Module newtonRaphson__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               41 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                10x41  Multipliers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module fastInvSqrt__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 12    
Module madgwick 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     56 Bit       Adders := 1     
	   4 Input     55 Bit       Adders := 1     
	   2 Input     53 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   4 Input     40 Bit       Adders := 1     
	   4 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     34 Bit       Adders := 5     
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 3     
	               37 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 3     
	               33 Bit    Registers := 3     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 4     
	               16 Bit    Registers := 32    
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Multipliers : 
	                18x36  Multipliers := 2     
	                17x35  Multipliers := 8     
	                22x40  Multipliers := 1     
+---Muxes : 
	   6 Input      7 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 18    
	   7 Input      1 Bit        Muxes := 19    
Module MQFU_AXI4_Lite_IP_v1_0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'data_in_singleToFix_reg' and it is trimmed from '32' to '31' bits. [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/fastInvSqrt.sv:95]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/newtonRaphson.sv:107]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/newtonRaphson.sv:110]
DSP Report: Generating DSP newt_raph_inst/A1, operation Mode is: A2*B2.
DSP Report: register y0_newt_raph_reg is absorbed into DSP newt_raph_inst/A1.
DSP Report: register x_half_reg is absorbed into DSP newt_raph_inst/A1.
DSP Report: operator newt_raph_inst/A1 is absorbed into DSP newt_raph_inst/A1.
DSP Report: Generating DSP newt_raph_inst/A0, operation Mode is: A*B2.
DSP Report: register newt_raph_inst/A0 is absorbed into DSP newt_raph_inst/A0.
DSP Report: operator newt_raph_inst/A0 is absorbed into DSP newt_raph_inst/A0.
DSP Report: operator newt_raph_inst/A0 is absorbed into DSP newt_raph_inst/A0.
DSP Report: Generating DSP newt_raph_inst/A_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register newt_raph_inst/A_reg is absorbed into DSP newt_raph_inst/A_reg.
DSP Report: register newt_raph_inst/A_reg is absorbed into DSP newt_raph_inst/A_reg.
DSP Report: operator newt_raph_inst/A0 is absorbed into DSP newt_raph_inst/A_reg.
DSP Report: operator newt_raph_inst/A0 is absorbed into DSP newt_raph_inst/A_reg.
DSP Report: Generating DSP newt_raph_inst/y_temp0, operation Mode is: A*B2.
DSP Report: register newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp0.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp0.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp0.
DSP Report: Generating DSP newt_raph_inst/y_temp_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register newt_raph_inst/y_temp_reg is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: register newt_raph_inst/y_temp_reg is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: Generating DSP newt_raph_inst/y_temp0, operation Mode is: A*B2.
DSP Report: register newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp0.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp0.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp0.
DSP Report: Generating DSP newt_raph_inst/y_temp_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register newt_raph_inst/y_temp_reg is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: register newt_raph_inst/y_temp_reg is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'data_in_singleToFix_reg' and it is trimmed from '32' to '31' bits. [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/fastInvSqrt.sv:95]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/newtonRaphson.sv:107]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/newtonRaphson.sv:110]
DSP Report: Generating DSP newt_raph_inst/A1, operation Mode is: A2*B2.
DSP Report: register y0_newt_raph_reg is absorbed into DSP newt_raph_inst/A1.
DSP Report: register x_half_reg is absorbed into DSP newt_raph_inst/A1.
DSP Report: operator newt_raph_inst/A1 is absorbed into DSP newt_raph_inst/A1.
DSP Report: Generating DSP newt_raph_inst/A0, operation Mode is: A*B2.
DSP Report: register newt_raph_inst/A0 is absorbed into DSP newt_raph_inst/A0.
DSP Report: operator newt_raph_inst/A0 is absorbed into DSP newt_raph_inst/A0.
DSP Report: operator newt_raph_inst/A0 is absorbed into DSP newt_raph_inst/A0.
DSP Report: Generating DSP newt_raph_inst/A_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register newt_raph_inst/A_reg is absorbed into DSP newt_raph_inst/A_reg.
DSP Report: register newt_raph_inst/A_reg is absorbed into DSP newt_raph_inst/A_reg.
DSP Report: operator newt_raph_inst/A0 is absorbed into DSP newt_raph_inst/A_reg.
DSP Report: operator newt_raph_inst/A0 is absorbed into DSP newt_raph_inst/A_reg.
DSP Report: Generating DSP newt_raph_inst/y_temp0, operation Mode is: A*B2.
DSP Report: register newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp0.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp0.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp0.
DSP Report: Generating DSP newt_raph_inst/y_temp_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register newt_raph_inst/y_temp_reg is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: register newt_raph_inst/y_temp_reg is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: Generating DSP newt_raph_inst/y_temp0, operation Mode is: A*B2.
DSP Report: register newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp0.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp0.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp0.
DSP Report: Generating DSP newt_raph_inst/y_temp_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register newt_raph_inst/y_temp_reg is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: register newt_raph_inst/y_temp_reg is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'data_in_singleToFix_reg' and it is trimmed from '32' to '31' bits. [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/fastInvSqrt.sv:95]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/newtonRaphson.sv:110]
DSP Report: Generating DSP newt_raph_inst/A1, operation Mode is: A2*B2.
DSP Report: register y0_newt_raph_reg is absorbed into DSP newt_raph_inst/A1.
DSP Report: register x_half_reg is absorbed into DSP newt_raph_inst/A1.
DSP Report: operator newt_raph_inst/A1 is absorbed into DSP newt_raph_inst/A1.
DSP Report: Generating DSP newt_raph_inst/y_temp1, operation Mode is: (C:0x1800)-(A*B2)'.
DSP Report: register y0_newt_raph_reg is absorbed into DSP newt_raph_inst/y_temp1.
DSP Report: register newt_raph_inst/A_reg is absorbed into DSP newt_raph_inst/y_temp1.
DSP Report: operator newt_raph_inst/A0 is absorbed into DSP newt_raph_inst/y_temp1.
DSP Report: operator newt_raph_inst/y_temp1 is absorbed into DSP newt_raph_inst/y_temp1.
DSP Report: Generating DSP newt_raph_inst/y_temp0, operation Mode is: A*B2.
DSP Report: register newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp0.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp0.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp0.
DSP Report: Generating DSP newt_raph_inst/y_temp_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register newt_raph_inst/y_temp_reg is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: register newt_raph_inst/y_temp_reg is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp_reg.
DSP Report: operator newt_raph_inst/y_temp0 is absorbed into DSP newt_raph_inst/y_temp_reg.
INFO: [Synth 8-4471] merging register 'q_x_norm_output_reg[15:0]' into 'q_x_norm_output_reg[15:0]' [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:1032]
INFO: [Synth 8-4471] merging register 'q_z_norm_output_reg[15:0]' into 'q_z_norm_output_reg[15:0]' [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:1034]
INFO: [Synth 8-4471] merging register 'q_y_norm_output_reg[15:0]' into 'q_y_norm_output_reg[15:0]' [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:1033]
INFO: [Synth 8-4471] merging register 'q_x_norm_output_reg[15:0]' into 'q_x_norm_output_reg[15:0]' [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:1032]
INFO: [Synth 8-4471] merging register 'q_z_norm_output_reg[15:0]' into 'q_z_norm_output_reg[15:0]' [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:1034]
INFO: [Synth 8-4471] merging register 'q_y_norm_output_reg[15:0]' into 'q_y_norm_output_reg[15:0]' [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:1033]
INFO: [Synth 8-4471] merging register 'q_x_norm_reg[15:0]' into 'q_x_norm_reg[15:0]' [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:807]
INFO: [Synth 8-4471] merging register 'q_y_norm_reg[15:0]' into 'q_y_norm_reg[15:0]' [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:808]
INFO: [Synth 8-4471] merging register 'q_x_norm_reg[15:0]' into 'q_x_norm_reg[15:0]' [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:807]
INFO: [Synth 8-4471] merging register 'q_z_norm_reg[15:0]' into 'q_z_norm_reg[15:0]' [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:809]
INFO: [Synth 8-4471] merging register 'q_y_norm_reg[15:0]' into 'q_y_norm_reg[15:0]' [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:808]
INFO: [Synth 8-4471] merging register 'q_z_norm_reg[15:0]' into 'q_z_norm_reg[15:0]' [c:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv:809]
DSP Report: Generating DSP q_dot_z2, operation Mode is: A*B''.
DSP Report: register q_x_norm_output_reg is absorbed into DSP q_dot_z2.
DSP Report: register q_x_norm_reg is absorbed into DSP q_dot_z2.
DSP Report: operator q_dot_z2 is absorbed into DSP q_dot_z2.
DSP Report: Generating DSP q_dot_z0, operation Mode is: PCIN+A*B.
DSP Report: operator q_dot_z0 is absorbed into DSP q_dot_z0.
DSP Report: operator q_dot_z2 is absorbed into DSP q_dot_z0.
DSP Report: Generating DSP q_dot_z_reg, operation Mode is: (PCIN-A*B'')'.
DSP Report: register q_y_norm_output_reg is absorbed into DSP q_dot_z_reg.
DSP Report: register q_y_norm_reg is absorbed into DSP q_dot_z_reg.
DSP Report: register q_dot_z_reg is absorbed into DSP q_dot_z_reg.
DSP Report: operator q_dot_z0 is absorbed into DSP q_dot_z_reg.
DSP Report: operator q_dot_z1 is absorbed into DSP q_dot_z_reg.
DSP Report: Generating DSP q_hat_dot_z_temp1, operation Mode is: A*B''.
DSP Report: register q_hat_dot_z_temp1 is absorbed into DSP q_hat_dot_z_temp1.
DSP Report: register q_hat_dot_z_temp1 is absorbed into DSP q_hat_dot_z_temp1.
DSP Report: operator q_hat_dot_z_temp1 is absorbed into DSP q_hat_dot_z_temp1.
DSP Report: Generating DSP f22, operation Mode is: A''*B''.
DSP Report: register q_z_norm_output_reg is absorbed into DSP f22.
DSP Report: register q_y_norm_output_reg is absorbed into DSP f22.
DSP Report: register q_z_norm_reg is absorbed into DSP f22.
DSP Report: register q_y_norm_reg is absorbed into DSP f22.
DSP Report: operator f22 is absorbed into DSP f22.
DSP Report: Generating DSP f20, operation Mode is: PCIN+A*B''.
DSP Report: register q_x_norm_output_reg is absorbed into DSP f20.
DSP Report: register q_x_norm_reg is absorbed into DSP f20.
DSP Report: operator f20 is absorbed into DSP f20.
DSP Report: operator f22 is absorbed into DSP f20.
DSP Report: Generating DSP a_y_norm_rounded, operation Mode is: (C:0x8)+(A*B)'.
DSP Report: register a_y_norm_temp_reg is absorbed into DSP a_y_norm_rounded.
DSP Report: operator a_y_norm_temp0 is absorbed into DSP a_y_norm_rounded.
DSP Report: operator a_y_norm_rounded is absorbed into DSP a_y_norm_rounded.
DSP Report: Generating DSP q_hat_dot_z_temp0, operation Mode is: C+A2*B''.
DSP Report: register q_hat_dot_z_temp0 is absorbed into DSP q_hat_dot_z_temp0.
DSP Report: register q_hat_dot_z_temp0 is absorbed into DSP q_hat_dot_z_temp0.
DSP Report: register q_hat_dot_z_temp0 is absorbed into DSP q_hat_dot_z_temp0.
DSP Report: operator q_hat_dot_z_temp0 is absorbed into DSP q_hat_dot_z_temp0.
DSP Report: operator q_hat_dot_z_temp1 is absorbed into DSP q_hat_dot_z_temp0.
DSP Report: Generating DSP q_hat_dot_z_norm_rounded, operation Mode is: (C:0x80)+(A2*B)'.
DSP Report: register q_hat_dot_z_norm_rounded is absorbed into DSP q_hat_dot_z_norm_rounded.
DSP Report: register q_hat_dot_z_norm_temp_reg is absorbed into DSP q_hat_dot_z_norm_rounded.
DSP Report: operator q_hat_dot_z_norm_temp0 is absorbed into DSP q_hat_dot_z_norm_rounded.
DSP Report: operator q_hat_dot_z_norm_rounded is absorbed into DSP q_hat_dot_z_norm_rounded.
DSP Report: Generating DSP q_z_temp2, operation Mode is: C-A*(B:0x13).
DSP Report: operator q_z_temp2 is absorbed into DSP q_z_temp2.
DSP Report: operator q_z_temp3 is absorbed into DSP q_z_temp2.
DSP Report: Generating DSP q_z_temp_reg, operation Mode is: C'+A*(B:0xc5).
DSP Report: register q_z_norm_reg is absorbed into DSP q_z_temp_reg.
DSP Report: register q_z_temp_reg is absorbed into DSP q_z_temp_reg.
DSP Report: operator q_z_temp0 is absorbed into DSP q_z_temp_reg.
DSP Report: operator q_z_temp1 is absorbed into DSP q_z_temp_reg.
DSP Report: Generating DSP q_z_norm_rounded, operation Mode is: (C:0x8)+(A*B)'.
DSP Report: register q_z_norm_temp_reg is absorbed into DSP q_z_norm_rounded.
DSP Report: operator q_z_norm_temp0 is absorbed into DSP q_z_norm_rounded.
DSP Report: operator q_z_norm_rounded is absorbed into DSP q_z_norm_rounded.
DSP Report: Generating DSP q_dot_y1, operation Mode is: A*B''.
DSP Report: register q_z_norm_output_reg is absorbed into DSP q_dot_y1.
DSP Report: register q_z_norm_reg is absorbed into DSP q_dot_y1.
DSP Report: operator q_dot_y1 is absorbed into DSP q_dot_y1.
DSP Report: Generating DSP q_dot_y0, operation Mode is: PCIN+A*B.
DSP Report: operator q_dot_y0 is absorbed into DSP q_dot_y0.
DSP Report: operator q_dot_y2 is absorbed into DSP q_dot_y0.
DSP Report: Generating DSP q_dot_y_reg, operation Mode is: (PCIN-A*B'')'.
DSP Report: register q_x_norm_output_reg is absorbed into DSP q_dot_y_reg.
DSP Report: register q_x_norm_reg is absorbed into DSP q_dot_y_reg.
DSP Report: register q_dot_y_reg is absorbed into DSP q_dot_y_reg.
DSP Report: operator q_dot_y0 is absorbed into DSP q_dot_y_reg.
DSP Report: operator q_dot_y2 is absorbed into DSP q_dot_y_reg.
DSP Report: Generating DSP q_hat_dot_y_temp2, operation Mode is: A2*B''.
DSP Report: register q_hat_dot_y_temp2 is absorbed into DSP q_hat_dot_y_temp2.
DSP Report: register q_hat_dot_y_temp2 is absorbed into DSP q_hat_dot_y_temp2.
DSP Report: register q_hat_dot_y_temp2 is absorbed into DSP q_hat_dot_y_temp2.
DSP Report: operator q_hat_dot_y_temp2 is absorbed into DSP q_hat_dot_y_temp2.
DSP Report: Generating DSP q_hat_dot_y_temp1, operation Mode is: A*B.
DSP Report: operator q_hat_dot_y_temp1 is absorbed into DSP q_hat_dot_y_temp1.
DSP Report: Generating DSP f32, operation Mode is: A''*B''.
DSP Report: register q_y_norm_output_reg is absorbed into DSP f32.
DSP Report: register q_y_norm_reg is absorbed into DSP f32.
DSP Report: register q_y_norm_output_reg is absorbed into DSP f32.
DSP Report: register q_y_norm_reg is absorbed into DSP f32.
DSP Report: operator f32 is absorbed into DSP f32.
DSP Report: Generating DSP a_z_norm_rounded, operation Mode is: (C:0x8)+(A*B)'.
DSP Report: register a_z_norm_temp_reg is absorbed into DSP a_z_norm_rounded.
DSP Report: operator a_z_norm_temp0 is absorbed into DSP a_z_norm_rounded.
DSP Report: operator a_z_norm_rounded is absorbed into DSP a_z_norm_rounded.
DSP Report: Generating DSP f33, operation Mode is: A''*B''.
DSP Report: register q_x_norm_output_reg is absorbed into DSP f33.
DSP Report: register q_x_norm_output_reg is absorbed into DSP f33.
DSP Report: register q_x_norm_reg is absorbed into DSP f33.
DSP Report: register q_x_norm_reg is absorbed into DSP f33.
DSP Report: operator f33 is absorbed into DSP f33.
DSP Report: Generating DSP q_hat_dot_y_temp2, operation Mode is: A2*B''.
DSP Report: register q_hat_dot_y_temp2 is absorbed into DSP q_hat_dot_y_temp2.
DSP Report: register q_hat_dot_y_temp2 is absorbed into DSP q_hat_dot_y_temp2.
DSP Report: register q_hat_dot_y_temp2 is absorbed into DSP q_hat_dot_y_temp2.
DSP Report: operator q_hat_dot_y_temp2 is absorbed into DSP q_hat_dot_y_temp2.
DSP Report: Generating DSP q_hat_dot_y_temp0, operation Mode is: PCIN-A:B-C.
DSP Report: operator q_hat_dot_y_temp0 is absorbed into DSP q_hat_dot_y_temp0.
DSP Report: Generating DSP q_hat_dot_y_norm_rounded, operation Mode is: (C:0x80)+(A2*B)'.
DSP Report: register q_hat_dot_y_norm_rounded is absorbed into DSP q_hat_dot_y_norm_rounded.
DSP Report: register q_hat_dot_y_norm_temp_reg is absorbed into DSP q_hat_dot_y_norm_rounded.
DSP Report: operator q_hat_dot_y_norm_temp0 is absorbed into DSP q_hat_dot_y_norm_rounded.
DSP Report: operator q_hat_dot_y_norm_rounded is absorbed into DSP q_hat_dot_y_norm_rounded.
DSP Report: Generating DSP q_y_temp2, operation Mode is: C-A*(B:0x13).
DSP Report: operator q_y_temp2 is absorbed into DSP q_y_temp2.
DSP Report: operator q_y_temp3 is absorbed into DSP q_y_temp2.
DSP Report: Generating DSP q_y_temp_reg, operation Mode is: C'+A*(B:0xc5).
DSP Report: register q_y_norm_reg is absorbed into DSP q_y_temp_reg.
DSP Report: register q_y_temp_reg is absorbed into DSP q_y_temp_reg.
DSP Report: operator q_y_temp0 is absorbed into DSP q_y_temp_reg.
DSP Report: operator q_y_temp1 is absorbed into DSP q_y_temp_reg.
DSP Report: Generating DSP q_y_norm_rounded, operation Mode is: (C:0x8)+(A*B)'.
DSP Report: register q_y_norm_temp_reg is absorbed into DSP q_y_norm_rounded.
DSP Report: operator q_y_norm_temp0 is absorbed into DSP q_y_norm_rounded.
DSP Report: operator q_y_norm_rounded is absorbed into DSP q_y_norm_rounded.
DSP Report: Generating DSP q_dot_x2, operation Mode is: A*B''.
DSP Report: register q_y_norm_output_reg is absorbed into DSP q_dot_x2.
DSP Report: register q_y_norm_reg is absorbed into DSP q_dot_x2.
DSP Report: operator q_dot_x2 is absorbed into DSP q_dot_x2.
DSP Report: Generating DSP q_dot_x0, operation Mode is: PCIN+A*B.
DSP Report: operator q_dot_x0 is absorbed into DSP q_dot_x0.
DSP Report: operator q_dot_x2 is absorbed into DSP q_dot_x0.
DSP Report: Generating DSP q_dot_x_reg, operation Mode is: (PCIN-A*B'')'.
DSP Report: register q_z_norm_output_reg is absorbed into DSP q_dot_x_reg.
DSP Report: register q_z_norm_reg is absorbed into DSP q_dot_x_reg.
DSP Report: register q_dot_x_reg is absorbed into DSP q_dot_x_reg.
DSP Report: operator q_dot_x0 is absorbed into DSP q_dot_x_reg.
DSP Report: operator q_dot_x1 is absorbed into DSP q_dot_x_reg.
DSP Report: Generating DSP q_hat_dot_x_temp2, operation Mode is: A*B''.
DSP Report: register q_hat_dot_x_temp2 is absorbed into DSP q_hat_dot_x_temp2.
DSP Report: register q_hat_dot_x_temp2 is absorbed into DSP q_hat_dot_x_temp2.
DSP Report: operator q_hat_dot_x_temp2 is absorbed into DSP q_hat_dot_x_temp2.
DSP Report: Generating DSP q_hat_dot_x_temp0, operation Mode is: C+A2*B.
DSP Report: register q_hat_dot_x_temp0 is absorbed into DSP q_hat_dot_x_temp0.
DSP Report: operator q_hat_dot_x_temp0 is absorbed into DSP q_hat_dot_x_temp0.
DSP Report: operator q_hat_dot_x_temp2 is absorbed into DSP q_hat_dot_x_temp0.
DSP Report: Generating DSP q_hat_dot_x_temp1, operation Mode is: A2*B''.
DSP Report: register q_hat_dot_x_temp1 is absorbed into DSP q_hat_dot_x_temp1.
DSP Report: register q_hat_dot_x_temp1 is absorbed into DSP q_hat_dot_x_temp1.
DSP Report: register q_hat_dot_x_temp1 is absorbed into DSP q_hat_dot_x_temp1.
DSP Report: operator q_hat_dot_x_temp1 is absorbed into DSP q_hat_dot_x_temp1.
DSP Report: Generating DSP q_hat_dot_x_temp0, operation Mode is: PCIN-A:B.
DSP Report: operator q_hat_dot_x_temp0 is absorbed into DSP q_hat_dot_x_temp0.
DSP Report: Generating DSP q_hat_dot_x_norm_rounded, operation Mode is: (C:0x80)+(A2*B)'.
DSP Report: register q_hat_dot_x_norm_rounded is absorbed into DSP q_hat_dot_x_norm_rounded.
DSP Report: register q_hat_dot_x_norm_temp_reg is absorbed into DSP q_hat_dot_x_norm_rounded.
DSP Report: operator q_hat_dot_x_norm_temp0 is absorbed into DSP q_hat_dot_x_norm_rounded.
DSP Report: operator q_hat_dot_x_norm_rounded is absorbed into DSP q_hat_dot_x_norm_rounded.
DSP Report: Generating DSP q_x_temp2, operation Mode is: C-A*(B:0x13).
DSP Report: operator q_x_temp2 is absorbed into DSP q_x_temp2.
DSP Report: operator q_x_temp3 is absorbed into DSP q_x_temp2.
DSP Report: Generating DSP q_x_temp_reg, operation Mode is: C'+A*(B:0xc5).
DSP Report: register q_x_norm_reg is absorbed into DSP q_x_temp_reg.
DSP Report: register q_x_temp_reg is absorbed into DSP q_x_temp_reg.
DSP Report: operator q_x_temp0 is absorbed into DSP q_x_temp_reg.
DSP Report: operator q_x_temp1 is absorbed into DSP q_x_temp_reg.
DSP Report: Generating DSP q_x_norm_rounded, operation Mode is: (C:0x8)+(A*B)'.
DSP Report: register q_x_norm_temp_reg is absorbed into DSP q_x_norm_rounded.
DSP Report: operator q_x_norm_temp0 is absorbed into DSP q_x_norm_rounded.
DSP Report: operator q_x_norm_rounded is absorbed into DSP q_x_norm_rounded.
DSP Report: Generating DSP f12, operation Mode is: A''*B''.
DSP Report: register q_z_norm_output_reg is absorbed into DSP f12.
DSP Report: register q_z_norm_reg is absorbed into DSP f12.
DSP Report: register q_x_norm_output_reg is absorbed into DSP f12.
DSP Report: register q_x_norm_reg is absorbed into DSP f12.
DSP Report: operator f12 is absorbed into DSP f12.
DSP Report: Generating DSP a_x_norm_rounded, operation Mode is: (C:0x8)+(A*B)'.
DSP Report: register a_x_norm_temp_reg is absorbed into DSP a_x_norm_rounded.
DSP Report: operator a_x_norm_temp0 is absorbed into DSP a_x_norm_rounded.
DSP Report: operator a_x_norm_rounded is absorbed into DSP a_x_norm_rounded.
DSP Report: Generating DSP f12, operation Mode is: A*B''.
DSP Report: register q_y_norm_output_reg is absorbed into DSP f12.
DSP Report: register q_y_norm_reg is absorbed into DSP f12.
DSP Report: operator f12 is absorbed into DSP f12.
DSP Report: Generating DSP f1_reg, operation Mode is: (PCIN-A:B-C)'.
DSP Report: register f1_reg is absorbed into DSP f1_reg.
DSP Report: operator f10 is absorbed into DSP f1_reg.
DSP Report: Generating DSP q_hat_dot_w_temp1, operation Mode is: A*B''.
DSP Report: register q_hat_dot_w_temp1 is absorbed into DSP q_hat_dot_w_temp1.
DSP Report: register q_hat_dot_w_temp1 is absorbed into DSP q_hat_dot_w_temp1.
DSP Report: operator q_hat_dot_w_temp1 is absorbed into DSP q_hat_dot_w_temp1.
DSP Report: Generating DSP q_hat_dot_w_temp0, operation Mode is: C+A2*B''+1.
DSP Report: register q_hat_dot_w_temp0 is absorbed into DSP q_hat_dot_w_temp0.
DSP Report: register q_hat_dot_w_temp0 is absorbed into DSP q_hat_dot_w_temp0.
DSP Report: register q_hat_dot_w_temp0 is absorbed into DSP q_hat_dot_w_temp0.
DSP Report: operator q_hat_dot_w_temp0 is absorbed into DSP q_hat_dot_w_temp0.
DSP Report: operator q_hat_dot_w_temp1 is absorbed into DSP q_hat_dot_w_temp0.
DSP Report: Generating DSP q_hat_dot_w_norm_rounded, operation Mode is: (C:0x80)+(A2*B)'.
DSP Report: register q_hat_dot_w_norm_rounded is absorbed into DSP q_hat_dot_w_norm_rounded.
DSP Report: register q_hat_dot_w_norm_temp_reg is absorbed into DSP q_hat_dot_w_norm_rounded.
DSP Report: operator q_hat_dot_w_norm_temp0 is absorbed into DSP q_hat_dot_w_norm_rounded.
DSP Report: operator q_hat_dot_w_norm_rounded is absorbed into DSP q_hat_dot_w_norm_rounded.
DSP Report: Generating DSP q_dot_w2, operation Mode is: A*B''.
DSP Report: register q_y_norm_output_reg is absorbed into DSP q_dot_w2.
DSP Report: register q_y_norm_reg is absorbed into DSP q_dot_w2.
DSP Report: operator q_dot_w2 is absorbed into DSP q_dot_w2.
DSP Report: Generating DSP q_dot_w1, operation Mode is: A*B''.
DSP Report: register q_z_norm_output_reg is absorbed into DSP q_dot_w1.
DSP Report: register q_z_norm_reg is absorbed into DSP q_dot_w1.
DSP Report: operator q_dot_w1 is absorbed into DSP q_dot_w1.
DSP Report: Generating DSP q_w_temp2, operation Mode is: C'-A*(B:0x13).
DSP Report: register q_dot_w_reg is absorbed into DSP q_w_temp2.
DSP Report: operator q_w_temp2 is absorbed into DSP q_w_temp2.
DSP Report: operator q_w_temp3 is absorbed into DSP q_w_temp2.
DSP Report: Generating DSP q_w_temp_reg, operation Mode is: C+A*(B:0xc5).
DSP Report: register q_w_temp_reg is absorbed into DSP q_w_temp_reg.
DSP Report: operator q_w_temp0 is absorbed into DSP q_w_temp_reg.
DSP Report: operator q_w_temp1 is absorbed into DSP q_w_temp_reg.
DSP Report: Generating DSP q_w_norm_rounded, operation Mode is: (C:0x8)+(A*B)'.
DSP Report: register q_w_norm_temp_reg is absorbed into DSP q_w_norm_rounded.
DSP Report: operator q_w_norm_temp0 is absorbed into DSP q_w_norm_rounded.
DSP Report: operator q_w_norm_rounded is absorbed into DSP q_w_norm_rounded.
DSP Report: Generating DSP acc_norm_mag_sqr1, operation Mode is: A*B.
DSP Report: operator acc_norm_mag_sqr1 is absorbed into DSP acc_norm_mag_sqr1.
DSP Report: Generating DSP acc_norm_mag_sqr0, operation Mode is: PCIN+A*B.
DSP Report: operator acc_norm_mag_sqr0 is absorbed into DSP acc_norm_mag_sqr0.
DSP Report: operator acc_norm_mag_sqr2 is absorbed into DSP acc_norm_mag_sqr0.
DSP Report: Generating DSP acc_norm_mag_sqr0, operation Mode is: PCIN+A*B.
DSP Report: operator acc_norm_mag_sqr0 is absorbed into DSP acc_norm_mag_sqr0.
DSP Report: operator acc_norm_mag_sqr2 is absorbed into DSP acc_norm_mag_sqr0.
DSP Report: Generating DSP q_hat_dot_mag_sqr1, operation Mode is: A2*B2.
DSP Report: register q_hat_dot_z_norm_rounded is absorbed into DSP q_hat_dot_mag_sqr1.
DSP Report: register q_hat_dot_z_norm_rounded is absorbed into DSP q_hat_dot_mag_sqr1.
DSP Report: operator q_hat_dot_mag_sqr1 is absorbed into DSP q_hat_dot_mag_sqr1.
DSP Report: Generating DSP q_hat_dot_mag_sqr0, operation Mode is: PCIN+A2*B2.
DSP Report: register q_hat_dot_w_norm_rounded is absorbed into DSP q_hat_dot_mag_sqr0.
DSP Report: register q_hat_dot_w_norm_rounded is absorbed into DSP q_hat_dot_mag_sqr0.
DSP Report: operator q_hat_dot_mag_sqr0 is absorbed into DSP q_hat_dot_mag_sqr0.
DSP Report: operator q_hat_dot_mag_sqr3 is absorbed into DSP q_hat_dot_mag_sqr0.
DSP Report: Generating DSP q_hat_dot_mag_sqr0, operation Mode is: PCIN+A2*B2.
DSP Report: register q_hat_dot_y_norm_rounded is absorbed into DSP q_hat_dot_mag_sqr0.
DSP Report: register q_hat_dot_y_norm_rounded is absorbed into DSP q_hat_dot_mag_sqr0.
DSP Report: operator q_hat_dot_mag_sqr0 is absorbed into DSP q_hat_dot_mag_sqr0.
DSP Report: operator q_hat_dot_mag_sqr2 is absorbed into DSP q_hat_dot_mag_sqr0.
DSP Report: Generating DSP q_hat_dot_mag_sqr_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register q_hat_dot_x_norm_rounded is absorbed into DSP q_hat_dot_mag_sqr_reg.
DSP Report: register q_hat_dot_x_norm_rounded is absorbed into DSP q_hat_dot_mag_sqr_reg.
DSP Report: register q_hat_dot_mag_sqr_reg is absorbed into DSP q_hat_dot_mag_sqr_reg.
DSP Report: operator q_hat_dot_mag_sqr0 is absorbed into DSP q_hat_dot_mag_sqr_reg.
DSP Report: operator q_hat_dot_mag_sqr3 is absorbed into DSP q_hat_dot_mag_sqr_reg.
DSP Report: Generating DSP q_mag_sqr1, operation Mode is: A*B.
DSP Report: operator q_mag_sqr1 is absorbed into DSP q_mag_sqr1.
DSP Report: Generating DSP q_mag_sqr0, operation Mode is: PCIN+A*B.
DSP Report: operator q_mag_sqr0 is absorbed into DSP q_mag_sqr0.
DSP Report: operator q_mag_sqr3 is absorbed into DSP q_mag_sqr0.
DSP Report: Generating DSP q_mag_sqr0, operation Mode is: PCIN+A*B.
DSP Report: operator q_mag_sqr0 is absorbed into DSP q_mag_sqr0.
DSP Report: operator q_mag_sqr2 is absorbed into DSP q_mag_sqr0.
DSP Report: Generating DSP q_mag_sqr0, operation Mode is: PCIN+A*B.
DSP Report: operator q_mag_sqr0 is absorbed into DSP q_mag_sqr0.
DSP Report: operator q_mag_sqr3 is absorbed into DSP q_mag_sqr0.
WARNING: [Synth 8-3331] design MQFU_AXI4_Lite_IP_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design MQFU_AXI4_Lite_IP_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design MQFU_AXI4_Lite_IP_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design MQFU_AXI4_Lite_IP_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design MQFU_AXI4_Lite_IP_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design MQFU_AXI4_Lite_IP_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'inst/MQFU_AXI4_Lite_IP_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/MQFU_AXI4_Lite_IP_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MQFU_AXI4_Lite_IP_v1_0_S_AXI_inst/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/MQFU_AXI4_Lite_IP_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/MQFU_AXI4_Lite_IP_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MQFU_AXI4_Lite_IP_v1_0_S_AXI_inst/\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/inta_o_reg)
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[47]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[46]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[45]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[44]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[43]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[42]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[41]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[40]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[39]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[38]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[37]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[36]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[35]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[34]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[33]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[32]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[31]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[30]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[29]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[28]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[27]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[26]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[25]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[24]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[23]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[22]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[21]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[20]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[19]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[18]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/A_reg[17]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[47]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[46]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[45]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[44]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[43]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[42]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[41]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[40]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[39]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[38]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[37]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[36]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[35]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[34]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[33]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[32]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[31]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[30]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[29]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[28]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[27]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[26]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[25]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[24]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[23]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[22]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[21]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[20]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[19]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[18]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[17]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[16]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[15]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[14]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[13]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[12]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[11]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[10]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[9]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[8]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[7]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[6]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[5]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[4]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[3]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[2]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[1]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[0]) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[47]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[46]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[45]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[44]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[43]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[42]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[41]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[40]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[39]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[38]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[37]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[36]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[35]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[34]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[33]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[32]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[31]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[30]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[29]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[28]__0) is unused and will be removed from module madgwick.
WARNING: [Synth 8-3332] Sequential element (invSqrtAccNorm/newt_raph_inst/y_temp_reg[27]__0) is unused and will be removed from module madgwick.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1102.371 ; gain = 444.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fastInvSqrt | A2*B2              | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fastInvSqrt | A*B2               | 18     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fastInvSqrt | (PCIN>>17)+A2*B    | 17     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fastInvSqrt | A*B2               | 18     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fastInvSqrt | (PCIN>>17)+A2*B    | 17     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fastInvSqrt | A*B2               | 18     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fastInvSqrt | (PCIN>>17)+A*B2    | 18     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fastInvSqrt | A2*B2              | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fastInvSqrt | A*B2               | 18     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fastInvSqrt | (PCIN>>17)+A2*B    | 17     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fastInvSqrt | A*B2               | 18     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fastInvSqrt | (PCIN>>17)+A2*B    | 17     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fastInvSqrt | A*B2               | 18     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fastInvSqrt | (PCIN>>17)+A*B2    | 18     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fastInvSqrt | A2*B2              | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fastInvSqrt | (C:0x1800)-(A*B2)' | 20     | 10     | 13     | -      | 41     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|fastInvSqrt | A*B2               | 18     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fastInvSqrt | (PCIN>>17)+A*B2    | 25     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|madgwick    | A*B''              | 22     | 16     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN+A*B           | 22     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|madgwick    | (PCIN-A*B'')'      | 22     | 16     | -      | -      | 40     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|madgwick    | A*B''              | 21     | 17     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | A''*B''            | 17     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN+A*B''         | 17     | 16     | -      | -      | 35     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | (C:0x8)+(A*B)'     | 17     | 16     | 5      | -      | 21     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|madgwick    | C+A2*B''           | 21     | 17     | 36     | -      | 36     | 1    | 2    | 0    | -    | -     | 0    | 0    | 
|madgwick    | (C:0x80)+(A2*B)'   | 16     | 16     | 9      | -      | 24     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|madgwick    | C-A*(B:0x13)       | 16     | 6      | 2      | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|madgwick    | C'+A*(B:0xc5)      | 25     | 9      | 34     | -      | 35     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|madgwick    | (C:0x8)+(A*B)'     | 16     | 10     | 5      | -      | 20     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|madgwick    | A*B''              | 22     | 16     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN+A*B           | 22     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|madgwick    | (PCIN-A*B'')'      | 22     | 16     | -      | -      | 40     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|madgwick    | A2*B''             | 21     | 17     | -      | -      | 38     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | A*B                | 21     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|madgwick    | A''*B''            | 17     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | (C:0x8)+(A*B)'     | 17     | 16     | 5      | -      | 33     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|madgwick    | A''*B''            | 17     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | A2*B''             | 22     | 18     | -      | -      | 40     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN-A:B-C         | 18     | 18     | 36     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|madgwick    | (C:0x80)+(A2*B)'   | 16     | 16     | 9      | -      | 24     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|madgwick    | C-A*(B:0x13)       | 16     | 6      | 2      | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|madgwick    | C'+A*(B:0xc5)      | 25     | 9      | 34     | -      | 35     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|madgwick    | (C:0x8)+(A*B)'     | 16     | 10     | 5      | -      | 20     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|madgwick    | A*B''              | 22     | 16     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN+A*B           | 22     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|madgwick    | (PCIN-A*B'')'      | 22     | 16     | -      | -      | 40     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|madgwick    | A*B''              | 21     | 17     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | C+A2*B             | 21     | 17     | 36     | -      | 36     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|madgwick    | A2*B''             | 22     | 18     | -      | -      | 40     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN-A:B           | 18     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|madgwick    | (C:0x80)+(A2*B)'   | 16     | 16     | 9      | -      | 24     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|madgwick    | C-A*(B:0x13)       | 16     | 6      | 2      | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|madgwick    | C'+A*(B:0xc5)      | 25     | 9      | 34     | -      | 35     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|madgwick    | (C:0x8)+(A*B)'     | 16     | 10     | 5      | -      | 20     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|madgwick    | A''*B''            | 17     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | (C:0x8)+(A*B)'     | 17     | 16     | 5      | -      | 21     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|madgwick    | A*B''              | 17     | 16     | -      | -      | 33     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | (PCIN-A:B-C)'      | 16     | 18     | 34     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|madgwick    | A*B''              | 21     | 17     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | C+A2*B''+1         | 21     | 17     | 36     | -      | 36     | 1    | 2    | 0    | -    | -     | 0    | 0    | 
|madgwick    | (C:0x80)+(A2*B)'   | 16     | 16     | 9      | -      | 24     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|madgwick    | A*B''              | 22     | 16     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | A*B''              | 22     | 16     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|madgwick    | C'-A*(B:0x13)      | 16     | 6      | 24     | -      | 25     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|madgwick    | C+A*(B:0xc5)       | 25     | 9      | 34     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|madgwick    | (C:0x8)+(A*B)'     | 16     | 10     | 5      | -      | 20     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|madgwick    | A*B                | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN+A*B           | 17     | 17     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN+A*B           | 17     | 17     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|madgwick    | A2*B2              | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN+A2*B2         | 16     | 16     | -      | -      | 35     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN+A2*B2         | 16     | 16     | -      | -      | 35     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|madgwick    | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 35     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|madgwick    | A*B                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN+A*B           | 16     | 16     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN+A*B           | 16     | 16     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|madgwick    | PCIN+A*B           | 16     | 16     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 1205.590 ; gain = 547.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 1209.406 ; gain = 551.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 1271.883 ; gain = 613.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 1278.625 ; gain = 620.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 1278.625 ; gain = 620.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 1278.625 ; gain = 620.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 1278.625 ; gain = 620.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 1278.625 ; gain = 620.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 1278.625 ; gain = 620.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   204|
|2     |DSP48E1    |     3|
|3     |DSP48E1_1  |     5|
|4     |DSP48E1_10 |     3|
|5     |DSP48E1_11 |     5|
|6     |DSP48E1_12 |     3|
|7     |DSP48E1_13 |     7|
|8     |DSP48E1_14 |     1|
|9     |DSP48E1_15 |     1|
|10    |DSP48E1_16 |     1|
|11    |DSP48E1_17 |     1|
|12    |DSP48E1_18 |     1|
|13    |DSP48E1_19 |     1|
|14    |DSP48E1_2  |     2|
|15    |DSP48E1_20 |     4|
|16    |DSP48E1_21 |     8|
|17    |DSP48E1_22 |     3|
|18    |DSP48E1_3  |     4|
|19    |DSP48E1_5  |    13|
|20    |DSP48E1_6  |     3|
|21    |DSP48E1_7  |     4|
|22    |DSP48E1_8  |     2|
|23    |LUT1       |   310|
|24    |LUT2       |   159|
|25    |LUT3       |   215|
|26    |LUT4       |   306|
|27    |LUT5       |   354|
|28    |LUT6       |   715|
|29    |MUXF7      |     2|
|30    |FDRE       |   784|
|31    |FDSE       |     9|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------------------------+------------------------------+------+
|      |Instance                              |Module                        |Cells |
+------+--------------------------------------+------------------------------+------+
|1     |top                                   |                              |  3133|
|2     |  inst                                |MQFU_AXI4_Lite_IP_v1_0        |  3133|
|3     |    MQFU_AXI4_Lite_IP_v1_0_S_AXI_inst |MQFU_AXI4_Lite_IP_v1_0_S_AXI  |   432|
|4     |    imu                               |MPU6050                       |   189|
|5     |    madgwick_inst                     |madgwick                      |  2442|
|6     |      invSqrtAccNorm                  |fastInvSqrt                   |   653|
|7     |        newt_raph_inst                |newtonRaphson                 |   128|
|8     |        singleToFix_inst              |singleToFix                   |   240|
|9     |      invSqrtErrGradNorm              |fastInvSqrt__parameterized0   |   674|
|10    |        newt_raph_inst                |newtonRaphson__parameterized0 |    96|
|11    |        singleToFix_inst              |singleToFix__parameterized0   |   273|
|12    |      invSqrtQuatNorm                 |fastInvSqrt__parameterized1   |   549|
|13    |        newt_raph_inst                |newtonRaphson__parameterized1 |    99|
|14    |        singleToFix_inst              |singleToFix__parameterized1   |   243|
+------+--------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 1278.625 ; gain = 620.727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 291 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.625 ; gain = 488.223
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 1278.625 ; gain = 620.727
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1290.816 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 281 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1290.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
114 Infos, 135 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 1290.816 ; gain = 920.574
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1290.816 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Dev/Madgwick_Quaternion_Filter_Unit/Madgwick_Quaternion_Filter_Unit_Vivado_2019_2_Project/Madgwick_Quaternion_Filter_Unit_Vivado_2019_2_Project.runs/MQFU_AXI4_Lite_IP_synth_1/MQFU_AXI4_Lite_IP.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP MQFU_AXI4_Lite_IP, cache-ID = 49b9c472c2686620
INFO: [Coretcl 2-1174] Renamed 13 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1290.816 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Dev/Madgwick_Quaternion_Filter_Unit/Madgwick_Quaternion_Filter_Unit_Vivado_2019_2_Project/Madgwick_Quaternion_Filter_Unit_Vivado_2019_2_Project.runs/MQFU_AXI4_Lite_IP_synth_1/MQFU_AXI4_Lite_IP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MQFU_AXI4_Lite_IP_utilization_synth.rpt -pb MQFU_AXI4_Lite_IP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan  3 10:54:09 2025...
