
sensores_melchor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a4e8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000530  0800a6b8  0800a6b8  0000b6b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800abe8  0800abe8  0000c1f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800abe8  0800abe8  0000bbe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800abf0  0800abf0  0000c1f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800abf0  0800abf0  0000bbf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800abf4  0800abf4  0000bbf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800abf8  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000514  200001f0  0800ade8  0000c1f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000704  0800ade8  0000c704  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017494  00000000  00000000  0000c220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ee4  00000000  00000000  000236b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014a8  00000000  00000000  00026598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001038  00000000  00000000  00027a40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004875  00000000  00000000  00028a78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a57c  00000000  00000000  0002d2ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fd133  00000000  00000000  00047869  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014499c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006934  00000000  00000000  001449e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  0014b314  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001f0 	.word	0x200001f0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a6a0 	.word	0x0800a6a0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001f4 	.word	0x200001f4
 800020c:	0800a6a0 	.word	0x0800a6a0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b96a 	b.w	8000f74 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	460c      	mov	r4, r1
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d14e      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc4:	4694      	mov	ip, r2
 8000cc6:	458c      	cmp	ip, r1
 8000cc8:	4686      	mov	lr, r0
 8000cca:	fab2 f282 	clz	r2, r2
 8000cce:	d962      	bls.n	8000d96 <__udivmoddi4+0xde>
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0320 	rsb	r3, r2, #32
 8000cd6:	4091      	lsls	r1, r2
 8000cd8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cdc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce0:	4319      	orrs	r1, r3
 8000ce2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ce6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cea:	fa1f f68c 	uxth.w	r6, ip
 8000cee:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cf2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cf6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb04 f106 	mul.w	r1, r4, r6
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d0e:	f080 8112 	bcs.w	8000f36 <__udivmoddi4+0x27e>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 810f 	bls.w	8000f36 <__udivmoddi4+0x27e>
 8000d18:	3c02      	subs	r4, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a59      	subs	r1, r3, r1
 8000d1e:	fa1f f38e 	uxth.w	r3, lr
 8000d22:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d26:	fb07 1110 	mls	r1, r7, r0, r1
 8000d2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d2e:	fb00 f606 	mul.w	r6, r0, r6
 8000d32:	429e      	cmp	r6, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x94>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d3e:	f080 80fc 	bcs.w	8000f3a <__udivmoddi4+0x282>
 8000d42:	429e      	cmp	r6, r3
 8000d44:	f240 80f9 	bls.w	8000f3a <__udivmoddi4+0x282>
 8000d48:	4463      	add	r3, ip
 8000d4a:	3802      	subs	r0, #2
 8000d4c:	1b9b      	subs	r3, r3, r6
 8000d4e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d52:	2100      	movs	r1, #0
 8000d54:	b11d      	cbz	r5, 8000d5e <__udivmoddi4+0xa6>
 8000d56:	40d3      	lsrs	r3, r2
 8000d58:	2200      	movs	r2, #0
 8000d5a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d905      	bls.n	8000d72 <__udivmoddi4+0xba>
 8000d66:	b10d      	cbz	r5, 8000d6c <__udivmoddi4+0xb4>
 8000d68:	e9c5 0100 	strd	r0, r1, [r5]
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e7f5      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d72:	fab3 f183 	clz	r1, r3
 8000d76:	2900      	cmp	r1, #0
 8000d78:	d146      	bne.n	8000e08 <__udivmoddi4+0x150>
 8000d7a:	42a3      	cmp	r3, r4
 8000d7c:	d302      	bcc.n	8000d84 <__udivmoddi4+0xcc>
 8000d7e:	4290      	cmp	r0, r2
 8000d80:	f0c0 80f0 	bcc.w	8000f64 <__udivmoddi4+0x2ac>
 8000d84:	1a86      	subs	r6, r0, r2
 8000d86:	eb64 0303 	sbc.w	r3, r4, r3
 8000d8a:	2001      	movs	r0, #1
 8000d8c:	2d00      	cmp	r5, #0
 8000d8e:	d0e6      	beq.n	8000d5e <__udivmoddi4+0xa6>
 8000d90:	e9c5 6300 	strd	r6, r3, [r5]
 8000d94:	e7e3      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d96:	2a00      	cmp	r2, #0
 8000d98:	f040 8090 	bne.w	8000ebc <__udivmoddi4+0x204>
 8000d9c:	eba1 040c 	sub.w	r4, r1, ip
 8000da0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da4:	fa1f f78c 	uxth.w	r7, ip
 8000da8:	2101      	movs	r1, #1
 8000daa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb08 4416 	mls	r4, r8, r6, r4
 8000db6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dba:	fb07 f006 	mul.w	r0, r7, r6
 8000dbe:	4298      	cmp	r0, r3
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x11c>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x11a>
 8000dcc:	4298      	cmp	r0, r3
 8000dce:	f200 80cd 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000dd2:	4626      	mov	r6, r4
 8000dd4:	1a1c      	subs	r4, r3, r0
 8000dd6:	fa1f f38e 	uxth.w	r3, lr
 8000dda:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dde:	fb08 4410 	mls	r4, r8, r0, r4
 8000de2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000de6:	fb00 f707 	mul.w	r7, r0, r7
 8000dea:	429f      	cmp	r7, r3
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0x148>
 8000dee:	eb1c 0303 	adds.w	r3, ip, r3
 8000df2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df6:	d202      	bcs.n	8000dfe <__udivmoddi4+0x146>
 8000df8:	429f      	cmp	r7, r3
 8000dfa:	f200 80b0 	bhi.w	8000f5e <__udivmoddi4+0x2a6>
 8000dfe:	4620      	mov	r0, r4
 8000e00:	1bdb      	subs	r3, r3, r7
 8000e02:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e06:	e7a5      	b.n	8000d54 <__udivmoddi4+0x9c>
 8000e08:	f1c1 0620 	rsb	r6, r1, #32
 8000e0c:	408b      	lsls	r3, r1
 8000e0e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e12:	431f      	orrs	r7, r3
 8000e14:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e18:	fa04 f301 	lsl.w	r3, r4, r1
 8000e1c:	ea43 030c 	orr.w	r3, r3, ip
 8000e20:	40f4      	lsrs	r4, r6
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	0c38      	lsrs	r0, r7, #16
 8000e28:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e2c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e30:	fa1f fc87 	uxth.w	ip, r7
 8000e34:	fb00 441e 	mls	r4, r0, lr, r4
 8000e38:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e3c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e40:	45a1      	cmp	r9, r4
 8000e42:	fa02 f201 	lsl.w	r2, r2, r1
 8000e46:	d90a      	bls.n	8000e5e <__udivmoddi4+0x1a6>
 8000e48:	193c      	adds	r4, r7, r4
 8000e4a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e4e:	f080 8084 	bcs.w	8000f5a <__udivmoddi4+0x2a2>
 8000e52:	45a1      	cmp	r9, r4
 8000e54:	f240 8081 	bls.w	8000f5a <__udivmoddi4+0x2a2>
 8000e58:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e5c:	443c      	add	r4, r7
 8000e5e:	eba4 0409 	sub.w	r4, r4, r9
 8000e62:	fa1f f983 	uxth.w	r9, r3
 8000e66:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e6a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e6e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e72:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e76:	45a4      	cmp	ip, r4
 8000e78:	d907      	bls.n	8000e8a <__udivmoddi4+0x1d2>
 8000e7a:	193c      	adds	r4, r7, r4
 8000e7c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e80:	d267      	bcs.n	8000f52 <__udivmoddi4+0x29a>
 8000e82:	45a4      	cmp	ip, r4
 8000e84:	d965      	bls.n	8000f52 <__udivmoddi4+0x29a>
 8000e86:	3b02      	subs	r3, #2
 8000e88:	443c      	add	r4, r7
 8000e8a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e8e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e92:	eba4 040c 	sub.w	r4, r4, ip
 8000e96:	429c      	cmp	r4, r3
 8000e98:	46ce      	mov	lr, r9
 8000e9a:	469c      	mov	ip, r3
 8000e9c:	d351      	bcc.n	8000f42 <__udivmoddi4+0x28a>
 8000e9e:	d04e      	beq.n	8000f3e <__udivmoddi4+0x286>
 8000ea0:	b155      	cbz	r5, 8000eb8 <__udivmoddi4+0x200>
 8000ea2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ea6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eaa:	fa04 f606 	lsl.w	r6, r4, r6
 8000eae:	40cb      	lsrs	r3, r1
 8000eb0:	431e      	orrs	r6, r3
 8000eb2:	40cc      	lsrs	r4, r1
 8000eb4:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb8:	2100      	movs	r1, #0
 8000eba:	e750      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000ebc:	f1c2 0320 	rsb	r3, r2, #32
 8000ec0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ec4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ec8:	fa24 f303 	lsr.w	r3, r4, r3
 8000ecc:	4094      	lsls	r4, r2
 8000ece:	430c      	orrs	r4, r1
 8000ed0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ed4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ed8:	fa1f f78c 	uxth.w	r7, ip
 8000edc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ee0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ee4:	0c23      	lsrs	r3, r4, #16
 8000ee6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eea:	fb00 f107 	mul.w	r1, r0, r7
 8000eee:	4299      	cmp	r1, r3
 8000ef0:	d908      	bls.n	8000f04 <__udivmoddi4+0x24c>
 8000ef2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ef6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000efa:	d22c      	bcs.n	8000f56 <__udivmoddi4+0x29e>
 8000efc:	4299      	cmp	r1, r3
 8000efe:	d92a      	bls.n	8000f56 <__udivmoddi4+0x29e>
 8000f00:	3802      	subs	r0, #2
 8000f02:	4463      	add	r3, ip
 8000f04:	1a5b      	subs	r3, r3, r1
 8000f06:	b2a4      	uxth	r4, r4
 8000f08:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f0c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f14:	fb01 f307 	mul.w	r3, r1, r7
 8000f18:	42a3      	cmp	r3, r4
 8000f1a:	d908      	bls.n	8000f2e <__udivmoddi4+0x276>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f24:	d213      	bcs.n	8000f4e <__udivmoddi4+0x296>
 8000f26:	42a3      	cmp	r3, r4
 8000f28:	d911      	bls.n	8000f4e <__udivmoddi4+0x296>
 8000f2a:	3902      	subs	r1, #2
 8000f2c:	4464      	add	r4, ip
 8000f2e:	1ae4      	subs	r4, r4, r3
 8000f30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f34:	e739      	b.n	8000daa <__udivmoddi4+0xf2>
 8000f36:	4604      	mov	r4, r0
 8000f38:	e6f0      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f3a:	4608      	mov	r0, r1
 8000f3c:	e706      	b.n	8000d4c <__udivmoddi4+0x94>
 8000f3e:	45c8      	cmp	r8, r9
 8000f40:	d2ae      	bcs.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f42:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f46:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f4a:	3801      	subs	r0, #1
 8000f4c:	e7a8      	b.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f4e:	4631      	mov	r1, r6
 8000f50:	e7ed      	b.n	8000f2e <__udivmoddi4+0x276>
 8000f52:	4603      	mov	r3, r0
 8000f54:	e799      	b.n	8000e8a <__udivmoddi4+0x1d2>
 8000f56:	4630      	mov	r0, r6
 8000f58:	e7d4      	b.n	8000f04 <__udivmoddi4+0x24c>
 8000f5a:	46d6      	mov	lr, sl
 8000f5c:	e77f      	b.n	8000e5e <__udivmoddi4+0x1a6>
 8000f5e:	4463      	add	r3, ip
 8000f60:	3802      	subs	r0, #2
 8000f62:	e74d      	b.n	8000e00 <__udivmoddi4+0x148>
 8000f64:	4606      	mov	r6, r0
 8000f66:	4623      	mov	r3, r4
 8000f68:	4608      	mov	r0, r1
 8000f6a:	e70f      	b.n	8000d8c <__udivmoddi4+0xd4>
 8000f6c:	3e02      	subs	r6, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	e730      	b.n	8000dd4 <__udivmoddi4+0x11c>
 8000f72:	bf00      	nop

08000f74 <__aeabi_idiv0>:
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <EMA_init>:
#include "LP_EMA.h"

void EMA_init(FILTRO_EMA *filt, float alpha){
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	ed87 0a00 	vstr	s0, [r7]

    EMA_setalpha(filt,alpha);//Seteamos el valor de alpha
 8000f84:	ed97 0a00 	vldr	s0, [r7]
 8000f88:	6878      	ldr	r0, [r7, #4]
 8000f8a:	f000 f808 	bl	8000f9e <EMA_setalpha>
    filt->out = 0.0f; //Limmpiamos a salida del filtro
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	f04f 0200 	mov.w	r2, #0
 8000f94:	605a      	str	r2, [r3, #4]

}
 8000f96:	bf00      	nop
 8000f98:	3708      	adds	r7, #8
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}

08000f9e <EMA_setalpha>:

void EMA_setalpha(FILTRO_EMA *filt, float alpha){
 8000f9e:	b480      	push	{r7}
 8000fa0:	b083      	sub	sp, #12
 8000fa2:	af00      	add	r7, sp, #0
 8000fa4:	6078      	str	r0, [r7, #4]
 8000fa6:	ed87 0a00 	vstr	s0, [r7]

    //Clampeams alpha de 0 a 1
    if(alpha > 1.0f){
 8000faa:	edd7 7a00 	vldr	s15, [r7]
 8000fae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000fb2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fba:	dd02      	ble.n	8000fc2 <EMA_setalpha+0x24>
        alpha = 1.0f;
 8000fbc:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000fc0:	603b      	str	r3, [r7, #0]
    }
    if(alpha < 0.0f){
 8000fc2:	edd7 7a00 	vldr	s15, [r7]
 8000fc6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000fca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fce:	d502      	bpl.n	8000fd6 <EMA_setalpha+0x38>
        alpha = 0.0f;
 8000fd0:	f04f 0300 	mov.w	r3, #0
 8000fd4:	603b      	str	r3, [r7, #0]
    }

    filt->alpha = alpha;//Seteamos el valor del coeficiente
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	683a      	ldr	r2, [r7, #0]
 8000fda:	601a      	str	r2, [r3, #0]
}
 8000fdc:	bf00      	nop
 8000fde:	370c      	adds	r7, #12
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr

08000fe8 <SENS_max6675>:
  * @brief  Receive an amount from a MAX6675 unit.
  * @param  thermocouple MAX6675 data type pointer to an actual unit.
  * @param  spiHandle SPI_HandleTypeDef for respective SPI periferal being used.
  * @retval HAL status
  */
HAL_StatusTypeDef SENS_max6675(MAX6675* thermocouple, SPI_HandleTypeDef *spiHandle){
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
 8000ff0:	6039      	str	r1, [r7, #0]

	HAL_StatusTypeDef rslt = HAL_OK ;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	73fb      	strb	r3, [r7, #15]
	uint16_t rawtemp = 0;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	81bb      	strh	r3, [r7, #12]
	uint8_t DATA[2]; // Raw Data from MAX6675

	//SPI COMUNICATION
	HAL_GPIO_WritePin(SSPORT,SSPIN,GPIO_PIN_RESET);
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001000:	4823      	ldr	r0, [pc, #140]	@ (8001090 <SENS_max6675+0xa8>)
 8001002:	f002 fbab 	bl	800375c <HAL_GPIO_WritePin>
	rslt = HAL_SPI_Receive(spiHandle,DATA, 1,50);
 8001006:	f107 0108 	add.w	r1, r7, #8
 800100a:	2332      	movs	r3, #50	@ 0x32
 800100c:	2201      	movs	r2, #1
 800100e:	6838      	ldr	r0, [r7, #0]
 8001010:	f004 f9e3 	bl	80053da <HAL_SPI_Receive>
 8001014:	4603      	mov	r3, r0
 8001016:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(SSPORT,SSPIN,GPIO_PIN_SET);
 8001018:	2201      	movs	r2, #1
 800101a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800101e:	481c      	ldr	r0, [pc, #112]	@ (8001090 <SENS_max6675+0xa8>)
 8001020:	f002 fb9c 	bl	800375c <HAL_GPIO_WritePin>

	thermocouple->registro = DATA[0]|(DATA[1]<<8); //16 bit register info
 8001024:	7a3b      	ldrb	r3, [r7, #8]
 8001026:	b21a      	sxth	r2, r3
 8001028:	7a7b      	ldrb	r3, [r7, #9]
 800102a:	021b      	lsls	r3, r3, #8
 800102c:	b21b      	sxth	r3, r3
 800102e:	4313      	orrs	r3, r2
 8001030:	b21b      	sxth	r3, r3
 8001032:	b29a      	uxth	r2, r3
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	801a      	strh	r2, [r3, #0]

	if ((thermocouple->registro & MAX6675_input)>>2 == (thermocouple->registro & MAX6675_dummy)>>15){ //Checks if it has a themocouple on it and it is okay
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	881b      	ldrh	r3, [r3, #0]
 800103c:	109b      	asrs	r3, r3, #2
 800103e:	f003 0301 	and.w	r3, r3, #1
 8001042:	687a      	ldr	r2, [r7, #4]
 8001044:	8812      	ldrh	r2, [r2, #0]
 8001046:	0bd2      	lsrs	r2, r2, #15
 8001048:	b292      	uxth	r2, r2
 800104a:	4293      	cmp	r3, r2
 800104c:	d119      	bne.n	8001082 <SENS_max6675+0x9a>

		rawtemp = (thermocouple->registro & MAX6675_temperature) >> 3; //temperature data extraction
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	881b      	ldrh	r3, [r3, #0]
 8001052:	10db      	asrs	r3, r3, #3
 8001054:	b29b      	uxth	r3, r3
 8001056:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800105a:	81bb      	strh	r3, [r7, #12]
		thermocouple->temp = rawtemp*0.25; // Data to Centigrade Conversation
 800105c:	89bb      	ldrh	r3, [r7, #12]
 800105e:	4618      	mov	r0, r3
 8001060:	f7ff fa80 	bl	8000564 <__aeabi_i2d>
 8001064:	f04f 0200 	mov.w	r2, #0
 8001068:	4b0a      	ldr	r3, [pc, #40]	@ (8001094 <SENS_max6675+0xac>)
 800106a:	f7ff fae5 	bl	8000638 <__aeabi_dmul>
 800106e:	4602      	mov	r2, r0
 8001070:	460b      	mov	r3, r1
 8001072:	4610      	mov	r0, r2
 8001074:	4619      	mov	r1, r3
 8001076:	f7ff fdb7 	bl	8000be8 <__aeabi_d2f>
 800107a:	4602      	mov	r2, r0
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	605a      	str	r2, [r3, #4]
 8001080:	e001      	b.n	8001086 <SENS_max6675+0x9e>

	}else{
		rslt = HAL_ERROR;
 8001082:	2301      	movs	r3, #1
 8001084:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8001086:	7bfb      	ldrb	r3, [r7, #15]
}
 8001088:	4618      	mov	r0, r3
 800108a:	3710      	adds	r7, #16
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	40020000 	.word	0x40020000
 8001094:	3fd00000 	.word	0x3fd00000

08001098 <SENS_MLX90614>:
 * 	This library was highly based on Michele Gazzarri's
 * 	Source: https://github.com/dinamitemic/mlx90614/blob/master/mlx90614.c
 */
#include "MLX90614.h"

HAL_StatusTypeDef SENS_MLX90614(MLX90614* IR_LENSE, I2C_HandleTypeDef *i2cHandle){
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	6039      	str	r1, [r7, #0]

	HAL_StatusTypeDef rslt = HAL_OK;
 80010a2:	2300      	movs	r3, #0
 80010a4:	73fb      	strb	r3, [r7, #15]

	IR_LENSE->ObjTemp = MLX90614_ReadTemp(MLX90614_DEFAULT_SA,MLX90614_TOBJ1,i2cHandle);
 80010a6:	683a      	ldr	r2, [r7, #0]
 80010a8:	2107      	movs	r1, #7
 80010aa:	205a      	movs	r0, #90	@ 0x5a
 80010ac:	f000 f814 	bl	80010d8 <MLX90614_ReadTemp>
 80010b0:	eef0 7a40 	vmov.f32	s15, s0
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	edc3 7a00 	vstr	s15, [r3]
	IR_LENSE->AmbTemp = MLX90614_ReadTemp(MLX90614_DEFAULT_SA,MLX90614_TAMB,i2cHandle);
 80010ba:	683a      	ldr	r2, [r7, #0]
 80010bc:	2106      	movs	r1, #6
 80010be:	205a      	movs	r0, #90	@ 0x5a
 80010c0:	f000 f80a 	bl	80010d8 <MLX90614_ReadTemp>
 80010c4:	eef0 7a40 	vmov.f32	s15, s0
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	edc3 7a01 	vstr	s15, [r3, #4]

	return rslt;
 80010ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	3710      	adds	r7, #16
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}

080010d8 <MLX90614_ReadTemp>:
  * @brief  Transforms data into celcius temperature.
  * @param  devAddr is the device i2c adress
  * @param  regAddr is the register addres to be written
  * @param  temperature in celcius
  */
float MLX90614_ReadTemp(uint8_t devAddr, uint8_t regAddr,I2C_HandleTypeDef *i2cHandle) {
 80010d8:	b580      	push	{r7, lr}
 80010da:	b084      	sub	sp, #16
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4603      	mov	r3, r0
 80010e0:	603a      	str	r2, [r7, #0]
 80010e2:	71fb      	strb	r3, [r7, #7]
 80010e4:	460b      	mov	r3, r1
 80010e6:	71bb      	strb	r3, [r7, #6]
	float temp;
	uint16_t data;

	data = MLX90614_ReadReg(devAddr, regAddr,MLX90614_DBG_OFF,i2cHandle);
 80010e8:	79b9      	ldrb	r1, [r7, #6]
 80010ea:	79f8      	ldrb	r0, [r7, #7]
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	2200      	movs	r2, #0
 80010f0:	f000 f898 	bl	8001224 <MLX90614_ReadReg>
 80010f4:	4603      	mov	r3, r0
 80010f6:	81fb      	strh	r3, [r7, #14]
	temp = data*0.02 - 273.15;
 80010f8:	89fb      	ldrh	r3, [r7, #14]
 80010fa:	4618      	mov	r0, r3
 80010fc:	f7ff fa32 	bl	8000564 <__aeabi_i2d>
 8001100:	a30f      	add	r3, pc, #60	@ (adr r3, 8001140 <MLX90614_ReadTemp+0x68>)
 8001102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001106:	f7ff fa97 	bl	8000638 <__aeabi_dmul>
 800110a:	4602      	mov	r2, r0
 800110c:	460b      	mov	r3, r1
 800110e:	4610      	mov	r0, r2
 8001110:	4619      	mov	r1, r3
 8001112:	a30d      	add	r3, pc, #52	@ (adr r3, 8001148 <MLX90614_ReadTemp+0x70>)
 8001114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001118:	f7ff f8d6 	bl	80002c8 <__aeabi_dsub>
 800111c:	4602      	mov	r2, r0
 800111e:	460b      	mov	r3, r1
 8001120:	4610      	mov	r0, r2
 8001122:	4619      	mov	r1, r3
 8001124:	f7ff fd60 	bl	8000be8 <__aeabi_d2f>
 8001128:	4603      	mov	r3, r0
 800112a:	60bb      	str	r3, [r7, #8]

	return temp;
 800112c:	68bb      	ldr	r3, [r7, #8]
 800112e:	ee07 3a90 	vmov	s15, r3
}
 8001132:	eeb0 0a67 	vmov.f32	s0, s15
 8001136:	3710      	adds	r7, #16
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	f3af 8000 	nop.w
 8001140:	47ae147b 	.word	0x47ae147b
 8001144:	3f947ae1 	.word	0x3f947ae1
 8001148:	66666666 	.word	0x66666666
 800114c:	40711266 	.word	0x40711266

08001150 <MLX90614_SendDebugMsg>:


char temp_buff[128] = {};
void MLX90614_SendDebugMsg(uint8_t op_type, uint8_t devAddr, uint8_t regAddr, uint16_t data, uint8_t crc_in, uint8_t crc_calc) {
 8001150:	b590      	push	{r4, r7, lr}
 8001152:	b087      	sub	sp, #28
 8001154:	af04      	add	r7, sp, #16
 8001156:	4604      	mov	r4, r0
 8001158:	4608      	mov	r0, r1
 800115a:	4611      	mov	r1, r2
 800115c:	461a      	mov	r2, r3
 800115e:	4623      	mov	r3, r4
 8001160:	71fb      	strb	r3, [r7, #7]
 8001162:	4603      	mov	r3, r0
 8001164:	71bb      	strb	r3, [r7, #6]
 8001166:	460b      	mov	r3, r1
 8001168:	717b      	strb	r3, [r7, #5]
 800116a:	4613      	mov	r3, r2
 800116c:	807b      	strh	r3, [r7, #2]
	if(op_type == MLX90614_DBG_MSG_W) {
 800116e:	79fb      	ldrb	r3, [r7, #7]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d10d      	bne.n	8001190 <MLX90614_SendDebugMsg+0x40>
		snprintf(temp_buff, sizeof(temp_buff), "W Dev: 0x%02X, Reg: 0x%02X, Data: 0x%04X, CRC8_calc:0x%02X\r\n", devAddr, regAddr, data, crc_calc);
 8001174:	79b8      	ldrb	r0, [r7, #6]
 8001176:	797b      	ldrb	r3, [r7, #5]
 8001178:	887a      	ldrh	r2, [r7, #2]
 800117a:	7f39      	ldrb	r1, [r7, #28]
 800117c:	9102      	str	r1, [sp, #8]
 800117e:	9201      	str	r2, [sp, #4]
 8001180:	9300      	str	r3, [sp, #0]
 8001182:	4603      	mov	r3, r0
 8001184:	4a0d      	ldr	r2, [pc, #52]	@ (80011bc <MLX90614_SendDebugMsg+0x6c>)
 8001186:	2180      	movs	r1, #128	@ 0x80
 8001188:	480d      	ldr	r0, [pc, #52]	@ (80011c0 <MLX90614_SendDebugMsg+0x70>)
 800118a:	f007 f927 	bl	80083dc <sniprintf>
	else if (op_type == MLX90614_DBG_MSG_R) {
		snprintf(temp_buff, sizeof(temp_buff), "R Dev: 0x%02X, Reg: 0x%02X, Data: 0x%04X, CRC8_in:0x%02X, CRC8_calc:0x%02X\r\n", devAddr, regAddr, data, crc_in, crc_calc);
		//CDC_Transmit_FS(temp_buff, strlen((const char *)temp_buff));
	}

}
 800118e:	e011      	b.n	80011b4 <MLX90614_SendDebugMsg+0x64>
	else if (op_type == MLX90614_DBG_MSG_R) {
 8001190:	79fb      	ldrb	r3, [r7, #7]
 8001192:	2b01      	cmp	r3, #1
 8001194:	d10e      	bne.n	80011b4 <MLX90614_SendDebugMsg+0x64>
		snprintf(temp_buff, sizeof(temp_buff), "R Dev: 0x%02X, Reg: 0x%02X, Data: 0x%04X, CRC8_in:0x%02X, CRC8_calc:0x%02X\r\n", devAddr, regAddr, data, crc_in, crc_calc);
 8001196:	79bc      	ldrb	r4, [r7, #6]
 8001198:	797b      	ldrb	r3, [r7, #5]
 800119a:	887a      	ldrh	r2, [r7, #2]
 800119c:	7e39      	ldrb	r1, [r7, #24]
 800119e:	7f38      	ldrb	r0, [r7, #28]
 80011a0:	9003      	str	r0, [sp, #12]
 80011a2:	9102      	str	r1, [sp, #8]
 80011a4:	9201      	str	r2, [sp, #4]
 80011a6:	9300      	str	r3, [sp, #0]
 80011a8:	4623      	mov	r3, r4
 80011aa:	4a06      	ldr	r2, [pc, #24]	@ (80011c4 <MLX90614_SendDebugMsg+0x74>)
 80011ac:	2180      	movs	r1, #128	@ 0x80
 80011ae:	4804      	ldr	r0, [pc, #16]	@ (80011c0 <MLX90614_SendDebugMsg+0x70>)
 80011b0:	f007 f914 	bl	80083dc <sniprintf>
}
 80011b4:	bf00      	nop
 80011b6:	370c      	adds	r7, #12
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd90      	pop	{r4, r7, pc}
 80011bc:	0800a6b8 	.word	0x0800a6b8
 80011c0:	2000020c 	.word	0x2000020c
 80011c4:	0800a6f8 	.word	0x0800a6f8

080011c8 <CRC8_Calc>:
  * 		It uses a cheattable for ease. x8+x2+x1+x0 polynomial
  * @param  p pointer to an array of bytes.
  * @param  len is the lenght of that array of bytes.
  * @retval crc checksum value.
  */
uint8_t CRC8_Calc (uint8_t *p, uint8_t len) {
 80011c8:	b480      	push	{r7}
 80011ca:	b085      	sub	sp, #20
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
 80011d0:	460b      	mov	r3, r1
 80011d2:	70fb      	strb	r3, [r7, #3]
        uint16_t i; //index table
        uint16_t crc = 0x0; //checksum result
 80011d4:	2300      	movs	r3, #0
 80011d6:	81fb      	strh	r3, [r7, #14]

        while (len--) {
 80011d8:	e015      	b.n	8001206 <CRC8_Calc+0x3e>
                i = (crc ^ *p++) & 0xFF;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	1c5a      	adds	r2, r3, #1
 80011de:	607a      	str	r2, [r7, #4]
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	461a      	mov	r2, r3
 80011e4:	89fb      	ldrh	r3, [r7, #14]
 80011e6:	4053      	eors	r3, r2
 80011e8:	b29b      	uxth	r3, r3
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	81bb      	strh	r3, [r7, #12]
                crc = (crc_table[i] ^ (crc << 8)) & 0xFF;
 80011ee:	89bb      	ldrh	r3, [r7, #12]
 80011f0:	4a0b      	ldr	r2, [pc, #44]	@ (8001220 <CRC8_Calc+0x58>)
 80011f2:	5cd3      	ldrb	r3, [r2, r3]
 80011f4:	b21a      	sxth	r2, r3
 80011f6:	89fb      	ldrh	r3, [r7, #14]
 80011f8:	021b      	lsls	r3, r3, #8
 80011fa:	b21b      	sxth	r3, r3
 80011fc:	4053      	eors	r3, r2
 80011fe:	b21b      	sxth	r3, r3
 8001200:	b29b      	uxth	r3, r3
 8001202:	b2db      	uxtb	r3, r3
 8001204:	81fb      	strh	r3, [r7, #14]
        while (len--) {
 8001206:	78fb      	ldrb	r3, [r7, #3]
 8001208:	1e5a      	subs	r2, r3, #1
 800120a:	70fa      	strb	r2, [r7, #3]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d1e4      	bne.n	80011da <CRC8_Calc+0x12>
        }

        return crc & 0xFF;
 8001210:	89fb      	ldrh	r3, [r7, #14]
 8001212:	b2db      	uxtb	r3, r3
}
 8001214:	4618      	mov	r0, r3
 8001216:	3714      	adds	r7, #20
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr
 8001220:	0800a760 	.word	0x0800a760

08001224 <MLX90614_ReadReg>:
  * @param  regAddr is the register addres to be written
  * @param  data is the info to be written
  * @param  dbg_lvl 0-> CRC verification is to desired 1-> It is
  * @param  i2cHandle pointer
  */
uint16_t MLX90614_ReadReg(uint8_t devAddr, uint8_t regAddr, uint8_t dbg_lvl, I2C_HandleTypeDef *i2cHandle) {
 8001224:	b590      	push	{r4, r7, lr}
 8001226:	b08b      	sub	sp, #44	@ 0x2c
 8001228:	af04      	add	r7, sp, #16
 800122a:	603b      	str	r3, [r7, #0]
 800122c:	4603      	mov	r3, r0
 800122e:	71fb      	strb	r3, [r7, #7]
 8001230:	460b      	mov	r3, r1
 8001232:	71bb      	strb	r3, [r7, #6]
 8001234:	4613      	mov	r3, r2
 8001236:	717b      	strb	r3, [r7, #5]
	uint16_t data; // it will store the fulll 16bit register
	uint8_t in_buff[3], crc_buff[5], crc;

	HAL_I2C_Mem_Read(i2cHandle, (devAddr<<1), regAddr, 1, in_buff, 3, 100);
 8001238:	79fb      	ldrb	r3, [r7, #7]
 800123a:	b29b      	uxth	r3, r3
 800123c:	005b      	lsls	r3, r3, #1
 800123e:	b299      	uxth	r1, r3
 8001240:	79bb      	ldrb	r3, [r7, #6]
 8001242:	b29a      	uxth	r2, r3
 8001244:	2364      	movs	r3, #100	@ 0x64
 8001246:	9302      	str	r3, [sp, #8]
 8001248:	2303      	movs	r3, #3
 800124a:	9301      	str	r3, [sp, #4]
 800124c:	f107 0310 	add.w	r3, r7, #16
 8001250:	9300      	str	r3, [sp, #0]
 8001252:	2301      	movs	r3, #1
 8001254:	6838      	ldr	r0, [r7, #0]
 8001256:	f002 fb43 	bl	80038e0 <HAL_I2C_Mem_Read>

	// For a read word command, in the crc8 calculus, you have to include [SA_W, Command, SA_R, LSB, MSB]
	crc_buff[0] = (devAddr<<1);
 800125a:	79fb      	ldrb	r3, [r7, #7]
 800125c:	005b      	lsls	r3, r3, #1
 800125e:	b2db      	uxtb	r3, r3
 8001260:	723b      	strb	r3, [r7, #8]
	crc_buff[1] = regAddr;
 8001262:	79bb      	ldrb	r3, [r7, #6]
 8001264:	727b      	strb	r3, [r7, #9]
	crc_buff[2] = (devAddr<<1) + 1;
 8001266:	79fb      	ldrb	r3, [r7, #7]
 8001268:	005b      	lsls	r3, r3, #1
 800126a:	b2db      	uxtb	r3, r3
 800126c:	3301      	adds	r3, #1
 800126e:	b2db      	uxtb	r3, r3
 8001270:	72bb      	strb	r3, [r7, #10]
	crc_buff[3] = in_buff[0];
 8001272:	7c3b      	ldrb	r3, [r7, #16]
 8001274:	72fb      	strb	r3, [r7, #11]
	crc_buff[4] = in_buff[1];
 8001276:	7c7b      	ldrb	r3, [r7, #17]
 8001278:	733b      	strb	r3, [r7, #12]
	crc = CRC8_Calc(crc_buff, 5);
 800127a:	f107 0308 	add.w	r3, r7, #8
 800127e:	2105      	movs	r1, #5
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff ffa1 	bl	80011c8 <CRC8_Calc>
 8001286:	4603      	mov	r3, r0
 8001288:	757b      	strb	r3, [r7, #21]

	data = (in_buff[1] <<8 | in_buff[0]);
 800128a:	7c7b      	ldrb	r3, [r7, #17]
 800128c:	021b      	lsls	r3, r3, #8
 800128e:	b21a      	sxth	r2, r3
 8001290:	7c3b      	ldrb	r3, [r7, #16]
 8001292:	b21b      	sxth	r3, r3
 8001294:	4313      	orrs	r3, r2
 8001296:	b21b      	sxth	r3, r3
 8001298:	82fb      	strh	r3, [r7, #22]

	//TODO: implement CRC8 check on data received
	if (crc != in_buff[2]) {
 800129a:	7cbb      	ldrb	r3, [r7, #18]
 800129c:	7d7a      	ldrb	r2, [r7, #21]
 800129e:	429a      	cmp	r2, r3
 80012a0:	d001      	beq.n	80012a6 <MLX90614_ReadReg+0x82>
		data = 0x0000;
 80012a2:	2300      	movs	r3, #0
 80012a4:	82fb      	strh	r3, [r7, #22]
	}
	if(dbg_lvl == MLX90614_DBG_ON)	MLX90614_SendDebugMsg(MLX90614_DBG_MSG_R, devAddr, regAddr, data, in_buff[2], crc);
 80012a6:	797b      	ldrb	r3, [r7, #5]
 80012a8:	2b01      	cmp	r3, #1
 80012aa:	d10b      	bne.n	80012c4 <MLX90614_ReadReg+0xa0>
 80012ac:	7cbb      	ldrb	r3, [r7, #18]
 80012ae:	8afc      	ldrh	r4, [r7, #22]
 80012b0:	79b8      	ldrb	r0, [r7, #6]
 80012b2:	79f9      	ldrb	r1, [r7, #7]
 80012b4:	7d7a      	ldrb	r2, [r7, #21]
 80012b6:	9201      	str	r2, [sp, #4]
 80012b8:	9300      	str	r3, [sp, #0]
 80012ba:	4623      	mov	r3, r4
 80012bc:	4602      	mov	r2, r0
 80012be:	2001      	movs	r0, #1
 80012c0:	f7ff ff46 	bl	8001150 <MLX90614_SendDebugMsg>

	//HAL_Delay(1);
	return data;
 80012c4:	8afb      	ldrh	r3, [r7, #22]
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	371c      	adds	r7, #28
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd90      	pop	{r4, r7, pc}
	...

080012d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012d0:	b5b0      	push	{r4, r5, r7, lr}
 80012d2:	b084      	sub	sp, #16
 80012d4:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012d6:	f001 fc6e 	bl	8002bb6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012da:	f000 f895 	bl	8001408 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012de:	f000 fb5d 	bl	800199c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80012e2:	f000 fb2b 	bl	800193c <MX_USART1_UART_Init>
  MX_I2C1_Init();
 80012e6:	f000 f94f 	bl	8001588 <MX_I2C1_Init>
  MX_TIM5_Init();
 80012ea:	f000 fa7d 	bl	80017e8 <MX_TIM5_Init>
  MX_SPI2_Init();
 80012ee:	f000 f9cb 	bl	8001688 <MX_SPI2_Init>
  MX_I2C3_Init();
 80012f2:	f000 f989 	bl	8001608 <MX_I2C3_Init>
  MX_ADC1_Init();
 80012f6:	f000 f8f5 	bl	80014e4 <MX_ADC1_Init>
  MX_TIM12_Init();
 80012fa:	f000 fac3 	bl	8001884 <MX_TIM12_Init>
  MX_TIM3_Init();
 80012fe:	f000 fa01 	bl	8001704 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /*
   * Inicializamos los filtros
   */
  EMA_init(&filter_F1, alpha);
 8001302:	4b2f      	ldr	r3, [pc, #188]	@ (80013c0 <main+0xf0>)
 8001304:	edd3 7a00 	vldr	s15, [r3]
 8001308:	eeb0 0a67 	vmov.f32	s0, s15
 800130c:	482d      	ldr	r0, [pc, #180]	@ (80013c4 <main+0xf4>)
 800130e:	f7ff fe33 	bl	8000f78 <EMA_init>
  EMA_init(&filter_F2, alpha);
 8001312:	4b2b      	ldr	r3, [pc, #172]	@ (80013c0 <main+0xf0>)
 8001314:	edd3 7a00 	vldr	s15, [r3]
 8001318:	eeb0 0a67 	vmov.f32	s0, s15
 800131c:	482a      	ldr	r0, [pc, #168]	@ (80013c8 <main+0xf8>)
 800131e:	f7ff fe2b 	bl	8000f78 <EMA_init>
  EMA_init(&filter_F3, alpha);
 8001322:	4b27      	ldr	r3, [pc, #156]	@ (80013c0 <main+0xf0>)
 8001324:	edd3 7a00 	vldr	s15, [r3]
 8001328:	eeb0 0a67 	vmov.f32	s0, s15
 800132c:	4827      	ldr	r0, [pc, #156]	@ (80013cc <main+0xfc>)
 800132e:	f7ff fe23 	bl	8000f78 <EMA_init>

  /*
   * Inicializamos los timers
   */
  HAL_TIM_Base_Start(&htim5); //Para us
 8001332:	4827      	ldr	r0, [pc, #156]	@ (80013d0 <main+0x100>)
 8001334:	f004 fdf0 	bl	8005f18 <HAL_TIM_Base_Start>

  /*
   * INTERRUPCIONES PARA EL TACOMETRO
   */
  HAL_TIM_Base_Start_IT(&htim12);
 8001338:	4826      	ldr	r0, [pc, #152]	@ (80013d4 <main+0x104>)
 800133a:	f004 fe5d 	bl	8005ff8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim12, TIM_CHANNEL_1);
 800133e:	2100      	movs	r1, #0
 8001340:	4824      	ldr	r0, [pc, #144]	@ (80013d4 <main+0x104>)
 8001342:	f004 ff33 	bl	80061ac <HAL_TIM_IC_Start_IT>

  /*
   * Interrupciones par las vibraciones
   */
  HAL_TIM_Base_Start_IT(&htim3);
 8001346:	4824      	ldr	r0, [pc, #144]	@ (80013d8 <main+0x108>)
 8001348:	f004 fe56 	bl	8005ff8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 800134c:	2100      	movs	r1, #0
 800134e:	4822      	ldr	r0, [pc, #136]	@ (80013d8 <main+0x108>)
 8001350:	f004 ff2c 	bl	80061ac <HAL_TIM_IC_Start_IT>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  //Tempertura de carcasa
	  SENS_max6675(&termocupla, &hspi2);
 8001354:	4921      	ldr	r1, [pc, #132]	@ (80013dc <main+0x10c>)
 8001356:	4822      	ldr	r0, [pc, #136]	@ (80013e0 <main+0x110>)
 8001358:	f7ff fe46 	bl	8000fe8 <SENS_max6675>

	  //Tempertura de flecha
	  SENS_MLX90614(&infrarojo_temp, &hi2c1);
 800135c:	4921      	ldr	r1, [pc, #132]	@ (80013e4 <main+0x114>)
 800135e:	4822      	ldr	r0, [pc, #136]	@ (80013e8 <main+0x118>)
 8001360:	f7ff fe9a 	bl	8001098 <SENS_MLX90614>

	  //Enviamos trama de lo sensado
	  sprintf((char*)msg,"%0.2f %0.2f %d %ld\r\n",termocupla.temp,infrarojo_temp.ObjTemp,motor.direccion,gu32_Freq);
 8001364:	4b1e      	ldr	r3, [pc, #120]	@ (80013e0 <main+0x110>)
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff f90d 	bl	8000588 <__aeabi_f2d>
 800136e:	4604      	mov	r4, r0
 8001370:	460d      	mov	r5, r1
 8001372:	4b1d      	ldr	r3, [pc, #116]	@ (80013e8 <main+0x118>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4618      	mov	r0, r3
 8001378:	f7ff f906 	bl	8000588 <__aeabi_f2d>
 800137c:	4602      	mov	r2, r0
 800137e:	460b      	mov	r3, r1
 8001380:	491a      	ldr	r1, [pc, #104]	@ (80013ec <main+0x11c>)
 8001382:	7809      	ldrb	r1, [r1, #0]
 8001384:	4608      	mov	r0, r1
 8001386:	491a      	ldr	r1, [pc, #104]	@ (80013f0 <main+0x120>)
 8001388:	6809      	ldr	r1, [r1, #0]
 800138a:	9103      	str	r1, [sp, #12]
 800138c:	9002      	str	r0, [sp, #8]
 800138e:	e9cd 2300 	strd	r2, r3, [sp]
 8001392:	4622      	mov	r2, r4
 8001394:	462b      	mov	r3, r5
 8001396:	4917      	ldr	r1, [pc, #92]	@ (80013f4 <main+0x124>)
 8001398:	4817      	ldr	r0, [pc, #92]	@ (80013f8 <main+0x128>)
 800139a:	f007 f853 	bl	8008444 <siprintf>
	  HAL_UART_Transmit(&huart1, msg, sizeof(msg)/sizeof(uint8_t),10);
 800139e:	230a      	movs	r3, #10
 80013a0:	2216      	movs	r2, #22
 80013a2:	4915      	ldr	r1, [pc, #84]	@ (80013f8 <main+0x128>)
 80013a4:	4815      	ldr	r0, [pc, #84]	@ (80013fc <main+0x12c>)
 80013a6:	f005 fe79 	bl	800709c <HAL_UART_Transmit>

	  //Seteamos los valores de rpm y la frecuencia de vibracion
	  gu32_Freq = 0;
 80013aa:	4b11      	ldr	r3, [pc, #68]	@ (80013f0 <main+0x120>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	601a      	str	r2, [r3, #0]
	  piezo_Freq = 0;
 80013b0:	4b13      	ldr	r3, [pc, #76]	@ (8001400 <main+0x130>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
	  HAL_Delay(1000*60*3);
 80013b6:	4813      	ldr	r0, [pc, #76]	@ (8001404 <main+0x134>)
 80013b8:	f001 fc5a 	bl	8002c70 <HAL_Delay>
	  SENS_max6675(&termocupla, &hspi2);
 80013bc:	bf00      	nop
 80013be:	e7c9      	b.n	8001354 <main+0x84>
 80013c0:	20000000 	.word	0x20000000
 80013c4:	200002a8 	.word	0x200002a8
 80013c8:	200002b0 	.word	0x200002b0
 80013cc:	200002b8 	.word	0x200002b8
 80013d0:	20000460 	.word	0x20000460
 80013d4:	200004ac 	.word	0x200004ac
 80013d8:	20000414 	.word	0x20000414
 80013dc:	200003b0 	.word	0x200003b0
 80013e0:	2000028c 	.word	0x2000028c
 80013e4:	20000308 	.word	0x20000308
 80013e8:	20000294 	.word	0x20000294
 80013ec:	2000029c 	.word	0x2000029c
 80013f0:	200005ac 	.word	0x200005ac
 80013f4:	0800a748 	.word	0x0800a748
 80013f8:	20000004 	.word	0x20000004
 80013fc:	200004f8 	.word	0x200004f8
 8001400:	20000594 	.word	0x20000594
 8001404:	0002bf20 	.word	0x0002bf20

08001408 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b094      	sub	sp, #80	@ 0x50
 800140c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800140e:	f107 0320 	add.w	r3, r7, #32
 8001412:	2230      	movs	r2, #48	@ 0x30
 8001414:	2100      	movs	r1, #0
 8001416:	4618      	mov	r0, r3
 8001418:	f007 f877 	bl	800850a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800141c:	f107 030c 	add.w	r3, r7, #12
 8001420:	2200      	movs	r2, #0
 8001422:	601a      	str	r2, [r3, #0]
 8001424:	605a      	str	r2, [r3, #4]
 8001426:	609a      	str	r2, [r3, #8]
 8001428:	60da      	str	r2, [r3, #12]
 800142a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800142c:	f002 fe50 	bl	80040d0 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001430:	4b2a      	ldr	r3, [pc, #168]	@ (80014dc <SystemClock_Config+0xd4>)
 8001432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001434:	4a29      	ldr	r2, [pc, #164]	@ (80014dc <SystemClock_Config+0xd4>)
 8001436:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800143a:	6413      	str	r3, [r2, #64]	@ 0x40
 800143c:	4b27      	ldr	r3, [pc, #156]	@ (80014dc <SystemClock_Config+0xd4>)
 800143e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001440:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001444:	60bb      	str	r3, [r7, #8]
 8001446:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001448:	4b25      	ldr	r3, [pc, #148]	@ (80014e0 <SystemClock_Config+0xd8>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a24      	ldr	r2, [pc, #144]	@ (80014e0 <SystemClock_Config+0xd8>)
 800144e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001452:	6013      	str	r3, [r2, #0]
 8001454:	4b22      	ldr	r3, [pc, #136]	@ (80014e0 <SystemClock_Config+0xd8>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800145c:	607b      	str	r3, [r7, #4]
 800145e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001460:	2302      	movs	r3, #2
 8001462:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001464:	2301      	movs	r3, #1
 8001466:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001468:	2310      	movs	r3, #16
 800146a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800146c:	2302      	movs	r3, #2
 800146e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001470:	2300      	movs	r3, #0
 8001472:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001474:	2308      	movs	r3, #8
 8001476:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001478:	23d8      	movs	r3, #216	@ 0xd8
 800147a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800147c:	2302      	movs	r3, #2
 800147e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001480:	2302      	movs	r3, #2
 8001482:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001484:	f107 0320 	add.w	r3, r7, #32
 8001488:	4618      	mov	r0, r3
 800148a:	f002 fe81 	bl	8004190 <HAL_RCC_OscConfig>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001494:	f000 ff80 	bl	8002398 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001498:	f002 fe2a 	bl	80040f0 <HAL_PWREx_EnableOverDrive>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80014a2:	f000 ff79 	bl	8002398 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014a6:	230f      	movs	r3, #15
 80014a8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014aa:	2302      	movs	r3, #2
 80014ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014ae:	2300      	movs	r3, #0
 80014b0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80014b2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80014b6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80014b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014bc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80014be:	f107 030c 	add.w	r3, r7, #12
 80014c2:	2107      	movs	r1, #7
 80014c4:	4618      	mov	r0, r3
 80014c6:	f003 f907 	bl	80046d8 <HAL_RCC_ClockConfig>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d001      	beq.n	80014d4 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80014d0:	f000 ff62 	bl	8002398 <Error_Handler>
  }
}
 80014d4:	bf00      	nop
 80014d6:	3750      	adds	r7, #80	@ 0x50
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	40023800 	.word	0x40023800
 80014e0:	40007000 	.word	0x40007000

080014e4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b084      	sub	sp, #16
 80014e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80014ea:	463b      	mov	r3, r7
 80014ec:	2200      	movs	r2, #0
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	605a      	str	r2, [r3, #4]
 80014f2:	609a      	str	r2, [r3, #8]
 80014f4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80014f6:	4b21      	ldr	r3, [pc, #132]	@ (800157c <MX_ADC1_Init+0x98>)
 80014f8:	4a21      	ldr	r2, [pc, #132]	@ (8001580 <MX_ADC1_Init+0x9c>)
 80014fa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80014fc:	4b1f      	ldr	r3, [pc, #124]	@ (800157c <MX_ADC1_Init+0x98>)
 80014fe:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001502:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001504:	4b1d      	ldr	r3, [pc, #116]	@ (800157c <MX_ADC1_Init+0x98>)
 8001506:	2200      	movs	r2, #0
 8001508:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800150a:	4b1c      	ldr	r3, [pc, #112]	@ (800157c <MX_ADC1_Init+0x98>)
 800150c:	2200      	movs	r2, #0
 800150e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001510:	4b1a      	ldr	r3, [pc, #104]	@ (800157c <MX_ADC1_Init+0x98>)
 8001512:	2200      	movs	r2, #0
 8001514:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001516:	4b19      	ldr	r3, [pc, #100]	@ (800157c <MX_ADC1_Init+0x98>)
 8001518:	2200      	movs	r2, #0
 800151a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800151e:	4b17      	ldr	r3, [pc, #92]	@ (800157c <MX_ADC1_Init+0x98>)
 8001520:	2200      	movs	r2, #0
 8001522:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001524:	4b15      	ldr	r3, [pc, #84]	@ (800157c <MX_ADC1_Init+0x98>)
 8001526:	4a17      	ldr	r2, [pc, #92]	@ (8001584 <MX_ADC1_Init+0xa0>)
 8001528:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800152a:	4b14      	ldr	r3, [pc, #80]	@ (800157c <MX_ADC1_Init+0x98>)
 800152c:	2200      	movs	r2, #0
 800152e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001530:	4b12      	ldr	r3, [pc, #72]	@ (800157c <MX_ADC1_Init+0x98>)
 8001532:	2201      	movs	r2, #1
 8001534:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001536:	4b11      	ldr	r3, [pc, #68]	@ (800157c <MX_ADC1_Init+0x98>)
 8001538:	2200      	movs	r2, #0
 800153a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800153e:	4b0f      	ldr	r3, [pc, #60]	@ (800157c <MX_ADC1_Init+0x98>)
 8001540:	2201      	movs	r2, #1
 8001542:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001544:	480d      	ldr	r0, [pc, #52]	@ (800157c <MX_ADC1_Init+0x98>)
 8001546:	f001 fbb7 	bl	8002cb8 <HAL_ADC_Init>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d001      	beq.n	8001554 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001550:	f000 ff22 	bl	8002398 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001554:	2300      	movs	r3, #0
 8001556:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001558:	2301      	movs	r3, #1
 800155a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800155c:	2300      	movs	r3, #0
 800155e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001560:	463b      	mov	r3, r7
 8001562:	4619      	mov	r1, r3
 8001564:	4805      	ldr	r0, [pc, #20]	@ (800157c <MX_ADC1_Init+0x98>)
 8001566:	f001 fbeb 	bl	8002d40 <HAL_ADC_ConfigChannel>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001570:	f000 ff12 	bl	8002398 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001574:	bf00      	nop
 8001576:	3710      	adds	r7, #16
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	200002c0 	.word	0x200002c0
 8001580:	40012000 	.word	0x40012000
 8001584:	0f000001 	.word	0x0f000001

08001588 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800158c:	4b1b      	ldr	r3, [pc, #108]	@ (80015fc <MX_I2C1_Init+0x74>)
 800158e:	4a1c      	ldr	r2, [pc, #112]	@ (8001600 <MX_I2C1_Init+0x78>)
 8001590:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 8001592:	4b1a      	ldr	r3, [pc, #104]	@ (80015fc <MX_I2C1_Init+0x74>)
 8001594:	4a1b      	ldr	r2, [pc, #108]	@ (8001604 <MX_I2C1_Init+0x7c>)
 8001596:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001598:	4b18      	ldr	r3, [pc, #96]	@ (80015fc <MX_I2C1_Init+0x74>)
 800159a:	2200      	movs	r2, #0
 800159c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800159e:	4b17      	ldr	r3, [pc, #92]	@ (80015fc <MX_I2C1_Init+0x74>)
 80015a0:	2201      	movs	r2, #1
 80015a2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015a4:	4b15      	ldr	r3, [pc, #84]	@ (80015fc <MX_I2C1_Init+0x74>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80015aa:	4b14      	ldr	r3, [pc, #80]	@ (80015fc <MX_I2C1_Init+0x74>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80015b0:	4b12      	ldr	r3, [pc, #72]	@ (80015fc <MX_I2C1_Init+0x74>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015b6:	4b11      	ldr	r3, [pc, #68]	@ (80015fc <MX_I2C1_Init+0x74>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015bc:	4b0f      	ldr	r3, [pc, #60]	@ (80015fc <MX_I2C1_Init+0x74>)
 80015be:	2200      	movs	r2, #0
 80015c0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015c2:	480e      	ldr	r0, [pc, #56]	@ (80015fc <MX_I2C1_Init+0x74>)
 80015c4:	f002 f8fc 	bl	80037c0 <HAL_I2C_Init>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80015ce:	f000 fee3 	bl	8002398 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80015d2:	2100      	movs	r1, #0
 80015d4:	4809      	ldr	r0, [pc, #36]	@ (80015fc <MX_I2C1_Init+0x74>)
 80015d6:	f002 fce3 	bl	8003fa0 <HAL_I2CEx_ConfigAnalogFilter>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80015e0:	f000 feda 	bl	8002398 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80015e4:	2100      	movs	r1, #0
 80015e6:	4805      	ldr	r0, [pc, #20]	@ (80015fc <MX_I2C1_Init+0x74>)
 80015e8:	f002 fd25 	bl	8004036 <HAL_I2CEx_ConfigDigitalFilter>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80015f2:	f000 fed1 	bl	8002398 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015f6:	bf00      	nop
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	20000308 	.word	0x20000308
 8001600:	40005400 	.word	0x40005400
 8001604:	20404768 	.word	0x20404768

08001608 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800160c:	4b1b      	ldr	r3, [pc, #108]	@ (800167c <MX_I2C3_Init+0x74>)
 800160e:	4a1c      	ldr	r2, [pc, #112]	@ (8001680 <MX_I2C3_Init+0x78>)
 8001610:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x20404768;
 8001612:	4b1a      	ldr	r3, [pc, #104]	@ (800167c <MX_I2C3_Init+0x74>)
 8001614:	4a1b      	ldr	r2, [pc, #108]	@ (8001684 <MX_I2C3_Init+0x7c>)
 8001616:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001618:	4b18      	ldr	r3, [pc, #96]	@ (800167c <MX_I2C3_Init+0x74>)
 800161a:	2200      	movs	r2, #0
 800161c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800161e:	4b17      	ldr	r3, [pc, #92]	@ (800167c <MX_I2C3_Init+0x74>)
 8001620:	2201      	movs	r2, #1
 8001622:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001624:	4b15      	ldr	r3, [pc, #84]	@ (800167c <MX_I2C3_Init+0x74>)
 8001626:	2200      	movs	r2, #0
 8001628:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 800162a:	4b14      	ldr	r3, [pc, #80]	@ (800167c <MX_I2C3_Init+0x74>)
 800162c:	2200      	movs	r2, #0
 800162e:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001630:	4b12      	ldr	r3, [pc, #72]	@ (800167c <MX_I2C3_Init+0x74>)
 8001632:	2200      	movs	r2, #0
 8001634:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001636:	4b11      	ldr	r3, [pc, #68]	@ (800167c <MX_I2C3_Init+0x74>)
 8001638:	2200      	movs	r2, #0
 800163a:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800163c:	4b0f      	ldr	r3, [pc, #60]	@ (800167c <MX_I2C3_Init+0x74>)
 800163e:	2200      	movs	r2, #0
 8001640:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001642:	480e      	ldr	r0, [pc, #56]	@ (800167c <MX_I2C3_Init+0x74>)
 8001644:	f002 f8bc 	bl	80037c0 <HAL_I2C_Init>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d001      	beq.n	8001652 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 800164e:	f000 fea3 	bl	8002398 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001652:	2100      	movs	r1, #0
 8001654:	4809      	ldr	r0, [pc, #36]	@ (800167c <MX_I2C3_Init+0x74>)
 8001656:	f002 fca3 	bl	8003fa0 <HAL_I2CEx_ConfigAnalogFilter>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001660:	f000 fe9a 	bl	8002398 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001664:	2100      	movs	r1, #0
 8001666:	4805      	ldr	r0, [pc, #20]	@ (800167c <MX_I2C3_Init+0x74>)
 8001668:	f002 fce5 	bl	8004036 <HAL_I2CEx_ConfigDigitalFilter>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8001672:	f000 fe91 	bl	8002398 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001676:	bf00      	nop
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	2000035c 	.word	0x2000035c
 8001680:	40005c00 	.word	0x40005c00
 8001684:	20404768 	.word	0x20404768

08001688 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800168c:	4b1b      	ldr	r3, [pc, #108]	@ (80016fc <MX_SPI2_Init+0x74>)
 800168e:	4a1c      	ldr	r2, [pc, #112]	@ (8001700 <MX_SPI2_Init+0x78>)
 8001690:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001692:	4b1a      	ldr	r3, [pc, #104]	@ (80016fc <MX_SPI2_Init+0x74>)
 8001694:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001698:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 800169a:	4b18      	ldr	r3, [pc, #96]	@ (80016fc <MX_SPI2_Init+0x74>)
 800169c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80016a0:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 80016a2:	4b16      	ldr	r3, [pc, #88]	@ (80016fc <MX_SPI2_Init+0x74>)
 80016a4:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 80016a8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016aa:	4b14      	ldr	r3, [pc, #80]	@ (80016fc <MX_SPI2_Init+0x74>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016b0:	4b12      	ldr	r3, [pc, #72]	@ (80016fc <MX_SPI2_Init+0x74>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80016b6:	4b11      	ldr	r3, [pc, #68]	@ (80016fc <MX_SPI2_Init+0x74>)
 80016b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016bc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80016be:	4b0f      	ldr	r3, [pc, #60]	@ (80016fc <MX_SPI2_Init+0x74>)
 80016c0:	2238      	movs	r2, #56	@ 0x38
 80016c2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016c4:	4b0d      	ldr	r3, [pc, #52]	@ (80016fc <MX_SPI2_Init+0x74>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80016ca:	4b0c      	ldr	r3, [pc, #48]	@ (80016fc <MX_SPI2_Init+0x74>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016d0:	4b0a      	ldr	r3, [pc, #40]	@ (80016fc <MX_SPI2_Init+0x74>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80016d6:	4b09      	ldr	r3, [pc, #36]	@ (80016fc <MX_SPI2_Init+0x74>)
 80016d8:	2207      	movs	r2, #7
 80016da:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80016dc:	4b07      	ldr	r3, [pc, #28]	@ (80016fc <MX_SPI2_Init+0x74>)
 80016de:	2200      	movs	r2, #0
 80016e0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80016e2:	4b06      	ldr	r3, [pc, #24]	@ (80016fc <MX_SPI2_Init+0x74>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80016e8:	4804      	ldr	r0, [pc, #16]	@ (80016fc <MX_SPI2_Init+0x74>)
 80016ea:	f003 fdcb 	bl	8005284 <HAL_SPI_Init>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d001      	beq.n	80016f8 <MX_SPI2_Init+0x70>
  {
    Error_Handler();
 80016f4:	f000 fe50 	bl	8002398 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80016f8:	bf00      	nop
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	200003b0 	.word	0x200003b0
 8001700:	40003800 	.word	0x40003800

08001704 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b08c      	sub	sp, #48	@ 0x30
 8001708:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800170a:	f107 0320 	add.w	r3, r7, #32
 800170e:	2200      	movs	r2, #0
 8001710:	601a      	str	r2, [r3, #0]
 8001712:	605a      	str	r2, [r3, #4]
 8001714:	609a      	str	r2, [r3, #8]
 8001716:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001718:	f107 0314 	add.w	r3, r7, #20
 800171c:	2200      	movs	r2, #0
 800171e:	601a      	str	r2, [r3, #0]
 8001720:	605a      	str	r2, [r3, #4]
 8001722:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001724:	1d3b      	adds	r3, r7, #4
 8001726:	2200      	movs	r2, #0
 8001728:	601a      	str	r2, [r3, #0]
 800172a:	605a      	str	r2, [r3, #4]
 800172c:	609a      	str	r2, [r3, #8]
 800172e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001730:	4b2b      	ldr	r3, [pc, #172]	@ (80017e0 <MX_TIM3_Init+0xdc>)
 8001732:	4a2c      	ldr	r2, [pc, #176]	@ (80017e4 <MX_TIM3_Init+0xe0>)
 8001734:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001736:	4b2a      	ldr	r3, [pc, #168]	@ (80017e0 <MX_TIM3_Init+0xdc>)
 8001738:	2200      	movs	r2, #0
 800173a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800173c:	4b28      	ldr	r3, [pc, #160]	@ (80017e0 <MX_TIM3_Init+0xdc>)
 800173e:	2200      	movs	r2, #0
 8001740:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001742:	4b27      	ldr	r3, [pc, #156]	@ (80017e0 <MX_TIM3_Init+0xdc>)
 8001744:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001748:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800174a:	4b25      	ldr	r3, [pc, #148]	@ (80017e0 <MX_TIM3_Init+0xdc>)
 800174c:	2200      	movs	r2, #0
 800174e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001750:	4b23      	ldr	r3, [pc, #140]	@ (80017e0 <MX_TIM3_Init+0xdc>)
 8001752:	2280      	movs	r2, #128	@ 0x80
 8001754:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001756:	4822      	ldr	r0, [pc, #136]	@ (80017e0 <MX_TIM3_Init+0xdc>)
 8001758:	f004 fb86 	bl	8005e68 <HAL_TIM_Base_Init>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <MX_TIM3_Init+0x62>
  {
    Error_Handler();
 8001762:	f000 fe19 	bl	8002398 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001766:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800176a:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800176c:	f107 0320 	add.w	r3, r7, #32
 8001770:	4619      	mov	r1, r3
 8001772:	481b      	ldr	r0, [pc, #108]	@ (80017e0 <MX_TIM3_Init+0xdc>)
 8001774:	f005 f826 	bl	80067c4 <HAL_TIM_ConfigClockSource>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800177e:	f000 fe0b 	bl	8002398 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001782:	4817      	ldr	r0, [pc, #92]	@ (80017e0 <MX_TIM3_Init+0xdc>)
 8001784:	f004 fcb0 	bl	80060e8 <HAL_TIM_IC_Init>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 800178e:	f000 fe03 	bl	8002398 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001792:	2300      	movs	r3, #0
 8001794:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001796:	2300      	movs	r3, #0
 8001798:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800179a:	f107 0314 	add.w	r3, r7, #20
 800179e:	4619      	mov	r1, r3
 80017a0:	480f      	ldr	r0, [pc, #60]	@ (80017e0 <MX_TIM3_Init+0xdc>)
 80017a2:	f005 fb81 	bl	8006ea8 <HAL_TIMEx_MasterConfigSynchronization>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d001      	beq.n	80017b0 <MX_TIM3_Init+0xac>
  {
    Error_Handler();
 80017ac:	f000 fdf4 	bl	8002398 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80017b0:	2300      	movs	r3, #0
 80017b2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80017b4:	2301      	movs	r3, #1
 80017b6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80017b8:	2300      	movs	r3, #0
 80017ba:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80017bc:	2300      	movs	r3, #0
 80017be:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80017c0:	1d3b      	adds	r3, r7, #4
 80017c2:	2200      	movs	r2, #0
 80017c4:	4619      	mov	r1, r3
 80017c6:	4806      	ldr	r0, [pc, #24]	@ (80017e0 <MX_TIM3_Init+0xdc>)
 80017c8:	f004 ff5f 	bl	800668a <HAL_TIM_IC_ConfigChannel>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d001      	beq.n	80017d6 <MX_TIM3_Init+0xd2>
  {
    Error_Handler();
 80017d2:	f000 fde1 	bl	8002398 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80017d6:	bf00      	nop
 80017d8:	3730      	adds	r7, #48	@ 0x30
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	20000414 	.word	0x20000414
 80017e4:	40000400 	.word	0x40000400

080017e8 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b088      	sub	sp, #32
 80017ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017ee:	f107 0310 	add.w	r3, r7, #16
 80017f2:	2200      	movs	r2, #0
 80017f4:	601a      	str	r2, [r3, #0]
 80017f6:	605a      	str	r2, [r3, #4]
 80017f8:	609a      	str	r2, [r3, #8]
 80017fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017fc:	1d3b      	adds	r3, r7, #4
 80017fe:	2200      	movs	r2, #0
 8001800:	601a      	str	r2, [r3, #0]
 8001802:	605a      	str	r2, [r3, #4]
 8001804:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001806:	4b1d      	ldr	r3, [pc, #116]	@ (800187c <MX_TIM5_Init+0x94>)
 8001808:	4a1d      	ldr	r2, [pc, #116]	@ (8001880 <MX_TIM5_Init+0x98>)
 800180a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 53;
 800180c:	4b1b      	ldr	r3, [pc, #108]	@ (800187c <MX_TIM5_Init+0x94>)
 800180e:	2235      	movs	r2, #53	@ 0x35
 8001810:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001812:	4b1a      	ldr	r3, [pc, #104]	@ (800187c <MX_TIM5_Init+0x94>)
 8001814:	2200      	movs	r2, #0
 8001816:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001818:	4b18      	ldr	r3, [pc, #96]	@ (800187c <MX_TIM5_Init+0x94>)
 800181a:	f04f 32ff 	mov.w	r2, #4294967295
 800181e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001820:	4b16      	ldr	r3, [pc, #88]	@ (800187c <MX_TIM5_Init+0x94>)
 8001822:	2200      	movs	r2, #0
 8001824:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001826:	4b15      	ldr	r3, [pc, #84]	@ (800187c <MX_TIM5_Init+0x94>)
 8001828:	2280      	movs	r2, #128	@ 0x80
 800182a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800182c:	4813      	ldr	r0, [pc, #76]	@ (800187c <MX_TIM5_Init+0x94>)
 800182e:	f004 fb1b 	bl	8005e68 <HAL_TIM_Base_Init>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d001      	beq.n	800183c <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001838:	f000 fdae 	bl	8002398 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800183c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001840:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001842:	f107 0310 	add.w	r3, r7, #16
 8001846:	4619      	mov	r1, r3
 8001848:	480c      	ldr	r0, [pc, #48]	@ (800187c <MX_TIM5_Init+0x94>)
 800184a:	f004 ffbb 	bl	80067c4 <HAL_TIM_ConfigClockSource>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d001      	beq.n	8001858 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8001854:	f000 fda0 	bl	8002398 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001858:	2300      	movs	r3, #0
 800185a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800185c:	2300      	movs	r3, #0
 800185e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001860:	1d3b      	adds	r3, r7, #4
 8001862:	4619      	mov	r1, r3
 8001864:	4805      	ldr	r0, [pc, #20]	@ (800187c <MX_TIM5_Init+0x94>)
 8001866:	f005 fb1f 	bl	8006ea8 <HAL_TIMEx_MasterConfigSynchronization>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8001870:	f000 fd92 	bl	8002398 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001874:	bf00      	nop
 8001876:	3720      	adds	r7, #32
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}
 800187c:	20000460 	.word	0x20000460
 8001880:	40000c00 	.word	0x40000c00

08001884 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b088      	sub	sp, #32
 8001888:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800188a:	f107 0310 	add.w	r3, r7, #16
 800188e:	2200      	movs	r2, #0
 8001890:	601a      	str	r2, [r3, #0]
 8001892:	605a      	str	r2, [r3, #4]
 8001894:	609a      	str	r2, [r3, #8]
 8001896:	60da      	str	r2, [r3, #12]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001898:	463b      	mov	r3, r7
 800189a:	2200      	movs	r2, #0
 800189c:	601a      	str	r2, [r3, #0]
 800189e:	605a      	str	r2, [r3, #4]
 80018a0:	609a      	str	r2, [r3, #8]
 80018a2:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 80018a4:	4b23      	ldr	r3, [pc, #140]	@ (8001934 <MX_TIM12_Init+0xb0>)
 80018a6:	4a24      	ldr	r2, [pc, #144]	@ (8001938 <MX_TIM12_Init+0xb4>)
 80018a8:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 80018aa:	4b22      	ldr	r3, [pc, #136]	@ (8001934 <MX_TIM12_Init+0xb0>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018b0:	4b20      	ldr	r3, [pc, #128]	@ (8001934 <MX_TIM12_Init+0xb0>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 80018b6:	4b1f      	ldr	r3, [pc, #124]	@ (8001934 <MX_TIM12_Init+0xb0>)
 80018b8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80018bc:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018be:	4b1d      	ldr	r3, [pc, #116]	@ (8001934 <MX_TIM12_Init+0xb0>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80018c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001934 <MX_TIM12_Init+0xb0>)
 80018c6:	2280      	movs	r2, #128	@ 0x80
 80018c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 80018ca:	481a      	ldr	r0, [pc, #104]	@ (8001934 <MX_TIM12_Init+0xb0>)
 80018cc:	f004 facc 	bl	8005e68 <HAL_TIM_Base_Init>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d001      	beq.n	80018da <MX_TIM12_Init+0x56>
  {
    Error_Handler();
 80018d6:	f000 fd5f 	bl	8002398 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018de:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 80018e0:	f107 0310 	add.w	r3, r7, #16
 80018e4:	4619      	mov	r1, r3
 80018e6:	4813      	ldr	r0, [pc, #76]	@ (8001934 <MX_TIM12_Init+0xb0>)
 80018e8:	f004 ff6c 	bl	80067c4 <HAL_TIM_ConfigClockSource>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d001      	beq.n	80018f6 <MX_TIM12_Init+0x72>
  {
    Error_Handler();
 80018f2:	f000 fd51 	bl	8002398 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim12) != HAL_OK)
 80018f6:	480f      	ldr	r0, [pc, #60]	@ (8001934 <MX_TIM12_Init+0xb0>)
 80018f8:	f004 fbf6 	bl	80060e8 <HAL_TIM_IC_Init>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <MX_TIM12_Init+0x82>
  {
    Error_Handler();
 8001902:	f000 fd49 	bl	8002398 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001906:	2300      	movs	r3, #0
 8001908:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800190a:	2301      	movs	r3, #1
 800190c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800190e:	2300      	movs	r3, #0
 8001910:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 15;
 8001912:	230f      	movs	r3, #15
 8001914:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim12, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001916:	463b      	mov	r3, r7
 8001918:	2200      	movs	r2, #0
 800191a:	4619      	mov	r1, r3
 800191c:	4805      	ldr	r0, [pc, #20]	@ (8001934 <MX_TIM12_Init+0xb0>)
 800191e:	f004 feb4 	bl	800668a <HAL_TIM_IC_ConfigChannel>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <MX_TIM12_Init+0xa8>
  {
    Error_Handler();
 8001928:	f000 fd36 	bl	8002398 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 800192c:	bf00      	nop
 800192e:	3720      	adds	r7, #32
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	200004ac 	.word	0x200004ac
 8001938:	40001800 	.word	0x40001800

0800193c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001940:	4b14      	ldr	r3, [pc, #80]	@ (8001994 <MX_USART1_UART_Init+0x58>)
 8001942:	4a15      	ldr	r2, [pc, #84]	@ (8001998 <MX_USART1_UART_Init+0x5c>)
 8001944:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001946:	4b13      	ldr	r3, [pc, #76]	@ (8001994 <MX_USART1_UART_Init+0x58>)
 8001948:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800194c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800194e:	4b11      	ldr	r3, [pc, #68]	@ (8001994 <MX_USART1_UART_Init+0x58>)
 8001950:	2200      	movs	r2, #0
 8001952:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001954:	4b0f      	ldr	r3, [pc, #60]	@ (8001994 <MX_USART1_UART_Init+0x58>)
 8001956:	2200      	movs	r2, #0
 8001958:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800195a:	4b0e      	ldr	r3, [pc, #56]	@ (8001994 <MX_USART1_UART_Init+0x58>)
 800195c:	2200      	movs	r2, #0
 800195e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001960:	4b0c      	ldr	r3, [pc, #48]	@ (8001994 <MX_USART1_UART_Init+0x58>)
 8001962:	220c      	movs	r2, #12
 8001964:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001966:	4b0b      	ldr	r3, [pc, #44]	@ (8001994 <MX_USART1_UART_Init+0x58>)
 8001968:	2200      	movs	r2, #0
 800196a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800196c:	4b09      	ldr	r3, [pc, #36]	@ (8001994 <MX_USART1_UART_Init+0x58>)
 800196e:	2200      	movs	r2, #0
 8001970:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001972:	4b08      	ldr	r3, [pc, #32]	@ (8001994 <MX_USART1_UART_Init+0x58>)
 8001974:	2200      	movs	r2, #0
 8001976:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001978:	4b06      	ldr	r3, [pc, #24]	@ (8001994 <MX_USART1_UART_Init+0x58>)
 800197a:	2200      	movs	r2, #0
 800197c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800197e:	4805      	ldr	r0, [pc, #20]	@ (8001994 <MX_USART1_UART_Init+0x58>)
 8001980:	f005 fb3e 	bl	8007000 <HAL_UART_Init>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800198a:	f000 fd05 	bl	8002398 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800198e:	bf00      	nop
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	200004f8 	.word	0x200004f8
 8001998:	40011000 	.word	0x40011000

0800199c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b090      	sub	sp, #64	@ 0x40
 80019a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019a6:	2200      	movs	r2, #0
 80019a8:	601a      	str	r2, [r3, #0]
 80019aa:	605a      	str	r2, [r3, #4]
 80019ac:	609a      	str	r2, [r3, #8]
 80019ae:	60da      	str	r2, [r3, #12]
 80019b0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80019b2:	4bae      	ldr	r3, [pc, #696]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 80019b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019b6:	4aad      	ldr	r2, [pc, #692]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 80019b8:	f043 0310 	orr.w	r3, r3, #16
 80019bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80019be:	4bab      	ldr	r3, [pc, #684]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 80019c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c2:	f003 0310 	and.w	r3, r3, #16
 80019c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80019c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80019ca:	4ba8      	ldr	r3, [pc, #672]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 80019cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ce:	4aa7      	ldr	r2, [pc, #668]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 80019d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80019d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019d6:	4ba5      	ldr	r3, [pc, #660]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019de:	627b      	str	r3, [r7, #36]	@ 0x24
 80019e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019e2:	4ba2      	ldr	r3, [pc, #648]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e6:	4aa1      	ldr	r2, [pc, #644]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 80019e8:	f043 0302 	orr.w	r3, r3, #2
 80019ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ee:	4b9f      	ldr	r3, [pc, #636]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 80019f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f2:	f003 0302 	and.w	r3, r3, #2
 80019f6:	623b      	str	r3, [r7, #32]
 80019f8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019fa:	4b9c      	ldr	r3, [pc, #624]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019fe:	4a9b      	ldr	r2, [pc, #620]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 8001a00:	f043 0308 	orr.w	r3, r3, #8
 8001a04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a06:	4b99      	ldr	r3, [pc, #612]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0a:	f003 0308 	and.w	r3, r3, #8
 8001a0e:	61fb      	str	r3, [r7, #28]
 8001a10:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a12:	4b96      	ldr	r3, [pc, #600]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 8001a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a16:	4a95      	ldr	r2, [pc, #596]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 8001a18:	f043 0304 	orr.w	r3, r3, #4
 8001a1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a1e:	4b93      	ldr	r3, [pc, #588]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 8001a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a22:	f003 0304 	and.w	r3, r3, #4
 8001a26:	61bb      	str	r3, [r7, #24]
 8001a28:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a2a:	4b90      	ldr	r3, [pc, #576]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2e:	4a8f      	ldr	r2, [pc, #572]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 8001a30:	f043 0301 	orr.w	r3, r3, #1
 8001a34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a36:	4b8d      	ldr	r3, [pc, #564]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a3a:	f003 0301 	and.w	r3, r3, #1
 8001a3e:	617b      	str	r3, [r7, #20]
 8001a40:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001a42:	4b8a      	ldr	r3, [pc, #552]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 8001a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a46:	4a89      	ldr	r2, [pc, #548]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 8001a48:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a4e:	4b87      	ldr	r3, [pc, #540]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 8001a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a52:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001a56:	613b      	str	r3, [r7, #16]
 8001a58:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001a5a:	4b84      	ldr	r3, [pc, #528]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5e:	4a83      	ldr	r2, [pc, #524]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 8001a60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a64:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a66:	4b81      	ldr	r3, [pc, #516]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8001a72:	4b7e      	ldr	r3, [pc, #504]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a76:	4a7d      	ldr	r2, [pc, #500]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 8001a78:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a7e:	4b7b      	ldr	r3, [pc, #492]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 8001a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a86:	60bb      	str	r3, [r7, #8]
 8001a88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a8a:	4b78      	ldr	r3, [pc, #480]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 8001a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a8e:	4a77      	ldr	r2, [pc, #476]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 8001a90:	f043 0320 	orr.w	r3, r3, #32
 8001a94:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a96:	4b75      	ldr	r3, [pc, #468]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 8001a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a9a:	f003 0320 	and.w	r3, r3, #32
 8001a9e:	607b      	str	r3, [r7, #4]
 8001aa0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001aa2:	4b72      	ldr	r3, [pc, #456]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 8001aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa6:	4a71      	ldr	r2, [pc, #452]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 8001aa8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001aac:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aae:	4b6f      	ldr	r3, [pc, #444]	@ (8001c6c <MX_GPIO_Init+0x2d0>)
 8001ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ab6:	603b      	str	r3, [r7, #0]
 8001ab8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001aba:	2201      	movs	r2, #1
 8001abc:	2120      	movs	r1, #32
 8001abe:	486c      	ldr	r0, [pc, #432]	@ (8001c70 <MX_GPIO_Init+0x2d4>)
 8001ac0:	f001 fe4c 	bl	800375c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin, GPIO_PIN_RESET);
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	f241 010c 	movw	r1, #4108	@ 0x100c
 8001aca:	486a      	ldr	r0, [pc, #424]	@ (8001c74 <MX_GPIO_Init+0x2d8>)
 8001acc:	f001 fe46 	bl	800375c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_RESET);
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	2108      	movs	r1, #8
 8001ad4:	4868      	ldr	r0, [pc, #416]	@ (8001c78 <MX_GPIO_Init+0x2dc>)
 8001ad6:	f001 fe41 	bl	800375c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 8001ada:	2200      	movs	r2, #0
 8001adc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001ae0:	4866      	ldr	r0, [pc, #408]	@ (8001c7c <MX_GPIO_Init+0x2e0>)
 8001ae2:	f001 fe3b 	bl	800375c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001aec:	4864      	ldr	r0, [pc, #400]	@ (8001c80 <MX_GPIO_Init+0x2e4>)
 8001aee:	f001 fe35 	bl	800375c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EXT_RST_GPIO_Port, EXT_RST_Pin, GPIO_PIN_RESET);
 8001af2:	2200      	movs	r2, #0
 8001af4:	2108      	movs	r1, #8
 8001af6:	4863      	ldr	r0, [pc, #396]	@ (8001c84 <MX_GPIO_Init+0x2e8>)
 8001af8:	f001 fe30 	bl	800375c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LCD_B0_Pin */
  GPIO_InitStruct.Pin = LCD_B0_Pin;
 8001afc:	2310      	movs	r3, #16
 8001afe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b00:	2302      	movs	r3, #2
 8001b02:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b04:	2300      	movs	r3, #0
 8001b06:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001b0c:	230e      	movs	r3, #14
 8001b0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 8001b10:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b14:	4619      	mov	r1, r3
 8001b16:	485c      	ldr	r0, [pc, #368]	@ (8001c88 <MX_GPIO_Init+0x2ec>)
 8001b18:	f001 fc74 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 8001b1c:	2308      	movs	r3, #8
 8001b1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b20:	2300      	movs	r3, #0
 8001b22:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b24:	2300      	movs	r3, #0
 8001b26:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001b28:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	4856      	ldr	r0, [pc, #344]	@ (8001c88 <MX_GPIO_Init+0x2ec>)
 8001b30:	f001 fc68 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_D2_Pin */
  GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8001b34:	2304      	movs	r3, #4
 8001b36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b38:	2302      	movs	r3, #2
 8001b3a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b40:	2303      	movs	r3, #3
 8001b42:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001b44:	2309      	movs	r3, #9
 8001b46:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8001b48:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	484e      	ldr	r0, [pc, #312]	@ (8001c88 <MX_GPIO_Init+0x2ec>)
 8001b50:	f001 fc58 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TXD1_Pin RMII_TXD0_Pin RMII_TX_EN_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8001b54:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8001b58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b5a:	2302      	movs	r3, #2
 8001b5c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b62:	2303      	movs	r3, #3
 8001b64:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001b66:	230b      	movs	r3, #11
 8001b68:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b6a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b6e:	4619      	mov	r1, r3
 8001b70:	4844      	ldr	r0, [pc, #272]	@ (8001c84 <MX_GPIO_Init+0x2e8>)
 8001b72:	f001 fc47 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_NBL1_Pin FMC_NBL0_Pin FMC_D5_Pin FMC_D6_Pin
                           FMC_D8_Pin FMC_D11_Pin FMC_D4_Pin FMC_D7_Pin
                           FMC_D9_Pin FMC_D12_Pin FMC_D10_Pin */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8001b76:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8001b7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b7c:	2302      	movs	r3, #2
 8001b7e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b80:	2300      	movs	r3, #0
 8001b82:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b84:	2303      	movs	r3, #3
 8001b86:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001b88:	230c      	movs	r3, #12
 8001b8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b8c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b90:	4619      	mov	r1, r3
 8001b92:	483d      	ldr	r0, [pc, #244]	@ (8001c88 <MX_GPIO_Init+0x2ec>)
 8001b94:	f001 fc36 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 8001b98:	f643 4323 	movw	r3, #15395	@ 0x3c23
 8001b9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b9e:	2302      	movs	r3, #2
 8001ba0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001baa:	230a      	movs	r3, #10
 8001bac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bae:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	4835      	ldr	r0, [pc, #212]	@ (8001c8c <MX_GPIO_Init+0x2f0>)
 8001bb6:	f001 fc25 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPDIF_RX0_Pin */
  GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8001bba:	2380      	movs	r3, #128	@ 0x80
 8001bbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bbe:	2302      	movs	r3, #2
 8001bc0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 8001bca:	2308      	movs	r3, #8
 8001bcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 8001bce:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	4826      	ldr	r0, [pc, #152]	@ (8001c70 <MX_GPIO_Init+0x2d4>)
 8001bd6:	f001 fc15 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDMMC_CK_Pin SDMMC_D3_Pin SDMMC_D2_Pin PC9
                           PC8 */
  GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 8001bda:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8001bde:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be0:	2302      	movs	r3, #2
 8001be2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be4:	2300      	movs	r3, #0
 8001be6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001be8:	2303      	movs	r3, #3
 8001bea:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001bec:	230c      	movs	r3, #12
 8001bee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bf0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	4826      	ldr	r0, [pc, #152]	@ (8001c90 <MX_GPIO_Init+0x2f4>)
 8001bf8:	f001 fc04 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D6_Pin DCMI_D7_Pin */
  GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 8001bfc:	2360      	movs	r3, #96	@ 0x60
 8001bfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c00:	2302      	movs	r3, #2
 8001c02:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c04:	2300      	movs	r3, #0
 8001c06:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001c0c:	230d      	movs	r3, #13
 8001c0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c10:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c14:	4619      	mov	r1, r3
 8001c16:	481c      	ldr	r0, [pc, #112]	@ (8001c88 <MX_GPIO_Init+0x2ec>)
 8001c18:	f001 fbf4 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_NCS_Pin */
  GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8001c1c:	2340      	movs	r3, #64	@ 0x40
 8001c1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c20:	2302      	movs	r3, #2
 8001c22:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c24:	2300      	movs	r3, #0
 8001c26:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c28:	2303      	movs	r3, #3
 8001c2a:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001c2c:	230a      	movs	r3, #10
 8001c2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 8001c30:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c34:	4619      	mov	r1, r3
 8001c36:	4815      	ldr	r0, [pc, #84]	@ (8001c8c <MX_GPIO_Init+0x2f0>)
 8001c38:	f001 fbe4 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_SDNCAS_Pin FMC_SDCLK_Pin FMC_A11_Pin FMC_A10_Pin
                           FMC_BA1_Pin FMC_BA0_Pin */
  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8001c3c:	f248 1333 	movw	r3, #33075	@ 0x8133
 8001c40:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c42:	2302      	movs	r3, #2
 8001c44:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c46:	2300      	movs	r3, #0
 8001c48:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001c4e:	230c      	movs	r3, #12
 8001c50:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001c52:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c56:	4619      	mov	r1, r3
 8001c58:	480a      	ldr	r0, [pc, #40]	@ (8001c84 <MX_GPIO_Init+0x2e8>)
 8001c5a:	f001 fbd3 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_B1_Pin LCD_B2_Pin LCD_B3_Pin LCD_G4_Pin
                           LCD_G1_Pin LCD_G3_Pin LCD_G0_Pin LCD_G2_Pin
                           LCD_R7_Pin LCD_R5_Pin LCD_R6_Pin LCD_R4_Pin
                           LCD_R3_Pin LCD_R1_Pin LCD_R2_Pin */
  GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 8001c5e:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 8001c62:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c64:	2302      	movs	r3, #2
 8001c66:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	e013      	b.n	8001c94 <MX_GPIO_Init+0x2f8>
 8001c6c:	40023800 	.word	0x40023800
 8001c70:	40020c00 	.word	0x40020c00
 8001c74:	40022000 	.word	0x40022000
 8001c78:	40022800 	.word	0x40022800
 8001c7c:	40021c00 	.word	0x40021c00
 8001c80:	40020000 	.word	0x40020000
 8001c84:	40021800 	.word	0x40021800
 8001c88:	40021000 	.word	0x40021000
 8001c8c:	40020400 	.word	0x40020400
 8001c90:	40020800 	.word	0x40020800
 8001c94:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c96:	2300      	movs	r3, #0
 8001c98:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001c9a:	230e      	movs	r3, #14
 8001c9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8001c9e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	48bc      	ldr	r0, [pc, #752]	@ (8001f98 <MX_GPIO_Init+0x5fc>)
 8001ca6:	f001 fbad 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8001caa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001cb8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	48b6      	ldr	r0, [pc, #728]	@ (8001f98 <MX_GPIO_Init+0x5fc>)
 8001cc0:	f001 fba0 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_D2_Pin FMC_D3_Pin FMC_D1_Pin FMC_D15_Pin
                           FMC_D0_Pin FMC_D14_Pin FMC_D13_Pin */
  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8001cc4:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8001cc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cca:	2302      	movs	r3, #2
 8001ccc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cd2:	2303      	movs	r3, #3
 8001cd4:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001cd6:	230c      	movs	r3, #12
 8001cd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001cda:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001cde:	4619      	mov	r1, r3
 8001ce0:	48ae      	ldr	r0, [pc, #696]	@ (8001f9c <MX_GPIO_Init+0x600>)
 8001ce2:	f001 fb8f 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_P_Pin OTG_FS_N_Pin OTG_FS_ID_Pin */
  GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 8001ce6:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001cea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cec:	2302      	movs	r3, #2
 8001cee:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cf4:	2303      	movs	r3, #3
 8001cf6:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001cf8:	230a      	movs	r3, #10
 8001cfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cfc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d00:	4619      	mov	r1, r3
 8001d02:	48a7      	ldr	r0, [pc, #668]	@ (8001fa0 <MX_GPIO_Init+0x604>)
 8001d04:	f001 fb7e 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pins : SAI2_MCLKA_Pin SAI2_SCKA_Pin SAI2_FSA_Pin SAI2_SDA_Pin */
  GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8001d08:	23f0      	movs	r3, #240	@ 0xf0
 8001d0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d0c:	2302      	movs	r3, #2
 8001d0e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d10:	2300      	movs	r3, #0
 8001d12:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d14:	2300      	movs	r3, #0
 8001d16:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8001d18:	230a      	movs	r3, #10
 8001d1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001d1c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d20:	4619      	mov	r1, r3
 8001d22:	48a0      	ldr	r0, [pc, #640]	@ (8001fa4 <MX_GPIO_Init+0x608>)
 8001d24:	f001 fb6e 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_DE_Pin LCD_B7_Pin LCD_B6_Pin LCD_B5_Pin
                           LCD_G6_Pin LCD_G7_Pin LCD_G5_Pin */
  GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 8001d28:	23f7      	movs	r3, #247	@ 0xf7
 8001d2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d2c:	2302      	movs	r3, #2
 8001d2e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d30:	2300      	movs	r3, #0
 8001d32:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d34:	2300      	movs	r3, #0
 8001d36:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001d38:	230e      	movs	r3, #14
 8001d3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8001d3c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d40:	4619      	mov	r1, r3
 8001d42:	4899      	ldr	r0, [pc, #612]	@ (8001fa8 <MX_GPIO_Init+0x60c>)
 8001d44:	f001 fb5e 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_B4_Pin */
  GPIO_InitStruct.Pin = LCD_B4_Pin;
 8001d48:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d4e:	2302      	movs	r3, #2
 8001d50:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d52:	2300      	movs	r3, #0
 8001d54:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d56:	2300      	movs	r3, #0
 8001d58:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001d5a:	2309      	movs	r3, #9
 8001d5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8001d5e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d62:	4619      	mov	r1, r3
 8001d64:	4891      	ldr	r0, [pc, #580]	@ (8001fac <MX_GPIO_Init+0x610>)
 8001d66:	f001 fb4d 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pin : SAI2_SDB_Pin */
  GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8001d6a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d70:	2302      	movs	r3, #2
 8001d72:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d74:	2300      	movs	r3, #0
 8001d76:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8001d7c:	230a      	movs	r3, #10
 8001d7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8001d80:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d84:	4619      	mov	r1, r3
 8001d86:	4889      	ldr	r0, [pc, #548]	@ (8001fac <MX_GPIO_Init+0x610>)
 8001d88:	f001 fb3c 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001d8c:	2320      	movs	r3, #32
 8001d8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d90:	2301      	movs	r3, #1
 8001d92:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d94:	2300      	movs	r3, #0
 8001d96:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001d9c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001da0:	4619      	mov	r1, r3
 8001da2:	487e      	ldr	r0, [pc, #504]	@ (8001f9c <MX_GPIO_Init+0x600>)
 8001da4:	f001 fb2e 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_D5_Pin */
  GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8001da8:	2308      	movs	r3, #8
 8001daa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dac:	2302      	movs	r3, #2
 8001dae:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db0:	2300      	movs	r3, #0
 8001db2:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001db4:	2300      	movs	r3, #0
 8001db6:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001db8:	230d      	movs	r3, #13
 8001dba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8001dbc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	4876      	ldr	r0, [pc, #472]	@ (8001f9c <MX_GPIO_Init+0x600>)
 8001dc4:	f001 fb1e 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 8001dc8:	f241 030c 	movw	r3, #4108	@ 0x100c
 8001dcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001dda:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001dde:	4619      	mov	r1, r3
 8001de0:	4870      	ldr	r0, [pc, #448]	@ (8001fa4 <MX_GPIO_Init+0x608>)
 8001de2:	f001 fb0f 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8001de6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001dea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dec:	2300      	movs	r3, #0
 8001dee:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df0:	2300      	movs	r3, #0
 8001df2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8001df4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001df8:	4619      	mov	r1, r3
 8001dfa:	486d      	ldr	r0, [pc, #436]	@ (8001fb0 <MX_GPIO_Init+0x614>)
 8001dfc:	f001 fb02 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_A0_Pin FMC_A1_Pin FMC_A2_Pin FMC_A3_Pin
                           FMC_A4_Pin FMC_A5_Pin FMC_A6_Pin FMC_A9_Pin
                           FMC_A7_Pin FMC_A8_Pin FMC_SDNRAS_Pin */
  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8001e00:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8001e04:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e06:	2302      	movs	r3, #2
 8001e08:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e0e:	2303      	movs	r3, #3
 8001e10:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001e12:	230c      	movs	r3, #12
 8001e14:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001e16:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	4865      	ldr	r0, [pc, #404]	@ (8001fb4 <MX_GPIO_Init+0x618>)
 8001e1e:	f001 faf1 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_HSYNC_Pin LCD_VSYNC_Pin LCD_R0_Pin LCD_CLK_Pin */
  GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8001e22:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 8001e26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e28:	2302      	movs	r3, #2
 8001e2a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e30:	2300      	movs	r3, #0
 8001e32:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001e34:	230e      	movs	r3, #14
 8001e36:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001e38:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	4859      	ldr	r0, [pc, #356]	@ (8001fa4 <MX_GPIO_Init+0x608>)
 8001e40:	f001 fae0 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8001e44:	2308      	movs	r3, #8
 8001e46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e50:	2300      	movs	r3, #0
 8001e52:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8001e54:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001e58:	4619      	mov	r1, r3
 8001e5a:	4853      	ldr	r0, [pc, #332]	@ (8001fa8 <MX_GPIO_Init+0x60c>)
 8001e5c:	f001 fad2 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_VSYNC_Pin */
  GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8001e60:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e66:	2302      	movs	r3, #2
 8001e68:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001e72:	230d      	movs	r3, #13
 8001e74:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8001e76:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	484b      	ldr	r0, [pc, #300]	@ (8001fac <MX_GPIO_Init+0x610>)
 8001e7e:	f001 fac1 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001e82:	2310      	movs	r3, #16
 8001e84:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e86:	2300      	movs	r3, #0
 8001e88:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001e8e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001e92:	4619      	mov	r1, r3
 8001e94:	4841      	ldr	r0, [pc, #260]	@ (8001f9c <MX_GPIO_Init+0x600>)
 8001e96:	f001 fab5 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDMMC_D0_Pin */
  GPIO_InitStruct.Pin = SDMMC_D0_Pin;
 8001e9a:	2304      	movs	r3, #4
 8001e9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e9e:	2302      	movs	r3, #2
 8001ea0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ea6:	2303      	movs	r3, #3
 8001ea8:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001eaa:	230c      	movs	r3, #12
 8001eac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(SDMMC_D0_GPIO_Port, &GPIO_InitStruct);
 8001eae:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	4839      	ldr	r0, [pc, #228]	@ (8001f9c <MX_GPIO_Init+0x600>)
 8001eb6:	f001 faa5 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8001eba:	f248 0304 	movw	r3, #32772	@ 0x8004
 8001ebe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001ec8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ecc:	4619      	mov	r1, r3
 8001ece:	483a      	ldr	r0, [pc, #232]	@ (8001fb8 <MX_GPIO_Init+0x61c>)
 8001ed0:	f001 fa98 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 8001ed4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ed8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eda:	2301      	movs	r3, #1
 8001edc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8001ee6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001eea:	4619      	mov	r1, r3
 8001eec:	4832      	ldr	r0, [pc, #200]	@ (8001fb8 <MX_GPIO_Init+0x61c>)
 8001eee:	f001 fa89 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D4_Pin DCMI_D3_Pin DCMI_D0_Pin DCMI_D2_Pin
                           DCMI_D1_Pin */
  GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 8001ef2:	f44f 43bc 	mov.w	r3, #24064	@ 0x5e00
 8001ef6:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |DCMI_D1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef8:	2302      	movs	r3, #2
 8001efa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efc:	2300      	movs	r3, #0
 8001efe:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f00:	2300      	movs	r3, #0
 8001f02:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001f04:	230d      	movs	r3, #13
 8001f06:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001f08:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	482a      	ldr	r0, [pc, #168]	@ (8001fb8 <MX_GPIO_Init+0x61c>)
 8001f10:	f001 fa78 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_Pin */
  GPIO_InitStruct.Pin = CS_Pin;
 8001f14:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f22:	2302      	movs	r3, #2
 8001f24:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 8001f26:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	481c      	ldr	r0, [pc, #112]	@ (8001fa0 <MX_GPIO_Init+0x604>)
 8001f2e:	f001 fa69 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8001f32:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001f38:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001f3c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8001f42:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001f46:	4619      	mov	r1, r3
 8001f48:	4816      	ldr	r0, [pc, #88]	@ (8001fa4 <MX_GPIO_Init+0x608>)
 8001f4a:	f001 fa5b 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_RX_D0_Pin ARDUINO_TX_D1_Pin */
  GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8001f4e:	23c0      	movs	r3, #192	@ 0xc0
 8001f50:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f52:	2302      	movs	r3, #2
 8001f54:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f56:	2300      	movs	r3, #0
 8001f58:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f5a:	2303      	movs	r3, #3
 8001f5c:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001f5e:	2308      	movs	r3, #8
 8001f60:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f62:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001f66:	4619      	mov	r1, r3
 8001f68:	4811      	ldr	r0, [pc, #68]	@ (8001fb0 <MX_GPIO_Init+0x614>)
 8001f6a:	f001 fa4b 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8001f6e:	2310      	movs	r3, #16
 8001f70:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f72:	2302      	movs	r3, #2
 8001f74:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f76:	2300      	movs	r3, #0
 8001f78:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001f7e:	230a      	movs	r3, #10
 8001f80:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8001f82:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001f86:	4619      	mov	r1, r3
 8001f88:	480b      	ldr	r0, [pc, #44]	@ (8001fb8 <MX_GPIO_Init+0x61c>)
 8001f8a:	f001 fa3b 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_SDNME_Pin FMC_SDNE0_Pin */
  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8001f8e:	2328      	movs	r3, #40	@ 0x28
 8001f90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f92:	2302      	movs	r3, #2
 8001f94:	e012      	b.n	8001fbc <MX_GPIO_Init+0x620>
 8001f96:	bf00      	nop
 8001f98:	40022400 	.word	0x40022400
 8001f9c:	40020c00 	.word	0x40020c00
 8001fa0:	40020000 	.word	0x40020000
 8001fa4:	40022000 	.word	0x40022000
 8001fa8:	40022800 	.word	0x40022800
 8001fac:	40021800 	.word	0x40021800
 8001fb0:	40020800 	.word	0x40020800
 8001fb4:	40021400 	.word	0x40021400
 8001fb8:	40021c00 	.word	0x40021c00
 8001fbc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fc2:	2303      	movs	r3, #3
 8001fc4:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001fc6:	230c      	movs	r3, #12
 8001fc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001fca:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001fce:	4619      	mov	r1, r3
 8001fd0:	4867      	ldr	r0, [pc, #412]	@ (8002170 <MX_GPIO_Init+0x7d4>)
 8001fd2:	f001 fa17 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pins : signal_A_Pin signal_B_Pin */
  GPIO_InitStruct.Pin = signal_A_Pin|signal_B_Pin;
 8001fd6:	23c0      	movs	r3, #192	@ 0xc0
 8001fd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001fda:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001fde:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001fe0:	2302      	movs	r3, #2
 8001fe2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001fe4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001fe8:	4619      	mov	r1, r3
 8001fea:	4862      	ldr	r0, [pc, #392]	@ (8002174 <MX_GPIO_Init+0x7d8>)
 8001fec:	f001 fa0a 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_A4_Pin ARDUINO_A5_Pin ARDUINO_A1_Pin ARDUINO_A2_Pin
                           ARDUINO_A3_Pin */
  GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8001ff0:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 8001ff4:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ARDUINO_A3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ff6:	2303      	movs	r3, #3
 8001ff8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ffe:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002002:	4619      	mov	r1, r3
 8002004:	485c      	ldr	r0, [pc, #368]	@ (8002178 <MX_GPIO_Init+0x7dc>)
 8002006:	f001 f9fd 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pin : FMC_SDCKE0_Pin */
  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 800200a:	2308      	movs	r3, #8
 800200c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800200e:	2302      	movs	r3, #2
 8002010:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002012:	2300      	movs	r3, #0
 8002014:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002016:	2303      	movs	r3, #3
 8002018:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800201a:	230c      	movs	r3, #12
 800201c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 800201e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002022:	4619      	mov	r1, r3
 8002024:	4855      	ldr	r0, [pc, #340]	@ (800217c <MX_GPIO_Init+0x7e0>)
 8002026:	f001 f9ed 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 800202a:	2305      	movs	r3, #5
 800202c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800202e:	2302      	movs	r3, #2
 8002030:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002032:	2300      	movs	r3, #0
 8002034:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002036:	2303      	movs	r3, #3
 8002038:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800203a:	230a      	movs	r3, #10
 800203c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800203e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002042:	4619      	mov	r1, r3
 8002044:	484d      	ldr	r0, [pc, #308]	@ (800217c <MX_GPIO_Init+0x7e0>)
 8002046:	f001 f9dd 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800204a:	2332      	movs	r3, #50	@ 0x32
 800204c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800204e:	2302      	movs	r3, #2
 8002050:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002052:	2300      	movs	r3, #0
 8002054:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002056:	2303      	movs	r3, #3
 8002058:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800205a:	230b      	movs	r3, #11
 800205c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800205e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002062:	4619      	mov	r1, r3
 8002064:	4845      	ldr	r0, [pc, #276]	@ (800217c <MX_GPIO_Init+0x7e0>)
 8002066:	f001 f9cd 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800206a:	2304      	movs	r3, #4
 800206c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800206e:	2302      	movs	r3, #2
 8002070:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002072:	2300      	movs	r3, #0
 8002074:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002076:	2303      	movs	r3, #3
 8002078:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800207a:	2309      	movs	r3, #9
 800207c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800207e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002082:	4619      	mov	r1, r3
 8002084:	483e      	ldr	r0, [pc, #248]	@ (8002180 <MX_GPIO_Init+0x7e4>)
 8002086:	f001 f9bd 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pins : QSPI_D1_Pin QSPI_D3_Pin QSPI_D0_Pin */
  GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 800208a:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 800208e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002090:	2302      	movs	r3, #2
 8002092:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002094:	2300      	movs	r3, #0
 8002096:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002098:	2303      	movs	r3, #3
 800209a:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800209c:	2309      	movs	r3, #9
 800209e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020a0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80020a4:	4619      	mov	r1, r3
 80020a6:	4837      	ldr	r0, [pc, #220]	@ (8002184 <MX_GPIO_Init+0x7e8>)
 80020a8:	f001 f9ac 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pin : EXT_RST_Pin */
  GPIO_InitStruct.Pin = EXT_RST_Pin;
 80020ac:	2308      	movs	r3, #8
 80020ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020b0:	2301      	movs	r3, #1
 80020b2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b4:	2300      	movs	r3, #0
 80020b6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b8:	2300      	movs	r3, #0
 80020ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(EXT_RST_GPIO_Port, &GPIO_InitStruct);
 80020bc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80020c0:	4619      	mov	r1, r3
 80020c2:	482c      	ldr	r0, [pc, #176]	@ (8002174 <MX_GPIO_Init+0x7d8>)
 80020c4:	f001 f99e 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 80020c8:	2304      	movs	r3, #4
 80020ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020cc:	2300      	movs	r3, #0
 80020ce:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d0:	2300      	movs	r3, #0
 80020d2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 80020d4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80020d8:	4619      	mov	r1, r3
 80020da:	4826      	ldr	r0, [pc, #152]	@ (8002174 <MX_GPIO_Init+0x7d8>)
 80020dc:	f001 f992 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80020e0:	2386      	movs	r3, #134	@ 0x86
 80020e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020e4:	2302      	movs	r3, #2
 80020e6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e8:	2300      	movs	r3, #0
 80020ea:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020ec:	2303      	movs	r3, #3
 80020ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80020f0:	230b      	movs	r3, #11
 80020f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020f4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80020f8:	4619      	mov	r1, r3
 80020fa:	4823      	ldr	r0, [pc, #140]	@ (8002188 <MX_GPIO_Init+0x7ec>)
 80020fc:	f001 f982 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002100:	2301      	movs	r3, #1
 8002102:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002104:	2303      	movs	r3, #3
 8002106:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002108:	2300      	movs	r3, #0
 800210a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800210c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002110:	4619      	mov	r1, r3
 8002112:	481d      	ldr	r0, [pc, #116]	@ (8002188 <MX_GPIO_Init+0x7ec>)
 8002114:	f001 f976 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_HSYNC_Pin PA6 */
  GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8002118:	2350      	movs	r3, #80	@ 0x50
 800211a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211c:	2302      	movs	r3, #2
 800211e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002120:	2300      	movs	r3, #0
 8002122:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002124:	2300      	movs	r3, #0
 8002126:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8002128:	230d      	movs	r3, #13
 800212a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800212c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002130:	4619      	mov	r1, r3
 8002132:	4815      	ldr	r0, [pc, #84]	@ (8002188 <MX_GPIO_Init+0x7ec>)
 8002134:	f001 f966 	bl	8003404 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8002138:	2328      	movs	r3, #40	@ 0x28
 800213a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800213c:	2302      	movs	r3, #2
 800213e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002140:	2300      	movs	r3, #0
 8002142:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002144:	2303      	movs	r3, #3
 8002146:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8002148:	230a      	movs	r3, #10
 800214a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800214c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002150:	4619      	mov	r1, r3
 8002152:	480d      	ldr	r0, [pc, #52]	@ (8002188 <MX_GPIO_Init+0x7ec>)
 8002154:	f001 f956 	bl	8003404 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002158:	2200      	movs	r2, #0
 800215a:	2100      	movs	r1, #0
 800215c:	2017      	movs	r0, #23
 800215e:	f001 f91a 	bl	8003396 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002162:	2017      	movs	r0, #23
 8002164:	f001 f933 	bl	80033ce <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002168:	bf00      	nop
 800216a:	3740      	adds	r7, #64	@ 0x40
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}
 8002170:	40021c00 	.word	0x40021c00
 8002174:	40021800 	.word	0x40021800
 8002178:	40021400 	.word	0x40021400
 800217c:	40020800 	.word	0x40020800
 8002180:	40020400 	.word	0x40020400
 8002184:	40020c00 	.word	0x40020c00
 8002188:	40020000 	.word	0x40020000

0800218c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800218c:	b480      	push	{r7}
 800218e:	b085      	sub	sp, #20
 8002190:	af00      	add	r7, sp, #0
 8002192:	4603      	mov	r3, r0
 8002194:	80fb      	strh	r3, [r7, #6]
	/*
	* Si no no hay movimiento
	* Lo sabemos si se
	*/
	if (__HAL_TIM_GetCounter(&htim5) >= ONE_SECOND_IN_US)
 8002196:	4b1d      	ldr	r3, [pc, #116]	@ (800220c <HAL_GPIO_EXTI_Callback+0x80>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800219c:	4a1c      	ldr	r2, [pc, #112]	@ (8002210 <HAL_GPIO_EXTI_Callback+0x84>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d903      	bls.n	80021aa <HAL_GPIO_EXTI_Callback+0x1e>
	{
		motor.direccion = 0b00; //En paro
 80021a2:	4b1c      	ldr	r3, [pc, #112]	@ (8002214 <HAL_GPIO_EXTI_Callback+0x88>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	701a      	strb	r2, [r3, #0]
			motor.direccion = 0b10;
		}else{
			motor.direccion = 0b01;
		}
	}
}
 80021a8:	e029      	b.n	80021fe <HAL_GPIO_EXTI_Callback+0x72>
		int buffer_count = motor.cont;
 80021aa:	4b1a      	ldr	r3, [pc, #104]	@ (8002214 <HAL_GPIO_EXTI_Callback+0x88>)
 80021ac:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80021b0:	60fb      	str	r3, [r7, #12]
	    if(GPIO_Pin == signal_A_Pin)//Sensor A
 80021b2:	88fb      	ldrh	r3, [r7, #6]
 80021b4:	2b80      	cmp	r3, #128	@ 0x80
 80021b6:	d108      	bne.n	80021ca <HAL_GPIO_EXTI_Callback+0x3e>
	    	motor.cont++;
 80021b8:	4b16      	ldr	r3, [pc, #88]	@ (8002214 <HAL_GPIO_EXTI_Callback+0x88>)
 80021ba:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80021be:	b2db      	uxtb	r3, r3
 80021c0:	3301      	adds	r3, #1
 80021c2:	b2db      	uxtb	r3, r3
 80021c4:	b25a      	sxtb	r2, r3
 80021c6:	4b13      	ldr	r3, [pc, #76]	@ (8002214 <HAL_GPIO_EXTI_Callback+0x88>)
 80021c8:	721a      	strb	r2, [r3, #8]
	    if(GPIO_Pin == signal_B_Pin) //Sensor B
 80021ca:	88fb      	ldrh	r3, [r7, #6]
 80021cc:	2b40      	cmp	r3, #64	@ 0x40
 80021ce:	d108      	bne.n	80021e2 <HAL_GPIO_EXTI_Callback+0x56>
	    	motor.cont--;
 80021d0:	4b10      	ldr	r3, [pc, #64]	@ (8002214 <HAL_GPIO_EXTI_Callback+0x88>)
 80021d2:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80021d6:	b2db      	uxtb	r3, r3
 80021d8:	3b01      	subs	r3, #1
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	b25a      	sxtb	r2, r3
 80021de:	4b0d      	ldr	r3, [pc, #52]	@ (8002214 <HAL_GPIO_EXTI_Callback+0x88>)
 80021e0:	721a      	strb	r2, [r3, #8]
	    if (buffer_count <= motor.cont)
 80021e2:	4b0c      	ldr	r3, [pc, #48]	@ (8002214 <HAL_GPIO_EXTI_Callback+0x88>)
 80021e4:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80021e8:	461a      	mov	r2, r3
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	4293      	cmp	r3, r2
 80021ee:	dc03      	bgt.n	80021f8 <HAL_GPIO_EXTI_Callback+0x6c>
			motor.direccion = 0b10;
 80021f0:	4b08      	ldr	r3, [pc, #32]	@ (8002214 <HAL_GPIO_EXTI_Callback+0x88>)
 80021f2:	2202      	movs	r2, #2
 80021f4:	701a      	strb	r2, [r3, #0]
}
 80021f6:	e002      	b.n	80021fe <HAL_GPIO_EXTI_Callback+0x72>
			motor.direccion = 0b01;
 80021f8:	4b06      	ldr	r3, [pc, #24]	@ (8002214 <HAL_GPIO_EXTI_Callback+0x88>)
 80021fa:	2201      	movs	r2, #1
 80021fc:	701a      	strb	r2, [r3, #0]
}
 80021fe:	bf00      	nop
 8002200:	3714      	adds	r7, #20
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr
 800220a:	bf00      	nop
 800220c:	20000460 	.word	0x20000460
 8002210:	000f423f 	.word	0x000f423f
 8002214:	2000029c 	.word	0x2000029c

08002218 <HAL_TIM_IC_CaptureCallback>:
/*
 * INTERRUPCIONES PARA EL TACOMETRO
 * A REVOLUCIONES POR MINUTO
 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef* htim)
{
 8002218:	b480      	push	{r7}
 800221a:	b083      	sub	sp, #12
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
	//TIMER 12
	if (htim == &htim12) {
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	4a39      	ldr	r2, [pc, #228]	@ (8002308 <HAL_TIM_IC_CaptureCallback+0xf0>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d134      	bne.n	8002292 <HAL_TIM_IC_CaptureCallback+0x7a>
		if (gu8_State == IDLE) {
 8002228:	4b38      	ldr	r3, [pc, #224]	@ (800230c <HAL_TIM_IC_CaptureCallback+0xf4>)
 800222a:	781b      	ldrb	r3, [r3, #0]
 800222c:	b2db      	uxtb	r3, r3
 800222e:	2b00      	cmp	r3, #0
 8002230:	d10a      	bne.n	8002248 <HAL_TIM_IC_CaptureCallback+0x30>
			gu32_T1 = TIM12->CCR1;
 8002232:	4b37      	ldr	r3, [pc, #220]	@ (8002310 <HAL_TIM_IC_CaptureCallback+0xf8>)
 8002234:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002236:	4a37      	ldr	r2, [pc, #220]	@ (8002314 <HAL_TIM_IC_CaptureCallback+0xfc>)
 8002238:	6013      	str	r3, [r2, #0]
			gu16_TIME12_0VC = 0;
 800223a:	4b37      	ldr	r3, [pc, #220]	@ (8002318 <HAL_TIM_IC_CaptureCallback+0x100>)
 800223c:	2200      	movs	r2, #0
 800223e:	801a      	strh	r2, [r3, #0]
			gu8_State = DONE;
 8002240:	4b32      	ldr	r3, [pc, #200]	@ (800230c <HAL_TIM_IC_CaptureCallback+0xf4>)
 8002242:	2201      	movs	r2, #1
 8002244:	701a      	strb	r2, [r3, #0]
 8002246:	e024      	b.n	8002292 <HAL_TIM_IC_CaptureCallback+0x7a>
		}
		else if(gu8_State == DONE)
 8002248:	4b30      	ldr	r3, [pc, #192]	@ (800230c <HAL_TIM_IC_CaptureCallback+0xf4>)
 800224a:	781b      	ldrb	r3, [r3, #0]
 800224c:	b2db      	uxtb	r3, r3
 800224e:	2b01      	cmp	r3, #1
 8002250:	d11f      	bne.n	8002292 <HAL_TIM_IC_CaptureCallback+0x7a>
		{
			gu32_T2 = TIM12->CCR1;
 8002252:	4b2f      	ldr	r3, [pc, #188]	@ (8002310 <HAL_TIM_IC_CaptureCallback+0xf8>)
 8002254:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002256:	4a31      	ldr	r2, [pc, #196]	@ (800231c <HAL_TIM_IC_CaptureCallback+0x104>)
 8002258:	6013      	str	r3, [r2, #0]
			gu32_Ticks = (gu32_T2 + (gu16_TIME12_0VC * 65536)) - gu32_T1;
 800225a:	4b2f      	ldr	r3, [pc, #188]	@ (8002318 <HAL_TIM_IC_CaptureCallback+0x100>)
 800225c:	881b      	ldrh	r3, [r3, #0]
 800225e:	b29b      	uxth	r3, r3
 8002260:	041b      	lsls	r3, r3, #16
 8002262:	461a      	mov	r2, r3
 8002264:	4b2d      	ldr	r3, [pc, #180]	@ (800231c <HAL_TIM_IC_CaptureCallback+0x104>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	441a      	add	r2, r3
 800226a:	4b2a      	ldr	r3, [pc, #168]	@ (8002314 <HAL_TIM_IC_CaptureCallback+0xfc>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	1ad3      	subs	r3, r2, r3
 8002270:	4a2b      	ldr	r2, [pc, #172]	@ (8002320 <HAL_TIM_IC_CaptureCallback+0x108>)
 8002272:	6013      	str	r3, [r2, #0]
	        gu32_Freq = (uint32_t)(F_CLK/gu32_Ticks)* 60;//f*60 = rmp
 8002274:	4b2a      	ldr	r3, [pc, #168]	@ (8002320 <HAL_TIM_IC_CaptureCallback+0x108>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a2a      	ldr	r2, [pc, #168]	@ (8002324 <HAL_TIM_IC_CaptureCallback+0x10c>)
 800227a:	fbb2 f2f3 	udiv	r2, r2, r3
 800227e:	4613      	mov	r3, r2
 8002280:	011b      	lsls	r3, r3, #4
 8002282:	1a9b      	subs	r3, r3, r2
 8002284:	009b      	lsls	r3, r3, #2
 8002286:	461a      	mov	r2, r3
 8002288:	4b27      	ldr	r3, [pc, #156]	@ (8002328 <HAL_TIM_IC_CaptureCallback+0x110>)
 800228a:	601a      	str	r2, [r3, #0]
			gu8_State = IDLE;
 800228c:	4b1f      	ldr	r3, [pc, #124]	@ (800230c <HAL_TIM_IC_CaptureCallback+0xf4>)
 800228e:	2200      	movs	r2, #0
 8002290:	701a      	strb	r2, [r3, #0]
		}
	}

	//TIMER3
	//TIMER 12
	if (htim == &htim3) {
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	4a25      	ldr	r2, [pc, #148]	@ (800232c <HAL_TIM_IC_CaptureCallback+0x114>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d12f      	bne.n	80022fa <HAL_TIM_IC_CaptureCallback+0xe2>
		if (piezo_State == IDLE) {
 800229a:	4b25      	ldr	r3, [pc, #148]	@ (8002330 <HAL_TIM_IC_CaptureCallback+0x118>)
 800229c:	781b      	ldrb	r3, [r3, #0]
 800229e:	b2db      	uxtb	r3, r3
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d10a      	bne.n	80022ba <HAL_TIM_IC_CaptureCallback+0xa2>
			piezo_T1 = TIM3->CCR1;
 80022a4:	4b23      	ldr	r3, [pc, #140]	@ (8002334 <HAL_TIM_IC_CaptureCallback+0x11c>)
 80022a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022a8:	4a23      	ldr	r2, [pc, #140]	@ (8002338 <HAL_TIM_IC_CaptureCallback+0x120>)
 80022aa:	6013      	str	r3, [r2, #0]
			piezo_TIME3_0VC = 0;
 80022ac:	4b23      	ldr	r3, [pc, #140]	@ (800233c <HAL_TIM_IC_CaptureCallback+0x124>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	801a      	strh	r2, [r3, #0]
			piezo_State = DONE;
 80022b2:	4b1f      	ldr	r3, [pc, #124]	@ (8002330 <HAL_TIM_IC_CaptureCallback+0x118>)
 80022b4:	2201      	movs	r2, #1
 80022b6:	701a      	strb	r2, [r3, #0]
			piezo_Ticks = (piezo_T2 + (piezo_TIME3_0VC * 65536)) - piezo_T1;
	        piezo_Freq = (uint32_t)(F_CLK/piezo_Ticks);
			piezo_State = IDLE;
		}
	}
}
 80022b8:	e01f      	b.n	80022fa <HAL_TIM_IC_CaptureCallback+0xe2>
		else if(piezo_State == DONE)
 80022ba:	4b1d      	ldr	r3, [pc, #116]	@ (8002330 <HAL_TIM_IC_CaptureCallback+0x118>)
 80022bc:	781b      	ldrb	r3, [r3, #0]
 80022be:	b2db      	uxtb	r3, r3
 80022c0:	2b01      	cmp	r3, #1
 80022c2:	d11a      	bne.n	80022fa <HAL_TIM_IC_CaptureCallback+0xe2>
			piezo_T2 = TIM3->CCR1;
 80022c4:	4b1b      	ldr	r3, [pc, #108]	@ (8002334 <HAL_TIM_IC_CaptureCallback+0x11c>)
 80022c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022c8:	4a1d      	ldr	r2, [pc, #116]	@ (8002340 <HAL_TIM_IC_CaptureCallback+0x128>)
 80022ca:	6013      	str	r3, [r2, #0]
			piezo_Ticks = (piezo_T2 + (piezo_TIME3_0VC * 65536)) - piezo_T1;
 80022cc:	4b1b      	ldr	r3, [pc, #108]	@ (800233c <HAL_TIM_IC_CaptureCallback+0x124>)
 80022ce:	881b      	ldrh	r3, [r3, #0]
 80022d0:	b29b      	uxth	r3, r3
 80022d2:	041b      	lsls	r3, r3, #16
 80022d4:	461a      	mov	r2, r3
 80022d6:	4b1a      	ldr	r3, [pc, #104]	@ (8002340 <HAL_TIM_IC_CaptureCallback+0x128>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	441a      	add	r2, r3
 80022dc:	4b16      	ldr	r3, [pc, #88]	@ (8002338 <HAL_TIM_IC_CaptureCallback+0x120>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	1ad3      	subs	r3, r2, r3
 80022e2:	4a18      	ldr	r2, [pc, #96]	@ (8002344 <HAL_TIM_IC_CaptureCallback+0x12c>)
 80022e4:	6013      	str	r3, [r2, #0]
	        piezo_Freq = (uint32_t)(F_CLK/piezo_Ticks);
 80022e6:	4b17      	ldr	r3, [pc, #92]	@ (8002344 <HAL_TIM_IC_CaptureCallback+0x12c>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a0e      	ldr	r2, [pc, #56]	@ (8002324 <HAL_TIM_IC_CaptureCallback+0x10c>)
 80022ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80022f0:	4a15      	ldr	r2, [pc, #84]	@ (8002348 <HAL_TIM_IC_CaptureCallback+0x130>)
 80022f2:	6013      	str	r3, [r2, #0]
			piezo_State = IDLE;
 80022f4:	4b0e      	ldr	r3, [pc, #56]	@ (8002330 <HAL_TIM_IC_CaptureCallback+0x118>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	701a      	strb	r2, [r3, #0]
}
 80022fa:	bf00      	nop
 80022fc:	370c      	adds	r7, #12
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr
 8002306:	bf00      	nop
 8002308:	200004ac 	.word	0x200004ac
 800230c:	20000598 	.word	0x20000598
 8002310:	40001800 	.word	0x40001800
 8002314:	2000059c 	.word	0x2000059c
 8002318:	200005a8 	.word	0x200005a8
 800231c:	200005a0 	.word	0x200005a0
 8002320:	200005a4 	.word	0x200005a4
 8002324:	066ff300 	.word	0x066ff300
 8002328:	200005ac 	.word	0x200005ac
 800232c:	20000414 	.word	0x20000414
 8002330:	20000580 	.word	0x20000580
 8002334:	40000400 	.word	0x40000400
 8002338:	20000584 	.word	0x20000584
 800233c:	20000590 	.word	0x20000590
 8002340:	20000588 	.word	0x20000588
 8002344:	2000058c 	.word	0x2000058c
 8002348:	20000594 	.word	0x20000594

0800234c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
	//TIMER12
	if (htim == &htim12) {
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	4a0d      	ldr	r2, [pc, #52]	@ (800238c <HAL_TIM_PeriodElapsedCallback+0x40>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d106      	bne.n	800236a <HAL_TIM_PeriodElapsedCallback+0x1e>
		gu16_TIME12_0VC++;
 800235c:	4b0c      	ldr	r3, [pc, #48]	@ (8002390 <HAL_TIM_PeriodElapsedCallback+0x44>)
 800235e:	881b      	ldrh	r3, [r3, #0]
 8002360:	b29b      	uxth	r3, r3
 8002362:	3301      	adds	r3, #1
 8002364:	b29a      	uxth	r2, r3
 8002366:	4b0a      	ldr	r3, [pc, #40]	@ (8002390 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8002368:	801a      	strh	r2, [r3, #0]
	}

	//TIMER3
	if (htim == &htim12) {
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	4a07      	ldr	r2, [pc, #28]	@ (800238c <HAL_TIM_PeriodElapsedCallback+0x40>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d106      	bne.n	8002380 <HAL_TIM_PeriodElapsedCallback+0x34>
		piezo_TIME3_0VC++;
 8002372:	4b08      	ldr	r3, [pc, #32]	@ (8002394 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002374:	881b      	ldrh	r3, [r3, #0]
 8002376:	b29b      	uxth	r3, r3
 8002378:	3301      	adds	r3, #1
 800237a:	b29a      	uxth	r2, r3
 800237c:	4b05      	ldr	r3, [pc, #20]	@ (8002394 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800237e:	801a      	strh	r2, [r3, #0]
	}
}
 8002380:	bf00      	nop
 8002382:	370c      	adds	r7, #12
 8002384:	46bd      	mov	sp, r7
 8002386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238a:	4770      	bx	lr
 800238c:	200004ac 	.word	0x200004ac
 8002390:	200005a8 	.word	0x200005a8
 8002394:	20000590 	.word	0x20000590

08002398 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002398:	b480      	push	{r7}
 800239a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800239c:	b672      	cpsid	i
}
 800239e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80023a0:	bf00      	nop
 80023a2:	e7fd      	b.n	80023a0 <Error_Handler+0x8>

080023a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b083      	sub	sp, #12
 80023a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80023aa:	4b0f      	ldr	r3, [pc, #60]	@ (80023e8 <HAL_MspInit+0x44>)
 80023ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ae:	4a0e      	ldr	r2, [pc, #56]	@ (80023e8 <HAL_MspInit+0x44>)
 80023b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80023b6:	4b0c      	ldr	r3, [pc, #48]	@ (80023e8 <HAL_MspInit+0x44>)
 80023b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023be:	607b      	str	r3, [r7, #4]
 80023c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023c2:	4b09      	ldr	r3, [pc, #36]	@ (80023e8 <HAL_MspInit+0x44>)
 80023c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023c6:	4a08      	ldr	r2, [pc, #32]	@ (80023e8 <HAL_MspInit+0x44>)
 80023c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80023ce:	4b06      	ldr	r3, [pc, #24]	@ (80023e8 <HAL_MspInit+0x44>)
 80023d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023d6:	603b      	str	r3, [r7, #0]
 80023d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023da:	bf00      	nop
 80023dc:	370c      	adds	r7, #12
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr
 80023e6:	bf00      	nop
 80023e8:	40023800 	.word	0x40023800

080023ec <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b08a      	sub	sp, #40	@ 0x28
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023f4:	f107 0314 	add.w	r3, r7, #20
 80023f8:	2200      	movs	r2, #0
 80023fa:	601a      	str	r2, [r3, #0]
 80023fc:	605a      	str	r2, [r3, #4]
 80023fe:	609a      	str	r2, [r3, #8]
 8002400:	60da      	str	r2, [r3, #12]
 8002402:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a15      	ldr	r2, [pc, #84]	@ (8002460 <HAL_ADC_MspInit+0x74>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d123      	bne.n	8002456 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800240e:	4b15      	ldr	r3, [pc, #84]	@ (8002464 <HAL_ADC_MspInit+0x78>)
 8002410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002412:	4a14      	ldr	r2, [pc, #80]	@ (8002464 <HAL_ADC_MspInit+0x78>)
 8002414:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002418:	6453      	str	r3, [r2, #68]	@ 0x44
 800241a:	4b12      	ldr	r3, [pc, #72]	@ (8002464 <HAL_ADC_MspInit+0x78>)
 800241c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800241e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002422:	613b      	str	r3, [r7, #16]
 8002424:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002426:	4b0f      	ldr	r3, [pc, #60]	@ (8002464 <HAL_ADC_MspInit+0x78>)
 8002428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800242a:	4a0e      	ldr	r2, [pc, #56]	@ (8002464 <HAL_ADC_MspInit+0x78>)
 800242c:	f043 0301 	orr.w	r3, r3, #1
 8002430:	6313      	str	r3, [r2, #48]	@ 0x30
 8002432:	4b0c      	ldr	r3, [pc, #48]	@ (8002464 <HAL_ADC_MspInit+0x78>)
 8002434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002436:	f003 0301 	and.w	r3, r3, #1
 800243a:	60fb      	str	r3, [r7, #12]
 800243c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800243e:	2301      	movs	r3, #1
 8002440:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002442:	2303      	movs	r3, #3
 8002444:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002446:	2300      	movs	r3, #0
 8002448:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800244a:	f107 0314 	add.w	r3, r7, #20
 800244e:	4619      	mov	r1, r3
 8002450:	4805      	ldr	r0, [pc, #20]	@ (8002468 <HAL_ADC_MspInit+0x7c>)
 8002452:	f000 ffd7 	bl	8003404 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002456:	bf00      	nop
 8002458:	3728      	adds	r7, #40	@ 0x28
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	40012000 	.word	0x40012000
 8002464:	40023800 	.word	0x40023800
 8002468:	40020000 	.word	0x40020000

0800246c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b0ac      	sub	sp, #176	@ 0xb0
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002474:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002478:	2200      	movs	r2, #0
 800247a:	601a      	str	r2, [r3, #0]
 800247c:	605a      	str	r2, [r3, #4]
 800247e:	609a      	str	r2, [r3, #8]
 8002480:	60da      	str	r2, [r3, #12]
 8002482:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002484:	f107 0318 	add.w	r3, r7, #24
 8002488:	2284      	movs	r2, #132	@ 0x84
 800248a:	2100      	movs	r1, #0
 800248c:	4618      	mov	r0, r3
 800248e:	f006 f83c 	bl	800850a <memset>
  if(hi2c->Instance==I2C1)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a44      	ldr	r2, [pc, #272]	@ (80025a8 <HAL_I2C_MspInit+0x13c>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d13d      	bne.n	8002518 <HAL_I2C_MspInit+0xac>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800249c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80024a0:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80024a2:	2300      	movs	r3, #0
 80024a4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80024a6:	f107 0318 	add.w	r3, r7, #24
 80024aa:	4618      	mov	r0, r3
 80024ac:	f002 fafa 	bl	8004aa4 <HAL_RCCEx_PeriphCLKConfig>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d001      	beq.n	80024ba <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80024b6:	f7ff ff6f 	bl	8002398 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024ba:	4b3c      	ldr	r3, [pc, #240]	@ (80025ac <HAL_I2C_MspInit+0x140>)
 80024bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024be:	4a3b      	ldr	r2, [pc, #236]	@ (80025ac <HAL_I2C_MspInit+0x140>)
 80024c0:	f043 0302 	orr.w	r3, r3, #2
 80024c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80024c6:	4b39      	ldr	r3, [pc, #228]	@ (80025ac <HAL_I2C_MspInit+0x140>)
 80024c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ca:	f003 0302 	and.w	r3, r3, #2
 80024ce:	617b      	str	r3, [r7, #20]
 80024d0:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 80024d2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80024d6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80024da:	2312      	movs	r3, #18
 80024dc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e0:	2300      	movs	r3, #0
 80024e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024e6:	2300      	movs	r3, #0
 80024e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80024ec:	2304      	movs	r3, #4
 80024ee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024f2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80024f6:	4619      	mov	r1, r3
 80024f8:	482d      	ldr	r0, [pc, #180]	@ (80025b0 <HAL_I2C_MspInit+0x144>)
 80024fa:	f000 ff83 	bl	8003404 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80024fe:	4b2b      	ldr	r3, [pc, #172]	@ (80025ac <HAL_I2C_MspInit+0x140>)
 8002500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002502:	4a2a      	ldr	r2, [pc, #168]	@ (80025ac <HAL_I2C_MspInit+0x140>)
 8002504:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002508:	6413      	str	r3, [r2, #64]	@ 0x40
 800250a:	4b28      	ldr	r3, [pc, #160]	@ (80025ac <HAL_I2C_MspInit+0x140>)
 800250c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800250e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002512:	613b      	str	r3, [r7, #16]
 8002514:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002516:	e042      	b.n	800259e <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C3)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a25      	ldr	r2, [pc, #148]	@ (80025b4 <HAL_I2C_MspInit+0x148>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d13d      	bne.n	800259e <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8002522:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002526:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8002528:	2300      	movs	r3, #0
 800252a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800252e:	f107 0318 	add.w	r3, r7, #24
 8002532:	4618      	mov	r0, r3
 8002534:	f002 fab6 	bl	8004aa4 <HAL_RCCEx_PeriphCLKConfig>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 800253e:	f7ff ff2b 	bl	8002398 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002542:	4b1a      	ldr	r3, [pc, #104]	@ (80025ac <HAL_I2C_MspInit+0x140>)
 8002544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002546:	4a19      	ldr	r2, [pc, #100]	@ (80025ac <HAL_I2C_MspInit+0x140>)
 8002548:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800254c:	6313      	str	r3, [r2, #48]	@ 0x30
 800254e:	4b17      	ldr	r3, [pc, #92]	@ (80025ac <HAL_I2C_MspInit+0x140>)
 8002550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002552:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002556:	60fb      	str	r3, [r7, #12]
 8002558:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 800255a:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800255e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002562:	2312      	movs	r3, #18
 8002564:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002568:	2300      	movs	r3, #0
 800256a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800256e:	2303      	movs	r3, #3
 8002570:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002574:	2304      	movs	r3, #4
 8002576:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800257a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800257e:	4619      	mov	r1, r3
 8002580:	480d      	ldr	r0, [pc, #52]	@ (80025b8 <HAL_I2C_MspInit+0x14c>)
 8002582:	f000 ff3f 	bl	8003404 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002586:	4b09      	ldr	r3, [pc, #36]	@ (80025ac <HAL_I2C_MspInit+0x140>)
 8002588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800258a:	4a08      	ldr	r2, [pc, #32]	@ (80025ac <HAL_I2C_MspInit+0x140>)
 800258c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002590:	6413      	str	r3, [r2, #64]	@ 0x40
 8002592:	4b06      	ldr	r3, [pc, #24]	@ (80025ac <HAL_I2C_MspInit+0x140>)
 8002594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002596:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800259a:	60bb      	str	r3, [r7, #8]
 800259c:	68bb      	ldr	r3, [r7, #8]
}
 800259e:	bf00      	nop
 80025a0:	37b0      	adds	r7, #176	@ 0xb0
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	40005400 	.word	0x40005400
 80025ac:	40023800 	.word	0x40023800
 80025b0:	40020400 	.word	0x40020400
 80025b4:	40005c00 	.word	0x40005c00
 80025b8:	40021c00 	.word	0x40021c00

080025bc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b08a      	sub	sp, #40	@ 0x28
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025c4:	f107 0314 	add.w	r3, r7, #20
 80025c8:	2200      	movs	r2, #0
 80025ca:	601a      	str	r2, [r3, #0]
 80025cc:	605a      	str	r2, [r3, #4]
 80025ce:	609a      	str	r2, [r3, #8]
 80025d0:	60da      	str	r2, [r3, #12]
 80025d2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a2e      	ldr	r2, [pc, #184]	@ (8002694 <HAL_SPI_MspInit+0xd8>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d155      	bne.n	800268a <HAL_SPI_MspInit+0xce>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80025de:	4b2e      	ldr	r3, [pc, #184]	@ (8002698 <HAL_SPI_MspInit+0xdc>)
 80025e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e2:	4a2d      	ldr	r2, [pc, #180]	@ (8002698 <HAL_SPI_MspInit+0xdc>)
 80025e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80025ea:	4b2b      	ldr	r3, [pc, #172]	@ (8002698 <HAL_SPI_MspInit+0xdc>)
 80025ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025f2:	613b      	str	r3, [r7, #16]
 80025f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 80025f6:	4b28      	ldr	r3, [pc, #160]	@ (8002698 <HAL_SPI_MspInit+0xdc>)
 80025f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025fa:	4a27      	ldr	r2, [pc, #156]	@ (8002698 <HAL_SPI_MspInit+0xdc>)
 80025fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002600:	6313      	str	r3, [r2, #48]	@ 0x30
 8002602:	4b25      	ldr	r3, [pc, #148]	@ (8002698 <HAL_SPI_MspInit+0xdc>)
 8002604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002606:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800260a:	60fb      	str	r3, [r7, #12]
 800260c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800260e:	4b22      	ldr	r3, [pc, #136]	@ (8002698 <HAL_SPI_MspInit+0xdc>)
 8002610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002612:	4a21      	ldr	r2, [pc, #132]	@ (8002698 <HAL_SPI_MspInit+0xdc>)
 8002614:	f043 0302 	orr.w	r3, r3, #2
 8002618:	6313      	str	r3, [r2, #48]	@ 0x30
 800261a:	4b1f      	ldr	r3, [pc, #124]	@ (8002698 <HAL_SPI_MspInit+0xdc>)
 800261c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800261e:	f003 0302 	and.w	r3, r3, #2
 8002622:	60bb      	str	r3, [r7, #8]
 8002624:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PI1     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 8002626:	2302      	movs	r3, #2
 8002628:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800262a:	2302      	movs	r3, #2
 800262c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800262e:	2300      	movs	r3, #0
 8002630:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002632:	2302      	movs	r3, #2
 8002634:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002636:	2305      	movs	r3, #5
 8002638:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 800263a:	f107 0314 	add.w	r3, r7, #20
 800263e:	4619      	mov	r1, r3
 8002640:	4816      	ldr	r0, [pc, #88]	@ (800269c <HAL_SPI_MspInit+0xe0>)
 8002642:	f000 fedf 	bl	8003404 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin;
 8002646:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800264a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800264c:	2302      	movs	r3, #2
 800264e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002650:	2300      	movs	r3, #0
 8002652:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002654:	2302      	movs	r3, #2
 8002656:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002658:	2305      	movs	r3, #5
 800265a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ARDUINO_MISO_D12_GPIO_Port, &GPIO_InitStruct);
 800265c:	f107 0314 	add.w	r3, r7, #20
 8002660:	4619      	mov	r1, r3
 8002662:	480f      	ldr	r0, [pc, #60]	@ (80026a0 <HAL_SPI_MspInit+0xe4>)
 8002664:	f000 fece 	bl	8003404 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_MOSI_PWM_D11_Pin;
 8002668:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800266c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800266e:	2302      	movs	r3, #2
 8002670:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002672:	2300      	movs	r3, #0
 8002674:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002676:	2300      	movs	r3, #0
 8002678:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800267a:	2305      	movs	r3, #5
 800267c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ARDUINO_MOSI_PWM_D11_GPIO_Port, &GPIO_InitStruct);
 800267e:	f107 0314 	add.w	r3, r7, #20
 8002682:	4619      	mov	r1, r3
 8002684:	4806      	ldr	r0, [pc, #24]	@ (80026a0 <HAL_SPI_MspInit+0xe4>)
 8002686:	f000 febd 	bl	8003404 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800268a:	bf00      	nop
 800268c:	3728      	adds	r7, #40	@ 0x28
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	40003800 	.word	0x40003800
 8002698:	40023800 	.word	0x40023800
 800269c:	40022000 	.word	0x40022000
 80026a0:	40020400 	.word	0x40020400

080026a4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b08e      	sub	sp, #56	@ 0x38
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026b0:	2200      	movs	r2, #0
 80026b2:	601a      	str	r2, [r3, #0]
 80026b4:	605a      	str	r2, [r3, #4]
 80026b6:	609a      	str	r2, [r3, #8]
 80026b8:	60da      	str	r2, [r3, #12]
 80026ba:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM3)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a4d      	ldr	r2, [pc, #308]	@ (80027f8 <HAL_TIM_Base_MspInit+0x154>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d130      	bne.n	8002728 <HAL_TIM_Base_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80026c6:	4b4d      	ldr	r3, [pc, #308]	@ (80027fc <HAL_TIM_Base_MspInit+0x158>)
 80026c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ca:	4a4c      	ldr	r2, [pc, #304]	@ (80027fc <HAL_TIM_Base_MspInit+0x158>)
 80026cc:	f043 0302 	orr.w	r3, r3, #2
 80026d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80026d2:	4b4a      	ldr	r3, [pc, #296]	@ (80027fc <HAL_TIM_Base_MspInit+0x158>)
 80026d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026d6:	f003 0302 	and.w	r3, r3, #2
 80026da:	623b      	str	r3, [r7, #32]
 80026dc:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026de:	4b47      	ldr	r3, [pc, #284]	@ (80027fc <HAL_TIM_Base_MspInit+0x158>)
 80026e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026e2:	4a46      	ldr	r2, [pc, #280]	@ (80027fc <HAL_TIM_Base_MspInit+0x158>)
 80026e4:	f043 0302 	orr.w	r3, r3, #2
 80026e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80026ea:	4b44      	ldr	r3, [pc, #272]	@ (80027fc <HAL_TIM_Base_MspInit+0x158>)
 80026ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ee:	f003 0302 	and.w	r3, r3, #2
 80026f2:	61fb      	str	r3, [r7, #28]
 80026f4:	69fb      	ldr	r3, [r7, #28]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 80026f6:	2310      	movs	r3, #16
 80026f8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026fa:	2302      	movs	r3, #2
 80026fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026fe:	2300      	movs	r3, #0
 8002700:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002702:	2300      	movs	r3, #0
 8002704:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002706:	2302      	movs	r3, #2
 8002708:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 800270a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800270e:	4619      	mov	r1, r3
 8002710:	483b      	ldr	r0, [pc, #236]	@ (8002800 <HAL_TIM_Base_MspInit+0x15c>)
 8002712:	f000 fe77 	bl	8003404 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002716:	2200      	movs	r2, #0
 8002718:	2100      	movs	r1, #0
 800271a:	201d      	movs	r0, #29
 800271c:	f000 fe3b 	bl	8003396 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002720:	201d      	movs	r0, #29
 8002722:	f000 fe54 	bl	80033ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8002726:	e062      	b.n	80027ee <HAL_TIM_Base_MspInit+0x14a>
  else if(htim_base->Instance==TIM5)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a35      	ldr	r2, [pc, #212]	@ (8002804 <HAL_TIM_Base_MspInit+0x160>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d128      	bne.n	8002784 <HAL_TIM_Base_MspInit+0xe0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002732:	4b32      	ldr	r3, [pc, #200]	@ (80027fc <HAL_TIM_Base_MspInit+0x158>)
 8002734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002736:	4a31      	ldr	r2, [pc, #196]	@ (80027fc <HAL_TIM_Base_MspInit+0x158>)
 8002738:	f043 0308 	orr.w	r3, r3, #8
 800273c:	6413      	str	r3, [r2, #64]	@ 0x40
 800273e:	4b2f      	ldr	r3, [pc, #188]	@ (80027fc <HAL_TIM_Base_MspInit+0x158>)
 8002740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002742:	f003 0308 	and.w	r3, r3, #8
 8002746:	61bb      	str	r3, [r7, #24]
 8002748:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800274a:	4b2c      	ldr	r3, [pc, #176]	@ (80027fc <HAL_TIM_Base_MspInit+0x158>)
 800274c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800274e:	4a2b      	ldr	r2, [pc, #172]	@ (80027fc <HAL_TIM_Base_MspInit+0x158>)
 8002750:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002754:	6313      	str	r3, [r2, #48]	@ 0x30
 8002756:	4b29      	ldr	r3, [pc, #164]	@ (80027fc <HAL_TIM_Base_MspInit+0x158>)
 8002758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800275a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800275e:	617b      	str	r3, [r7, #20]
 8002760:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8002762:	2301      	movs	r3, #1
 8002764:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002766:	2302      	movs	r3, #2
 8002768:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800276a:	2300      	movs	r3, #0
 800276c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800276e:	2300      	movs	r3, #0
 8002770:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002772:	2302      	movs	r3, #2
 8002774:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 8002776:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800277a:	4619      	mov	r1, r3
 800277c:	4822      	ldr	r0, [pc, #136]	@ (8002808 <HAL_TIM_Base_MspInit+0x164>)
 800277e:	f000 fe41 	bl	8003404 <HAL_GPIO_Init>
}
 8002782:	e034      	b.n	80027ee <HAL_TIM_Base_MspInit+0x14a>
  else if(htim_base->Instance==TIM12)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a20      	ldr	r2, [pc, #128]	@ (800280c <HAL_TIM_Base_MspInit+0x168>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d12f      	bne.n	80027ee <HAL_TIM_Base_MspInit+0x14a>
    __HAL_RCC_TIM12_CLK_ENABLE();
 800278e:	4b1b      	ldr	r3, [pc, #108]	@ (80027fc <HAL_TIM_Base_MspInit+0x158>)
 8002790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002792:	4a1a      	ldr	r2, [pc, #104]	@ (80027fc <HAL_TIM_Base_MspInit+0x158>)
 8002794:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002798:	6413      	str	r3, [r2, #64]	@ 0x40
 800279a:	4b18      	ldr	r3, [pc, #96]	@ (80027fc <HAL_TIM_Base_MspInit+0x158>)
 800279c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800279e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027a2:	613b      	str	r3, [r7, #16]
 80027a4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80027a6:	4b15      	ldr	r3, [pc, #84]	@ (80027fc <HAL_TIM_Base_MspInit+0x158>)
 80027a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027aa:	4a14      	ldr	r2, [pc, #80]	@ (80027fc <HAL_TIM_Base_MspInit+0x158>)
 80027ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80027b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80027b2:	4b12      	ldr	r3, [pc, #72]	@ (80027fc <HAL_TIM_Base_MspInit+0x158>)
 80027b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027ba:	60fb      	str	r3, [r7, #12]
 80027bc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80027be:	2340      	movs	r3, #64	@ 0x40
 80027c0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027c2:	2302      	movs	r3, #2
 80027c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80027c6:	2302      	movs	r3, #2
 80027c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027ca:	2302      	movs	r3, #2
 80027cc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80027ce:	2309      	movs	r3, #9
 80027d0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80027d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80027d6:	4619      	mov	r1, r3
 80027d8:	480d      	ldr	r0, [pc, #52]	@ (8002810 <HAL_TIM_Base_MspInit+0x16c>)
 80027da:	f000 fe13 	bl	8003404 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 80027de:	2200      	movs	r2, #0
 80027e0:	2100      	movs	r1, #0
 80027e2:	202b      	movs	r0, #43	@ 0x2b
 80027e4:	f000 fdd7 	bl	8003396 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 80027e8:	202b      	movs	r0, #43	@ 0x2b
 80027ea:	f000 fdf0 	bl	80033ce <HAL_NVIC_EnableIRQ>
}
 80027ee:	bf00      	nop
 80027f0:	3738      	adds	r7, #56	@ 0x38
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	40000400 	.word	0x40000400
 80027fc:	40023800 	.word	0x40023800
 8002800:	40020400 	.word	0x40020400
 8002804:	40000c00 	.word	0x40000c00
 8002808:	40022000 	.word	0x40022000
 800280c:	40001800 	.word	0x40001800
 8002810:	40021c00 	.word	0x40021c00

08002814 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b0ac      	sub	sp, #176	@ 0xb0
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800281c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002820:	2200      	movs	r2, #0
 8002822:	601a      	str	r2, [r3, #0]
 8002824:	605a      	str	r2, [r3, #4]
 8002826:	609a      	str	r2, [r3, #8]
 8002828:	60da      	str	r2, [r3, #12]
 800282a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800282c:	f107 0318 	add.w	r3, r7, #24
 8002830:	2284      	movs	r2, #132	@ 0x84
 8002832:	2100      	movs	r1, #0
 8002834:	4618      	mov	r0, r3
 8002836:	f005 fe68 	bl	800850a <memset>
  if(huart->Instance==USART1)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a32      	ldr	r2, [pc, #200]	@ (8002908 <HAL_UART_MspInit+0xf4>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d15c      	bne.n	80028fe <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002844:	2340      	movs	r3, #64	@ 0x40
 8002846:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002848:	2300      	movs	r3, #0
 800284a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800284c:	f107 0318 	add.w	r3, r7, #24
 8002850:	4618      	mov	r0, r3
 8002852:	f002 f927 	bl	8004aa4 <HAL_RCCEx_PeriphCLKConfig>
 8002856:	4603      	mov	r3, r0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d001      	beq.n	8002860 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800285c:	f7ff fd9c 	bl	8002398 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002860:	4b2a      	ldr	r3, [pc, #168]	@ (800290c <HAL_UART_MspInit+0xf8>)
 8002862:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002864:	4a29      	ldr	r2, [pc, #164]	@ (800290c <HAL_UART_MspInit+0xf8>)
 8002866:	f043 0310 	orr.w	r3, r3, #16
 800286a:	6453      	str	r3, [r2, #68]	@ 0x44
 800286c:	4b27      	ldr	r3, [pc, #156]	@ (800290c <HAL_UART_MspInit+0xf8>)
 800286e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002870:	f003 0310 	and.w	r3, r3, #16
 8002874:	617b      	str	r3, [r7, #20]
 8002876:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002878:	4b24      	ldr	r3, [pc, #144]	@ (800290c <HAL_UART_MspInit+0xf8>)
 800287a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800287c:	4a23      	ldr	r2, [pc, #140]	@ (800290c <HAL_UART_MspInit+0xf8>)
 800287e:	f043 0302 	orr.w	r3, r3, #2
 8002882:	6313      	str	r3, [r2, #48]	@ 0x30
 8002884:	4b21      	ldr	r3, [pc, #132]	@ (800290c <HAL_UART_MspInit+0xf8>)
 8002886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002888:	f003 0302 	and.w	r3, r3, #2
 800288c:	613b      	str	r3, [r7, #16]
 800288e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002890:	4b1e      	ldr	r3, [pc, #120]	@ (800290c <HAL_UART_MspInit+0xf8>)
 8002892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002894:	4a1d      	ldr	r2, [pc, #116]	@ (800290c <HAL_UART_MspInit+0xf8>)
 8002896:	f043 0301 	orr.w	r3, r3, #1
 800289a:	6313      	str	r3, [r2, #48]	@ 0x30
 800289c:	4b1b      	ldr	r3, [pc, #108]	@ (800290c <HAL_UART_MspInit+0xf8>)
 800289e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a0:	f003 0301 	and.w	r3, r3, #1
 80028a4:	60fb      	str	r3, [r7, #12]
 80028a6:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 80028a8:	2380      	movs	r3, #128	@ 0x80
 80028aa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ae:	2302      	movs	r3, #2
 80028b0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b4:	2300      	movs	r3, #0
 80028b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ba:	2300      	movs	r3, #0
 80028bc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80028c0:	2307      	movs	r3, #7
 80028c2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 80028c6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80028ca:	4619      	mov	r1, r3
 80028cc:	4810      	ldr	r0, [pc, #64]	@ (8002910 <HAL_UART_MspInit+0xfc>)
 80028ce:	f000 fd99 	bl	8003404 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 80028d2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80028d6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028da:	2302      	movs	r3, #2
 80028dc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e0:	2300      	movs	r3, #0
 80028e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028e6:	2300      	movs	r3, #0
 80028e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80028ec:	2307      	movs	r3, #7
 80028ee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 80028f2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80028f6:	4619      	mov	r1, r3
 80028f8:	4806      	ldr	r0, [pc, #24]	@ (8002914 <HAL_UART_MspInit+0x100>)
 80028fa:	f000 fd83 	bl	8003404 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80028fe:	bf00      	nop
 8002900:	37b0      	adds	r7, #176	@ 0xb0
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	40011000 	.word	0x40011000
 800290c:	40023800 	.word	0x40023800
 8002910:	40020400 	.word	0x40020400
 8002914:	40020000 	.word	0x40020000

08002918 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800291c:	bf00      	nop
 800291e:	e7fd      	b.n	800291c <NMI_Handler+0x4>

08002920 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002920:	b480      	push	{r7}
 8002922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002924:	bf00      	nop
 8002926:	e7fd      	b.n	8002924 <HardFault_Handler+0x4>

08002928 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002928:	b480      	push	{r7}
 800292a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800292c:	bf00      	nop
 800292e:	e7fd      	b.n	800292c <MemManage_Handler+0x4>

08002930 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002930:	b480      	push	{r7}
 8002932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002934:	bf00      	nop
 8002936:	e7fd      	b.n	8002934 <BusFault_Handler+0x4>

08002938 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002938:	b480      	push	{r7}
 800293a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800293c:	bf00      	nop
 800293e:	e7fd      	b.n	800293c <UsageFault_Handler+0x4>

08002940 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002940:	b480      	push	{r7}
 8002942:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002944:	bf00      	nop
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr

0800294e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800294e:	b480      	push	{r7}
 8002950:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002952:	bf00      	nop
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr

0800295c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800295c:	b480      	push	{r7}
 800295e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002960:	bf00      	nop
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr

0800296a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800296a:	b580      	push	{r7, lr}
 800296c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800296e:	f000 f95f 	bl	8002c30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002972:	bf00      	nop
 8002974:	bd80      	pop	{r7, pc}

08002976 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002976:	b580      	push	{r7, lr}
 8002978:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(signal_B_Pin);
 800297a:	2040      	movs	r0, #64	@ 0x40
 800297c:	f000 ff08 	bl	8003790 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(signal_A_Pin);
 8002980:	2080      	movs	r0, #128	@ 0x80
 8002982:	f000 ff05 	bl	8003790 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002986:	bf00      	nop
 8002988:	bd80      	pop	{r7, pc}
	...

0800298c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002990:	4802      	ldr	r0, [pc, #8]	@ (800299c <TIM3_IRQHandler+0x10>)
 8002992:	f003 fd5b 	bl	800644c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002996:	bf00      	nop
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	20000414 	.word	0x20000414

080029a0 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 80029a4:	4802      	ldr	r0, [pc, #8]	@ (80029b0 <TIM8_BRK_TIM12_IRQHandler+0x10>)
 80029a6:	f003 fd51 	bl	800644c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 80029aa:	bf00      	nop
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	200004ac 	.word	0x200004ac

080029b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
  return 1;
 80029b8:	2301      	movs	r3, #1
}
 80029ba:	4618      	mov	r0, r3
 80029bc:	46bd      	mov	sp, r7
 80029be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c2:	4770      	bx	lr

080029c4 <_kill>:

int _kill(int pid, int sig)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b082      	sub	sp, #8
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
 80029cc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80029ce:	f005 fdef 	bl	80085b0 <__errno>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2216      	movs	r2, #22
 80029d6:	601a      	str	r2, [r3, #0]
  return -1;
 80029d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029dc:	4618      	mov	r0, r3
 80029de:	3708      	adds	r7, #8
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}

080029e4 <_exit>:

void _exit (int status)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b082      	sub	sp, #8
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80029ec:	f04f 31ff 	mov.w	r1, #4294967295
 80029f0:	6878      	ldr	r0, [r7, #4]
 80029f2:	f7ff ffe7 	bl	80029c4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80029f6:	bf00      	nop
 80029f8:	e7fd      	b.n	80029f6 <_exit+0x12>

080029fa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80029fa:	b580      	push	{r7, lr}
 80029fc:	b086      	sub	sp, #24
 80029fe:	af00      	add	r7, sp, #0
 8002a00:	60f8      	str	r0, [r7, #12]
 8002a02:	60b9      	str	r1, [r7, #8]
 8002a04:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a06:	2300      	movs	r3, #0
 8002a08:	617b      	str	r3, [r7, #20]
 8002a0a:	e00a      	b.n	8002a22 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002a0c:	f3af 8000 	nop.w
 8002a10:	4601      	mov	r1, r0
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	1c5a      	adds	r2, r3, #1
 8002a16:	60ba      	str	r2, [r7, #8]
 8002a18:	b2ca      	uxtb	r2, r1
 8002a1a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	3301      	adds	r3, #1
 8002a20:	617b      	str	r3, [r7, #20]
 8002a22:	697a      	ldr	r2, [r7, #20]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	429a      	cmp	r2, r3
 8002a28:	dbf0      	blt.n	8002a0c <_read+0x12>
  }

  return len;
 8002a2a:	687b      	ldr	r3, [r7, #4]
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	3718      	adds	r7, #24
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bd80      	pop	{r7, pc}

08002a34 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b086      	sub	sp, #24
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	60f8      	str	r0, [r7, #12]
 8002a3c:	60b9      	str	r1, [r7, #8]
 8002a3e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a40:	2300      	movs	r3, #0
 8002a42:	617b      	str	r3, [r7, #20]
 8002a44:	e009      	b.n	8002a5a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	1c5a      	adds	r2, r3, #1
 8002a4a:	60ba      	str	r2, [r7, #8]
 8002a4c:	781b      	ldrb	r3, [r3, #0]
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	3301      	adds	r3, #1
 8002a58:	617b      	str	r3, [r7, #20]
 8002a5a:	697a      	ldr	r2, [r7, #20]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	429a      	cmp	r2, r3
 8002a60:	dbf1      	blt.n	8002a46 <_write+0x12>
  }
  return len;
 8002a62:	687b      	ldr	r3, [r7, #4]
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	3718      	adds	r7, #24
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}

08002a6c <_close>:

int _close(int file)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002a74:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	370c      	adds	r7, #12
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a82:	4770      	bx	lr

08002a84 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b083      	sub	sp, #12
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
 8002a8c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002a94:	605a      	str	r2, [r3, #4]
  return 0;
 8002a96:	2300      	movs	r3, #0
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	370c      	adds	r7, #12
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa2:	4770      	bx	lr

08002aa4 <_isatty>:

int _isatty(int file)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002aac:	2301      	movs	r3, #1
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	370c      	adds	r7, #12
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr

08002aba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002aba:	b480      	push	{r7}
 8002abc:	b085      	sub	sp, #20
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	60f8      	str	r0, [r7, #12]
 8002ac2:	60b9      	str	r1, [r7, #8]
 8002ac4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002ac6:	2300      	movs	r3, #0
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	3714      	adds	r7, #20
 8002acc:	46bd      	mov	sp, r7
 8002ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad2:	4770      	bx	lr

08002ad4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b086      	sub	sp, #24
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002adc:	4a14      	ldr	r2, [pc, #80]	@ (8002b30 <_sbrk+0x5c>)
 8002ade:	4b15      	ldr	r3, [pc, #84]	@ (8002b34 <_sbrk+0x60>)
 8002ae0:	1ad3      	subs	r3, r2, r3
 8002ae2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ae8:	4b13      	ldr	r3, [pc, #76]	@ (8002b38 <_sbrk+0x64>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d102      	bne.n	8002af6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002af0:	4b11      	ldr	r3, [pc, #68]	@ (8002b38 <_sbrk+0x64>)
 8002af2:	4a12      	ldr	r2, [pc, #72]	@ (8002b3c <_sbrk+0x68>)
 8002af4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002af6:	4b10      	ldr	r3, [pc, #64]	@ (8002b38 <_sbrk+0x64>)
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	4413      	add	r3, r2
 8002afe:	693a      	ldr	r2, [r7, #16]
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d207      	bcs.n	8002b14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b04:	f005 fd54 	bl	80085b0 <__errno>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	220c      	movs	r2, #12
 8002b0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b0e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b12:	e009      	b.n	8002b28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b14:	4b08      	ldr	r3, [pc, #32]	@ (8002b38 <_sbrk+0x64>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b1a:	4b07      	ldr	r3, [pc, #28]	@ (8002b38 <_sbrk+0x64>)
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	4413      	add	r3, r2
 8002b22:	4a05      	ldr	r2, [pc, #20]	@ (8002b38 <_sbrk+0x64>)
 8002b24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b26:	68fb      	ldr	r3, [r7, #12]
}
 8002b28:	4618      	mov	r0, r3
 8002b2a:	3718      	adds	r7, #24
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}
 8002b30:	20050000 	.word	0x20050000
 8002b34:	00000400 	.word	0x00000400
 8002b38:	200005b0 	.word	0x200005b0
 8002b3c:	20000708 	.word	0x20000708

08002b40 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b40:	b480      	push	{r7}
 8002b42:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b44:	4b06      	ldr	r3, [pc, #24]	@ (8002b60 <SystemInit+0x20>)
 8002b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b4a:	4a05      	ldr	r2, [pc, #20]	@ (8002b60 <SystemInit+0x20>)
 8002b4c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002b50:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b54:	bf00      	nop
 8002b56:	46bd      	mov	sp, r7
 8002b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5c:	4770      	bx	lr
 8002b5e:	bf00      	nop
 8002b60:	e000ed00 	.word	0xe000ed00

08002b64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002b64:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002b9c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002b68:	480d      	ldr	r0, [pc, #52]	@ (8002ba0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002b6a:	490e      	ldr	r1, [pc, #56]	@ (8002ba4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002b6c:	4a0e      	ldr	r2, [pc, #56]	@ (8002ba8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002b6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b70:	e002      	b.n	8002b78 <LoopCopyDataInit>

08002b72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b76:	3304      	adds	r3, #4

08002b78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b7c:	d3f9      	bcc.n	8002b72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b7e:	4a0b      	ldr	r2, [pc, #44]	@ (8002bac <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002b80:	4c0b      	ldr	r4, [pc, #44]	@ (8002bb0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002b82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b84:	e001      	b.n	8002b8a <LoopFillZerobss>

08002b86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b88:	3204      	adds	r2, #4

08002b8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b8c:	d3fb      	bcc.n	8002b86 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002b8e:	f7ff ffd7 	bl	8002b40 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002b92:	f005 fd13 	bl	80085bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b96:	f7fe fb9b 	bl	80012d0 <main>
  bx  lr    
 8002b9a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002b9c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002ba0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ba4:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8002ba8:	0800abf8 	.word	0x0800abf8
  ldr r2, =_sbss
 8002bac:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8002bb0:	20000704 	.word	0x20000704

08002bb4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002bb4:	e7fe      	b.n	8002bb4 <ADC_IRQHandler>

08002bb6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bb6:	b580      	push	{r7, lr}
 8002bb8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bba:	2003      	movs	r0, #3
 8002bbc:	f000 fbe0 	bl	8003380 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002bc0:	2000      	movs	r0, #0
 8002bc2:	f000 f805 	bl	8002bd0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002bc6:	f7ff fbed 	bl	80023a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002bca:	2300      	movs	r3, #0
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	bd80      	pop	{r7, pc}

08002bd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b082      	sub	sp, #8
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002bd8:	4b12      	ldr	r3, [pc, #72]	@ (8002c24 <HAL_InitTick+0x54>)
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	4b12      	ldr	r3, [pc, #72]	@ (8002c28 <HAL_InitTick+0x58>)
 8002bde:	781b      	ldrb	r3, [r3, #0]
 8002be0:	4619      	mov	r1, r3
 8002be2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002be6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bea:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f000 fbfb 	bl	80033ea <HAL_SYSTICK_Config>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d001      	beq.n	8002bfe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e00e      	b.n	8002c1c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2b0f      	cmp	r3, #15
 8002c02:	d80a      	bhi.n	8002c1a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c04:	2200      	movs	r2, #0
 8002c06:	6879      	ldr	r1, [r7, #4]
 8002c08:	f04f 30ff 	mov.w	r0, #4294967295
 8002c0c:	f000 fbc3 	bl	8003396 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c10:	4a06      	ldr	r2, [pc, #24]	@ (8002c2c <HAL_InitTick+0x5c>)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c16:	2300      	movs	r3, #0
 8002c18:	e000      	b.n	8002c1c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
}
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	3708      	adds	r7, #8
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	2000001c 	.word	0x2000001c
 8002c28:	20000024 	.word	0x20000024
 8002c2c:	20000020 	.word	0x20000020

08002c30 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c30:	b480      	push	{r7}
 8002c32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c34:	4b06      	ldr	r3, [pc, #24]	@ (8002c50 <HAL_IncTick+0x20>)
 8002c36:	781b      	ldrb	r3, [r3, #0]
 8002c38:	461a      	mov	r2, r3
 8002c3a:	4b06      	ldr	r3, [pc, #24]	@ (8002c54 <HAL_IncTick+0x24>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4413      	add	r3, r2
 8002c40:	4a04      	ldr	r2, [pc, #16]	@ (8002c54 <HAL_IncTick+0x24>)
 8002c42:	6013      	str	r3, [r2, #0]
}
 8002c44:	bf00      	nop
 8002c46:	46bd      	mov	sp, r7
 8002c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4c:	4770      	bx	lr
 8002c4e:	bf00      	nop
 8002c50:	20000024 	.word	0x20000024
 8002c54:	200005b4 	.word	0x200005b4

08002c58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	af00      	add	r7, sp, #0
  return uwTick;
 8002c5c:	4b03      	ldr	r3, [pc, #12]	@ (8002c6c <HAL_GetTick+0x14>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr
 8002c6a:	bf00      	nop
 8002c6c:	200005b4 	.word	0x200005b4

08002c70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b084      	sub	sp, #16
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c78:	f7ff ffee 	bl	8002c58 <HAL_GetTick>
 8002c7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c88:	d005      	beq.n	8002c96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c8a:	4b0a      	ldr	r3, [pc, #40]	@ (8002cb4 <HAL_Delay+0x44>)
 8002c8c:	781b      	ldrb	r3, [r3, #0]
 8002c8e:	461a      	mov	r2, r3
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	4413      	add	r3, r2
 8002c94:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002c96:	bf00      	nop
 8002c98:	f7ff ffde 	bl	8002c58 <HAL_GetTick>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	1ad3      	subs	r3, r2, r3
 8002ca2:	68fa      	ldr	r2, [r7, #12]
 8002ca4:	429a      	cmp	r2, r3
 8002ca6:	d8f7      	bhi.n	8002c98 <HAL_Delay+0x28>
  {
  }
}
 8002ca8:	bf00      	nop
 8002caa:	bf00      	nop
 8002cac:	3710      	adds	r7, #16
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	20000024 	.word	0x20000024

08002cb8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b084      	sub	sp, #16
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d101      	bne.n	8002cce <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e031      	b.n	8002d32 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d109      	bne.n	8002cea <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f7ff fb88 	bl	80023ec <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cee:	f003 0310 	and.w	r3, r3, #16
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d116      	bne.n	8002d24 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002cfa:	4b10      	ldr	r3, [pc, #64]	@ (8002d3c <HAL_ADC_Init+0x84>)
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	f043 0202 	orr.w	r2, r3, #2
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002d06:	6878      	ldr	r0, [r7, #4]
 8002d08:	f000 f970 	bl	8002fec <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d16:	f023 0303 	bic.w	r3, r3, #3
 8002d1a:	f043 0201 	orr.w	r2, r3, #1
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	641a      	str	r2, [r3, #64]	@ 0x40
 8002d22:	e001      	b.n	8002d28 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002d24:	2301      	movs	r3, #1
 8002d26:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002d30:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	3710      	adds	r7, #16
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}
 8002d3a:	bf00      	nop
 8002d3c:	ffffeefd 	.word	0xffffeefd

08002d40 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b085      	sub	sp, #20
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
 8002d48:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d54:	2b01      	cmp	r3, #1
 8002d56:	d101      	bne.n	8002d5c <HAL_ADC_ConfigChannel+0x1c>
 8002d58:	2302      	movs	r3, #2
 8002d5a:	e136      	b.n	8002fca <HAL_ADC_ConfigChannel+0x28a>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2201      	movs	r2, #1
 8002d60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	2b09      	cmp	r3, #9
 8002d6a:	d93a      	bls.n	8002de2 <HAL_ADC_ConfigChannel+0xa2>
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002d74:	d035      	beq.n	8002de2 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	68d9      	ldr	r1, [r3, #12]
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	b29b      	uxth	r3, r3
 8002d82:	461a      	mov	r2, r3
 8002d84:	4613      	mov	r3, r2
 8002d86:	005b      	lsls	r3, r3, #1
 8002d88:	4413      	add	r3, r2
 8002d8a:	3b1e      	subs	r3, #30
 8002d8c:	2207      	movs	r2, #7
 8002d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d92:	43da      	mvns	r2, r3
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	400a      	ands	r2, r1
 8002d9a:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a8d      	ldr	r2, [pc, #564]	@ (8002fd8 <HAL_ADC_ConfigChannel+0x298>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d10a      	bne.n	8002dbc <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	68d9      	ldr	r1, [r3, #12]
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	061a      	lsls	r2, r3, #24
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	430a      	orrs	r2, r1
 8002db8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002dba:	e035      	b.n	8002e28 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	68d9      	ldr	r1, [r3, #12]
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	689a      	ldr	r2, [r3, #8]
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	b29b      	uxth	r3, r3
 8002dcc:	4618      	mov	r0, r3
 8002dce:	4603      	mov	r3, r0
 8002dd0:	005b      	lsls	r3, r3, #1
 8002dd2:	4403      	add	r3, r0
 8002dd4:	3b1e      	subs	r3, #30
 8002dd6:	409a      	lsls	r2, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	430a      	orrs	r2, r1
 8002dde:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002de0:	e022      	b.n	8002e28 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	6919      	ldr	r1, [r3, #16]
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	b29b      	uxth	r3, r3
 8002dee:	461a      	mov	r2, r3
 8002df0:	4613      	mov	r3, r2
 8002df2:	005b      	lsls	r3, r3, #1
 8002df4:	4413      	add	r3, r2
 8002df6:	2207      	movs	r2, #7
 8002df8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dfc:	43da      	mvns	r2, r3
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	400a      	ands	r2, r1
 8002e04:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	6919      	ldr	r1, [r3, #16]
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	689a      	ldr	r2, [r3, #8]
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	b29b      	uxth	r3, r3
 8002e16:	4618      	mov	r0, r3
 8002e18:	4603      	mov	r3, r0
 8002e1a:	005b      	lsls	r3, r3, #1
 8002e1c:	4403      	add	r3, r0
 8002e1e:	409a      	lsls	r2, r3
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	430a      	orrs	r2, r1
 8002e26:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	2b06      	cmp	r3, #6
 8002e2e:	d824      	bhi.n	8002e7a <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	685a      	ldr	r2, [r3, #4]
 8002e3a:	4613      	mov	r3, r2
 8002e3c:	009b      	lsls	r3, r3, #2
 8002e3e:	4413      	add	r3, r2
 8002e40:	3b05      	subs	r3, #5
 8002e42:	221f      	movs	r2, #31
 8002e44:	fa02 f303 	lsl.w	r3, r2, r3
 8002e48:	43da      	mvns	r2, r3
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	400a      	ands	r2, r1
 8002e50:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	b29b      	uxth	r3, r3
 8002e5e:	4618      	mov	r0, r3
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	685a      	ldr	r2, [r3, #4]
 8002e64:	4613      	mov	r3, r2
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	4413      	add	r3, r2
 8002e6a:	3b05      	subs	r3, #5
 8002e6c:	fa00 f203 	lsl.w	r2, r0, r3
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	430a      	orrs	r2, r1
 8002e76:	635a      	str	r2, [r3, #52]	@ 0x34
 8002e78:	e04c      	b.n	8002f14 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	2b0c      	cmp	r3, #12
 8002e80:	d824      	bhi.n	8002ecc <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	685a      	ldr	r2, [r3, #4]
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	4413      	add	r3, r2
 8002e92:	3b23      	subs	r3, #35	@ 0x23
 8002e94:	221f      	movs	r2, #31
 8002e96:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9a:	43da      	mvns	r2, r3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	400a      	ands	r2, r1
 8002ea2:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	b29b      	uxth	r3, r3
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	685a      	ldr	r2, [r3, #4]
 8002eb6:	4613      	mov	r3, r2
 8002eb8:	009b      	lsls	r3, r3, #2
 8002eba:	4413      	add	r3, r2
 8002ebc:	3b23      	subs	r3, #35	@ 0x23
 8002ebe:	fa00 f203 	lsl.w	r2, r0, r3
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	631a      	str	r2, [r3, #48]	@ 0x30
 8002eca:	e023      	b.n	8002f14 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	685a      	ldr	r2, [r3, #4]
 8002ed6:	4613      	mov	r3, r2
 8002ed8:	009b      	lsls	r3, r3, #2
 8002eda:	4413      	add	r3, r2
 8002edc:	3b41      	subs	r3, #65	@ 0x41
 8002ede:	221f      	movs	r2, #31
 8002ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee4:	43da      	mvns	r2, r3
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	400a      	ands	r2, r1
 8002eec:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	b29b      	uxth	r3, r3
 8002efa:	4618      	mov	r0, r3
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	685a      	ldr	r2, [r3, #4]
 8002f00:	4613      	mov	r3, r2
 8002f02:	009b      	lsls	r3, r3, #2
 8002f04:	4413      	add	r3, r2
 8002f06:	3b41      	subs	r3, #65	@ 0x41
 8002f08:	fa00 f203 	lsl.w	r2, r0, r3
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	430a      	orrs	r2, r1
 8002f12:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a30      	ldr	r2, [pc, #192]	@ (8002fdc <HAL_ADC_ConfigChannel+0x29c>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d10a      	bne.n	8002f34 <HAL_ADC_ConfigChannel+0x1f4>
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002f26:	d105      	bne.n	8002f34 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002f28:	4b2d      	ldr	r3, [pc, #180]	@ (8002fe0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	4a2c      	ldr	r2, [pc, #176]	@ (8002fe0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f2e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002f32:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a28      	ldr	r2, [pc, #160]	@ (8002fdc <HAL_ADC_ConfigChannel+0x29c>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d10f      	bne.n	8002f5e <HAL_ADC_ConfigChannel+0x21e>
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	2b12      	cmp	r3, #18
 8002f44:	d10b      	bne.n	8002f5e <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8002f46:	4b26      	ldr	r3, [pc, #152]	@ (8002fe0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	4a25      	ldr	r2, [pc, #148]	@ (8002fe0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f4c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002f50:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002f52:	4b23      	ldr	r3, [pc, #140]	@ (8002fe0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	4a22      	ldr	r2, [pc, #136]	@ (8002fe0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f58:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002f5c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a1e      	ldr	r2, [pc, #120]	@ (8002fdc <HAL_ADC_ConfigChannel+0x29c>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d12b      	bne.n	8002fc0 <HAL_ADC_ConfigChannel+0x280>
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a1a      	ldr	r2, [pc, #104]	@ (8002fd8 <HAL_ADC_ConfigChannel+0x298>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d003      	beq.n	8002f7a <HAL_ADC_ConfigChannel+0x23a>
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	2b11      	cmp	r3, #17
 8002f78:	d122      	bne.n	8002fc0 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8002f7a:	4b19      	ldr	r3, [pc, #100]	@ (8002fe0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	4a18      	ldr	r2, [pc, #96]	@ (8002fe0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f80:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8002f84:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002f86:	4b16      	ldr	r3, [pc, #88]	@ (8002fe0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	4a15      	ldr	r2, [pc, #84]	@ (8002fe0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f8c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002f90:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a10      	ldr	r2, [pc, #64]	@ (8002fd8 <HAL_ADC_ConfigChannel+0x298>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d111      	bne.n	8002fc0 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002f9c:	4b11      	ldr	r3, [pc, #68]	@ (8002fe4 <HAL_ADC_ConfigChannel+0x2a4>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a11      	ldr	r2, [pc, #68]	@ (8002fe8 <HAL_ADC_ConfigChannel+0x2a8>)
 8002fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fa6:	0c9a      	lsrs	r2, r3, #18
 8002fa8:	4613      	mov	r3, r2
 8002faa:	009b      	lsls	r3, r3, #2
 8002fac:	4413      	add	r3, r2
 8002fae:	005b      	lsls	r3, r3, #1
 8002fb0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002fb2:	e002      	b.n	8002fba <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	3b01      	subs	r3, #1
 8002fb8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d1f9      	bne.n	8002fb4 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002fc8:	2300      	movs	r3, #0
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	3714      	adds	r7, #20
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr
 8002fd6:	bf00      	nop
 8002fd8:	10000012 	.word	0x10000012
 8002fdc:	40012000 	.word	0x40012000
 8002fe0:	40012300 	.word	0x40012300
 8002fe4:	2000001c 	.word	0x2000001c
 8002fe8:	431bde83 	.word	0x431bde83

08002fec <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b083      	sub	sp, #12
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002ff4:	4b78      	ldr	r3, [pc, #480]	@ (80031d8 <ADC_Init+0x1ec>)
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	4a77      	ldr	r2, [pc, #476]	@ (80031d8 <ADC_Init+0x1ec>)
 8002ffa:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8002ffe:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003000:	4b75      	ldr	r3, [pc, #468]	@ (80031d8 <ADC_Init+0x1ec>)
 8003002:	685a      	ldr	r2, [r3, #4]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	4973      	ldr	r1, [pc, #460]	@ (80031d8 <ADC_Init+0x1ec>)
 800300a:	4313      	orrs	r3, r2
 800300c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	685a      	ldr	r2, [r3, #4]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800301c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	6859      	ldr	r1, [r3, #4]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	691b      	ldr	r3, [r3, #16]
 8003028:	021a      	lsls	r2, r3, #8
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	430a      	orrs	r2, r1
 8003030:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	685a      	ldr	r2, [r3, #4]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003040:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	6859      	ldr	r1, [r3, #4]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	689a      	ldr	r2, [r3, #8]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	430a      	orrs	r2, r1
 8003052:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	689a      	ldr	r2, [r3, #8]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003062:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	6899      	ldr	r1, [r3, #8]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	68da      	ldr	r2, [r3, #12]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	430a      	orrs	r2, r1
 8003074:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800307a:	4a58      	ldr	r2, [pc, #352]	@ (80031dc <ADC_Init+0x1f0>)
 800307c:	4293      	cmp	r3, r2
 800307e:	d022      	beq.n	80030c6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	689a      	ldr	r2, [r3, #8]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800308e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	6899      	ldr	r1, [r3, #8]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	430a      	orrs	r2, r1
 80030a0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	689a      	ldr	r2, [r3, #8]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80030b0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	6899      	ldr	r1, [r3, #8]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	430a      	orrs	r2, r1
 80030c2:	609a      	str	r2, [r3, #8]
 80030c4:	e00f      	b.n	80030e6 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	689a      	ldr	r2, [r3, #8]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80030d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	689a      	ldr	r2, [r3, #8]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80030e4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	689a      	ldr	r2, [r3, #8]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f022 0202 	bic.w	r2, r2, #2
 80030f4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	6899      	ldr	r1, [r3, #8]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	699b      	ldr	r3, [r3, #24]
 8003100:	005a      	lsls	r2, r3, #1
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	430a      	orrs	r2, r1
 8003108:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d01b      	beq.n	800314c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	685a      	ldr	r2, [r3, #4]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003122:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	685a      	ldr	r2, [r3, #4]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003132:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	6859      	ldr	r1, [r3, #4]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800313e:	3b01      	subs	r3, #1
 8003140:	035a      	lsls	r2, r3, #13
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	430a      	orrs	r2, r1
 8003148:	605a      	str	r2, [r3, #4]
 800314a:	e007      	b.n	800315c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	685a      	ldr	r2, [r3, #4]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800315a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800316a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	69db      	ldr	r3, [r3, #28]
 8003176:	3b01      	subs	r3, #1
 8003178:	051a      	lsls	r2, r3, #20
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	430a      	orrs	r2, r1
 8003180:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	689a      	ldr	r2, [r3, #8]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003190:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	6899      	ldr	r1, [r3, #8]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800319e:	025a      	lsls	r2, r3, #9
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	430a      	orrs	r2, r1
 80031a6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	689a      	ldr	r2, [r3, #8]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031b6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	6899      	ldr	r1, [r3, #8]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	695b      	ldr	r3, [r3, #20]
 80031c2:	029a      	lsls	r2, r3, #10
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	430a      	orrs	r2, r1
 80031ca:	609a      	str	r2, [r3, #8]
}
 80031cc:	bf00      	nop
 80031ce:	370c      	adds	r7, #12
 80031d0:	46bd      	mov	sp, r7
 80031d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d6:	4770      	bx	lr
 80031d8:	40012300 	.word	0x40012300
 80031dc:	0f000001 	.word	0x0f000001

080031e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b085      	sub	sp, #20
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	f003 0307 	and.w	r3, r3, #7
 80031ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003220 <__NVIC_SetPriorityGrouping+0x40>)
 80031f2:	68db      	ldr	r3, [r3, #12]
 80031f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031f6:	68ba      	ldr	r2, [r7, #8]
 80031f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80031fc:	4013      	ands	r3, r2
 80031fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003204:	68bb      	ldr	r3, [r7, #8]
 8003206:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003208:	4b06      	ldr	r3, [pc, #24]	@ (8003224 <__NVIC_SetPriorityGrouping+0x44>)
 800320a:	4313      	orrs	r3, r2
 800320c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800320e:	4a04      	ldr	r2, [pc, #16]	@ (8003220 <__NVIC_SetPriorityGrouping+0x40>)
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	60d3      	str	r3, [r2, #12]
}
 8003214:	bf00      	nop
 8003216:	3714      	adds	r7, #20
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr
 8003220:	e000ed00 	.word	0xe000ed00
 8003224:	05fa0000 	.word	0x05fa0000

08003228 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003228:	b480      	push	{r7}
 800322a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800322c:	4b04      	ldr	r3, [pc, #16]	@ (8003240 <__NVIC_GetPriorityGrouping+0x18>)
 800322e:	68db      	ldr	r3, [r3, #12]
 8003230:	0a1b      	lsrs	r3, r3, #8
 8003232:	f003 0307 	and.w	r3, r3, #7
}
 8003236:	4618      	mov	r0, r3
 8003238:	46bd      	mov	sp, r7
 800323a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323e:	4770      	bx	lr
 8003240:	e000ed00 	.word	0xe000ed00

08003244 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003244:	b480      	push	{r7}
 8003246:	b083      	sub	sp, #12
 8003248:	af00      	add	r7, sp, #0
 800324a:	4603      	mov	r3, r0
 800324c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800324e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003252:	2b00      	cmp	r3, #0
 8003254:	db0b      	blt.n	800326e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003256:	79fb      	ldrb	r3, [r7, #7]
 8003258:	f003 021f 	and.w	r2, r3, #31
 800325c:	4907      	ldr	r1, [pc, #28]	@ (800327c <__NVIC_EnableIRQ+0x38>)
 800325e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003262:	095b      	lsrs	r3, r3, #5
 8003264:	2001      	movs	r0, #1
 8003266:	fa00 f202 	lsl.w	r2, r0, r2
 800326a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800326e:	bf00      	nop
 8003270:	370c      	adds	r7, #12
 8003272:	46bd      	mov	sp, r7
 8003274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003278:	4770      	bx	lr
 800327a:	bf00      	nop
 800327c:	e000e100 	.word	0xe000e100

08003280 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003280:	b480      	push	{r7}
 8003282:	b083      	sub	sp, #12
 8003284:	af00      	add	r7, sp, #0
 8003286:	4603      	mov	r3, r0
 8003288:	6039      	str	r1, [r7, #0]
 800328a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800328c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003290:	2b00      	cmp	r3, #0
 8003292:	db0a      	blt.n	80032aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	b2da      	uxtb	r2, r3
 8003298:	490c      	ldr	r1, [pc, #48]	@ (80032cc <__NVIC_SetPriority+0x4c>)
 800329a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800329e:	0112      	lsls	r2, r2, #4
 80032a0:	b2d2      	uxtb	r2, r2
 80032a2:	440b      	add	r3, r1
 80032a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032a8:	e00a      	b.n	80032c0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	b2da      	uxtb	r2, r3
 80032ae:	4908      	ldr	r1, [pc, #32]	@ (80032d0 <__NVIC_SetPriority+0x50>)
 80032b0:	79fb      	ldrb	r3, [r7, #7]
 80032b2:	f003 030f 	and.w	r3, r3, #15
 80032b6:	3b04      	subs	r3, #4
 80032b8:	0112      	lsls	r2, r2, #4
 80032ba:	b2d2      	uxtb	r2, r2
 80032bc:	440b      	add	r3, r1
 80032be:	761a      	strb	r2, [r3, #24]
}
 80032c0:	bf00      	nop
 80032c2:	370c      	adds	r7, #12
 80032c4:	46bd      	mov	sp, r7
 80032c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ca:	4770      	bx	lr
 80032cc:	e000e100 	.word	0xe000e100
 80032d0:	e000ed00 	.word	0xe000ed00

080032d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b089      	sub	sp, #36	@ 0x24
 80032d8:	af00      	add	r7, sp, #0
 80032da:	60f8      	str	r0, [r7, #12]
 80032dc:	60b9      	str	r1, [r7, #8]
 80032de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	f003 0307 	and.w	r3, r3, #7
 80032e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032e8:	69fb      	ldr	r3, [r7, #28]
 80032ea:	f1c3 0307 	rsb	r3, r3, #7
 80032ee:	2b04      	cmp	r3, #4
 80032f0:	bf28      	it	cs
 80032f2:	2304      	movcs	r3, #4
 80032f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032f6:	69fb      	ldr	r3, [r7, #28]
 80032f8:	3304      	adds	r3, #4
 80032fa:	2b06      	cmp	r3, #6
 80032fc:	d902      	bls.n	8003304 <NVIC_EncodePriority+0x30>
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	3b03      	subs	r3, #3
 8003302:	e000      	b.n	8003306 <NVIC_EncodePriority+0x32>
 8003304:	2300      	movs	r3, #0
 8003306:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003308:	f04f 32ff 	mov.w	r2, #4294967295
 800330c:	69bb      	ldr	r3, [r7, #24]
 800330e:	fa02 f303 	lsl.w	r3, r2, r3
 8003312:	43da      	mvns	r2, r3
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	401a      	ands	r2, r3
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800331c:	f04f 31ff 	mov.w	r1, #4294967295
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	fa01 f303 	lsl.w	r3, r1, r3
 8003326:	43d9      	mvns	r1, r3
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800332c:	4313      	orrs	r3, r2
         );
}
 800332e:	4618      	mov	r0, r3
 8003330:	3724      	adds	r7, #36	@ 0x24
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr
	...

0800333c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b082      	sub	sp, #8
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	3b01      	subs	r3, #1
 8003348:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800334c:	d301      	bcc.n	8003352 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800334e:	2301      	movs	r3, #1
 8003350:	e00f      	b.n	8003372 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003352:	4a0a      	ldr	r2, [pc, #40]	@ (800337c <SysTick_Config+0x40>)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	3b01      	subs	r3, #1
 8003358:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800335a:	210f      	movs	r1, #15
 800335c:	f04f 30ff 	mov.w	r0, #4294967295
 8003360:	f7ff ff8e 	bl	8003280 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003364:	4b05      	ldr	r3, [pc, #20]	@ (800337c <SysTick_Config+0x40>)
 8003366:	2200      	movs	r2, #0
 8003368:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800336a:	4b04      	ldr	r3, [pc, #16]	@ (800337c <SysTick_Config+0x40>)
 800336c:	2207      	movs	r2, #7
 800336e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003370:	2300      	movs	r3, #0
}
 8003372:	4618      	mov	r0, r3
 8003374:	3708      	adds	r7, #8
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}
 800337a:	bf00      	nop
 800337c:	e000e010 	.word	0xe000e010

08003380 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b082      	sub	sp, #8
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003388:	6878      	ldr	r0, [r7, #4]
 800338a:	f7ff ff29 	bl	80031e0 <__NVIC_SetPriorityGrouping>
}
 800338e:	bf00      	nop
 8003390:	3708      	adds	r7, #8
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}

08003396 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003396:	b580      	push	{r7, lr}
 8003398:	b086      	sub	sp, #24
 800339a:	af00      	add	r7, sp, #0
 800339c:	4603      	mov	r3, r0
 800339e:	60b9      	str	r1, [r7, #8]
 80033a0:	607a      	str	r2, [r7, #4]
 80033a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80033a4:	2300      	movs	r3, #0
 80033a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80033a8:	f7ff ff3e 	bl	8003228 <__NVIC_GetPriorityGrouping>
 80033ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033ae:	687a      	ldr	r2, [r7, #4]
 80033b0:	68b9      	ldr	r1, [r7, #8]
 80033b2:	6978      	ldr	r0, [r7, #20]
 80033b4:	f7ff ff8e 	bl	80032d4 <NVIC_EncodePriority>
 80033b8:	4602      	mov	r2, r0
 80033ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033be:	4611      	mov	r1, r2
 80033c0:	4618      	mov	r0, r3
 80033c2:	f7ff ff5d 	bl	8003280 <__NVIC_SetPriority>
}
 80033c6:	bf00      	nop
 80033c8:	3718      	adds	r7, #24
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}

080033ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033ce:	b580      	push	{r7, lr}
 80033d0:	b082      	sub	sp, #8
 80033d2:	af00      	add	r7, sp, #0
 80033d4:	4603      	mov	r3, r0
 80033d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033dc:	4618      	mov	r0, r3
 80033de:	f7ff ff31 	bl	8003244 <__NVIC_EnableIRQ>
}
 80033e2:	bf00      	nop
 80033e4:	3708      	adds	r7, #8
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}

080033ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033ea:	b580      	push	{r7, lr}
 80033ec:	b082      	sub	sp, #8
 80033ee:	af00      	add	r7, sp, #0
 80033f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033f2:	6878      	ldr	r0, [r7, #4]
 80033f4:	f7ff ffa2 	bl	800333c <SysTick_Config>
 80033f8:	4603      	mov	r3, r0
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3708      	adds	r7, #8
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
	...

08003404 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003404:	b480      	push	{r7}
 8003406:	b089      	sub	sp, #36	@ 0x24
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
 800340c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800340e:	2300      	movs	r3, #0
 8003410:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003412:	2300      	movs	r3, #0
 8003414:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003416:	2300      	movs	r3, #0
 8003418:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800341a:	2300      	movs	r3, #0
 800341c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800341e:	2300      	movs	r3, #0
 8003420:	61fb      	str	r3, [r7, #28]
 8003422:	e175      	b.n	8003710 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003424:	2201      	movs	r2, #1
 8003426:	69fb      	ldr	r3, [r7, #28]
 8003428:	fa02 f303 	lsl.w	r3, r2, r3
 800342c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	697a      	ldr	r2, [r7, #20]
 8003434:	4013      	ands	r3, r2
 8003436:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003438:	693a      	ldr	r2, [r7, #16]
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	429a      	cmp	r2, r3
 800343e:	f040 8164 	bne.w	800370a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	f003 0303 	and.w	r3, r3, #3
 800344a:	2b01      	cmp	r3, #1
 800344c:	d005      	beq.n	800345a <HAL_GPIO_Init+0x56>
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	f003 0303 	and.w	r3, r3, #3
 8003456:	2b02      	cmp	r3, #2
 8003458:	d130      	bne.n	80034bc <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003460:	69fb      	ldr	r3, [r7, #28]
 8003462:	005b      	lsls	r3, r3, #1
 8003464:	2203      	movs	r2, #3
 8003466:	fa02 f303 	lsl.w	r3, r2, r3
 800346a:	43db      	mvns	r3, r3
 800346c:	69ba      	ldr	r2, [r7, #24]
 800346e:	4013      	ands	r3, r2
 8003470:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	68da      	ldr	r2, [r3, #12]
 8003476:	69fb      	ldr	r3, [r7, #28]
 8003478:	005b      	lsls	r3, r3, #1
 800347a:	fa02 f303 	lsl.w	r3, r2, r3
 800347e:	69ba      	ldr	r2, [r7, #24]
 8003480:	4313      	orrs	r3, r2
 8003482:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	69ba      	ldr	r2, [r7, #24]
 8003488:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003490:	2201      	movs	r2, #1
 8003492:	69fb      	ldr	r3, [r7, #28]
 8003494:	fa02 f303 	lsl.w	r3, r2, r3
 8003498:	43db      	mvns	r3, r3
 800349a:	69ba      	ldr	r2, [r7, #24]
 800349c:	4013      	ands	r3, r2
 800349e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	091b      	lsrs	r3, r3, #4
 80034a6:	f003 0201 	and.w	r2, r3, #1
 80034aa:	69fb      	ldr	r3, [r7, #28]
 80034ac:	fa02 f303 	lsl.w	r3, r2, r3
 80034b0:	69ba      	ldr	r2, [r7, #24]
 80034b2:	4313      	orrs	r3, r2
 80034b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	69ba      	ldr	r2, [r7, #24]
 80034ba:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	f003 0303 	and.w	r3, r3, #3
 80034c4:	2b03      	cmp	r3, #3
 80034c6:	d017      	beq.n	80034f8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80034ce:	69fb      	ldr	r3, [r7, #28]
 80034d0:	005b      	lsls	r3, r3, #1
 80034d2:	2203      	movs	r2, #3
 80034d4:	fa02 f303 	lsl.w	r3, r2, r3
 80034d8:	43db      	mvns	r3, r3
 80034da:	69ba      	ldr	r2, [r7, #24]
 80034dc:	4013      	ands	r3, r2
 80034de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	689a      	ldr	r2, [r3, #8]
 80034e4:	69fb      	ldr	r3, [r7, #28]
 80034e6:	005b      	lsls	r3, r3, #1
 80034e8:	fa02 f303 	lsl.w	r3, r2, r3
 80034ec:	69ba      	ldr	r2, [r7, #24]
 80034ee:	4313      	orrs	r3, r2
 80034f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	69ba      	ldr	r2, [r7, #24]
 80034f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	f003 0303 	and.w	r3, r3, #3
 8003500:	2b02      	cmp	r3, #2
 8003502:	d123      	bne.n	800354c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003504:	69fb      	ldr	r3, [r7, #28]
 8003506:	08da      	lsrs	r2, r3, #3
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	3208      	adds	r2, #8
 800350c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003510:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003512:	69fb      	ldr	r3, [r7, #28]
 8003514:	f003 0307 	and.w	r3, r3, #7
 8003518:	009b      	lsls	r3, r3, #2
 800351a:	220f      	movs	r2, #15
 800351c:	fa02 f303 	lsl.w	r3, r2, r3
 8003520:	43db      	mvns	r3, r3
 8003522:	69ba      	ldr	r2, [r7, #24]
 8003524:	4013      	ands	r3, r2
 8003526:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	691a      	ldr	r2, [r3, #16]
 800352c:	69fb      	ldr	r3, [r7, #28]
 800352e:	f003 0307 	and.w	r3, r3, #7
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	fa02 f303 	lsl.w	r3, r2, r3
 8003538:	69ba      	ldr	r2, [r7, #24]
 800353a:	4313      	orrs	r3, r2
 800353c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800353e:	69fb      	ldr	r3, [r7, #28]
 8003540:	08da      	lsrs	r2, r3, #3
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	3208      	adds	r2, #8
 8003546:	69b9      	ldr	r1, [r7, #24]
 8003548:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003552:	69fb      	ldr	r3, [r7, #28]
 8003554:	005b      	lsls	r3, r3, #1
 8003556:	2203      	movs	r2, #3
 8003558:	fa02 f303 	lsl.w	r3, r2, r3
 800355c:	43db      	mvns	r3, r3
 800355e:	69ba      	ldr	r2, [r7, #24]
 8003560:	4013      	ands	r3, r2
 8003562:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	f003 0203 	and.w	r2, r3, #3
 800356c:	69fb      	ldr	r3, [r7, #28]
 800356e:	005b      	lsls	r3, r3, #1
 8003570:	fa02 f303 	lsl.w	r3, r2, r3
 8003574:	69ba      	ldr	r2, [r7, #24]
 8003576:	4313      	orrs	r3, r2
 8003578:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	69ba      	ldr	r2, [r7, #24]
 800357e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003588:	2b00      	cmp	r3, #0
 800358a:	f000 80be 	beq.w	800370a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800358e:	4b66      	ldr	r3, [pc, #408]	@ (8003728 <HAL_GPIO_Init+0x324>)
 8003590:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003592:	4a65      	ldr	r2, [pc, #404]	@ (8003728 <HAL_GPIO_Init+0x324>)
 8003594:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003598:	6453      	str	r3, [r2, #68]	@ 0x44
 800359a:	4b63      	ldr	r3, [pc, #396]	@ (8003728 <HAL_GPIO_Init+0x324>)
 800359c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800359e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035a2:	60fb      	str	r3, [r7, #12]
 80035a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80035a6:	4a61      	ldr	r2, [pc, #388]	@ (800372c <HAL_GPIO_Init+0x328>)
 80035a8:	69fb      	ldr	r3, [r7, #28]
 80035aa:	089b      	lsrs	r3, r3, #2
 80035ac:	3302      	adds	r3, #2
 80035ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80035b4:	69fb      	ldr	r3, [r7, #28]
 80035b6:	f003 0303 	and.w	r3, r3, #3
 80035ba:	009b      	lsls	r3, r3, #2
 80035bc:	220f      	movs	r2, #15
 80035be:	fa02 f303 	lsl.w	r3, r2, r3
 80035c2:	43db      	mvns	r3, r3
 80035c4:	69ba      	ldr	r2, [r7, #24]
 80035c6:	4013      	ands	r3, r2
 80035c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	4a58      	ldr	r2, [pc, #352]	@ (8003730 <HAL_GPIO_Init+0x32c>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d037      	beq.n	8003642 <HAL_GPIO_Init+0x23e>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	4a57      	ldr	r2, [pc, #348]	@ (8003734 <HAL_GPIO_Init+0x330>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d031      	beq.n	800363e <HAL_GPIO_Init+0x23a>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a56      	ldr	r2, [pc, #344]	@ (8003738 <HAL_GPIO_Init+0x334>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d02b      	beq.n	800363a <HAL_GPIO_Init+0x236>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4a55      	ldr	r2, [pc, #340]	@ (800373c <HAL_GPIO_Init+0x338>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d025      	beq.n	8003636 <HAL_GPIO_Init+0x232>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	4a54      	ldr	r2, [pc, #336]	@ (8003740 <HAL_GPIO_Init+0x33c>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d01f      	beq.n	8003632 <HAL_GPIO_Init+0x22e>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	4a53      	ldr	r2, [pc, #332]	@ (8003744 <HAL_GPIO_Init+0x340>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d019      	beq.n	800362e <HAL_GPIO_Init+0x22a>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	4a52      	ldr	r2, [pc, #328]	@ (8003748 <HAL_GPIO_Init+0x344>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d013      	beq.n	800362a <HAL_GPIO_Init+0x226>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	4a51      	ldr	r2, [pc, #324]	@ (800374c <HAL_GPIO_Init+0x348>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d00d      	beq.n	8003626 <HAL_GPIO_Init+0x222>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	4a50      	ldr	r2, [pc, #320]	@ (8003750 <HAL_GPIO_Init+0x34c>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d007      	beq.n	8003622 <HAL_GPIO_Init+0x21e>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	4a4f      	ldr	r2, [pc, #316]	@ (8003754 <HAL_GPIO_Init+0x350>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d101      	bne.n	800361e <HAL_GPIO_Init+0x21a>
 800361a:	2309      	movs	r3, #9
 800361c:	e012      	b.n	8003644 <HAL_GPIO_Init+0x240>
 800361e:	230a      	movs	r3, #10
 8003620:	e010      	b.n	8003644 <HAL_GPIO_Init+0x240>
 8003622:	2308      	movs	r3, #8
 8003624:	e00e      	b.n	8003644 <HAL_GPIO_Init+0x240>
 8003626:	2307      	movs	r3, #7
 8003628:	e00c      	b.n	8003644 <HAL_GPIO_Init+0x240>
 800362a:	2306      	movs	r3, #6
 800362c:	e00a      	b.n	8003644 <HAL_GPIO_Init+0x240>
 800362e:	2305      	movs	r3, #5
 8003630:	e008      	b.n	8003644 <HAL_GPIO_Init+0x240>
 8003632:	2304      	movs	r3, #4
 8003634:	e006      	b.n	8003644 <HAL_GPIO_Init+0x240>
 8003636:	2303      	movs	r3, #3
 8003638:	e004      	b.n	8003644 <HAL_GPIO_Init+0x240>
 800363a:	2302      	movs	r3, #2
 800363c:	e002      	b.n	8003644 <HAL_GPIO_Init+0x240>
 800363e:	2301      	movs	r3, #1
 8003640:	e000      	b.n	8003644 <HAL_GPIO_Init+0x240>
 8003642:	2300      	movs	r3, #0
 8003644:	69fa      	ldr	r2, [r7, #28]
 8003646:	f002 0203 	and.w	r2, r2, #3
 800364a:	0092      	lsls	r2, r2, #2
 800364c:	4093      	lsls	r3, r2
 800364e:	69ba      	ldr	r2, [r7, #24]
 8003650:	4313      	orrs	r3, r2
 8003652:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003654:	4935      	ldr	r1, [pc, #212]	@ (800372c <HAL_GPIO_Init+0x328>)
 8003656:	69fb      	ldr	r3, [r7, #28]
 8003658:	089b      	lsrs	r3, r3, #2
 800365a:	3302      	adds	r3, #2
 800365c:	69ba      	ldr	r2, [r7, #24]
 800365e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003662:	4b3d      	ldr	r3, [pc, #244]	@ (8003758 <HAL_GPIO_Init+0x354>)
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	43db      	mvns	r3, r3
 800366c:	69ba      	ldr	r2, [r7, #24]
 800366e:	4013      	ands	r3, r2
 8003670:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800367a:	2b00      	cmp	r3, #0
 800367c:	d003      	beq.n	8003686 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800367e:	69ba      	ldr	r2, [r7, #24]
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	4313      	orrs	r3, r2
 8003684:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003686:	4a34      	ldr	r2, [pc, #208]	@ (8003758 <HAL_GPIO_Init+0x354>)
 8003688:	69bb      	ldr	r3, [r7, #24]
 800368a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800368c:	4b32      	ldr	r3, [pc, #200]	@ (8003758 <HAL_GPIO_Init+0x354>)
 800368e:	68db      	ldr	r3, [r3, #12]
 8003690:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	43db      	mvns	r3, r3
 8003696:	69ba      	ldr	r2, [r7, #24]
 8003698:	4013      	ands	r3, r2
 800369a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d003      	beq.n	80036b0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80036a8:	69ba      	ldr	r2, [r7, #24]
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	4313      	orrs	r3, r2
 80036ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80036b0:	4a29      	ldr	r2, [pc, #164]	@ (8003758 <HAL_GPIO_Init+0x354>)
 80036b2:	69bb      	ldr	r3, [r7, #24]
 80036b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80036b6:	4b28      	ldr	r3, [pc, #160]	@ (8003758 <HAL_GPIO_Init+0x354>)
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	43db      	mvns	r3, r3
 80036c0:	69ba      	ldr	r2, [r7, #24]
 80036c2:	4013      	ands	r3, r2
 80036c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d003      	beq.n	80036da <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80036d2:	69ba      	ldr	r2, [r7, #24]
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	4313      	orrs	r3, r2
 80036d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80036da:	4a1f      	ldr	r2, [pc, #124]	@ (8003758 <HAL_GPIO_Init+0x354>)
 80036dc:	69bb      	ldr	r3, [r7, #24]
 80036de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80036e0:	4b1d      	ldr	r3, [pc, #116]	@ (8003758 <HAL_GPIO_Init+0x354>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	43db      	mvns	r3, r3
 80036ea:	69ba      	ldr	r2, [r7, #24]
 80036ec:	4013      	ands	r3, r2
 80036ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d003      	beq.n	8003704 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80036fc:	69ba      	ldr	r2, [r7, #24]
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	4313      	orrs	r3, r2
 8003702:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003704:	4a14      	ldr	r2, [pc, #80]	@ (8003758 <HAL_GPIO_Init+0x354>)
 8003706:	69bb      	ldr	r3, [r7, #24]
 8003708:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	3301      	adds	r3, #1
 800370e:	61fb      	str	r3, [r7, #28]
 8003710:	69fb      	ldr	r3, [r7, #28]
 8003712:	2b0f      	cmp	r3, #15
 8003714:	f67f ae86 	bls.w	8003424 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003718:	bf00      	nop
 800371a:	bf00      	nop
 800371c:	3724      	adds	r7, #36	@ 0x24
 800371e:	46bd      	mov	sp, r7
 8003720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003724:	4770      	bx	lr
 8003726:	bf00      	nop
 8003728:	40023800 	.word	0x40023800
 800372c:	40013800 	.word	0x40013800
 8003730:	40020000 	.word	0x40020000
 8003734:	40020400 	.word	0x40020400
 8003738:	40020800 	.word	0x40020800
 800373c:	40020c00 	.word	0x40020c00
 8003740:	40021000 	.word	0x40021000
 8003744:	40021400 	.word	0x40021400
 8003748:	40021800 	.word	0x40021800
 800374c:	40021c00 	.word	0x40021c00
 8003750:	40022000 	.word	0x40022000
 8003754:	40022400 	.word	0x40022400
 8003758:	40013c00 	.word	0x40013c00

0800375c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800375c:	b480      	push	{r7}
 800375e:	b083      	sub	sp, #12
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
 8003764:	460b      	mov	r3, r1
 8003766:	807b      	strh	r3, [r7, #2]
 8003768:	4613      	mov	r3, r2
 800376a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800376c:	787b      	ldrb	r3, [r7, #1]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d003      	beq.n	800377a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003772:	887a      	ldrh	r2, [r7, #2]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003778:	e003      	b.n	8003782 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800377a:	887b      	ldrh	r3, [r7, #2]
 800377c:	041a      	lsls	r2, r3, #16
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	619a      	str	r2, [r3, #24]
}
 8003782:	bf00      	nop
 8003784:	370c      	adds	r7, #12
 8003786:	46bd      	mov	sp, r7
 8003788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378c:	4770      	bx	lr
	...

08003790 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b082      	sub	sp, #8
 8003794:	af00      	add	r7, sp, #0
 8003796:	4603      	mov	r3, r0
 8003798:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800379a:	4b08      	ldr	r3, [pc, #32]	@ (80037bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800379c:	695a      	ldr	r2, [r3, #20]
 800379e:	88fb      	ldrh	r3, [r7, #6]
 80037a0:	4013      	ands	r3, r2
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d006      	beq.n	80037b4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80037a6:	4a05      	ldr	r2, [pc, #20]	@ (80037bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80037a8:	88fb      	ldrh	r3, [r7, #6]
 80037aa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80037ac:	88fb      	ldrh	r3, [r7, #6]
 80037ae:	4618      	mov	r0, r3
 80037b0:	f7fe fcec 	bl	800218c <HAL_GPIO_EXTI_Callback>
  }
}
 80037b4:	bf00      	nop
 80037b6:	3708      	adds	r7, #8
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	40013c00 	.word	0x40013c00

080037c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b082      	sub	sp, #8
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d101      	bne.n	80037d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e07f      	b.n	80038d2 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80037d8:	b2db      	uxtb	r3, r3
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d106      	bne.n	80037ec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2200      	movs	r2, #0
 80037e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80037e6:	6878      	ldr	r0, [r7, #4]
 80037e8:	f7fe fe40 	bl	800246c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2224      	movs	r2, #36	@ 0x24
 80037f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f022 0201 	bic.w	r2, r2, #1
 8003802:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	685a      	ldr	r2, [r3, #4]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003810:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	689a      	ldr	r2, [r3, #8]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003820:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	68db      	ldr	r3, [r3, #12]
 8003826:	2b01      	cmp	r3, #1
 8003828:	d107      	bne.n	800383a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	689a      	ldr	r2, [r3, #8]
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003836:	609a      	str	r2, [r3, #8]
 8003838:	e006      	b.n	8003848 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	689a      	ldr	r2, [r3, #8]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003846:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	68db      	ldr	r3, [r3, #12]
 800384c:	2b02      	cmp	r3, #2
 800384e:	d104      	bne.n	800385a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003858:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	6859      	ldr	r1, [r3, #4]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	4b1d      	ldr	r3, [pc, #116]	@ (80038dc <HAL_I2C_Init+0x11c>)
 8003866:	430b      	orrs	r3, r1
 8003868:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	68da      	ldr	r2, [r3, #12]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003878:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	691a      	ldr	r2, [r3, #16]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	695b      	ldr	r3, [r3, #20]
 8003882:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	699b      	ldr	r3, [r3, #24]
 800388a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	430a      	orrs	r2, r1
 8003892:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	69d9      	ldr	r1, [r3, #28]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6a1a      	ldr	r2, [r3, #32]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	430a      	orrs	r2, r1
 80038a2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f042 0201 	orr.w	r2, r2, #1
 80038b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2200      	movs	r2, #0
 80038b8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2220      	movs	r2, #32
 80038be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2200      	movs	r2, #0
 80038c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2200      	movs	r2, #0
 80038cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80038d0:	2300      	movs	r3, #0
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	3708      	adds	r7, #8
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}
 80038da:	bf00      	nop
 80038dc:	02008000 	.word	0x02008000

080038e0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b088      	sub	sp, #32
 80038e4:	af02      	add	r7, sp, #8
 80038e6:	60f8      	str	r0, [r7, #12]
 80038e8:	4608      	mov	r0, r1
 80038ea:	4611      	mov	r1, r2
 80038ec:	461a      	mov	r2, r3
 80038ee:	4603      	mov	r3, r0
 80038f0:	817b      	strh	r3, [r7, #10]
 80038f2:	460b      	mov	r3, r1
 80038f4:	813b      	strh	r3, [r7, #8]
 80038f6:	4613      	mov	r3, r2
 80038f8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003900:	b2db      	uxtb	r3, r3
 8003902:	2b20      	cmp	r3, #32
 8003904:	f040 80fd 	bne.w	8003b02 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003908:	6a3b      	ldr	r3, [r7, #32]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d002      	beq.n	8003914 <HAL_I2C_Mem_Read+0x34>
 800390e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003910:	2b00      	cmp	r3, #0
 8003912:	d105      	bne.n	8003920 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800391a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800391c:	2301      	movs	r3, #1
 800391e:	e0f1      	b.n	8003b04 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003926:	2b01      	cmp	r3, #1
 8003928:	d101      	bne.n	800392e <HAL_I2C_Mem_Read+0x4e>
 800392a:	2302      	movs	r3, #2
 800392c:	e0ea      	b.n	8003b04 <HAL_I2C_Mem_Read+0x224>
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2201      	movs	r2, #1
 8003932:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003936:	f7ff f98f 	bl	8002c58 <HAL_GetTick>
 800393a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	9300      	str	r3, [sp, #0]
 8003940:	2319      	movs	r3, #25
 8003942:	2201      	movs	r2, #1
 8003944:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003948:	68f8      	ldr	r0, [r7, #12]
 800394a:	f000 f95b 	bl	8003c04 <I2C_WaitOnFlagUntilTimeout>
 800394e:	4603      	mov	r3, r0
 8003950:	2b00      	cmp	r3, #0
 8003952:	d001      	beq.n	8003958 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	e0d5      	b.n	8003b04 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2222      	movs	r2, #34	@ 0x22
 800395c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2240      	movs	r2, #64	@ 0x40
 8003964:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	2200      	movs	r2, #0
 800396c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	6a3a      	ldr	r2, [r7, #32]
 8003972:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003978:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2200      	movs	r2, #0
 800397e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003980:	88f8      	ldrh	r0, [r7, #6]
 8003982:	893a      	ldrh	r2, [r7, #8]
 8003984:	8979      	ldrh	r1, [r7, #10]
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	9301      	str	r3, [sp, #4]
 800398a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800398c:	9300      	str	r3, [sp, #0]
 800398e:	4603      	mov	r3, r0
 8003990:	68f8      	ldr	r0, [r7, #12]
 8003992:	f000 f8bf 	bl	8003b14 <I2C_RequestMemoryRead>
 8003996:	4603      	mov	r3, r0
 8003998:	2b00      	cmp	r3, #0
 800399a:	d005      	beq.n	80039a8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2200      	movs	r2, #0
 80039a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80039a4:	2301      	movs	r3, #1
 80039a6:	e0ad      	b.n	8003b04 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039ac:	b29b      	uxth	r3, r3
 80039ae:	2bff      	cmp	r3, #255	@ 0xff
 80039b0:	d90e      	bls.n	80039d0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	22ff      	movs	r2, #255	@ 0xff
 80039b6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039bc:	b2da      	uxtb	r2, r3
 80039be:	8979      	ldrh	r1, [r7, #10]
 80039c0:	4b52      	ldr	r3, [pc, #328]	@ (8003b0c <HAL_I2C_Mem_Read+0x22c>)
 80039c2:	9300      	str	r3, [sp, #0]
 80039c4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80039c8:	68f8      	ldr	r0, [r7, #12]
 80039ca:	f000 fab7 	bl	8003f3c <I2C_TransferConfig>
 80039ce:	e00f      	b.n	80039f0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039d4:	b29a      	uxth	r2, r3
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039de:	b2da      	uxtb	r2, r3
 80039e0:	8979      	ldrh	r1, [r7, #10]
 80039e2:	4b4a      	ldr	r3, [pc, #296]	@ (8003b0c <HAL_I2C_Mem_Read+0x22c>)
 80039e4:	9300      	str	r3, [sp, #0]
 80039e6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80039ea:	68f8      	ldr	r0, [r7, #12]
 80039ec:	f000 faa6 	bl	8003f3c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	9300      	str	r3, [sp, #0]
 80039f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039f6:	2200      	movs	r2, #0
 80039f8:	2104      	movs	r1, #4
 80039fa:	68f8      	ldr	r0, [r7, #12]
 80039fc:	f000 f902 	bl	8003c04 <I2C_WaitOnFlagUntilTimeout>
 8003a00:	4603      	mov	r3, r0
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d001      	beq.n	8003a0a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e07c      	b.n	8003b04 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a14:	b2d2      	uxtb	r2, r2
 8003a16:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a1c:	1c5a      	adds	r2, r3, #1
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a26:	3b01      	subs	r3, #1
 8003a28:	b29a      	uxth	r2, r3
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a32:	b29b      	uxth	r3, r3
 8003a34:	3b01      	subs	r3, #1
 8003a36:	b29a      	uxth	r2, r3
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a40:	b29b      	uxth	r3, r3
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d034      	beq.n	8003ab0 <HAL_I2C_Mem_Read+0x1d0>
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d130      	bne.n	8003ab0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	9300      	str	r3, [sp, #0]
 8003a52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a54:	2200      	movs	r2, #0
 8003a56:	2180      	movs	r1, #128	@ 0x80
 8003a58:	68f8      	ldr	r0, [r7, #12]
 8003a5a:	f000 f8d3 	bl	8003c04 <I2C_WaitOnFlagUntilTimeout>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d001      	beq.n	8003a68 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	e04d      	b.n	8003b04 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a6c:	b29b      	uxth	r3, r3
 8003a6e:	2bff      	cmp	r3, #255	@ 0xff
 8003a70:	d90e      	bls.n	8003a90 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	22ff      	movs	r2, #255	@ 0xff
 8003a76:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a7c:	b2da      	uxtb	r2, r3
 8003a7e:	8979      	ldrh	r1, [r7, #10]
 8003a80:	2300      	movs	r3, #0
 8003a82:	9300      	str	r3, [sp, #0]
 8003a84:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003a88:	68f8      	ldr	r0, [r7, #12]
 8003a8a:	f000 fa57 	bl	8003f3c <I2C_TransferConfig>
 8003a8e:	e00f      	b.n	8003ab0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a94:	b29a      	uxth	r2, r3
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a9e:	b2da      	uxtb	r2, r3
 8003aa0:	8979      	ldrh	r1, [r7, #10]
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	9300      	str	r3, [sp, #0]
 8003aa6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003aaa:	68f8      	ldr	r0, [r7, #12]
 8003aac:	f000 fa46 	bl	8003f3c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ab4:	b29b      	uxth	r3, r3
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d19a      	bne.n	80039f0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003aba:	697a      	ldr	r2, [r7, #20]
 8003abc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003abe:	68f8      	ldr	r0, [r7, #12]
 8003ac0:	f000 f920 	bl	8003d04 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d001      	beq.n	8003ace <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e01a      	b.n	8003b04 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	2220      	movs	r2, #32
 8003ad4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	6859      	ldr	r1, [r3, #4]
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681a      	ldr	r2, [r3, #0]
 8003ae0:	4b0b      	ldr	r3, [pc, #44]	@ (8003b10 <HAL_I2C_Mem_Read+0x230>)
 8003ae2:	400b      	ands	r3, r1
 8003ae4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2220      	movs	r2, #32
 8003aea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2200      	movs	r2, #0
 8003af2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2200      	movs	r2, #0
 8003afa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003afe:	2300      	movs	r3, #0
 8003b00:	e000      	b.n	8003b04 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003b02:	2302      	movs	r3, #2
  }
}
 8003b04:	4618      	mov	r0, r3
 8003b06:	3718      	adds	r7, #24
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	80002400 	.word	0x80002400
 8003b10:	fe00e800 	.word	0xfe00e800

08003b14 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b086      	sub	sp, #24
 8003b18:	af02      	add	r7, sp, #8
 8003b1a:	60f8      	str	r0, [r7, #12]
 8003b1c:	4608      	mov	r0, r1
 8003b1e:	4611      	mov	r1, r2
 8003b20:	461a      	mov	r2, r3
 8003b22:	4603      	mov	r3, r0
 8003b24:	817b      	strh	r3, [r7, #10]
 8003b26:	460b      	mov	r3, r1
 8003b28:	813b      	strh	r3, [r7, #8]
 8003b2a:	4613      	mov	r3, r2
 8003b2c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003b2e:	88fb      	ldrh	r3, [r7, #6]
 8003b30:	b2da      	uxtb	r2, r3
 8003b32:	8979      	ldrh	r1, [r7, #10]
 8003b34:	4b20      	ldr	r3, [pc, #128]	@ (8003bb8 <I2C_RequestMemoryRead+0xa4>)
 8003b36:	9300      	str	r3, [sp, #0]
 8003b38:	2300      	movs	r3, #0
 8003b3a:	68f8      	ldr	r0, [r7, #12]
 8003b3c:	f000 f9fe 	bl	8003f3c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b40:	69fa      	ldr	r2, [r7, #28]
 8003b42:	69b9      	ldr	r1, [r7, #24]
 8003b44:	68f8      	ldr	r0, [r7, #12]
 8003b46:	f000 f89d 	bl	8003c84 <I2C_WaitOnTXISFlagUntilTimeout>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d001      	beq.n	8003b54 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003b50:	2301      	movs	r3, #1
 8003b52:	e02c      	b.n	8003bae <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003b54:	88fb      	ldrh	r3, [r7, #6]
 8003b56:	2b01      	cmp	r3, #1
 8003b58:	d105      	bne.n	8003b66 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003b5a:	893b      	ldrh	r3, [r7, #8]
 8003b5c:	b2da      	uxtb	r2, r3
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	629a      	str	r2, [r3, #40]	@ 0x28
 8003b64:	e015      	b.n	8003b92 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003b66:	893b      	ldrh	r3, [r7, #8]
 8003b68:	0a1b      	lsrs	r3, r3, #8
 8003b6a:	b29b      	uxth	r3, r3
 8003b6c:	b2da      	uxtb	r2, r3
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b74:	69fa      	ldr	r2, [r7, #28]
 8003b76:	69b9      	ldr	r1, [r7, #24]
 8003b78:	68f8      	ldr	r0, [r7, #12]
 8003b7a:	f000 f883 	bl	8003c84 <I2C_WaitOnTXISFlagUntilTimeout>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d001      	beq.n	8003b88 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	e012      	b.n	8003bae <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003b88:	893b      	ldrh	r3, [r7, #8]
 8003b8a:	b2da      	uxtb	r2, r3
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003b92:	69fb      	ldr	r3, [r7, #28]
 8003b94:	9300      	str	r3, [sp, #0]
 8003b96:	69bb      	ldr	r3, [r7, #24]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	2140      	movs	r1, #64	@ 0x40
 8003b9c:	68f8      	ldr	r0, [r7, #12]
 8003b9e:	f000 f831 	bl	8003c04 <I2C_WaitOnFlagUntilTimeout>
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d001      	beq.n	8003bac <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	e000      	b.n	8003bae <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003bac:	2300      	movs	r3, #0
}
 8003bae:	4618      	mov	r0, r3
 8003bb0:	3710      	adds	r7, #16
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}
 8003bb6:	bf00      	nop
 8003bb8:	80002000 	.word	0x80002000

08003bbc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b083      	sub	sp, #12
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	699b      	ldr	r3, [r3, #24]
 8003bca:	f003 0302 	and.w	r3, r3, #2
 8003bce:	2b02      	cmp	r3, #2
 8003bd0:	d103      	bne.n	8003bda <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	699b      	ldr	r3, [r3, #24]
 8003be0:	f003 0301 	and.w	r3, r3, #1
 8003be4:	2b01      	cmp	r3, #1
 8003be6:	d007      	beq.n	8003bf8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	699a      	ldr	r2, [r3, #24]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f042 0201 	orr.w	r2, r2, #1
 8003bf6:	619a      	str	r2, [r3, #24]
  }
}
 8003bf8:	bf00      	nop
 8003bfa:	370c      	adds	r7, #12
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c02:	4770      	bx	lr

08003c04 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b084      	sub	sp, #16
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	60f8      	str	r0, [r7, #12]
 8003c0c:	60b9      	str	r1, [r7, #8]
 8003c0e:	603b      	str	r3, [r7, #0]
 8003c10:	4613      	mov	r3, r2
 8003c12:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c14:	e022      	b.n	8003c5c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c1c:	d01e      	beq.n	8003c5c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c1e:	f7ff f81b 	bl	8002c58 <HAL_GetTick>
 8003c22:	4602      	mov	r2, r0
 8003c24:	69bb      	ldr	r3, [r7, #24]
 8003c26:	1ad3      	subs	r3, r2, r3
 8003c28:	683a      	ldr	r2, [r7, #0]
 8003c2a:	429a      	cmp	r2, r3
 8003c2c:	d302      	bcc.n	8003c34 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d113      	bne.n	8003c5c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c38:	f043 0220 	orr.w	r2, r3, #32
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2220      	movs	r2, #32
 8003c44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2200      	movs	r2, #0
 8003c54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	e00f      	b.n	8003c7c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	699a      	ldr	r2, [r3, #24]
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	4013      	ands	r3, r2
 8003c66:	68ba      	ldr	r2, [r7, #8]
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	bf0c      	ite	eq
 8003c6c:	2301      	moveq	r3, #1
 8003c6e:	2300      	movne	r3, #0
 8003c70:	b2db      	uxtb	r3, r3
 8003c72:	461a      	mov	r2, r3
 8003c74:	79fb      	ldrb	r3, [r7, #7]
 8003c76:	429a      	cmp	r2, r3
 8003c78:	d0cd      	beq.n	8003c16 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003c7a:	2300      	movs	r3, #0
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	3710      	adds	r7, #16
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd80      	pop	{r7, pc}

08003c84 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b084      	sub	sp, #16
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	60f8      	str	r0, [r7, #12]
 8003c8c:	60b9      	str	r1, [r7, #8]
 8003c8e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003c90:	e02c      	b.n	8003cec <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c92:	687a      	ldr	r2, [r7, #4]
 8003c94:	68b9      	ldr	r1, [r7, #8]
 8003c96:	68f8      	ldr	r0, [r7, #12]
 8003c98:	f000 f870 	bl	8003d7c <I2C_IsErrorOccurred>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d001      	beq.n	8003ca6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e02a      	b.n	8003cfc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cac:	d01e      	beq.n	8003cec <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cae:	f7fe ffd3 	bl	8002c58 <HAL_GetTick>
 8003cb2:	4602      	mov	r2, r0
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	1ad3      	subs	r3, r2, r3
 8003cb8:	68ba      	ldr	r2, [r7, #8]
 8003cba:	429a      	cmp	r2, r3
 8003cbc:	d302      	bcc.n	8003cc4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d113      	bne.n	8003cec <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cc8:	f043 0220 	orr.w	r2, r3, #32
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	2220      	movs	r2, #32
 8003cd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	2200      	movs	r2, #0
 8003cdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	e007      	b.n	8003cfc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	699b      	ldr	r3, [r3, #24]
 8003cf2:	f003 0302 	and.w	r3, r3, #2
 8003cf6:	2b02      	cmp	r3, #2
 8003cf8:	d1cb      	bne.n	8003c92 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003cfa:	2300      	movs	r3, #0
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	3710      	adds	r7, #16
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}

08003d04 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b084      	sub	sp, #16
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	60f8      	str	r0, [r7, #12]
 8003d0c:	60b9      	str	r1, [r7, #8]
 8003d0e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d10:	e028      	b.n	8003d64 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d12:	687a      	ldr	r2, [r7, #4]
 8003d14:	68b9      	ldr	r1, [r7, #8]
 8003d16:	68f8      	ldr	r0, [r7, #12]
 8003d18:	f000 f830 	bl	8003d7c <I2C_IsErrorOccurred>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d001      	beq.n	8003d26 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	e026      	b.n	8003d74 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d26:	f7fe ff97 	bl	8002c58 <HAL_GetTick>
 8003d2a:	4602      	mov	r2, r0
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	1ad3      	subs	r3, r2, r3
 8003d30:	68ba      	ldr	r2, [r7, #8]
 8003d32:	429a      	cmp	r2, r3
 8003d34:	d302      	bcc.n	8003d3c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d113      	bne.n	8003d64 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d40:	f043 0220 	orr.w	r2, r3, #32
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	2220      	movs	r2, #32
 8003d4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2200      	movs	r2, #0
 8003d54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	e007      	b.n	8003d74 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	699b      	ldr	r3, [r3, #24]
 8003d6a:	f003 0320 	and.w	r3, r3, #32
 8003d6e:	2b20      	cmp	r3, #32
 8003d70:	d1cf      	bne.n	8003d12 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003d72:	2300      	movs	r3, #0
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	3710      	adds	r7, #16
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}

08003d7c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b08a      	sub	sp, #40	@ 0x28
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	60f8      	str	r0, [r7, #12]
 8003d84:	60b9      	str	r1, [r7, #8]
 8003d86:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	699b      	ldr	r3, [r3, #24]
 8003d94:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003d96:	2300      	movs	r3, #0
 8003d98:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003d9e:	69bb      	ldr	r3, [r7, #24]
 8003da0:	f003 0310 	and.w	r3, r3, #16
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d068      	beq.n	8003e7a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	2210      	movs	r2, #16
 8003dae:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003db0:	e049      	b.n	8003e46 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003db8:	d045      	beq.n	8003e46 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003dba:	f7fe ff4d 	bl	8002c58 <HAL_GetTick>
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	69fb      	ldr	r3, [r7, #28]
 8003dc2:	1ad3      	subs	r3, r2, r3
 8003dc4:	68ba      	ldr	r2, [r7, #8]
 8003dc6:	429a      	cmp	r2, r3
 8003dc8:	d302      	bcc.n	8003dd0 <I2C_IsErrorOccurred+0x54>
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d13a      	bne.n	8003e46 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003dda:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003de2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	699b      	ldr	r3, [r3, #24]
 8003dea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003dee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003df2:	d121      	bne.n	8003e38 <I2C_IsErrorOccurred+0xbc>
 8003df4:	697b      	ldr	r3, [r7, #20]
 8003df6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003dfa:	d01d      	beq.n	8003e38 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003dfc:	7cfb      	ldrb	r3, [r7, #19]
 8003dfe:	2b20      	cmp	r3, #32
 8003e00:	d01a      	beq.n	8003e38 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	685a      	ldr	r2, [r3, #4]
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003e10:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003e12:	f7fe ff21 	bl	8002c58 <HAL_GetTick>
 8003e16:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003e18:	e00e      	b.n	8003e38 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003e1a:	f7fe ff1d 	bl	8002c58 <HAL_GetTick>
 8003e1e:	4602      	mov	r2, r0
 8003e20:	69fb      	ldr	r3, [r7, #28]
 8003e22:	1ad3      	subs	r3, r2, r3
 8003e24:	2b19      	cmp	r3, #25
 8003e26:	d907      	bls.n	8003e38 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8003e28:	6a3b      	ldr	r3, [r7, #32]
 8003e2a:	f043 0320 	orr.w	r3, r3, #32
 8003e2e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003e36:	e006      	b.n	8003e46 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	699b      	ldr	r3, [r3, #24]
 8003e3e:	f003 0320 	and.w	r3, r3, #32
 8003e42:	2b20      	cmp	r3, #32
 8003e44:	d1e9      	bne.n	8003e1a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	699b      	ldr	r3, [r3, #24]
 8003e4c:	f003 0320 	and.w	r3, r3, #32
 8003e50:	2b20      	cmp	r3, #32
 8003e52:	d003      	beq.n	8003e5c <I2C_IsErrorOccurred+0xe0>
 8003e54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d0aa      	beq.n	8003db2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003e5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d103      	bne.n	8003e6c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	2220      	movs	r2, #32
 8003e6a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003e6c:	6a3b      	ldr	r3, [r7, #32]
 8003e6e:	f043 0304 	orr.w	r3, r3, #4
 8003e72:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	699b      	ldr	r3, [r3, #24]
 8003e80:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003e82:	69bb      	ldr	r3, [r7, #24]
 8003e84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d00b      	beq.n	8003ea4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003e8c:	6a3b      	ldr	r3, [r7, #32]
 8003e8e:	f043 0301 	orr.w	r3, r3, #1
 8003e92:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003e9c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003ea4:	69bb      	ldr	r3, [r7, #24]
 8003ea6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d00b      	beq.n	8003ec6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003eae:	6a3b      	ldr	r3, [r7, #32]
 8003eb0:	f043 0308 	orr.w	r3, r3, #8
 8003eb4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003ebe:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003ec6:	69bb      	ldr	r3, [r7, #24]
 8003ec8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d00b      	beq.n	8003ee8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003ed0:	6a3b      	ldr	r3, [r7, #32]
 8003ed2:	f043 0302 	orr.w	r3, r3, #2
 8003ed6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ee0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003ee8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d01c      	beq.n	8003f2a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003ef0:	68f8      	ldr	r0, [r7, #12]
 8003ef2:	f7ff fe63 	bl	8003bbc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	6859      	ldr	r1, [r3, #4]
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681a      	ldr	r2, [r3, #0]
 8003f00:	4b0d      	ldr	r3, [pc, #52]	@ (8003f38 <I2C_IsErrorOccurred+0x1bc>)
 8003f02:	400b      	ands	r3, r1
 8003f04:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003f0a:	6a3b      	ldr	r3, [r7, #32]
 8003f0c:	431a      	orrs	r2, r3
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2220      	movs	r2, #32
 8003f16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2200      	movs	r2, #0
 8003f26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003f2a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3728      	adds	r7, #40	@ 0x28
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}
 8003f36:	bf00      	nop
 8003f38:	fe00e800 	.word	0xfe00e800

08003f3c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b087      	sub	sp, #28
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	60f8      	str	r0, [r7, #12]
 8003f44:	607b      	str	r3, [r7, #4]
 8003f46:	460b      	mov	r3, r1
 8003f48:	817b      	strh	r3, [r7, #10]
 8003f4a:	4613      	mov	r3, r2
 8003f4c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003f4e:	897b      	ldrh	r3, [r7, #10]
 8003f50:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003f54:	7a7b      	ldrb	r3, [r7, #9]
 8003f56:	041b      	lsls	r3, r3, #16
 8003f58:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003f5c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003f62:	6a3b      	ldr	r3, [r7, #32]
 8003f64:	4313      	orrs	r3, r2
 8003f66:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003f6a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	685a      	ldr	r2, [r3, #4]
 8003f72:	6a3b      	ldr	r3, [r7, #32]
 8003f74:	0d5b      	lsrs	r3, r3, #21
 8003f76:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003f7a:	4b08      	ldr	r3, [pc, #32]	@ (8003f9c <I2C_TransferConfig+0x60>)
 8003f7c:	430b      	orrs	r3, r1
 8003f7e:	43db      	mvns	r3, r3
 8003f80:	ea02 0103 	and.w	r1, r2, r3
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	697a      	ldr	r2, [r7, #20]
 8003f8a:	430a      	orrs	r2, r1
 8003f8c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003f8e:	bf00      	nop
 8003f90:	371c      	adds	r7, #28
 8003f92:	46bd      	mov	sp, r7
 8003f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f98:	4770      	bx	lr
 8003f9a:	bf00      	nop
 8003f9c:	03ff63ff 	.word	0x03ff63ff

08003fa0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b083      	sub	sp, #12
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
 8003fa8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	2b20      	cmp	r3, #32
 8003fb4:	d138      	bne.n	8004028 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003fbc:	2b01      	cmp	r3, #1
 8003fbe:	d101      	bne.n	8003fc4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003fc0:	2302      	movs	r3, #2
 8003fc2:	e032      	b.n	800402a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2224      	movs	r2, #36	@ 0x24
 8003fd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	681a      	ldr	r2, [r3, #0]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f022 0201 	bic.w	r2, r2, #1
 8003fe2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	681a      	ldr	r2, [r3, #0]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003ff2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	6819      	ldr	r1, [r3, #0]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	683a      	ldr	r2, [r7, #0]
 8004000:	430a      	orrs	r2, r1
 8004002:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f042 0201 	orr.w	r2, r2, #1
 8004012:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2220      	movs	r2, #32
 8004018:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2200      	movs	r2, #0
 8004020:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004024:	2300      	movs	r3, #0
 8004026:	e000      	b.n	800402a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004028:	2302      	movs	r3, #2
  }
}
 800402a:	4618      	mov	r0, r3
 800402c:	370c      	adds	r7, #12
 800402e:	46bd      	mov	sp, r7
 8004030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004034:	4770      	bx	lr

08004036 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004036:	b480      	push	{r7}
 8004038:	b085      	sub	sp, #20
 800403a:	af00      	add	r7, sp, #0
 800403c:	6078      	str	r0, [r7, #4]
 800403e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004046:	b2db      	uxtb	r3, r3
 8004048:	2b20      	cmp	r3, #32
 800404a:	d139      	bne.n	80040c0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004052:	2b01      	cmp	r3, #1
 8004054:	d101      	bne.n	800405a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004056:	2302      	movs	r3, #2
 8004058:	e033      	b.n	80040c2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2201      	movs	r2, #1
 800405e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2224      	movs	r2, #36	@ 0x24
 8004066:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f022 0201 	bic.w	r2, r2, #1
 8004078:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004088:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	021b      	lsls	r3, r3, #8
 800408e:	68fa      	ldr	r2, [r7, #12]
 8004090:	4313      	orrs	r3, r2
 8004092:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	68fa      	ldr	r2, [r7, #12]
 800409a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f042 0201 	orr.w	r2, r2, #1
 80040aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2220      	movs	r2, #32
 80040b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2200      	movs	r2, #0
 80040b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80040bc:	2300      	movs	r3, #0
 80040be:	e000      	b.n	80040c2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80040c0:	2302      	movs	r3, #2
  }
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3714      	adds	r7, #20
 80040c6:	46bd      	mov	sp, r7
 80040c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040cc:	4770      	bx	lr
	...

080040d0 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80040d0:	b480      	push	{r7}
 80040d2:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80040d4:	4b05      	ldr	r3, [pc, #20]	@ (80040ec <HAL_PWR_EnableBkUpAccess+0x1c>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a04      	ldr	r2, [pc, #16]	@ (80040ec <HAL_PWR_EnableBkUpAccess+0x1c>)
 80040da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040de:	6013      	str	r3, [r2, #0]
}
 80040e0:	bf00      	nop
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop
 80040ec:	40007000 	.word	0x40007000

080040f0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b082      	sub	sp, #8
 80040f4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80040f6:	2300      	movs	r3, #0
 80040f8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80040fa:	4b23      	ldr	r3, [pc, #140]	@ (8004188 <HAL_PWREx_EnableOverDrive+0x98>)
 80040fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040fe:	4a22      	ldr	r2, [pc, #136]	@ (8004188 <HAL_PWREx_EnableOverDrive+0x98>)
 8004100:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004104:	6413      	str	r3, [r2, #64]	@ 0x40
 8004106:	4b20      	ldr	r3, [pc, #128]	@ (8004188 <HAL_PWREx_EnableOverDrive+0x98>)
 8004108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800410a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800410e:	603b      	str	r3, [r7, #0]
 8004110:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004112:	4b1e      	ldr	r3, [pc, #120]	@ (800418c <HAL_PWREx_EnableOverDrive+0x9c>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a1d      	ldr	r2, [pc, #116]	@ (800418c <HAL_PWREx_EnableOverDrive+0x9c>)
 8004118:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800411c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800411e:	f7fe fd9b 	bl	8002c58 <HAL_GetTick>
 8004122:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004124:	e009      	b.n	800413a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004126:	f7fe fd97 	bl	8002c58 <HAL_GetTick>
 800412a:	4602      	mov	r2, r0
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	1ad3      	subs	r3, r2, r3
 8004130:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004134:	d901      	bls.n	800413a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004136:	2303      	movs	r3, #3
 8004138:	e022      	b.n	8004180 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800413a:	4b14      	ldr	r3, [pc, #80]	@ (800418c <HAL_PWREx_EnableOverDrive+0x9c>)
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004142:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004146:	d1ee      	bne.n	8004126 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004148:	4b10      	ldr	r3, [pc, #64]	@ (800418c <HAL_PWREx_EnableOverDrive+0x9c>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a0f      	ldr	r2, [pc, #60]	@ (800418c <HAL_PWREx_EnableOverDrive+0x9c>)
 800414e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004152:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004154:	f7fe fd80 	bl	8002c58 <HAL_GetTick>
 8004158:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800415a:	e009      	b.n	8004170 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800415c:	f7fe fd7c 	bl	8002c58 <HAL_GetTick>
 8004160:	4602      	mov	r2, r0
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	1ad3      	subs	r3, r2, r3
 8004166:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800416a:	d901      	bls.n	8004170 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800416c:	2303      	movs	r3, #3
 800416e:	e007      	b.n	8004180 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004170:	4b06      	ldr	r3, [pc, #24]	@ (800418c <HAL_PWREx_EnableOverDrive+0x9c>)
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004178:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800417c:	d1ee      	bne.n	800415c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800417e:	2300      	movs	r3, #0
}
 8004180:	4618      	mov	r0, r3
 8004182:	3708      	adds	r7, #8
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}
 8004188:	40023800 	.word	0x40023800
 800418c:	40007000 	.word	0x40007000

08004190 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b086      	sub	sp, #24
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004198:	2300      	movs	r3, #0
 800419a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d101      	bne.n	80041a6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	e291      	b.n	80046ca <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f003 0301 	and.w	r3, r3, #1
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	f000 8087 	beq.w	80042c2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80041b4:	4b96      	ldr	r3, [pc, #600]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	f003 030c 	and.w	r3, r3, #12
 80041bc:	2b04      	cmp	r3, #4
 80041be:	d00c      	beq.n	80041da <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80041c0:	4b93      	ldr	r3, [pc, #588]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	f003 030c 	and.w	r3, r3, #12
 80041c8:	2b08      	cmp	r3, #8
 80041ca:	d112      	bne.n	80041f2 <HAL_RCC_OscConfig+0x62>
 80041cc:	4b90      	ldr	r3, [pc, #576]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041d4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80041d8:	d10b      	bne.n	80041f2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041da:	4b8d      	ldr	r3, [pc, #564]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d06c      	beq.n	80042c0 <HAL_RCC_OscConfig+0x130>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d168      	bne.n	80042c0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80041ee:	2301      	movs	r3, #1
 80041f0:	e26b      	b.n	80046ca <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041fa:	d106      	bne.n	800420a <HAL_RCC_OscConfig+0x7a>
 80041fc:	4b84      	ldr	r3, [pc, #528]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4a83      	ldr	r2, [pc, #524]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 8004202:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004206:	6013      	str	r3, [r2, #0]
 8004208:	e02e      	b.n	8004268 <HAL_RCC_OscConfig+0xd8>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d10c      	bne.n	800422c <HAL_RCC_OscConfig+0x9c>
 8004212:	4b7f      	ldr	r3, [pc, #508]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a7e      	ldr	r2, [pc, #504]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 8004218:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800421c:	6013      	str	r3, [r2, #0]
 800421e:	4b7c      	ldr	r3, [pc, #496]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a7b      	ldr	r2, [pc, #492]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 8004224:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004228:	6013      	str	r3, [r2, #0]
 800422a:	e01d      	b.n	8004268 <HAL_RCC_OscConfig+0xd8>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004234:	d10c      	bne.n	8004250 <HAL_RCC_OscConfig+0xc0>
 8004236:	4b76      	ldr	r3, [pc, #472]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a75      	ldr	r2, [pc, #468]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 800423c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004240:	6013      	str	r3, [r2, #0]
 8004242:	4b73      	ldr	r3, [pc, #460]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a72      	ldr	r2, [pc, #456]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 8004248:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800424c:	6013      	str	r3, [r2, #0]
 800424e:	e00b      	b.n	8004268 <HAL_RCC_OscConfig+0xd8>
 8004250:	4b6f      	ldr	r3, [pc, #444]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a6e      	ldr	r2, [pc, #440]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 8004256:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800425a:	6013      	str	r3, [r2, #0]
 800425c:	4b6c      	ldr	r3, [pc, #432]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4a6b      	ldr	r2, [pc, #428]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 8004262:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004266:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d013      	beq.n	8004298 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004270:	f7fe fcf2 	bl	8002c58 <HAL_GetTick>
 8004274:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004276:	e008      	b.n	800428a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004278:	f7fe fcee 	bl	8002c58 <HAL_GetTick>
 800427c:	4602      	mov	r2, r0
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	1ad3      	subs	r3, r2, r3
 8004282:	2b64      	cmp	r3, #100	@ 0x64
 8004284:	d901      	bls.n	800428a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004286:	2303      	movs	r3, #3
 8004288:	e21f      	b.n	80046ca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800428a:	4b61      	ldr	r3, [pc, #388]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004292:	2b00      	cmp	r3, #0
 8004294:	d0f0      	beq.n	8004278 <HAL_RCC_OscConfig+0xe8>
 8004296:	e014      	b.n	80042c2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004298:	f7fe fcde 	bl	8002c58 <HAL_GetTick>
 800429c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800429e:	e008      	b.n	80042b2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042a0:	f7fe fcda 	bl	8002c58 <HAL_GetTick>
 80042a4:	4602      	mov	r2, r0
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	1ad3      	subs	r3, r2, r3
 80042aa:	2b64      	cmp	r3, #100	@ 0x64
 80042ac:	d901      	bls.n	80042b2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80042ae:	2303      	movs	r3, #3
 80042b0:	e20b      	b.n	80046ca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042b2:	4b57      	ldr	r3, [pc, #348]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d1f0      	bne.n	80042a0 <HAL_RCC_OscConfig+0x110>
 80042be:	e000      	b.n	80042c2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f003 0302 	and.w	r3, r3, #2
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d069      	beq.n	80043a2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80042ce:	4b50      	ldr	r3, [pc, #320]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 80042d0:	689b      	ldr	r3, [r3, #8]
 80042d2:	f003 030c 	and.w	r3, r3, #12
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d00b      	beq.n	80042f2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80042da:	4b4d      	ldr	r3, [pc, #308]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 80042dc:	689b      	ldr	r3, [r3, #8]
 80042de:	f003 030c 	and.w	r3, r3, #12
 80042e2:	2b08      	cmp	r3, #8
 80042e4:	d11c      	bne.n	8004320 <HAL_RCC_OscConfig+0x190>
 80042e6:	4b4a      	ldr	r3, [pc, #296]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d116      	bne.n	8004320 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042f2:	4b47      	ldr	r3, [pc, #284]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f003 0302 	and.w	r3, r3, #2
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d005      	beq.n	800430a <HAL_RCC_OscConfig+0x17a>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	68db      	ldr	r3, [r3, #12]
 8004302:	2b01      	cmp	r3, #1
 8004304:	d001      	beq.n	800430a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e1df      	b.n	80046ca <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800430a:	4b41      	ldr	r3, [pc, #260]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	691b      	ldr	r3, [r3, #16]
 8004316:	00db      	lsls	r3, r3, #3
 8004318:	493d      	ldr	r1, [pc, #244]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 800431a:	4313      	orrs	r3, r2
 800431c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800431e:	e040      	b.n	80043a2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	68db      	ldr	r3, [r3, #12]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d023      	beq.n	8004370 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004328:	4b39      	ldr	r3, [pc, #228]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a38      	ldr	r2, [pc, #224]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 800432e:	f043 0301 	orr.w	r3, r3, #1
 8004332:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004334:	f7fe fc90 	bl	8002c58 <HAL_GetTick>
 8004338:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800433a:	e008      	b.n	800434e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800433c:	f7fe fc8c 	bl	8002c58 <HAL_GetTick>
 8004340:	4602      	mov	r2, r0
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	1ad3      	subs	r3, r2, r3
 8004346:	2b02      	cmp	r3, #2
 8004348:	d901      	bls.n	800434e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800434a:	2303      	movs	r3, #3
 800434c:	e1bd      	b.n	80046ca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800434e:	4b30      	ldr	r3, [pc, #192]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f003 0302 	and.w	r3, r3, #2
 8004356:	2b00      	cmp	r3, #0
 8004358:	d0f0      	beq.n	800433c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800435a:	4b2d      	ldr	r3, [pc, #180]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	691b      	ldr	r3, [r3, #16]
 8004366:	00db      	lsls	r3, r3, #3
 8004368:	4929      	ldr	r1, [pc, #164]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 800436a:	4313      	orrs	r3, r2
 800436c:	600b      	str	r3, [r1, #0]
 800436e:	e018      	b.n	80043a2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004370:	4b27      	ldr	r3, [pc, #156]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a26      	ldr	r2, [pc, #152]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 8004376:	f023 0301 	bic.w	r3, r3, #1
 800437a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800437c:	f7fe fc6c 	bl	8002c58 <HAL_GetTick>
 8004380:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004382:	e008      	b.n	8004396 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004384:	f7fe fc68 	bl	8002c58 <HAL_GetTick>
 8004388:	4602      	mov	r2, r0
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	1ad3      	subs	r3, r2, r3
 800438e:	2b02      	cmp	r3, #2
 8004390:	d901      	bls.n	8004396 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004392:	2303      	movs	r3, #3
 8004394:	e199      	b.n	80046ca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004396:	4b1e      	ldr	r3, [pc, #120]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 0302 	and.w	r3, r3, #2
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d1f0      	bne.n	8004384 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f003 0308 	and.w	r3, r3, #8
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d038      	beq.n	8004420 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	695b      	ldr	r3, [r3, #20]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d019      	beq.n	80043ea <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80043b6:	4b16      	ldr	r3, [pc, #88]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 80043b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043ba:	4a15      	ldr	r2, [pc, #84]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 80043bc:	f043 0301 	orr.w	r3, r3, #1
 80043c0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043c2:	f7fe fc49 	bl	8002c58 <HAL_GetTick>
 80043c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043c8:	e008      	b.n	80043dc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043ca:	f7fe fc45 	bl	8002c58 <HAL_GetTick>
 80043ce:	4602      	mov	r2, r0
 80043d0:	693b      	ldr	r3, [r7, #16]
 80043d2:	1ad3      	subs	r3, r2, r3
 80043d4:	2b02      	cmp	r3, #2
 80043d6:	d901      	bls.n	80043dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80043d8:	2303      	movs	r3, #3
 80043da:	e176      	b.n	80046ca <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043dc:	4b0c      	ldr	r3, [pc, #48]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 80043de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043e0:	f003 0302 	and.w	r3, r3, #2
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d0f0      	beq.n	80043ca <HAL_RCC_OscConfig+0x23a>
 80043e8:	e01a      	b.n	8004420 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80043ea:	4b09      	ldr	r3, [pc, #36]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 80043ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043ee:	4a08      	ldr	r2, [pc, #32]	@ (8004410 <HAL_RCC_OscConfig+0x280>)
 80043f0:	f023 0301 	bic.w	r3, r3, #1
 80043f4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043f6:	f7fe fc2f 	bl	8002c58 <HAL_GetTick>
 80043fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043fc:	e00a      	b.n	8004414 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043fe:	f7fe fc2b 	bl	8002c58 <HAL_GetTick>
 8004402:	4602      	mov	r2, r0
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	1ad3      	subs	r3, r2, r3
 8004408:	2b02      	cmp	r3, #2
 800440a:	d903      	bls.n	8004414 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800440c:	2303      	movs	r3, #3
 800440e:	e15c      	b.n	80046ca <HAL_RCC_OscConfig+0x53a>
 8004410:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004414:	4b91      	ldr	r3, [pc, #580]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 8004416:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004418:	f003 0302 	and.w	r3, r3, #2
 800441c:	2b00      	cmp	r3, #0
 800441e:	d1ee      	bne.n	80043fe <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f003 0304 	and.w	r3, r3, #4
 8004428:	2b00      	cmp	r3, #0
 800442a:	f000 80a4 	beq.w	8004576 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800442e:	4b8b      	ldr	r3, [pc, #556]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 8004430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004432:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004436:	2b00      	cmp	r3, #0
 8004438:	d10d      	bne.n	8004456 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800443a:	4b88      	ldr	r3, [pc, #544]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 800443c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800443e:	4a87      	ldr	r2, [pc, #540]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 8004440:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004444:	6413      	str	r3, [r2, #64]	@ 0x40
 8004446:	4b85      	ldr	r3, [pc, #532]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 8004448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800444a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800444e:	60bb      	str	r3, [r7, #8]
 8004450:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004452:	2301      	movs	r3, #1
 8004454:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004456:	4b82      	ldr	r3, [pc, #520]	@ (8004660 <HAL_RCC_OscConfig+0x4d0>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800445e:	2b00      	cmp	r3, #0
 8004460:	d118      	bne.n	8004494 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004462:	4b7f      	ldr	r3, [pc, #508]	@ (8004660 <HAL_RCC_OscConfig+0x4d0>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4a7e      	ldr	r2, [pc, #504]	@ (8004660 <HAL_RCC_OscConfig+0x4d0>)
 8004468:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800446c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800446e:	f7fe fbf3 	bl	8002c58 <HAL_GetTick>
 8004472:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004474:	e008      	b.n	8004488 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004476:	f7fe fbef 	bl	8002c58 <HAL_GetTick>
 800447a:	4602      	mov	r2, r0
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	1ad3      	subs	r3, r2, r3
 8004480:	2b64      	cmp	r3, #100	@ 0x64
 8004482:	d901      	bls.n	8004488 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004484:	2303      	movs	r3, #3
 8004486:	e120      	b.n	80046ca <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004488:	4b75      	ldr	r3, [pc, #468]	@ (8004660 <HAL_RCC_OscConfig+0x4d0>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004490:	2b00      	cmp	r3, #0
 8004492:	d0f0      	beq.n	8004476 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	2b01      	cmp	r3, #1
 800449a:	d106      	bne.n	80044aa <HAL_RCC_OscConfig+0x31a>
 800449c:	4b6f      	ldr	r3, [pc, #444]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 800449e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044a0:	4a6e      	ldr	r2, [pc, #440]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 80044a2:	f043 0301 	orr.w	r3, r3, #1
 80044a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80044a8:	e02d      	b.n	8004506 <HAL_RCC_OscConfig+0x376>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	689b      	ldr	r3, [r3, #8]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d10c      	bne.n	80044cc <HAL_RCC_OscConfig+0x33c>
 80044b2:	4b6a      	ldr	r3, [pc, #424]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 80044b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044b6:	4a69      	ldr	r2, [pc, #420]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 80044b8:	f023 0301 	bic.w	r3, r3, #1
 80044bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80044be:	4b67      	ldr	r3, [pc, #412]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 80044c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044c2:	4a66      	ldr	r2, [pc, #408]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 80044c4:	f023 0304 	bic.w	r3, r3, #4
 80044c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80044ca:	e01c      	b.n	8004506 <HAL_RCC_OscConfig+0x376>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	2b05      	cmp	r3, #5
 80044d2:	d10c      	bne.n	80044ee <HAL_RCC_OscConfig+0x35e>
 80044d4:	4b61      	ldr	r3, [pc, #388]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 80044d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044d8:	4a60      	ldr	r2, [pc, #384]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 80044da:	f043 0304 	orr.w	r3, r3, #4
 80044de:	6713      	str	r3, [r2, #112]	@ 0x70
 80044e0:	4b5e      	ldr	r3, [pc, #376]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 80044e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044e4:	4a5d      	ldr	r2, [pc, #372]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 80044e6:	f043 0301 	orr.w	r3, r3, #1
 80044ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80044ec:	e00b      	b.n	8004506 <HAL_RCC_OscConfig+0x376>
 80044ee:	4b5b      	ldr	r3, [pc, #364]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 80044f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044f2:	4a5a      	ldr	r2, [pc, #360]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 80044f4:	f023 0301 	bic.w	r3, r3, #1
 80044f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80044fa:	4b58      	ldr	r3, [pc, #352]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 80044fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044fe:	4a57      	ldr	r2, [pc, #348]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 8004500:	f023 0304 	bic.w	r3, r3, #4
 8004504:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d015      	beq.n	800453a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800450e:	f7fe fba3 	bl	8002c58 <HAL_GetTick>
 8004512:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004514:	e00a      	b.n	800452c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004516:	f7fe fb9f 	bl	8002c58 <HAL_GetTick>
 800451a:	4602      	mov	r2, r0
 800451c:	693b      	ldr	r3, [r7, #16]
 800451e:	1ad3      	subs	r3, r2, r3
 8004520:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004524:	4293      	cmp	r3, r2
 8004526:	d901      	bls.n	800452c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004528:	2303      	movs	r3, #3
 800452a:	e0ce      	b.n	80046ca <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800452c:	4b4b      	ldr	r3, [pc, #300]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 800452e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004530:	f003 0302 	and.w	r3, r3, #2
 8004534:	2b00      	cmp	r3, #0
 8004536:	d0ee      	beq.n	8004516 <HAL_RCC_OscConfig+0x386>
 8004538:	e014      	b.n	8004564 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800453a:	f7fe fb8d 	bl	8002c58 <HAL_GetTick>
 800453e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004540:	e00a      	b.n	8004558 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004542:	f7fe fb89 	bl	8002c58 <HAL_GetTick>
 8004546:	4602      	mov	r2, r0
 8004548:	693b      	ldr	r3, [r7, #16]
 800454a:	1ad3      	subs	r3, r2, r3
 800454c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004550:	4293      	cmp	r3, r2
 8004552:	d901      	bls.n	8004558 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004554:	2303      	movs	r3, #3
 8004556:	e0b8      	b.n	80046ca <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004558:	4b40      	ldr	r3, [pc, #256]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 800455a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800455c:	f003 0302 	and.w	r3, r3, #2
 8004560:	2b00      	cmp	r3, #0
 8004562:	d1ee      	bne.n	8004542 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004564:	7dfb      	ldrb	r3, [r7, #23]
 8004566:	2b01      	cmp	r3, #1
 8004568:	d105      	bne.n	8004576 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800456a:	4b3c      	ldr	r3, [pc, #240]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 800456c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800456e:	4a3b      	ldr	r2, [pc, #236]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 8004570:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004574:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	699b      	ldr	r3, [r3, #24]
 800457a:	2b00      	cmp	r3, #0
 800457c:	f000 80a4 	beq.w	80046c8 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004580:	4b36      	ldr	r3, [pc, #216]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	f003 030c 	and.w	r3, r3, #12
 8004588:	2b08      	cmp	r3, #8
 800458a:	d06b      	beq.n	8004664 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	699b      	ldr	r3, [r3, #24]
 8004590:	2b02      	cmp	r3, #2
 8004592:	d149      	bne.n	8004628 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004594:	4b31      	ldr	r3, [pc, #196]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a30      	ldr	r2, [pc, #192]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 800459a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800459e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045a0:	f7fe fb5a 	bl	8002c58 <HAL_GetTick>
 80045a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045a6:	e008      	b.n	80045ba <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045a8:	f7fe fb56 	bl	8002c58 <HAL_GetTick>
 80045ac:	4602      	mov	r2, r0
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	1ad3      	subs	r3, r2, r3
 80045b2:	2b02      	cmp	r3, #2
 80045b4:	d901      	bls.n	80045ba <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80045b6:	2303      	movs	r3, #3
 80045b8:	e087      	b.n	80046ca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045ba:	4b28      	ldr	r3, [pc, #160]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d1f0      	bne.n	80045a8 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	69da      	ldr	r2, [r3, #28]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6a1b      	ldr	r3, [r3, #32]
 80045ce:	431a      	orrs	r2, r3
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045d4:	019b      	lsls	r3, r3, #6
 80045d6:	431a      	orrs	r2, r3
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045dc:	085b      	lsrs	r3, r3, #1
 80045de:	3b01      	subs	r3, #1
 80045e0:	041b      	lsls	r3, r3, #16
 80045e2:	431a      	orrs	r2, r3
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045e8:	061b      	lsls	r3, r3, #24
 80045ea:	4313      	orrs	r3, r2
 80045ec:	4a1b      	ldr	r2, [pc, #108]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 80045ee:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80045f2:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80045f4:	4b19      	ldr	r3, [pc, #100]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a18      	ldr	r2, [pc, #96]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 80045fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80045fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004600:	f7fe fb2a 	bl	8002c58 <HAL_GetTick>
 8004604:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004606:	e008      	b.n	800461a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004608:	f7fe fb26 	bl	8002c58 <HAL_GetTick>
 800460c:	4602      	mov	r2, r0
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	1ad3      	subs	r3, r2, r3
 8004612:	2b02      	cmp	r3, #2
 8004614:	d901      	bls.n	800461a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8004616:	2303      	movs	r3, #3
 8004618:	e057      	b.n	80046ca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800461a:	4b10      	ldr	r3, [pc, #64]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004622:	2b00      	cmp	r3, #0
 8004624:	d0f0      	beq.n	8004608 <HAL_RCC_OscConfig+0x478>
 8004626:	e04f      	b.n	80046c8 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004628:	4b0c      	ldr	r3, [pc, #48]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a0b      	ldr	r2, [pc, #44]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 800462e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004632:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004634:	f7fe fb10 	bl	8002c58 <HAL_GetTick>
 8004638:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800463a:	e008      	b.n	800464e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800463c:	f7fe fb0c 	bl	8002c58 <HAL_GetTick>
 8004640:	4602      	mov	r2, r0
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	1ad3      	subs	r3, r2, r3
 8004646:	2b02      	cmp	r3, #2
 8004648:	d901      	bls.n	800464e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800464a:	2303      	movs	r3, #3
 800464c:	e03d      	b.n	80046ca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800464e:	4b03      	ldr	r3, [pc, #12]	@ (800465c <HAL_RCC_OscConfig+0x4cc>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004656:	2b00      	cmp	r3, #0
 8004658:	d1f0      	bne.n	800463c <HAL_RCC_OscConfig+0x4ac>
 800465a:	e035      	b.n	80046c8 <HAL_RCC_OscConfig+0x538>
 800465c:	40023800 	.word	0x40023800
 8004660:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004664:	4b1b      	ldr	r3, [pc, #108]	@ (80046d4 <HAL_RCC_OscConfig+0x544>)
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	699b      	ldr	r3, [r3, #24]
 800466e:	2b01      	cmp	r3, #1
 8004670:	d028      	beq.n	80046c4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800467c:	429a      	cmp	r2, r3
 800467e:	d121      	bne.n	80046c4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800468a:	429a      	cmp	r2, r3
 800468c:	d11a      	bne.n	80046c4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800468e:	68fa      	ldr	r2, [r7, #12]
 8004690:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004694:	4013      	ands	r3, r2
 8004696:	687a      	ldr	r2, [r7, #4]
 8004698:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800469a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800469c:	4293      	cmp	r3, r2
 800469e:	d111      	bne.n	80046c4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046aa:	085b      	lsrs	r3, r3, #1
 80046ac:	3b01      	subs	r3, #1
 80046ae:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d107      	bne.n	80046c4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046be:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80046c0:	429a      	cmp	r2, r3
 80046c2:	d001      	beq.n	80046c8 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80046c4:	2301      	movs	r3, #1
 80046c6:	e000      	b.n	80046ca <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80046c8:	2300      	movs	r3, #0
}
 80046ca:	4618      	mov	r0, r3
 80046cc:	3718      	adds	r7, #24
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bd80      	pop	{r7, pc}
 80046d2:	bf00      	nop
 80046d4:	40023800 	.word	0x40023800

080046d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b084      	sub	sp, #16
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
 80046e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80046e2:	2300      	movs	r3, #0
 80046e4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d101      	bne.n	80046f0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80046ec:	2301      	movs	r3, #1
 80046ee:	e0d0      	b.n	8004892 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80046f0:	4b6a      	ldr	r3, [pc, #424]	@ (800489c <HAL_RCC_ClockConfig+0x1c4>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f003 030f 	and.w	r3, r3, #15
 80046f8:	683a      	ldr	r2, [r7, #0]
 80046fa:	429a      	cmp	r2, r3
 80046fc:	d910      	bls.n	8004720 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046fe:	4b67      	ldr	r3, [pc, #412]	@ (800489c <HAL_RCC_ClockConfig+0x1c4>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f023 020f 	bic.w	r2, r3, #15
 8004706:	4965      	ldr	r1, [pc, #404]	@ (800489c <HAL_RCC_ClockConfig+0x1c4>)
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	4313      	orrs	r3, r2
 800470c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800470e:	4b63      	ldr	r3, [pc, #396]	@ (800489c <HAL_RCC_ClockConfig+0x1c4>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f003 030f 	and.w	r3, r3, #15
 8004716:	683a      	ldr	r2, [r7, #0]
 8004718:	429a      	cmp	r2, r3
 800471a:	d001      	beq.n	8004720 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800471c:	2301      	movs	r3, #1
 800471e:	e0b8      	b.n	8004892 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f003 0302 	and.w	r3, r3, #2
 8004728:	2b00      	cmp	r3, #0
 800472a:	d020      	beq.n	800476e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f003 0304 	and.w	r3, r3, #4
 8004734:	2b00      	cmp	r3, #0
 8004736:	d005      	beq.n	8004744 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004738:	4b59      	ldr	r3, [pc, #356]	@ (80048a0 <HAL_RCC_ClockConfig+0x1c8>)
 800473a:	689b      	ldr	r3, [r3, #8]
 800473c:	4a58      	ldr	r2, [pc, #352]	@ (80048a0 <HAL_RCC_ClockConfig+0x1c8>)
 800473e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004742:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f003 0308 	and.w	r3, r3, #8
 800474c:	2b00      	cmp	r3, #0
 800474e:	d005      	beq.n	800475c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004750:	4b53      	ldr	r3, [pc, #332]	@ (80048a0 <HAL_RCC_ClockConfig+0x1c8>)
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	4a52      	ldr	r2, [pc, #328]	@ (80048a0 <HAL_RCC_ClockConfig+0x1c8>)
 8004756:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800475a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800475c:	4b50      	ldr	r3, [pc, #320]	@ (80048a0 <HAL_RCC_ClockConfig+0x1c8>)
 800475e:	689b      	ldr	r3, [r3, #8]
 8004760:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	494d      	ldr	r1, [pc, #308]	@ (80048a0 <HAL_RCC_ClockConfig+0x1c8>)
 800476a:	4313      	orrs	r3, r2
 800476c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f003 0301 	and.w	r3, r3, #1
 8004776:	2b00      	cmp	r3, #0
 8004778:	d040      	beq.n	80047fc <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	2b01      	cmp	r3, #1
 8004780:	d107      	bne.n	8004792 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004782:	4b47      	ldr	r3, [pc, #284]	@ (80048a0 <HAL_RCC_ClockConfig+0x1c8>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800478a:	2b00      	cmp	r3, #0
 800478c:	d115      	bne.n	80047ba <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	e07f      	b.n	8004892 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	2b02      	cmp	r3, #2
 8004798:	d107      	bne.n	80047aa <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800479a:	4b41      	ldr	r3, [pc, #260]	@ (80048a0 <HAL_RCC_ClockConfig+0x1c8>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d109      	bne.n	80047ba <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80047a6:	2301      	movs	r3, #1
 80047a8:	e073      	b.n	8004892 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047aa:	4b3d      	ldr	r3, [pc, #244]	@ (80048a0 <HAL_RCC_ClockConfig+0x1c8>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 0302 	and.w	r3, r3, #2
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d101      	bne.n	80047ba <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	e06b      	b.n	8004892 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047ba:	4b39      	ldr	r3, [pc, #228]	@ (80048a0 <HAL_RCC_ClockConfig+0x1c8>)
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	f023 0203 	bic.w	r2, r3, #3
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	4936      	ldr	r1, [pc, #216]	@ (80048a0 <HAL_RCC_ClockConfig+0x1c8>)
 80047c8:	4313      	orrs	r3, r2
 80047ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047cc:	f7fe fa44 	bl	8002c58 <HAL_GetTick>
 80047d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047d2:	e00a      	b.n	80047ea <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047d4:	f7fe fa40 	bl	8002c58 <HAL_GetTick>
 80047d8:	4602      	mov	r2, r0
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	1ad3      	subs	r3, r2, r3
 80047de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d901      	bls.n	80047ea <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80047e6:	2303      	movs	r3, #3
 80047e8:	e053      	b.n	8004892 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047ea:	4b2d      	ldr	r3, [pc, #180]	@ (80048a0 <HAL_RCC_ClockConfig+0x1c8>)
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	f003 020c 	and.w	r2, r3, #12
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	009b      	lsls	r3, r3, #2
 80047f8:	429a      	cmp	r2, r3
 80047fa:	d1eb      	bne.n	80047d4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80047fc:	4b27      	ldr	r3, [pc, #156]	@ (800489c <HAL_RCC_ClockConfig+0x1c4>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f003 030f 	and.w	r3, r3, #15
 8004804:	683a      	ldr	r2, [r7, #0]
 8004806:	429a      	cmp	r2, r3
 8004808:	d210      	bcs.n	800482c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800480a:	4b24      	ldr	r3, [pc, #144]	@ (800489c <HAL_RCC_ClockConfig+0x1c4>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f023 020f 	bic.w	r2, r3, #15
 8004812:	4922      	ldr	r1, [pc, #136]	@ (800489c <HAL_RCC_ClockConfig+0x1c4>)
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	4313      	orrs	r3, r2
 8004818:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800481a:	4b20      	ldr	r3, [pc, #128]	@ (800489c <HAL_RCC_ClockConfig+0x1c4>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f003 030f 	and.w	r3, r3, #15
 8004822:	683a      	ldr	r2, [r7, #0]
 8004824:	429a      	cmp	r2, r3
 8004826:	d001      	beq.n	800482c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004828:	2301      	movs	r3, #1
 800482a:	e032      	b.n	8004892 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f003 0304 	and.w	r3, r3, #4
 8004834:	2b00      	cmp	r3, #0
 8004836:	d008      	beq.n	800484a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004838:	4b19      	ldr	r3, [pc, #100]	@ (80048a0 <HAL_RCC_ClockConfig+0x1c8>)
 800483a:	689b      	ldr	r3, [r3, #8]
 800483c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	68db      	ldr	r3, [r3, #12]
 8004844:	4916      	ldr	r1, [pc, #88]	@ (80048a0 <HAL_RCC_ClockConfig+0x1c8>)
 8004846:	4313      	orrs	r3, r2
 8004848:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f003 0308 	and.w	r3, r3, #8
 8004852:	2b00      	cmp	r3, #0
 8004854:	d009      	beq.n	800486a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004856:	4b12      	ldr	r3, [pc, #72]	@ (80048a0 <HAL_RCC_ClockConfig+0x1c8>)
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	691b      	ldr	r3, [r3, #16]
 8004862:	00db      	lsls	r3, r3, #3
 8004864:	490e      	ldr	r1, [pc, #56]	@ (80048a0 <HAL_RCC_ClockConfig+0x1c8>)
 8004866:	4313      	orrs	r3, r2
 8004868:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800486a:	f000 f821 	bl	80048b0 <HAL_RCC_GetSysClockFreq>
 800486e:	4602      	mov	r2, r0
 8004870:	4b0b      	ldr	r3, [pc, #44]	@ (80048a0 <HAL_RCC_ClockConfig+0x1c8>)
 8004872:	689b      	ldr	r3, [r3, #8]
 8004874:	091b      	lsrs	r3, r3, #4
 8004876:	f003 030f 	and.w	r3, r3, #15
 800487a:	490a      	ldr	r1, [pc, #40]	@ (80048a4 <HAL_RCC_ClockConfig+0x1cc>)
 800487c:	5ccb      	ldrb	r3, [r1, r3]
 800487e:	fa22 f303 	lsr.w	r3, r2, r3
 8004882:	4a09      	ldr	r2, [pc, #36]	@ (80048a8 <HAL_RCC_ClockConfig+0x1d0>)
 8004884:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004886:	4b09      	ldr	r3, [pc, #36]	@ (80048ac <HAL_RCC_ClockConfig+0x1d4>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4618      	mov	r0, r3
 800488c:	f7fe f9a0 	bl	8002bd0 <HAL_InitTick>

  return HAL_OK;
 8004890:	2300      	movs	r3, #0
}
 8004892:	4618      	mov	r0, r3
 8004894:	3710      	adds	r7, #16
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}
 800489a:	bf00      	nop
 800489c:	40023c00 	.word	0x40023c00
 80048a0:	40023800 	.word	0x40023800
 80048a4:	0800a860 	.word	0x0800a860
 80048a8:	2000001c 	.word	0x2000001c
 80048ac:	20000020 	.word	0x20000020

080048b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80048b4:	b090      	sub	sp, #64	@ 0x40
 80048b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80048b8:	2300      	movs	r3, #0
 80048ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80048bc:	2300      	movs	r3, #0
 80048be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80048c0:	2300      	movs	r3, #0
 80048c2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 80048c4:	2300      	movs	r3, #0
 80048c6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80048c8:	4b59      	ldr	r3, [pc, #356]	@ (8004a30 <HAL_RCC_GetSysClockFreq+0x180>)
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	f003 030c 	and.w	r3, r3, #12
 80048d0:	2b08      	cmp	r3, #8
 80048d2:	d00d      	beq.n	80048f0 <HAL_RCC_GetSysClockFreq+0x40>
 80048d4:	2b08      	cmp	r3, #8
 80048d6:	f200 80a1 	bhi.w	8004a1c <HAL_RCC_GetSysClockFreq+0x16c>
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d002      	beq.n	80048e4 <HAL_RCC_GetSysClockFreq+0x34>
 80048de:	2b04      	cmp	r3, #4
 80048e0:	d003      	beq.n	80048ea <HAL_RCC_GetSysClockFreq+0x3a>
 80048e2:	e09b      	b.n	8004a1c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80048e4:	4b53      	ldr	r3, [pc, #332]	@ (8004a34 <HAL_RCC_GetSysClockFreq+0x184>)
 80048e6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80048e8:	e09b      	b.n	8004a22 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80048ea:	4b53      	ldr	r3, [pc, #332]	@ (8004a38 <HAL_RCC_GetSysClockFreq+0x188>)
 80048ec:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80048ee:	e098      	b.n	8004a22 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80048f0:	4b4f      	ldr	r3, [pc, #316]	@ (8004a30 <HAL_RCC_GetSysClockFreq+0x180>)
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80048f8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80048fa:	4b4d      	ldr	r3, [pc, #308]	@ (8004a30 <HAL_RCC_GetSysClockFreq+0x180>)
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004902:	2b00      	cmp	r3, #0
 8004904:	d028      	beq.n	8004958 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004906:	4b4a      	ldr	r3, [pc, #296]	@ (8004a30 <HAL_RCC_GetSysClockFreq+0x180>)
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	099b      	lsrs	r3, r3, #6
 800490c:	2200      	movs	r2, #0
 800490e:	623b      	str	r3, [r7, #32]
 8004910:	627a      	str	r2, [r7, #36]	@ 0x24
 8004912:	6a3b      	ldr	r3, [r7, #32]
 8004914:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004918:	2100      	movs	r1, #0
 800491a:	4b47      	ldr	r3, [pc, #284]	@ (8004a38 <HAL_RCC_GetSysClockFreq+0x188>)
 800491c:	fb03 f201 	mul.w	r2, r3, r1
 8004920:	2300      	movs	r3, #0
 8004922:	fb00 f303 	mul.w	r3, r0, r3
 8004926:	4413      	add	r3, r2
 8004928:	4a43      	ldr	r2, [pc, #268]	@ (8004a38 <HAL_RCC_GetSysClockFreq+0x188>)
 800492a:	fba0 1202 	umull	r1, r2, r0, r2
 800492e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004930:	460a      	mov	r2, r1
 8004932:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004934:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004936:	4413      	add	r3, r2
 8004938:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800493a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800493c:	2200      	movs	r2, #0
 800493e:	61bb      	str	r3, [r7, #24]
 8004940:	61fa      	str	r2, [r7, #28]
 8004942:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004946:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800494a:	f7fc f99d 	bl	8000c88 <__aeabi_uldivmod>
 800494e:	4602      	mov	r2, r0
 8004950:	460b      	mov	r3, r1
 8004952:	4613      	mov	r3, r2
 8004954:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004956:	e053      	b.n	8004a00 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004958:	4b35      	ldr	r3, [pc, #212]	@ (8004a30 <HAL_RCC_GetSysClockFreq+0x180>)
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	099b      	lsrs	r3, r3, #6
 800495e:	2200      	movs	r2, #0
 8004960:	613b      	str	r3, [r7, #16]
 8004962:	617a      	str	r2, [r7, #20]
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800496a:	f04f 0b00 	mov.w	fp, #0
 800496e:	4652      	mov	r2, sl
 8004970:	465b      	mov	r3, fp
 8004972:	f04f 0000 	mov.w	r0, #0
 8004976:	f04f 0100 	mov.w	r1, #0
 800497a:	0159      	lsls	r1, r3, #5
 800497c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004980:	0150      	lsls	r0, r2, #5
 8004982:	4602      	mov	r2, r0
 8004984:	460b      	mov	r3, r1
 8004986:	ebb2 080a 	subs.w	r8, r2, sl
 800498a:	eb63 090b 	sbc.w	r9, r3, fp
 800498e:	f04f 0200 	mov.w	r2, #0
 8004992:	f04f 0300 	mov.w	r3, #0
 8004996:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800499a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800499e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80049a2:	ebb2 0408 	subs.w	r4, r2, r8
 80049a6:	eb63 0509 	sbc.w	r5, r3, r9
 80049aa:	f04f 0200 	mov.w	r2, #0
 80049ae:	f04f 0300 	mov.w	r3, #0
 80049b2:	00eb      	lsls	r3, r5, #3
 80049b4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80049b8:	00e2      	lsls	r2, r4, #3
 80049ba:	4614      	mov	r4, r2
 80049bc:	461d      	mov	r5, r3
 80049be:	eb14 030a 	adds.w	r3, r4, sl
 80049c2:	603b      	str	r3, [r7, #0]
 80049c4:	eb45 030b 	adc.w	r3, r5, fp
 80049c8:	607b      	str	r3, [r7, #4]
 80049ca:	f04f 0200 	mov.w	r2, #0
 80049ce:	f04f 0300 	mov.w	r3, #0
 80049d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80049d6:	4629      	mov	r1, r5
 80049d8:	028b      	lsls	r3, r1, #10
 80049da:	4621      	mov	r1, r4
 80049dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80049e0:	4621      	mov	r1, r4
 80049e2:	028a      	lsls	r2, r1, #10
 80049e4:	4610      	mov	r0, r2
 80049e6:	4619      	mov	r1, r3
 80049e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049ea:	2200      	movs	r2, #0
 80049ec:	60bb      	str	r3, [r7, #8]
 80049ee:	60fa      	str	r2, [r7, #12]
 80049f0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80049f4:	f7fc f948 	bl	8000c88 <__aeabi_uldivmod>
 80049f8:	4602      	mov	r2, r0
 80049fa:	460b      	mov	r3, r1
 80049fc:	4613      	mov	r3, r2
 80049fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004a00:	4b0b      	ldr	r3, [pc, #44]	@ (8004a30 <HAL_RCC_GetSysClockFreq+0x180>)
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	0c1b      	lsrs	r3, r3, #16
 8004a06:	f003 0303 	and.w	r3, r3, #3
 8004a0a:	3301      	adds	r3, #1
 8004a0c:	005b      	lsls	r3, r3, #1
 8004a0e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004a10:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004a12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a14:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a18:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004a1a:	e002      	b.n	8004a22 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004a1c:	4b05      	ldr	r3, [pc, #20]	@ (8004a34 <HAL_RCC_GetSysClockFreq+0x184>)
 8004a1e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004a20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004a24:	4618      	mov	r0, r3
 8004a26:	3740      	adds	r7, #64	@ 0x40
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a2e:	bf00      	nop
 8004a30:	40023800 	.word	0x40023800
 8004a34:	00f42400 	.word	0x00f42400
 8004a38:	017d7840 	.word	0x017d7840

08004a3c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a40:	4b03      	ldr	r3, [pc, #12]	@ (8004a50 <HAL_RCC_GetHCLKFreq+0x14>)
 8004a42:	681b      	ldr	r3, [r3, #0]
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	46bd      	mov	sp, r7
 8004a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4c:	4770      	bx	lr
 8004a4e:	bf00      	nop
 8004a50:	2000001c 	.word	0x2000001c

08004a54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004a58:	f7ff fff0 	bl	8004a3c <HAL_RCC_GetHCLKFreq>
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	4b05      	ldr	r3, [pc, #20]	@ (8004a74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a60:	689b      	ldr	r3, [r3, #8]
 8004a62:	0a9b      	lsrs	r3, r3, #10
 8004a64:	f003 0307 	and.w	r3, r3, #7
 8004a68:	4903      	ldr	r1, [pc, #12]	@ (8004a78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a6a:	5ccb      	ldrb	r3, [r1, r3]
 8004a6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a70:	4618      	mov	r0, r3
 8004a72:	bd80      	pop	{r7, pc}
 8004a74:	40023800 	.word	0x40023800
 8004a78:	0800a870 	.word	0x0800a870

08004a7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004a80:	f7ff ffdc 	bl	8004a3c <HAL_RCC_GetHCLKFreq>
 8004a84:	4602      	mov	r2, r0
 8004a86:	4b05      	ldr	r3, [pc, #20]	@ (8004a9c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a88:	689b      	ldr	r3, [r3, #8]
 8004a8a:	0b5b      	lsrs	r3, r3, #13
 8004a8c:	f003 0307 	and.w	r3, r3, #7
 8004a90:	4903      	ldr	r1, [pc, #12]	@ (8004aa0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a92:	5ccb      	ldrb	r3, [r1, r3]
 8004a94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	bd80      	pop	{r7, pc}
 8004a9c:	40023800 	.word	0x40023800
 8004aa0:	0800a870 	.word	0x0800a870

08004aa4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b088      	sub	sp, #32
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004aac:	2300      	movs	r3, #0
 8004aae:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004abc:	2300      	movs	r3, #0
 8004abe:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f003 0301 	and.w	r3, r3, #1
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d012      	beq.n	8004af2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004acc:	4b69      	ldr	r3, [pc, #420]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	4a68      	ldr	r2, [pc, #416]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ad2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004ad6:	6093      	str	r3, [r2, #8]
 8004ad8:	4b66      	ldr	r3, [pc, #408]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ada:	689a      	ldr	r2, [r3, #8]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ae0:	4964      	ldr	r1, [pc, #400]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d101      	bne.n	8004af2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004aee:	2301      	movs	r3, #1
 8004af0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d017      	beq.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004afe:	4b5d      	ldr	r3, [pc, #372]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b04:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b0c:	4959      	ldr	r1, [pc, #356]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b18:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b1c:	d101      	bne.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d101      	bne.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d017      	beq.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004b3a:	4b4e      	ldr	r3, [pc, #312]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b40:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b48:	494a      	ldr	r1, [pc, #296]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b54:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004b58:	d101      	bne.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d101      	bne.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004b66:	2301      	movs	r3, #1
 8004b68:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d001      	beq.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004b76:	2301      	movs	r3, #1
 8004b78:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f003 0320 	and.w	r3, r3, #32
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	f000 808b 	beq.w	8004c9e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004b88:	4b3a      	ldr	r3, [pc, #232]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b8c:	4a39      	ldr	r2, [pc, #228]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b92:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b94:	4b37      	ldr	r3, [pc, #220]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b9c:	60bb      	str	r3, [r7, #8]
 8004b9e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004ba0:	4b35      	ldr	r3, [pc, #212]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a34      	ldr	r2, [pc, #208]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004ba6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004baa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004bac:	f7fe f854 	bl	8002c58 <HAL_GetTick>
 8004bb0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004bb2:	e008      	b.n	8004bc6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bb4:	f7fe f850 	bl	8002c58 <HAL_GetTick>
 8004bb8:	4602      	mov	r2, r0
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	1ad3      	subs	r3, r2, r3
 8004bbe:	2b64      	cmp	r3, #100	@ 0x64
 8004bc0:	d901      	bls.n	8004bc6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004bc2:	2303      	movs	r3, #3
 8004bc4:	e357      	b.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004bc6:	4b2c      	ldr	r3, [pc, #176]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d0f0      	beq.n	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004bd2:	4b28      	ldr	r3, [pc, #160]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bd6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bda:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d035      	beq.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004be6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bea:	693a      	ldr	r2, [r7, #16]
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d02e      	beq.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004bf0:	4b20      	ldr	r3, [pc, #128]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bf2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bf4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004bf8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004bfa:	4b1e      	ldr	r3, [pc, #120]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bfe:	4a1d      	ldr	r2, [pc, #116]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c04:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004c06:	4b1b      	ldr	r3, [pc, #108]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c0a:	4a1a      	ldr	r2, [pc, #104]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c10:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004c12:	4a18      	ldr	r2, [pc, #96]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c14:	693b      	ldr	r3, [r7, #16]
 8004c16:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004c18:	4b16      	ldr	r3, [pc, #88]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c1c:	f003 0301 	and.w	r3, r3, #1
 8004c20:	2b01      	cmp	r3, #1
 8004c22:	d114      	bne.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c24:	f7fe f818 	bl	8002c58 <HAL_GetTick>
 8004c28:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c2a:	e00a      	b.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c2c:	f7fe f814 	bl	8002c58 <HAL_GetTick>
 8004c30:	4602      	mov	r2, r0
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	1ad3      	subs	r3, r2, r3
 8004c36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d901      	bls.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004c3e:	2303      	movs	r3, #3
 8004c40:	e319      	b.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c42:	4b0c      	ldr	r3, [pc, #48]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c46:	f003 0302 	and.w	r3, r3, #2
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d0ee      	beq.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c56:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c5a:	d111      	bne.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004c5c:	4b05      	ldr	r3, [pc, #20]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004c68:	4b04      	ldr	r3, [pc, #16]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004c6a:	400b      	ands	r3, r1
 8004c6c:	4901      	ldr	r1, [pc, #4]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	608b      	str	r3, [r1, #8]
 8004c72:	e00b      	b.n	8004c8c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004c74:	40023800 	.word	0x40023800
 8004c78:	40007000 	.word	0x40007000
 8004c7c:	0ffffcff 	.word	0x0ffffcff
 8004c80:	4baa      	ldr	r3, [pc, #680]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c82:	689b      	ldr	r3, [r3, #8]
 8004c84:	4aa9      	ldr	r2, [pc, #676]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c86:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004c8a:	6093      	str	r3, [r2, #8]
 8004c8c:	4ba7      	ldr	r3, [pc, #668]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c8e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c98:	49a4      	ldr	r1, [pc, #656]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f003 0310 	and.w	r3, r3, #16
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d010      	beq.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004caa:	4ba0      	ldr	r3, [pc, #640]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004cac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004cb0:	4a9e      	ldr	r2, [pc, #632]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004cb2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004cb6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004cba:	4b9c      	ldr	r3, [pc, #624]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004cbc:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cc4:	4999      	ldr	r1, [pc, #612]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d00a      	beq.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004cd8:	4b94      	ldr	r3, [pc, #592]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004cda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cde:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ce6:	4991      	ldr	r1, [pc, #580]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d00a      	beq.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004cfa:	4b8c      	ldr	r3, [pc, #560]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004cfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d00:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d08:	4988      	ldr	r1, [pc, #544]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d00a      	beq.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004d1c:	4b83      	ldr	r3, [pc, #524]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d22:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d2a:	4980      	ldr	r1, [pc, #512]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d2c:	4313      	orrs	r3, r2
 8004d2e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d00a      	beq.n	8004d54 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004d3e:	4b7b      	ldr	r3, [pc, #492]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d44:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d4c:	4977      	ldr	r1, [pc, #476]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d00a      	beq.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004d60:	4b72      	ldr	r3, [pc, #456]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d66:	f023 0203 	bic.w	r2, r3, #3
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d6e:	496f      	ldr	r1, [pc, #444]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d70:	4313      	orrs	r3, r2
 8004d72:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d00a      	beq.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004d82:	4b6a      	ldr	r3, [pc, #424]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d88:	f023 020c 	bic.w	r2, r3, #12
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d90:	4966      	ldr	r1, [pc, #408]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d92:	4313      	orrs	r3, r2
 8004d94:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d00a      	beq.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004da4:	4b61      	ldr	r3, [pc, #388]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004daa:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004db2:	495e      	ldr	r1, [pc, #376]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004db4:	4313      	orrs	r3, r2
 8004db6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d00a      	beq.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004dc6:	4b59      	ldr	r3, [pc, #356]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004dc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dcc:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004dd4:	4955      	ldr	r1, [pc, #340]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d00a      	beq.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004de8:	4b50      	ldr	r3, [pc, #320]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004dea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dee:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004df6:	494d      	ldr	r1, [pc, #308]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d00a      	beq.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004e0a:	4b48      	ldr	r3, [pc, #288]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e10:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e18:	4944      	ldr	r1, [pc, #272]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d00a      	beq.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004e2c:	4b3f      	ldr	r3, [pc, #252]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e32:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e3a:	493c      	ldr	r1, [pc, #240]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d00a      	beq.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004e4e:	4b37      	ldr	r3, [pc, #220]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e54:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e5c:	4933      	ldr	r1, [pc, #204]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d00a      	beq.n	8004e86 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004e70:	4b2e      	ldr	r3, [pc, #184]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e76:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004e7e:	492b      	ldr	r1, [pc, #172]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e80:	4313      	orrs	r3, r2
 8004e82:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d011      	beq.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004e92:	4b26      	ldr	r3, [pc, #152]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e98:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ea0:	4922      	ldr	r1, [pc, #136]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004eac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004eb0:	d101      	bne.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f003 0308 	and.w	r3, r3, #8
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d001      	beq.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d00a      	beq.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004ed2:	4b16      	ldr	r3, [pc, #88]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ed4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ed8:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ee0:	4912      	ldr	r1, [pc, #72]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d00b      	beq.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004ef4:	4b0d      	ldr	r3, [pc, #52]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ef6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004efa:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f04:	4909      	ldr	r1, [pc, #36]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f06:	4313      	orrs	r3, r2
 8004f08:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004f0c:	69fb      	ldr	r3, [r7, #28]
 8004f0e:	2b01      	cmp	r3, #1
 8004f10:	d006      	beq.n	8004f20 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	f000 80d9 	beq.w	80050d2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004f20:	4b02      	ldr	r3, [pc, #8]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a01      	ldr	r2, [pc, #4]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f26:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004f2a:	e001      	b.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8004f2c:	40023800 	.word	0x40023800
 8004f30:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f32:	f7fd fe91 	bl	8002c58 <HAL_GetTick>
 8004f36:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004f38:	e008      	b.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004f3a:	f7fd fe8d 	bl	8002c58 <HAL_GetTick>
 8004f3e:	4602      	mov	r2, r0
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	1ad3      	subs	r3, r2, r3
 8004f44:	2b64      	cmp	r3, #100	@ 0x64
 8004f46:	d901      	bls.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004f48:	2303      	movs	r3, #3
 8004f4a:	e194      	b.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004f4c:	4b6c      	ldr	r3, [pc, #432]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d1f0      	bne.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f003 0301 	and.w	r3, r3, #1
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d021      	beq.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d11d      	bne.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004f6c:	4b64      	ldr	r3, [pc, #400]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f72:	0c1b      	lsrs	r3, r3, #16
 8004f74:	f003 0303 	and.w	r3, r3, #3
 8004f78:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004f7a:	4b61      	ldr	r3, [pc, #388]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f80:	0e1b      	lsrs	r3, r3, #24
 8004f82:	f003 030f 	and.w	r3, r3, #15
 8004f86:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	019a      	lsls	r2, r3, #6
 8004f8e:	693b      	ldr	r3, [r7, #16]
 8004f90:	041b      	lsls	r3, r3, #16
 8004f92:	431a      	orrs	r2, r3
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	061b      	lsls	r3, r3, #24
 8004f98:	431a      	orrs	r2, r3
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	689b      	ldr	r3, [r3, #8]
 8004f9e:	071b      	lsls	r3, r3, #28
 8004fa0:	4957      	ldr	r1, [pc, #348]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d004      	beq.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fb8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004fbc:	d00a      	beq.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d02e      	beq.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004fd2:	d129      	bne.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004fd4:	4b4a      	ldr	r3, [pc, #296]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004fd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004fda:	0c1b      	lsrs	r3, r3, #16
 8004fdc:	f003 0303 	and.w	r3, r3, #3
 8004fe0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004fe2:	4b47      	ldr	r3, [pc, #284]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004fe4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004fe8:	0f1b      	lsrs	r3, r3, #28
 8004fea:	f003 0307 	and.w	r3, r3, #7
 8004fee:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	019a      	lsls	r2, r3, #6
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	041b      	lsls	r3, r3, #16
 8004ffa:	431a      	orrs	r2, r3
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	68db      	ldr	r3, [r3, #12]
 8005000:	061b      	lsls	r3, r3, #24
 8005002:	431a      	orrs	r2, r3
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	071b      	lsls	r3, r3, #28
 8005008:	493d      	ldr	r1, [pc, #244]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800500a:	4313      	orrs	r3, r2
 800500c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005010:	4b3b      	ldr	r3, [pc, #236]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005012:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005016:	f023 021f 	bic.w	r2, r3, #31
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800501e:	3b01      	subs	r3, #1
 8005020:	4937      	ldr	r1, [pc, #220]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005022:	4313      	orrs	r3, r2
 8005024:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005030:	2b00      	cmp	r3, #0
 8005032:	d01d      	beq.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005034:	4b32      	ldr	r3, [pc, #200]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005036:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800503a:	0e1b      	lsrs	r3, r3, #24
 800503c:	f003 030f 	and.w	r3, r3, #15
 8005040:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005042:	4b2f      	ldr	r3, [pc, #188]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005044:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005048:	0f1b      	lsrs	r3, r3, #28
 800504a:	f003 0307 	and.w	r3, r3, #7
 800504e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	685b      	ldr	r3, [r3, #4]
 8005054:	019a      	lsls	r2, r3, #6
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	691b      	ldr	r3, [r3, #16]
 800505a:	041b      	lsls	r3, r3, #16
 800505c:	431a      	orrs	r2, r3
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	061b      	lsls	r3, r3, #24
 8005062:	431a      	orrs	r2, r3
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	071b      	lsls	r3, r3, #28
 8005068:	4925      	ldr	r1, [pc, #148]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800506a:	4313      	orrs	r3, r2
 800506c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005078:	2b00      	cmp	r3, #0
 800507a:	d011      	beq.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	019a      	lsls	r2, r3, #6
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	691b      	ldr	r3, [r3, #16]
 8005086:	041b      	lsls	r3, r3, #16
 8005088:	431a      	orrs	r2, r3
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	68db      	ldr	r3, [r3, #12]
 800508e:	061b      	lsls	r3, r3, #24
 8005090:	431a      	orrs	r2, r3
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	689b      	ldr	r3, [r3, #8]
 8005096:	071b      	lsls	r3, r3, #28
 8005098:	4919      	ldr	r1, [pc, #100]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800509a:	4313      	orrs	r3, r2
 800509c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80050a0:	4b17      	ldr	r3, [pc, #92]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4a16      	ldr	r2, [pc, #88]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050a6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80050aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050ac:	f7fd fdd4 	bl	8002c58 <HAL_GetTick>
 80050b0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80050b2:	e008      	b.n	80050c6 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80050b4:	f7fd fdd0 	bl	8002c58 <HAL_GetTick>
 80050b8:	4602      	mov	r2, r0
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	1ad3      	subs	r3, r2, r3
 80050be:	2b64      	cmp	r3, #100	@ 0x64
 80050c0:	d901      	bls.n	80050c6 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80050c2:	2303      	movs	r3, #3
 80050c4:	e0d7      	b.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80050c6:	4b0e      	ldr	r3, [pc, #56]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d0f0      	beq.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80050d2:	69bb      	ldr	r3, [r7, #24]
 80050d4:	2b01      	cmp	r3, #1
 80050d6:	f040 80cd 	bne.w	8005274 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80050da:	4b09      	ldr	r3, [pc, #36]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a08      	ldr	r2, [pc, #32]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80050e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050e6:	f7fd fdb7 	bl	8002c58 <HAL_GetTick>
 80050ea:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80050ec:	e00a      	b.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80050ee:	f7fd fdb3 	bl	8002c58 <HAL_GetTick>
 80050f2:	4602      	mov	r2, r0
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	1ad3      	subs	r3, r2, r3
 80050f8:	2b64      	cmp	r3, #100	@ 0x64
 80050fa:	d903      	bls.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80050fc:	2303      	movs	r3, #3
 80050fe:	e0ba      	b.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8005100:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005104:	4b5e      	ldr	r3, [pc, #376]	@ (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800510c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005110:	d0ed      	beq.n	80050ee <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800511a:	2b00      	cmp	r3, #0
 800511c:	d003      	beq.n	8005126 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005122:	2b00      	cmp	r3, #0
 8005124:	d009      	beq.n	800513a <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800512e:	2b00      	cmp	r3, #0
 8005130:	d02e      	beq.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005136:	2b00      	cmp	r3, #0
 8005138:	d12a      	bne.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800513a:	4b51      	ldr	r3, [pc, #324]	@ (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800513c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005140:	0c1b      	lsrs	r3, r3, #16
 8005142:	f003 0303 	and.w	r3, r3, #3
 8005146:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005148:	4b4d      	ldr	r3, [pc, #308]	@ (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800514a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800514e:	0f1b      	lsrs	r3, r3, #28
 8005150:	f003 0307 	and.w	r3, r3, #7
 8005154:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	695b      	ldr	r3, [r3, #20]
 800515a:	019a      	lsls	r2, r3, #6
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	041b      	lsls	r3, r3, #16
 8005160:	431a      	orrs	r2, r3
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	699b      	ldr	r3, [r3, #24]
 8005166:	061b      	lsls	r3, r3, #24
 8005168:	431a      	orrs	r2, r3
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	071b      	lsls	r3, r3, #28
 800516e:	4944      	ldr	r1, [pc, #272]	@ (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005170:	4313      	orrs	r3, r2
 8005172:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005176:	4b42      	ldr	r3, [pc, #264]	@ (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005178:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800517c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005184:	3b01      	subs	r3, #1
 8005186:	021b      	lsls	r3, r3, #8
 8005188:	493d      	ldr	r1, [pc, #244]	@ (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800518a:	4313      	orrs	r3, r2
 800518c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005198:	2b00      	cmp	r3, #0
 800519a:	d022      	beq.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80051a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80051a4:	d11d      	bne.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80051a6:	4b36      	ldr	r3, [pc, #216]	@ (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80051a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051ac:	0e1b      	lsrs	r3, r3, #24
 80051ae:	f003 030f 	and.w	r3, r3, #15
 80051b2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80051b4:	4b32      	ldr	r3, [pc, #200]	@ (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80051b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051ba:	0f1b      	lsrs	r3, r3, #28
 80051bc:	f003 0307 	and.w	r3, r3, #7
 80051c0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	695b      	ldr	r3, [r3, #20]
 80051c6:	019a      	lsls	r2, r3, #6
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6a1b      	ldr	r3, [r3, #32]
 80051cc:	041b      	lsls	r3, r3, #16
 80051ce:	431a      	orrs	r2, r3
 80051d0:	693b      	ldr	r3, [r7, #16]
 80051d2:	061b      	lsls	r3, r3, #24
 80051d4:	431a      	orrs	r2, r3
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	071b      	lsls	r3, r3, #28
 80051da:	4929      	ldr	r1, [pc, #164]	@ (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80051dc:	4313      	orrs	r3, r2
 80051de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f003 0308 	and.w	r3, r3, #8
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d028      	beq.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80051ee:	4b24      	ldr	r3, [pc, #144]	@ (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80051f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051f4:	0e1b      	lsrs	r3, r3, #24
 80051f6:	f003 030f 	and.w	r3, r3, #15
 80051fa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80051fc:	4b20      	ldr	r3, [pc, #128]	@ (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80051fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005202:	0c1b      	lsrs	r3, r3, #16
 8005204:	f003 0303 	and.w	r3, r3, #3
 8005208:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	695b      	ldr	r3, [r3, #20]
 800520e:	019a      	lsls	r2, r3, #6
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	041b      	lsls	r3, r3, #16
 8005214:	431a      	orrs	r2, r3
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	061b      	lsls	r3, r3, #24
 800521a:	431a      	orrs	r2, r3
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	69db      	ldr	r3, [r3, #28]
 8005220:	071b      	lsls	r3, r3, #28
 8005222:	4917      	ldr	r1, [pc, #92]	@ (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005224:	4313      	orrs	r3, r2
 8005226:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800522a:	4b15      	ldr	r3, [pc, #84]	@ (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800522c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005230:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005238:	4911      	ldr	r1, [pc, #68]	@ (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800523a:	4313      	orrs	r3, r2
 800523c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005240:	4b0f      	ldr	r3, [pc, #60]	@ (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4a0e      	ldr	r2, [pc, #56]	@ (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005246:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800524a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800524c:	f7fd fd04 	bl	8002c58 <HAL_GetTick>
 8005250:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005252:	e008      	b.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005254:	f7fd fd00 	bl	8002c58 <HAL_GetTick>
 8005258:	4602      	mov	r2, r0
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	1ad3      	subs	r3, r2, r3
 800525e:	2b64      	cmp	r3, #100	@ 0x64
 8005260:	d901      	bls.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005262:	2303      	movs	r3, #3
 8005264:	e007      	b.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005266:	4b06      	ldr	r3, [pc, #24]	@ (8005280 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800526e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005272:	d1ef      	bne.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8005274:	2300      	movs	r3, #0
}
 8005276:	4618      	mov	r0, r3
 8005278:	3720      	adds	r7, #32
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}
 800527e:	bf00      	nop
 8005280:	40023800 	.word	0x40023800

08005284 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b084      	sub	sp, #16
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d101      	bne.n	8005296 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	e09d      	b.n	80053d2 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800529a:	2b00      	cmp	r3, #0
 800529c:	d108      	bne.n	80052b0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	685b      	ldr	r3, [r3, #4]
 80052a2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80052a6:	d009      	beq.n	80052bc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2200      	movs	r2, #0
 80052ac:	61da      	str	r2, [r3, #28]
 80052ae:	e005      	b.n	80052bc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2200      	movs	r2, #0
 80052b4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2200      	movs	r2, #0
 80052ba:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2200      	movs	r2, #0
 80052c0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80052c8:	b2db      	uxtb	r3, r3
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d106      	bne.n	80052dc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2200      	movs	r2, #0
 80052d2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80052d6:	6878      	ldr	r0, [r7, #4]
 80052d8:	f7fd f970 	bl	80025bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2202      	movs	r2, #2
 80052e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	681a      	ldr	r2, [r3, #0]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80052f2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	68db      	ldr	r3, [r3, #12]
 80052f8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80052fc:	d902      	bls.n	8005304 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80052fe:	2300      	movs	r3, #0
 8005300:	60fb      	str	r3, [r7, #12]
 8005302:	e002      	b.n	800530a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005304:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005308:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	68db      	ldr	r3, [r3, #12]
 800530e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005312:	d007      	beq.n	8005324 <HAL_SPI_Init+0xa0>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	68db      	ldr	r3, [r3, #12]
 8005318:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800531c:	d002      	beq.n	8005324 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2200      	movs	r2, #0
 8005322:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	685b      	ldr	r3, [r3, #4]
 8005328:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005334:	431a      	orrs	r2, r3
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	691b      	ldr	r3, [r3, #16]
 800533a:	f003 0302 	and.w	r3, r3, #2
 800533e:	431a      	orrs	r2, r3
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	695b      	ldr	r3, [r3, #20]
 8005344:	f003 0301 	and.w	r3, r3, #1
 8005348:	431a      	orrs	r2, r3
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	699b      	ldr	r3, [r3, #24]
 800534e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005352:	431a      	orrs	r2, r3
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	69db      	ldr	r3, [r3, #28]
 8005358:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800535c:	431a      	orrs	r2, r3
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6a1b      	ldr	r3, [r3, #32]
 8005362:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005366:	ea42 0103 	orr.w	r1, r2, r3
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800536e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	430a      	orrs	r2, r1
 8005378:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	699b      	ldr	r3, [r3, #24]
 800537e:	0c1b      	lsrs	r3, r3, #16
 8005380:	f003 0204 	and.w	r2, r3, #4
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005388:	f003 0310 	and.w	r3, r3, #16
 800538c:	431a      	orrs	r2, r3
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005392:	f003 0308 	and.w	r3, r3, #8
 8005396:	431a      	orrs	r2, r3
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	68db      	ldr	r3, [r3, #12]
 800539c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80053a0:	ea42 0103 	orr.w	r1, r2, r3
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	430a      	orrs	r2, r1
 80053b0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	69da      	ldr	r2, [r3, #28]
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80053c0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2200      	movs	r2, #0
 80053c6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2201      	movs	r2, #1
 80053cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80053d0:	2300      	movs	r3, #0
}
 80053d2:	4618      	mov	r0, r3
 80053d4:	3710      	adds	r7, #16
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bd80      	pop	{r7, pc}

080053da <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053da:	b580      	push	{r7, lr}
 80053dc:	b088      	sub	sp, #32
 80053de:	af02      	add	r7, sp, #8
 80053e0:	60f8      	str	r0, [r7, #12]
 80053e2:	60b9      	str	r1, [r7, #8]
 80053e4:	603b      	str	r3, [r7, #0]
 80053e6:	4613      	mov	r3, r2
 80053e8:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80053ea:	2300      	movs	r3, #0
 80053ec:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80053f6:	d112      	bne.n	800541e <HAL_SPI_Receive+0x44>
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d10e      	bne.n	800541e <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	2204      	movs	r2, #4
 8005404:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005408:	88fa      	ldrh	r2, [r7, #6]
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	9300      	str	r3, [sp, #0]
 800540e:	4613      	mov	r3, r2
 8005410:	68ba      	ldr	r2, [r7, #8]
 8005412:	68b9      	ldr	r1, [r7, #8]
 8005414:	68f8      	ldr	r0, [r7, #12]
 8005416:	f000 f910 	bl	800563a <HAL_SPI_TransmitReceive>
 800541a:	4603      	mov	r3, r0
 800541c:	e109      	b.n	8005632 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005424:	2b01      	cmp	r3, #1
 8005426:	d101      	bne.n	800542c <HAL_SPI_Receive+0x52>
 8005428:	2302      	movs	r3, #2
 800542a:	e102      	b.n	8005632 <HAL_SPI_Receive+0x258>
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2201      	movs	r2, #1
 8005430:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005434:	f7fd fc10 	bl	8002c58 <HAL_GetTick>
 8005438:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005440:	b2db      	uxtb	r3, r3
 8005442:	2b01      	cmp	r3, #1
 8005444:	d002      	beq.n	800544c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005446:	2302      	movs	r3, #2
 8005448:	75fb      	strb	r3, [r7, #23]
    goto error;
 800544a:	e0e9      	b.n	8005620 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d002      	beq.n	8005458 <HAL_SPI_Receive+0x7e>
 8005452:	88fb      	ldrh	r3, [r7, #6]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d102      	bne.n	800545e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005458:	2301      	movs	r3, #1
 800545a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800545c:	e0e0      	b.n	8005620 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2204      	movs	r2, #4
 8005462:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	2200      	movs	r2, #0
 800546a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	68ba      	ldr	r2, [r7, #8]
 8005470:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	88fa      	ldrh	r2, [r7, #6]
 8005476:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	88fa      	ldrh	r2, [r7, #6]
 800547e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	2200      	movs	r2, #0
 8005486:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2200      	movs	r2, #0
 800548c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2200      	movs	r2, #0
 8005492:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	2200      	movs	r2, #0
 8005498:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2200      	movs	r2, #0
 800549e:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	68db      	ldr	r3, [r3, #12]
 80054a4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80054a8:	d908      	bls.n	80054bc <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	685a      	ldr	r2, [r3, #4]
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80054b8:	605a      	str	r2, [r3, #4]
 80054ba:	e007      	b.n	80054cc <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	685a      	ldr	r2, [r3, #4]
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80054ca:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054d4:	d10f      	bne.n	80054f6 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80054e4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	681a      	ldr	r2, [r3, #0]
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80054f4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005500:	2b40      	cmp	r3, #64	@ 0x40
 8005502:	d007      	beq.n	8005514 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	681a      	ldr	r2, [r3, #0]
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005512:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	68db      	ldr	r3, [r3, #12]
 8005518:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800551c:	d867      	bhi.n	80055ee <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800551e:	e030      	b.n	8005582 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	689b      	ldr	r3, [r3, #8]
 8005526:	f003 0301 	and.w	r3, r3, #1
 800552a:	2b01      	cmp	r3, #1
 800552c:	d117      	bne.n	800555e <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f103 020c 	add.w	r2, r3, #12
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800553a:	7812      	ldrb	r2, [r2, #0]
 800553c:	b2d2      	uxtb	r2, r2
 800553e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005544:	1c5a      	adds	r2, r3, #1
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005550:	b29b      	uxth	r3, r3
 8005552:	3b01      	subs	r3, #1
 8005554:	b29a      	uxth	r2, r3
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800555c:	e011      	b.n	8005582 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800555e:	f7fd fb7b 	bl	8002c58 <HAL_GetTick>
 8005562:	4602      	mov	r2, r0
 8005564:	693b      	ldr	r3, [r7, #16]
 8005566:	1ad3      	subs	r3, r2, r3
 8005568:	683a      	ldr	r2, [r7, #0]
 800556a:	429a      	cmp	r2, r3
 800556c:	d803      	bhi.n	8005576 <HAL_SPI_Receive+0x19c>
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005574:	d102      	bne.n	800557c <HAL_SPI_Receive+0x1a2>
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d102      	bne.n	8005582 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 800557c:	2303      	movs	r3, #3
 800557e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005580:	e04e      	b.n	8005620 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005588:	b29b      	uxth	r3, r3
 800558a:	2b00      	cmp	r3, #0
 800558c:	d1c8      	bne.n	8005520 <HAL_SPI_Receive+0x146>
 800558e:	e034      	b.n	80055fa <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	689b      	ldr	r3, [r3, #8]
 8005596:	f003 0301 	and.w	r3, r3, #1
 800559a:	2b01      	cmp	r3, #1
 800559c:	d115      	bne.n	80055ca <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	68da      	ldr	r2, [r3, #12]
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055a8:	b292      	uxth	r2, r2
 80055aa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055b0:	1c9a      	adds	r2, r3, #2
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80055bc:	b29b      	uxth	r3, r3
 80055be:	3b01      	subs	r3, #1
 80055c0:	b29a      	uxth	r2, r3
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80055c8:	e011      	b.n	80055ee <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80055ca:	f7fd fb45 	bl	8002c58 <HAL_GetTick>
 80055ce:	4602      	mov	r2, r0
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	1ad3      	subs	r3, r2, r3
 80055d4:	683a      	ldr	r2, [r7, #0]
 80055d6:	429a      	cmp	r2, r3
 80055d8:	d803      	bhi.n	80055e2 <HAL_SPI_Receive+0x208>
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055e0:	d102      	bne.n	80055e8 <HAL_SPI_Receive+0x20e>
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d102      	bne.n	80055ee <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 80055e8:	2303      	movs	r3, #3
 80055ea:	75fb      	strb	r3, [r7, #23]
          goto error;
 80055ec:	e018      	b.n	8005620 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80055f4:	b29b      	uxth	r3, r3
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d1ca      	bne.n	8005590 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80055fa:	693a      	ldr	r2, [r7, #16]
 80055fc:	6839      	ldr	r1, [r7, #0]
 80055fe:	68f8      	ldr	r0, [r7, #12]
 8005600:	f000 fb4c 	bl	8005c9c <SPI_EndRxTransaction>
 8005604:	4603      	mov	r3, r0
 8005606:	2b00      	cmp	r3, #0
 8005608:	d002      	beq.n	8005610 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	2220      	movs	r2, #32
 800560e:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005614:	2b00      	cmp	r3, #0
 8005616:	d002      	beq.n	800561e <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8005618:	2301      	movs	r3, #1
 800561a:	75fb      	strb	r3, [r7, #23]
 800561c:	e000      	b.n	8005620 <HAL_SPI_Receive+0x246>
  }

error :
 800561e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	2201      	movs	r2, #1
 8005624:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  __HAL_UNLOCK(hspi);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	2200      	movs	r2, #0
 800562c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8005630:	7dfb      	ldrb	r3, [r7, #23]
}
 8005632:	4618      	mov	r0, r3
 8005634:	3718      	adds	r7, #24
 8005636:	46bd      	mov	sp, r7
 8005638:	bd80      	pop	{r7, pc}

0800563a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800563a:	b580      	push	{r7, lr}
 800563c:	b08a      	sub	sp, #40	@ 0x28
 800563e:	af00      	add	r7, sp, #0
 8005640:	60f8      	str	r0, [r7, #12]
 8005642:	60b9      	str	r1, [r7, #8]
 8005644:	607a      	str	r2, [r7, #4]
 8005646:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005648:	2301      	movs	r3, #1
 800564a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800564c:	2300      	movs	r3, #0
 800564e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005658:	2b01      	cmp	r3, #1
 800565a:	d101      	bne.n	8005660 <HAL_SPI_TransmitReceive+0x26>
 800565c:	2302      	movs	r3, #2
 800565e:	e1fb      	b.n	8005a58 <HAL_SPI_TransmitReceive+0x41e>
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2201      	movs	r2, #1
 8005664:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005668:	f7fd faf6 	bl	8002c58 <HAL_GetTick>
 800566c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005674:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800567c:	887b      	ldrh	r3, [r7, #2]
 800567e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8005680:	887b      	ldrh	r3, [r7, #2]
 8005682:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005684:	7efb      	ldrb	r3, [r7, #27]
 8005686:	2b01      	cmp	r3, #1
 8005688:	d00e      	beq.n	80056a8 <HAL_SPI_TransmitReceive+0x6e>
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005690:	d106      	bne.n	80056a0 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	689b      	ldr	r3, [r3, #8]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d102      	bne.n	80056a0 <HAL_SPI_TransmitReceive+0x66>
 800569a:	7efb      	ldrb	r3, [r7, #27]
 800569c:	2b04      	cmp	r3, #4
 800569e:	d003      	beq.n	80056a8 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80056a0:	2302      	movs	r3, #2
 80056a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 80056a6:	e1cd      	b.n	8005a44 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80056a8:	68bb      	ldr	r3, [r7, #8]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d005      	beq.n	80056ba <HAL_SPI_TransmitReceive+0x80>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d002      	beq.n	80056ba <HAL_SPI_TransmitReceive+0x80>
 80056b4:	887b      	ldrh	r3, [r7, #2]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d103      	bne.n	80056c2 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 80056c0:	e1c0      	b.n	8005a44 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80056c8:	b2db      	uxtb	r3, r3
 80056ca:	2b04      	cmp	r3, #4
 80056cc:	d003      	beq.n	80056d6 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	2205      	movs	r2, #5
 80056d2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	2200      	movs	r2, #0
 80056da:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	687a      	ldr	r2, [r7, #4]
 80056e0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	887a      	ldrh	r2, [r7, #2]
 80056e6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	887a      	ldrh	r2, [r7, #2]
 80056ee:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	68ba      	ldr	r2, [r7, #8]
 80056f6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	887a      	ldrh	r2, [r7, #2]
 80056fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	887a      	ldrh	r2, [r7, #2]
 8005702:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	2200      	movs	r2, #0
 8005708:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	2200      	movs	r2, #0
 800570e:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	68db      	ldr	r3, [r3, #12]
 8005714:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005718:	d802      	bhi.n	8005720 <HAL_SPI_TransmitReceive+0xe6>
 800571a:	8a3b      	ldrh	r3, [r7, #16]
 800571c:	2b01      	cmp	r3, #1
 800571e:	d908      	bls.n	8005732 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	685a      	ldr	r2, [r3, #4]
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800572e:	605a      	str	r2, [r3, #4]
 8005730:	e007      	b.n	8005742 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	685a      	ldr	r2, [r3, #4]
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005740:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800574c:	2b40      	cmp	r3, #64	@ 0x40
 800574e:	d007      	beq.n	8005760 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	681a      	ldr	r2, [r3, #0]
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800575e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	68db      	ldr	r3, [r3, #12]
 8005764:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005768:	d97c      	bls.n	8005864 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d002      	beq.n	8005778 <HAL_SPI_TransmitReceive+0x13e>
 8005772:	8a7b      	ldrh	r3, [r7, #18]
 8005774:	2b01      	cmp	r3, #1
 8005776:	d169      	bne.n	800584c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800577c:	881a      	ldrh	r2, [r3, #0]
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005788:	1c9a      	adds	r2, r3, #2
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005792:	b29b      	uxth	r3, r3
 8005794:	3b01      	subs	r3, #1
 8005796:	b29a      	uxth	r2, r3
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800579c:	e056      	b.n	800584c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	689b      	ldr	r3, [r3, #8]
 80057a4:	f003 0302 	and.w	r3, r3, #2
 80057a8:	2b02      	cmp	r3, #2
 80057aa:	d11b      	bne.n	80057e4 <HAL_SPI_TransmitReceive+0x1aa>
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057b0:	b29b      	uxth	r3, r3
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d016      	beq.n	80057e4 <HAL_SPI_TransmitReceive+0x1aa>
 80057b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d113      	bne.n	80057e4 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057c0:	881a      	ldrh	r2, [r3, #0]
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057cc:	1c9a      	adds	r2, r3, #2
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057d6:	b29b      	uxth	r3, r3
 80057d8:	3b01      	subs	r3, #1
 80057da:	b29a      	uxth	r2, r3
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80057e0:	2300      	movs	r3, #0
 80057e2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	689b      	ldr	r3, [r3, #8]
 80057ea:	f003 0301 	and.w	r3, r3, #1
 80057ee:	2b01      	cmp	r3, #1
 80057f0:	d11c      	bne.n	800582c <HAL_SPI_TransmitReceive+0x1f2>
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80057f8:	b29b      	uxth	r3, r3
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d016      	beq.n	800582c <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	68da      	ldr	r2, [r3, #12]
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005808:	b292      	uxth	r2, r2
 800580a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005810:	1c9a      	adds	r2, r3, #2
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800581c:	b29b      	uxth	r3, r3
 800581e:	3b01      	subs	r3, #1
 8005820:	b29a      	uxth	r2, r3
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005828:	2301      	movs	r3, #1
 800582a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800582c:	f7fd fa14 	bl	8002c58 <HAL_GetTick>
 8005830:	4602      	mov	r2, r0
 8005832:	69fb      	ldr	r3, [r7, #28]
 8005834:	1ad3      	subs	r3, r2, r3
 8005836:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005838:	429a      	cmp	r2, r3
 800583a:	d807      	bhi.n	800584c <HAL_SPI_TransmitReceive+0x212>
 800583c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800583e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005842:	d003      	beq.n	800584c <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8005844:	2303      	movs	r3, #3
 8005846:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        goto error;
 800584a:	e0fb      	b.n	8005a44 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005850:	b29b      	uxth	r3, r3
 8005852:	2b00      	cmp	r3, #0
 8005854:	d1a3      	bne.n	800579e <HAL_SPI_TransmitReceive+0x164>
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800585c:	b29b      	uxth	r3, r3
 800585e:	2b00      	cmp	r3, #0
 8005860:	d19d      	bne.n	800579e <HAL_SPI_TransmitReceive+0x164>
 8005862:	e0df      	b.n	8005a24 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d003      	beq.n	8005874 <HAL_SPI_TransmitReceive+0x23a>
 800586c:	8a7b      	ldrh	r3, [r7, #18]
 800586e:	2b01      	cmp	r3, #1
 8005870:	f040 80cb 	bne.w	8005a0a <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005878:	b29b      	uxth	r3, r3
 800587a:	2b01      	cmp	r3, #1
 800587c:	d912      	bls.n	80058a4 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005882:	881a      	ldrh	r2, [r3, #0]
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800588e:	1c9a      	adds	r2, r3, #2
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005898:	b29b      	uxth	r3, r3
 800589a:	3b02      	subs	r3, #2
 800589c:	b29a      	uxth	r2, r3
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80058a2:	e0b2      	b.n	8005a0a <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	330c      	adds	r3, #12
 80058ae:	7812      	ldrb	r2, [r2, #0]
 80058b0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058b6:	1c5a      	adds	r2, r3, #1
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058c0:	b29b      	uxth	r3, r3
 80058c2:	3b01      	subs	r3, #1
 80058c4:	b29a      	uxth	r2, r3
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80058ca:	e09e      	b.n	8005a0a <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	689b      	ldr	r3, [r3, #8]
 80058d2:	f003 0302 	and.w	r3, r3, #2
 80058d6:	2b02      	cmp	r3, #2
 80058d8:	d134      	bne.n	8005944 <HAL_SPI_TransmitReceive+0x30a>
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058de:	b29b      	uxth	r3, r3
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d02f      	beq.n	8005944 <HAL_SPI_TransmitReceive+0x30a>
 80058e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058e6:	2b01      	cmp	r3, #1
 80058e8:	d12c      	bne.n	8005944 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058ee:	b29b      	uxth	r3, r3
 80058f0:	2b01      	cmp	r3, #1
 80058f2:	d912      	bls.n	800591a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058f8:	881a      	ldrh	r2, [r3, #0]
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005904:	1c9a      	adds	r2, r3, #2
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800590e:	b29b      	uxth	r3, r3
 8005910:	3b02      	subs	r3, #2
 8005912:	b29a      	uxth	r2, r3
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005918:	e012      	b.n	8005940 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	330c      	adds	r3, #12
 8005924:	7812      	ldrb	r2, [r2, #0]
 8005926:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800592c:	1c5a      	adds	r2, r3, #1
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005936:	b29b      	uxth	r3, r3
 8005938:	3b01      	subs	r3, #1
 800593a:	b29a      	uxth	r2, r3
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005940:	2300      	movs	r3, #0
 8005942:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	689b      	ldr	r3, [r3, #8]
 800594a:	f003 0301 	and.w	r3, r3, #1
 800594e:	2b01      	cmp	r3, #1
 8005950:	d148      	bne.n	80059e4 <HAL_SPI_TransmitReceive+0x3aa>
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005958:	b29b      	uxth	r3, r3
 800595a:	2b00      	cmp	r3, #0
 800595c:	d042      	beq.n	80059e4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005964:	b29b      	uxth	r3, r3
 8005966:	2b01      	cmp	r3, #1
 8005968:	d923      	bls.n	80059b2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	68da      	ldr	r2, [r3, #12]
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005974:	b292      	uxth	r2, r2
 8005976:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800597c:	1c9a      	adds	r2, r3, #2
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005988:	b29b      	uxth	r3, r3
 800598a:	3b02      	subs	r3, #2
 800598c:	b29a      	uxth	r2, r3
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800599a:	b29b      	uxth	r3, r3
 800599c:	2b01      	cmp	r3, #1
 800599e:	d81f      	bhi.n	80059e0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	685a      	ldr	r2, [r3, #4]
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80059ae:	605a      	str	r2, [r3, #4]
 80059b0:	e016      	b.n	80059e0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f103 020c 	add.w	r2, r3, #12
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059be:	7812      	ldrb	r2, [r2, #0]
 80059c0:	b2d2      	uxtb	r2, r2
 80059c2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059c8:	1c5a      	adds	r2, r3, #1
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80059d4:	b29b      	uxth	r3, r3
 80059d6:	3b01      	subs	r3, #1
 80059d8:	b29a      	uxth	r2, r3
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80059e0:	2301      	movs	r3, #1
 80059e2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80059e4:	f7fd f938 	bl	8002c58 <HAL_GetTick>
 80059e8:	4602      	mov	r2, r0
 80059ea:	69fb      	ldr	r3, [r7, #28]
 80059ec:	1ad3      	subs	r3, r2, r3
 80059ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059f0:	429a      	cmp	r2, r3
 80059f2:	d803      	bhi.n	80059fc <HAL_SPI_TransmitReceive+0x3c2>
 80059f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059fa:	d102      	bne.n	8005a02 <HAL_SPI_TransmitReceive+0x3c8>
 80059fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d103      	bne.n	8005a0a <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8005a02:	2303      	movs	r3, #3
 8005a04:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        goto error;
 8005a08:	e01c      	b.n	8005a44 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a0e:	b29b      	uxth	r3, r3
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	f47f af5b 	bne.w	80058cc <HAL_SPI_TransmitReceive+0x292>
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005a1c:	b29b      	uxth	r3, r3
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	f47f af54 	bne.w	80058cc <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a24:	69fa      	ldr	r2, [r7, #28]
 8005a26:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005a28:	68f8      	ldr	r0, [r7, #12]
 8005a2a:	f000 f9b3 	bl	8005d94 <SPI_EndRxTxTransaction>
 8005a2e:	4603      	mov	r3, r0
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d006      	beq.n	8005a42 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8005a34:	2301      	movs	r3, #1
 8005a36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	2220      	movs	r2, #32
 8005a3e:	661a      	str	r2, [r3, #96]	@ 0x60
 8005a40:	e000      	b.n	8005a44 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8005a42:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	2201      	movs	r2, #1
 8005a48:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  __HAL_UNLOCK(hspi);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8005a54:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	3728      	adds	r7, #40	@ 0x28
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bd80      	pop	{r7, pc}

08005a60 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b088      	sub	sp, #32
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	60f8      	str	r0, [r7, #12]
 8005a68:	60b9      	str	r1, [r7, #8]
 8005a6a:	603b      	str	r3, [r7, #0]
 8005a6c:	4613      	mov	r3, r2
 8005a6e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005a70:	f7fd f8f2 	bl	8002c58 <HAL_GetTick>
 8005a74:	4602      	mov	r2, r0
 8005a76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a78:	1a9b      	subs	r3, r3, r2
 8005a7a:	683a      	ldr	r2, [r7, #0]
 8005a7c:	4413      	add	r3, r2
 8005a7e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005a80:	f7fd f8ea 	bl	8002c58 <HAL_GetTick>
 8005a84:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005a86:	4b39      	ldr	r3, [pc, #228]	@ (8005b6c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	015b      	lsls	r3, r3, #5
 8005a8c:	0d1b      	lsrs	r3, r3, #20
 8005a8e:	69fa      	ldr	r2, [r7, #28]
 8005a90:	fb02 f303 	mul.w	r3, r2, r3
 8005a94:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005a96:	e054      	b.n	8005b42 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a9e:	d050      	beq.n	8005b42 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005aa0:	f7fd f8da 	bl	8002c58 <HAL_GetTick>
 8005aa4:	4602      	mov	r2, r0
 8005aa6:	69bb      	ldr	r3, [r7, #24]
 8005aa8:	1ad3      	subs	r3, r2, r3
 8005aaa:	69fa      	ldr	r2, [r7, #28]
 8005aac:	429a      	cmp	r2, r3
 8005aae:	d902      	bls.n	8005ab6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005ab0:	69fb      	ldr	r3, [r7, #28]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d13d      	bne.n	8005b32 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	685a      	ldr	r2, [r3, #4]
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005ac4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ace:	d111      	bne.n	8005af4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ad8:	d004      	beq.n	8005ae4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	689b      	ldr	r3, [r3, #8]
 8005ade:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ae2:	d107      	bne.n	8005af4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	681a      	ldr	r2, [r3, #0]
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005af2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005af8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005afc:	d10f      	bne.n	8005b1e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	681a      	ldr	r2, [r3, #0]
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005b0c:	601a      	str	r2, [r3, #0]
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	681a      	ldr	r2, [r3, #0]
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005b1c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	2201      	movs	r2, #1
 8005b22:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005b2e:	2303      	movs	r3, #3
 8005b30:	e017      	b.n	8005b62 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005b32:	697b      	ldr	r3, [r7, #20]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d101      	bne.n	8005b3c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005b38:	2300      	movs	r3, #0
 8005b3a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005b3c:	697b      	ldr	r3, [r7, #20]
 8005b3e:	3b01      	subs	r3, #1
 8005b40:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	689a      	ldr	r2, [r3, #8]
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	4013      	ands	r3, r2
 8005b4c:	68ba      	ldr	r2, [r7, #8]
 8005b4e:	429a      	cmp	r2, r3
 8005b50:	bf0c      	ite	eq
 8005b52:	2301      	moveq	r3, #1
 8005b54:	2300      	movne	r3, #0
 8005b56:	b2db      	uxtb	r3, r3
 8005b58:	461a      	mov	r2, r3
 8005b5a:	79fb      	ldrb	r3, [r7, #7]
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	d19b      	bne.n	8005a98 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005b60:	2300      	movs	r3, #0
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	3720      	adds	r7, #32
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bd80      	pop	{r7, pc}
 8005b6a:	bf00      	nop
 8005b6c:	2000001c 	.word	0x2000001c

08005b70 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b08a      	sub	sp, #40	@ 0x28
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	60f8      	str	r0, [r7, #12]
 8005b78:	60b9      	str	r1, [r7, #8]
 8005b7a:	607a      	str	r2, [r7, #4]
 8005b7c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005b7e:	2300      	movs	r3, #0
 8005b80:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005b82:	f7fd f869 	bl	8002c58 <HAL_GetTick>
 8005b86:	4602      	mov	r2, r0
 8005b88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b8a:	1a9b      	subs	r3, r3, r2
 8005b8c:	683a      	ldr	r2, [r7, #0]
 8005b8e:	4413      	add	r3, r2
 8005b90:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005b92:	f7fd f861 	bl	8002c58 <HAL_GetTick>
 8005b96:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	330c      	adds	r3, #12
 8005b9e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005ba0:	4b3d      	ldr	r3, [pc, #244]	@ (8005c98 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005ba2:	681a      	ldr	r2, [r3, #0]
 8005ba4:	4613      	mov	r3, r2
 8005ba6:	009b      	lsls	r3, r3, #2
 8005ba8:	4413      	add	r3, r2
 8005baa:	00da      	lsls	r2, r3, #3
 8005bac:	1ad3      	subs	r3, r2, r3
 8005bae:	0d1b      	lsrs	r3, r3, #20
 8005bb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bb2:	fb02 f303 	mul.w	r3, r2, r3
 8005bb6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005bb8:	e060      	b.n	8005c7c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005bc0:	d107      	bne.n	8005bd2 <SPI_WaitFifoStateUntilTimeout+0x62>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d104      	bne.n	8005bd2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005bc8:	69fb      	ldr	r3, [r7, #28]
 8005bca:	781b      	ldrb	r3, [r3, #0]
 8005bcc:	b2db      	uxtb	r3, r3
 8005bce:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005bd0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bd8:	d050      	beq.n	8005c7c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005bda:	f7fd f83d 	bl	8002c58 <HAL_GetTick>
 8005bde:	4602      	mov	r2, r0
 8005be0:	6a3b      	ldr	r3, [r7, #32]
 8005be2:	1ad3      	subs	r3, r2, r3
 8005be4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005be6:	429a      	cmp	r2, r3
 8005be8:	d902      	bls.n	8005bf0 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d13d      	bne.n	8005c6c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	685a      	ldr	r2, [r3, #4]
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005bfe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c08:	d111      	bne.n	8005c2e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c12:	d004      	beq.n	8005c1e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c1c:	d107      	bne.n	8005c2e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	681a      	ldr	r2, [r3, #0]
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c2c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c32:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c36:	d10f      	bne.n	8005c58 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	681a      	ldr	r2, [r3, #0]
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005c46:	601a      	str	r2, [r3, #0]
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	681a      	ldr	r2, [r3, #0]
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005c56:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	2200      	movs	r2, #0
 8005c64:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005c68:	2303      	movs	r3, #3
 8005c6a:	e010      	b.n	8005c8e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005c6c:	69bb      	ldr	r3, [r7, #24]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d101      	bne.n	8005c76 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005c72:	2300      	movs	r3, #0
 8005c74:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8005c76:	69bb      	ldr	r3, [r7, #24]
 8005c78:	3b01      	subs	r3, #1
 8005c7a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	689a      	ldr	r2, [r3, #8]
 8005c82:	68bb      	ldr	r3, [r7, #8]
 8005c84:	4013      	ands	r3, r2
 8005c86:	687a      	ldr	r2, [r7, #4]
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d196      	bne.n	8005bba <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005c8c:	2300      	movs	r3, #0
}
 8005c8e:	4618      	mov	r0, r3
 8005c90:	3728      	adds	r7, #40	@ 0x28
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}
 8005c96:	bf00      	nop
 8005c98:	2000001c 	.word	0x2000001c

08005c9c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b088      	sub	sp, #32
 8005ca0:	af02      	add	r7, sp, #8
 8005ca2:	60f8      	str	r0, [r7, #12]
 8005ca4:	60b9      	str	r1, [r7, #8]
 8005ca6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005cb0:	d111      	bne.n	8005cd6 <SPI_EndRxTransaction+0x3a>
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	689b      	ldr	r3, [r3, #8]
 8005cb6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005cba:	d004      	beq.n	8005cc6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	689b      	ldr	r3, [r3, #8]
 8005cc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cc4:	d107      	bne.n	8005cd6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	681a      	ldr	r2, [r3, #0]
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005cd4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005cde:	d112      	bne.n	8005d06 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	9300      	str	r3, [sp, #0]
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	2180      	movs	r1, #128	@ 0x80
 8005cea:	68f8      	ldr	r0, [r7, #12]
 8005cec:	f7ff feb8 	bl	8005a60 <SPI_WaitFlagStateUntilTimeout>
 8005cf0:	4603      	mov	r3, r0
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d021      	beq.n	8005d3a <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cfa:	f043 0220 	orr.w	r2, r3, #32
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005d02:	2303      	movs	r3, #3
 8005d04:	e03d      	b.n	8005d82 <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in s */
    __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005d06:	4b21      	ldr	r3, [pc, #132]	@ (8005d8c <SPI_EndRxTransaction+0xf0>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4a21      	ldr	r2, [pc, #132]	@ (8005d90 <SPI_EndRxTransaction+0xf4>)
 8005d0c:	fba2 2303 	umull	r2, r3, r2, r3
 8005d10:	0d5b      	lsrs	r3, r3, #21
 8005d12:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005d16:	fb02 f303 	mul.w	r3, r2, r3
 8005d1a:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005d1c:	697b      	ldr	r3, [r7, #20]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d00a      	beq.n	8005d38 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	3b01      	subs	r3, #1
 8005d26:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	689b      	ldr	r3, [r3, #8]
 8005d2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d32:	2b80      	cmp	r3, #128	@ 0x80
 8005d34:	d0f2      	beq.n	8005d1c <SPI_EndRxTransaction+0x80>
 8005d36:	e000      	b.n	8005d3a <SPI_EndRxTransaction+0x9e>
        break;
 8005d38:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	685b      	ldr	r3, [r3, #4]
 8005d3e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d42:	d11d      	bne.n	8005d80 <SPI_EndRxTransaction+0xe4>
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	689b      	ldr	r3, [r3, #8]
 8005d48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d4c:	d004      	beq.n	8005d58 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	689b      	ldr	r3, [r3, #8]
 8005d52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d56:	d113      	bne.n	8005d80 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	9300      	str	r3, [sp, #0]
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005d64:	68f8      	ldr	r0, [r7, #12]
 8005d66:	f7ff ff03 	bl	8005b70 <SPI_WaitFifoStateUntilTimeout>
 8005d6a:	4603      	mov	r3, r0
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d007      	beq.n	8005d80 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d74:	f043 0220 	orr.w	r2, r3, #32
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005d7c:	2303      	movs	r3, #3
 8005d7e:	e000      	b.n	8005d82 <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8005d80:	2300      	movs	r3, #0
}
 8005d82:	4618      	mov	r0, r3
 8005d84:	3718      	adds	r7, #24
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bd80      	pop	{r7, pc}
 8005d8a:	bf00      	nop
 8005d8c:	2000001c 	.word	0x2000001c
 8005d90:	165e9f81 	.word	0x165e9f81

08005d94 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b088      	sub	sp, #32
 8005d98:	af02      	add	r7, sp, #8
 8005d9a:	60f8      	str	r0, [r7, #12]
 8005d9c:	60b9      	str	r1, [r7, #8]
 8005d9e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	9300      	str	r3, [sp, #0]
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	2200      	movs	r2, #0
 8005da8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005dac:	68f8      	ldr	r0, [r7, #12]
 8005dae:	f7ff fedf 	bl	8005b70 <SPI_WaitFifoStateUntilTimeout>
 8005db2:	4603      	mov	r3, r0
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d007      	beq.n	8005dc8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005dbc:	f043 0220 	orr.w	r2, r3, #32
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005dc4:	2303      	movs	r3, #3
 8005dc6:	e046      	b.n	8005e56 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005dc8:	4b25      	ldr	r3, [pc, #148]	@ (8005e60 <SPI_EndRxTxTransaction+0xcc>)
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4a25      	ldr	r2, [pc, #148]	@ (8005e64 <SPI_EndRxTxTransaction+0xd0>)
 8005dce:	fba2 2303 	umull	r2, r3, r2, r3
 8005dd2:	0d5b      	lsrs	r3, r3, #21
 8005dd4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005dd8:	fb02 f303 	mul.w	r3, r2, r3
 8005ddc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005de6:	d112      	bne.n	8005e0e <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	9300      	str	r3, [sp, #0]
 8005dec:	68bb      	ldr	r3, [r7, #8]
 8005dee:	2200      	movs	r2, #0
 8005df0:	2180      	movs	r1, #128	@ 0x80
 8005df2:	68f8      	ldr	r0, [r7, #12]
 8005df4:	f7ff fe34 	bl	8005a60 <SPI_WaitFlagStateUntilTimeout>
 8005df8:	4603      	mov	r3, r0
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d016      	beq.n	8005e2c <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e02:	f043 0220 	orr.w	r2, r3, #32
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005e0a:	2303      	movs	r3, #3
 8005e0c:	e023      	b.n	8005e56 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d00a      	beq.n	8005e2a <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	3b01      	subs	r3, #1
 8005e18:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	689b      	ldr	r3, [r3, #8]
 8005e20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e24:	2b80      	cmp	r3, #128	@ 0x80
 8005e26:	d0f2      	beq.n	8005e0e <SPI_EndRxTxTransaction+0x7a>
 8005e28:	e000      	b.n	8005e2c <SPI_EndRxTxTransaction+0x98>
        break;
 8005e2a:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	9300      	str	r3, [sp, #0]
 8005e30:	68bb      	ldr	r3, [r7, #8]
 8005e32:	2200      	movs	r2, #0
 8005e34:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005e38:	68f8      	ldr	r0, [r7, #12]
 8005e3a:	f7ff fe99 	bl	8005b70 <SPI_WaitFifoStateUntilTimeout>
 8005e3e:	4603      	mov	r3, r0
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d007      	beq.n	8005e54 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e48:	f043 0220 	orr.w	r2, r3, #32
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005e50:	2303      	movs	r3, #3
 8005e52:	e000      	b.n	8005e56 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8005e54:	2300      	movs	r3, #0
}
 8005e56:	4618      	mov	r0, r3
 8005e58:	3718      	adds	r7, #24
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd80      	pop	{r7, pc}
 8005e5e:	bf00      	nop
 8005e60:	2000001c 	.word	0x2000001c
 8005e64:	165e9f81 	.word	0x165e9f81

08005e68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b082      	sub	sp, #8
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d101      	bne.n	8005e7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005e76:	2301      	movs	r3, #1
 8005e78:	e049      	b.n	8005f0e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e80:	b2db      	uxtb	r3, r3
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d106      	bne.n	8005e94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2200      	movs	r2, #0
 8005e8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f7fc fc08 	bl	80026a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2202      	movs	r2, #2
 8005e98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681a      	ldr	r2, [r3, #0]
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	3304      	adds	r3, #4
 8005ea4:	4619      	mov	r1, r3
 8005ea6:	4610      	mov	r0, r2
 8005ea8:	f000 fd74 	bl	8006994 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2201      	movs	r2, #1
 8005eb0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2201      	movs	r2, #1
 8005ed0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2201      	movs	r2, #1
 8005ee0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2201      	movs	r2, #1
 8005ef0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2201      	movs	r2, #1
 8005f00:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2201      	movs	r2, #1
 8005f08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005f0c:	2300      	movs	r3, #0
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	3708      	adds	r7, #8
 8005f12:	46bd      	mov	sp, r7
 8005f14:	bd80      	pop	{r7, pc}
	...

08005f18 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005f18:	b480      	push	{r7}
 8005f1a:	b085      	sub	sp, #20
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f26:	b2db      	uxtb	r3, r3
 8005f28:	2b01      	cmp	r3, #1
 8005f2a:	d001      	beq.n	8005f30 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005f2c:	2301      	movs	r3, #1
 8005f2e:	e04c      	b.n	8005fca <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2202      	movs	r2, #2
 8005f34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a26      	ldr	r2, [pc, #152]	@ (8005fd8 <HAL_TIM_Base_Start+0xc0>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d022      	beq.n	8005f88 <HAL_TIM_Base_Start+0x70>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f4a:	d01d      	beq.n	8005f88 <HAL_TIM_Base_Start+0x70>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a22      	ldr	r2, [pc, #136]	@ (8005fdc <HAL_TIM_Base_Start+0xc4>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d018      	beq.n	8005f88 <HAL_TIM_Base_Start+0x70>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4a21      	ldr	r2, [pc, #132]	@ (8005fe0 <HAL_TIM_Base_Start+0xc8>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d013      	beq.n	8005f88 <HAL_TIM_Base_Start+0x70>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4a1f      	ldr	r2, [pc, #124]	@ (8005fe4 <HAL_TIM_Base_Start+0xcc>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d00e      	beq.n	8005f88 <HAL_TIM_Base_Start+0x70>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	4a1e      	ldr	r2, [pc, #120]	@ (8005fe8 <HAL_TIM_Base_Start+0xd0>)
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d009      	beq.n	8005f88 <HAL_TIM_Base_Start+0x70>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	4a1c      	ldr	r2, [pc, #112]	@ (8005fec <HAL_TIM_Base_Start+0xd4>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d004      	beq.n	8005f88 <HAL_TIM_Base_Start+0x70>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a1b      	ldr	r2, [pc, #108]	@ (8005ff0 <HAL_TIM_Base_Start+0xd8>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d115      	bne.n	8005fb4 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	689a      	ldr	r2, [r3, #8]
 8005f8e:	4b19      	ldr	r3, [pc, #100]	@ (8005ff4 <HAL_TIM_Base_Start+0xdc>)
 8005f90:	4013      	ands	r3, r2
 8005f92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	2b06      	cmp	r3, #6
 8005f98:	d015      	beq.n	8005fc6 <HAL_TIM_Base_Start+0xae>
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005fa0:	d011      	beq.n	8005fc6 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	681a      	ldr	r2, [r3, #0]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f042 0201 	orr.w	r2, r2, #1
 8005fb0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fb2:	e008      	b.n	8005fc6 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	681a      	ldr	r2, [r3, #0]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f042 0201 	orr.w	r2, r2, #1
 8005fc2:	601a      	str	r2, [r3, #0]
 8005fc4:	e000      	b.n	8005fc8 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fc6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005fc8:	2300      	movs	r3, #0
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	3714      	adds	r7, #20
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd4:	4770      	bx	lr
 8005fd6:	bf00      	nop
 8005fd8:	40010000 	.word	0x40010000
 8005fdc:	40000400 	.word	0x40000400
 8005fe0:	40000800 	.word	0x40000800
 8005fe4:	40000c00 	.word	0x40000c00
 8005fe8:	40010400 	.word	0x40010400
 8005fec:	40014000 	.word	0x40014000
 8005ff0:	40001800 	.word	0x40001800
 8005ff4:	00010007 	.word	0x00010007

08005ff8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	b085      	sub	sp, #20
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006006:	b2db      	uxtb	r3, r3
 8006008:	2b01      	cmp	r3, #1
 800600a:	d001      	beq.n	8006010 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800600c:	2301      	movs	r3, #1
 800600e:	e054      	b.n	80060ba <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2202      	movs	r2, #2
 8006014:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	68da      	ldr	r2, [r3, #12]
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f042 0201 	orr.w	r2, r2, #1
 8006026:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4a26      	ldr	r2, [pc, #152]	@ (80060c8 <HAL_TIM_Base_Start_IT+0xd0>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d022      	beq.n	8006078 <HAL_TIM_Base_Start_IT+0x80>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800603a:	d01d      	beq.n	8006078 <HAL_TIM_Base_Start_IT+0x80>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a22      	ldr	r2, [pc, #136]	@ (80060cc <HAL_TIM_Base_Start_IT+0xd4>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d018      	beq.n	8006078 <HAL_TIM_Base_Start_IT+0x80>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4a21      	ldr	r2, [pc, #132]	@ (80060d0 <HAL_TIM_Base_Start_IT+0xd8>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d013      	beq.n	8006078 <HAL_TIM_Base_Start_IT+0x80>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4a1f      	ldr	r2, [pc, #124]	@ (80060d4 <HAL_TIM_Base_Start_IT+0xdc>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d00e      	beq.n	8006078 <HAL_TIM_Base_Start_IT+0x80>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	4a1e      	ldr	r2, [pc, #120]	@ (80060d8 <HAL_TIM_Base_Start_IT+0xe0>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d009      	beq.n	8006078 <HAL_TIM_Base_Start_IT+0x80>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a1c      	ldr	r2, [pc, #112]	@ (80060dc <HAL_TIM_Base_Start_IT+0xe4>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d004      	beq.n	8006078 <HAL_TIM_Base_Start_IT+0x80>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	4a1b      	ldr	r2, [pc, #108]	@ (80060e0 <HAL_TIM_Base_Start_IT+0xe8>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d115      	bne.n	80060a4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	689a      	ldr	r2, [r3, #8]
 800607e:	4b19      	ldr	r3, [pc, #100]	@ (80060e4 <HAL_TIM_Base_Start_IT+0xec>)
 8006080:	4013      	ands	r3, r2
 8006082:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	2b06      	cmp	r3, #6
 8006088:	d015      	beq.n	80060b6 <HAL_TIM_Base_Start_IT+0xbe>
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006090:	d011      	beq.n	80060b6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	681a      	ldr	r2, [r3, #0]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f042 0201 	orr.w	r2, r2, #1
 80060a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060a2:	e008      	b.n	80060b6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	681a      	ldr	r2, [r3, #0]
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f042 0201 	orr.w	r2, r2, #1
 80060b2:	601a      	str	r2, [r3, #0]
 80060b4:	e000      	b.n	80060b8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060b6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80060b8:	2300      	movs	r3, #0
}
 80060ba:	4618      	mov	r0, r3
 80060bc:	3714      	adds	r7, #20
 80060be:	46bd      	mov	sp, r7
 80060c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c4:	4770      	bx	lr
 80060c6:	bf00      	nop
 80060c8:	40010000 	.word	0x40010000
 80060cc:	40000400 	.word	0x40000400
 80060d0:	40000800 	.word	0x40000800
 80060d4:	40000c00 	.word	0x40000c00
 80060d8:	40010400 	.word	0x40010400
 80060dc:	40014000 	.word	0x40014000
 80060e0:	40001800 	.word	0x40001800
 80060e4:	00010007 	.word	0x00010007

080060e8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b082      	sub	sp, #8
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d101      	bne.n	80060fa <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80060f6:	2301      	movs	r3, #1
 80060f8:	e049      	b.n	800618e <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006100:	b2db      	uxtb	r3, r3
 8006102:	2b00      	cmp	r3, #0
 8006104:	d106      	bne.n	8006114 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2200      	movs	r2, #0
 800610a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800610e:	6878      	ldr	r0, [r7, #4]
 8006110:	f000 f841 	bl	8006196 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2202      	movs	r2, #2
 8006118:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681a      	ldr	r2, [r3, #0]
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	3304      	adds	r3, #4
 8006124:	4619      	mov	r1, r3
 8006126:	4610      	mov	r0, r2
 8006128:	f000 fc34 	bl	8006994 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2201      	movs	r2, #1
 8006130:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2201      	movs	r2, #1
 8006138:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2201      	movs	r2, #1
 8006140:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2201      	movs	r2, #1
 8006148:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2201      	movs	r2, #1
 8006150:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2201      	movs	r2, #1
 8006158:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2201      	movs	r2, #1
 8006160:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2201      	movs	r2, #1
 8006168:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2201      	movs	r2, #1
 8006170:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2201      	movs	r2, #1
 8006178:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2201      	movs	r2, #1
 8006180:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2201      	movs	r2, #1
 8006188:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800618c:	2300      	movs	r3, #0
}
 800618e:	4618      	mov	r0, r3
 8006190:	3708      	adds	r7, #8
 8006192:	46bd      	mov	sp, r7
 8006194:	bd80      	pop	{r7, pc}

08006196 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006196:	b480      	push	{r7}
 8006198:	b083      	sub	sp, #12
 800619a:	af00      	add	r7, sp, #0
 800619c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800619e:	bf00      	nop
 80061a0:	370c      	adds	r7, #12
 80061a2:	46bd      	mov	sp, r7
 80061a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a8:	4770      	bx	lr
	...

080061ac <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b084      	sub	sp, #16
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
 80061b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80061b6:	2300      	movs	r3, #0
 80061b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d104      	bne.n	80061ca <HAL_TIM_IC_Start_IT+0x1e>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80061c6:	b2db      	uxtb	r3, r3
 80061c8:	e023      	b.n	8006212 <HAL_TIM_IC_Start_IT+0x66>
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	2b04      	cmp	r3, #4
 80061ce:	d104      	bne.n	80061da <HAL_TIM_IC_Start_IT+0x2e>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80061d6:	b2db      	uxtb	r3, r3
 80061d8:	e01b      	b.n	8006212 <HAL_TIM_IC_Start_IT+0x66>
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	2b08      	cmp	r3, #8
 80061de:	d104      	bne.n	80061ea <HAL_TIM_IC_Start_IT+0x3e>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80061e6:	b2db      	uxtb	r3, r3
 80061e8:	e013      	b.n	8006212 <HAL_TIM_IC_Start_IT+0x66>
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	2b0c      	cmp	r3, #12
 80061ee:	d104      	bne.n	80061fa <HAL_TIM_IC_Start_IT+0x4e>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80061f6:	b2db      	uxtb	r3, r3
 80061f8:	e00b      	b.n	8006212 <HAL_TIM_IC_Start_IT+0x66>
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	2b10      	cmp	r3, #16
 80061fe:	d104      	bne.n	800620a <HAL_TIM_IC_Start_IT+0x5e>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006206:	b2db      	uxtb	r3, r3
 8006208:	e003      	b.n	8006212 <HAL_TIM_IC_Start_IT+0x66>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006210:	b2db      	uxtb	r3, r3
 8006212:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d104      	bne.n	8006224 <HAL_TIM_IC_Start_IT+0x78>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006220:	b2db      	uxtb	r3, r3
 8006222:	e013      	b.n	800624c <HAL_TIM_IC_Start_IT+0xa0>
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	2b04      	cmp	r3, #4
 8006228:	d104      	bne.n	8006234 <HAL_TIM_IC_Start_IT+0x88>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006230:	b2db      	uxtb	r3, r3
 8006232:	e00b      	b.n	800624c <HAL_TIM_IC_Start_IT+0xa0>
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	2b08      	cmp	r3, #8
 8006238:	d104      	bne.n	8006244 <HAL_TIM_IC_Start_IT+0x98>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8006240:	b2db      	uxtb	r3, r3
 8006242:	e003      	b.n	800624c <HAL_TIM_IC_Start_IT+0xa0>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800624a:	b2db      	uxtb	r3, r3
 800624c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800624e:	7bbb      	ldrb	r3, [r7, #14]
 8006250:	2b01      	cmp	r3, #1
 8006252:	d102      	bne.n	800625a <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006254:	7b7b      	ldrb	r3, [r7, #13]
 8006256:	2b01      	cmp	r3, #1
 8006258:	d001      	beq.n	800625e <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800625a:	2301      	movs	r3, #1
 800625c:	e0e2      	b.n	8006424 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d104      	bne.n	800626e <HAL_TIM_IC_Start_IT+0xc2>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2202      	movs	r2, #2
 8006268:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800626c:	e023      	b.n	80062b6 <HAL_TIM_IC_Start_IT+0x10a>
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	2b04      	cmp	r3, #4
 8006272:	d104      	bne.n	800627e <HAL_TIM_IC_Start_IT+0xd2>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2202      	movs	r2, #2
 8006278:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800627c:	e01b      	b.n	80062b6 <HAL_TIM_IC_Start_IT+0x10a>
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	2b08      	cmp	r3, #8
 8006282:	d104      	bne.n	800628e <HAL_TIM_IC_Start_IT+0xe2>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2202      	movs	r2, #2
 8006288:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800628c:	e013      	b.n	80062b6 <HAL_TIM_IC_Start_IT+0x10a>
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	2b0c      	cmp	r3, #12
 8006292:	d104      	bne.n	800629e <HAL_TIM_IC_Start_IT+0xf2>
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2202      	movs	r2, #2
 8006298:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800629c:	e00b      	b.n	80062b6 <HAL_TIM_IC_Start_IT+0x10a>
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	2b10      	cmp	r3, #16
 80062a2:	d104      	bne.n	80062ae <HAL_TIM_IC_Start_IT+0x102>
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2202      	movs	r2, #2
 80062a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80062ac:	e003      	b.n	80062b6 <HAL_TIM_IC_Start_IT+0x10a>
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2202      	movs	r2, #2
 80062b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d104      	bne.n	80062c6 <HAL_TIM_IC_Start_IT+0x11a>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2202      	movs	r2, #2
 80062c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80062c4:	e013      	b.n	80062ee <HAL_TIM_IC_Start_IT+0x142>
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	2b04      	cmp	r3, #4
 80062ca:	d104      	bne.n	80062d6 <HAL_TIM_IC_Start_IT+0x12a>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2202      	movs	r2, #2
 80062d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80062d4:	e00b      	b.n	80062ee <HAL_TIM_IC_Start_IT+0x142>
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	2b08      	cmp	r3, #8
 80062da:	d104      	bne.n	80062e6 <HAL_TIM_IC_Start_IT+0x13a>
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2202      	movs	r2, #2
 80062e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80062e4:	e003      	b.n	80062ee <HAL_TIM_IC_Start_IT+0x142>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2202      	movs	r2, #2
 80062ea:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	2b0c      	cmp	r3, #12
 80062f2:	d841      	bhi.n	8006378 <HAL_TIM_IC_Start_IT+0x1cc>
 80062f4:	a201      	add	r2, pc, #4	@ (adr r2, 80062fc <HAL_TIM_IC_Start_IT+0x150>)
 80062f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062fa:	bf00      	nop
 80062fc:	08006331 	.word	0x08006331
 8006300:	08006379 	.word	0x08006379
 8006304:	08006379 	.word	0x08006379
 8006308:	08006379 	.word	0x08006379
 800630c:	08006343 	.word	0x08006343
 8006310:	08006379 	.word	0x08006379
 8006314:	08006379 	.word	0x08006379
 8006318:	08006379 	.word	0x08006379
 800631c:	08006355 	.word	0x08006355
 8006320:	08006379 	.word	0x08006379
 8006324:	08006379 	.word	0x08006379
 8006328:	08006379 	.word	0x08006379
 800632c:	08006367 	.word	0x08006367
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	68da      	ldr	r2, [r3, #12]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f042 0202 	orr.w	r2, r2, #2
 800633e:	60da      	str	r2, [r3, #12]
      break;
 8006340:	e01d      	b.n	800637e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	68da      	ldr	r2, [r3, #12]
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f042 0204 	orr.w	r2, r2, #4
 8006350:	60da      	str	r2, [r3, #12]
      break;
 8006352:	e014      	b.n	800637e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	68da      	ldr	r2, [r3, #12]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f042 0208 	orr.w	r2, r2, #8
 8006362:	60da      	str	r2, [r3, #12]
      break;
 8006364:	e00b      	b.n	800637e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	68da      	ldr	r2, [r3, #12]
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f042 0210 	orr.w	r2, r2, #16
 8006374:	60da      	str	r2, [r3, #12]
      break;
 8006376:	e002      	b.n	800637e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8006378:	2301      	movs	r3, #1
 800637a:	73fb      	strb	r3, [r7, #15]
      break;
 800637c:	bf00      	nop
  }

  if (status == HAL_OK)
 800637e:	7bfb      	ldrb	r3, [r7, #15]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d14e      	bne.n	8006422 <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	2201      	movs	r2, #1
 800638a:	6839      	ldr	r1, [r7, #0]
 800638c:	4618      	mov	r0, r3
 800638e:	f000 fd65 	bl	8006e5c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4a25      	ldr	r2, [pc, #148]	@ (800642c <HAL_TIM_IC_Start_IT+0x280>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d022      	beq.n	80063e2 <HAL_TIM_IC_Start_IT+0x236>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063a4:	d01d      	beq.n	80063e2 <HAL_TIM_IC_Start_IT+0x236>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	4a21      	ldr	r2, [pc, #132]	@ (8006430 <HAL_TIM_IC_Start_IT+0x284>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d018      	beq.n	80063e2 <HAL_TIM_IC_Start_IT+0x236>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	4a1f      	ldr	r2, [pc, #124]	@ (8006434 <HAL_TIM_IC_Start_IT+0x288>)
 80063b6:	4293      	cmp	r3, r2
 80063b8:	d013      	beq.n	80063e2 <HAL_TIM_IC_Start_IT+0x236>
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	4a1e      	ldr	r2, [pc, #120]	@ (8006438 <HAL_TIM_IC_Start_IT+0x28c>)
 80063c0:	4293      	cmp	r3, r2
 80063c2:	d00e      	beq.n	80063e2 <HAL_TIM_IC_Start_IT+0x236>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	4a1c      	ldr	r2, [pc, #112]	@ (800643c <HAL_TIM_IC_Start_IT+0x290>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d009      	beq.n	80063e2 <HAL_TIM_IC_Start_IT+0x236>
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	4a1b      	ldr	r2, [pc, #108]	@ (8006440 <HAL_TIM_IC_Start_IT+0x294>)
 80063d4:	4293      	cmp	r3, r2
 80063d6:	d004      	beq.n	80063e2 <HAL_TIM_IC_Start_IT+0x236>
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4a19      	ldr	r2, [pc, #100]	@ (8006444 <HAL_TIM_IC_Start_IT+0x298>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d115      	bne.n	800640e <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	689a      	ldr	r2, [r3, #8]
 80063e8:	4b17      	ldr	r3, [pc, #92]	@ (8006448 <HAL_TIM_IC_Start_IT+0x29c>)
 80063ea:	4013      	ands	r3, r2
 80063ec:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	2b06      	cmp	r3, #6
 80063f2:	d015      	beq.n	8006420 <HAL_TIM_IC_Start_IT+0x274>
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80063fa:	d011      	beq.n	8006420 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	681a      	ldr	r2, [r3, #0]
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f042 0201 	orr.w	r2, r2, #1
 800640a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800640c:	e008      	b.n	8006420 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	681a      	ldr	r2, [r3, #0]
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f042 0201 	orr.w	r2, r2, #1
 800641c:	601a      	str	r2, [r3, #0]
 800641e:	e000      	b.n	8006422 <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006420:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8006422:	7bfb      	ldrb	r3, [r7, #15]
}
 8006424:	4618      	mov	r0, r3
 8006426:	3710      	adds	r7, #16
 8006428:	46bd      	mov	sp, r7
 800642a:	bd80      	pop	{r7, pc}
 800642c:	40010000 	.word	0x40010000
 8006430:	40000400 	.word	0x40000400
 8006434:	40000800 	.word	0x40000800
 8006438:	40000c00 	.word	0x40000c00
 800643c:	40010400 	.word	0x40010400
 8006440:	40014000 	.word	0x40014000
 8006444:	40001800 	.word	0x40001800
 8006448:	00010007 	.word	0x00010007

0800644c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b082      	sub	sp, #8
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	691b      	ldr	r3, [r3, #16]
 800645a:	f003 0302 	and.w	r3, r3, #2
 800645e:	2b02      	cmp	r3, #2
 8006460:	d122      	bne.n	80064a8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	68db      	ldr	r3, [r3, #12]
 8006468:	f003 0302 	and.w	r3, r3, #2
 800646c:	2b02      	cmp	r3, #2
 800646e:	d11b      	bne.n	80064a8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f06f 0202 	mvn.w	r2, #2
 8006478:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2201      	movs	r2, #1
 800647e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	699b      	ldr	r3, [r3, #24]
 8006486:	f003 0303 	and.w	r3, r3, #3
 800648a:	2b00      	cmp	r3, #0
 800648c:	d003      	beq.n	8006496 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800648e:	6878      	ldr	r0, [r7, #4]
 8006490:	f7fb fec2 	bl	8002218 <HAL_TIM_IC_CaptureCallback>
 8006494:	e005      	b.n	80064a2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006496:	6878      	ldr	r0, [r7, #4]
 8006498:	f000 fa5e 	bl	8006958 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800649c:	6878      	ldr	r0, [r7, #4]
 800649e:	f000 fa65 	bl	800696c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2200      	movs	r2, #0
 80064a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	691b      	ldr	r3, [r3, #16]
 80064ae:	f003 0304 	and.w	r3, r3, #4
 80064b2:	2b04      	cmp	r3, #4
 80064b4:	d122      	bne.n	80064fc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	68db      	ldr	r3, [r3, #12]
 80064bc:	f003 0304 	and.w	r3, r3, #4
 80064c0:	2b04      	cmp	r3, #4
 80064c2:	d11b      	bne.n	80064fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f06f 0204 	mvn.w	r2, #4
 80064cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2202      	movs	r2, #2
 80064d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	699b      	ldr	r3, [r3, #24]
 80064da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d003      	beq.n	80064ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	f7fb fe98 	bl	8002218 <HAL_TIM_IC_CaptureCallback>
 80064e8:	e005      	b.n	80064f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064ea:	6878      	ldr	r0, [r7, #4]
 80064ec:	f000 fa34 	bl	8006958 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064f0:	6878      	ldr	r0, [r7, #4]
 80064f2:	f000 fa3b 	bl	800696c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2200      	movs	r2, #0
 80064fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	691b      	ldr	r3, [r3, #16]
 8006502:	f003 0308 	and.w	r3, r3, #8
 8006506:	2b08      	cmp	r3, #8
 8006508:	d122      	bne.n	8006550 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	68db      	ldr	r3, [r3, #12]
 8006510:	f003 0308 	and.w	r3, r3, #8
 8006514:	2b08      	cmp	r3, #8
 8006516:	d11b      	bne.n	8006550 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f06f 0208 	mvn.w	r2, #8
 8006520:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2204      	movs	r2, #4
 8006526:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	69db      	ldr	r3, [r3, #28]
 800652e:	f003 0303 	and.w	r3, r3, #3
 8006532:	2b00      	cmp	r3, #0
 8006534:	d003      	beq.n	800653e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006536:	6878      	ldr	r0, [r7, #4]
 8006538:	f7fb fe6e 	bl	8002218 <HAL_TIM_IC_CaptureCallback>
 800653c:	e005      	b.n	800654a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800653e:	6878      	ldr	r0, [r7, #4]
 8006540:	f000 fa0a 	bl	8006958 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006544:	6878      	ldr	r0, [r7, #4]
 8006546:	f000 fa11 	bl	800696c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2200      	movs	r2, #0
 800654e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	691b      	ldr	r3, [r3, #16]
 8006556:	f003 0310 	and.w	r3, r3, #16
 800655a:	2b10      	cmp	r3, #16
 800655c:	d122      	bne.n	80065a4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	68db      	ldr	r3, [r3, #12]
 8006564:	f003 0310 	and.w	r3, r3, #16
 8006568:	2b10      	cmp	r3, #16
 800656a:	d11b      	bne.n	80065a4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f06f 0210 	mvn.w	r2, #16
 8006574:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2208      	movs	r2, #8
 800657a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	69db      	ldr	r3, [r3, #28]
 8006582:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006586:	2b00      	cmp	r3, #0
 8006588:	d003      	beq.n	8006592 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800658a:	6878      	ldr	r0, [r7, #4]
 800658c:	f7fb fe44 	bl	8002218 <HAL_TIM_IC_CaptureCallback>
 8006590:	e005      	b.n	800659e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006592:	6878      	ldr	r0, [r7, #4]
 8006594:	f000 f9e0 	bl	8006958 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006598:	6878      	ldr	r0, [r7, #4]
 800659a:	f000 f9e7 	bl	800696c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2200      	movs	r2, #0
 80065a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	691b      	ldr	r3, [r3, #16]
 80065aa:	f003 0301 	and.w	r3, r3, #1
 80065ae:	2b01      	cmp	r3, #1
 80065b0:	d10e      	bne.n	80065d0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	68db      	ldr	r3, [r3, #12]
 80065b8:	f003 0301 	and.w	r3, r3, #1
 80065bc:	2b01      	cmp	r3, #1
 80065be:	d107      	bne.n	80065d0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f06f 0201 	mvn.w	r2, #1
 80065c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f7fb febe 	bl	800234c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	691b      	ldr	r3, [r3, #16]
 80065d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065da:	2b80      	cmp	r3, #128	@ 0x80
 80065dc:	d10e      	bne.n	80065fc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	68db      	ldr	r3, [r3, #12]
 80065e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065e8:	2b80      	cmp	r3, #128	@ 0x80
 80065ea:	d107      	bne.n	80065fc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80065f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80065f6:	6878      	ldr	r0, [r7, #4]
 80065f8:	f000 fcee 	bl	8006fd8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	691b      	ldr	r3, [r3, #16]
 8006602:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006606:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800660a:	d10e      	bne.n	800662a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	68db      	ldr	r3, [r3, #12]
 8006612:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006616:	2b80      	cmp	r3, #128	@ 0x80
 8006618:	d107      	bne.n	800662a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006622:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006624:	6878      	ldr	r0, [r7, #4]
 8006626:	f000 fce1 	bl	8006fec <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	691b      	ldr	r3, [r3, #16]
 8006630:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006634:	2b40      	cmp	r3, #64	@ 0x40
 8006636:	d10e      	bne.n	8006656 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	68db      	ldr	r3, [r3, #12]
 800663e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006642:	2b40      	cmp	r3, #64	@ 0x40
 8006644:	d107      	bne.n	8006656 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800664e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006650:	6878      	ldr	r0, [r7, #4]
 8006652:	f000 f995 	bl	8006980 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	691b      	ldr	r3, [r3, #16]
 800665c:	f003 0320 	and.w	r3, r3, #32
 8006660:	2b20      	cmp	r3, #32
 8006662:	d10e      	bne.n	8006682 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	68db      	ldr	r3, [r3, #12]
 800666a:	f003 0320 	and.w	r3, r3, #32
 800666e:	2b20      	cmp	r3, #32
 8006670:	d107      	bne.n	8006682 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f06f 0220 	mvn.w	r2, #32
 800667a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800667c:	6878      	ldr	r0, [r7, #4]
 800667e:	f000 fca1 	bl	8006fc4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006682:	bf00      	nop
 8006684:	3708      	adds	r7, #8
 8006686:	46bd      	mov	sp, r7
 8006688:	bd80      	pop	{r7, pc}

0800668a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800668a:	b580      	push	{r7, lr}
 800668c:	b086      	sub	sp, #24
 800668e:	af00      	add	r7, sp, #0
 8006690:	60f8      	str	r0, [r7, #12]
 8006692:	60b9      	str	r1, [r7, #8]
 8006694:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006696:	2300      	movs	r3, #0
 8006698:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80066a0:	2b01      	cmp	r3, #1
 80066a2:	d101      	bne.n	80066a8 <HAL_TIM_IC_ConfigChannel+0x1e>
 80066a4:	2302      	movs	r3, #2
 80066a6:	e088      	b.n	80067ba <HAL_TIM_IC_ConfigChannel+0x130>
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	2201      	movs	r2, #1
 80066ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d11b      	bne.n	80066ee <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80066c6:	f000 fa05 	bl	8006ad4 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	699a      	ldr	r2, [r3, #24]
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f022 020c 	bic.w	r2, r2, #12
 80066d8:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	6999      	ldr	r1, [r3, #24]
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	689a      	ldr	r2, [r3, #8]
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	430a      	orrs	r2, r1
 80066ea:	619a      	str	r2, [r3, #24]
 80066ec:	e060      	b.n	80067b0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2b04      	cmp	r3, #4
 80066f2:	d11c      	bne.n	800672e <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80066fc:	68bb      	ldr	r3, [r7, #8]
 80066fe:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006700:	68bb      	ldr	r3, [r7, #8]
 8006702:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8006704:	f000 fa89 	bl	8006c1a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	699a      	ldr	r2, [r3, #24]
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006716:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	6999      	ldr	r1, [r3, #24]
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	689b      	ldr	r3, [r3, #8]
 8006722:	021a      	lsls	r2, r3, #8
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	430a      	orrs	r2, r1
 800672a:	619a      	str	r2, [r3, #24]
 800672c:	e040      	b.n	80067b0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2b08      	cmp	r3, #8
 8006732:	d11b      	bne.n	800676c <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800673c:	68bb      	ldr	r3, [r7, #8]
 800673e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006740:	68bb      	ldr	r3, [r7, #8]
 8006742:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8006744:	f000 fad6 	bl	8006cf4 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	69da      	ldr	r2, [r3, #28]
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f022 020c 	bic.w	r2, r2, #12
 8006756:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	69d9      	ldr	r1, [r3, #28]
 800675e:	68bb      	ldr	r3, [r7, #8]
 8006760:	689a      	ldr	r2, [r3, #8]
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	430a      	orrs	r2, r1
 8006768:	61da      	str	r2, [r3, #28]
 800676a:	e021      	b.n	80067b0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2b0c      	cmp	r3, #12
 8006770:	d11c      	bne.n	80067ac <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006776:	68bb      	ldr	r3, [r7, #8]
 8006778:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800677a:	68bb      	ldr	r3, [r7, #8]
 800677c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8006782:	f000 faf3 	bl	8006d6c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	69da      	ldr	r2, [r3, #28]
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006794:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	69d9      	ldr	r1, [r3, #28]
 800679c:	68bb      	ldr	r3, [r7, #8]
 800679e:	689b      	ldr	r3, [r3, #8]
 80067a0:	021a      	lsls	r2, r3, #8
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	430a      	orrs	r2, r1
 80067a8:	61da      	str	r2, [r3, #28]
 80067aa:	e001      	b.n	80067b0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80067ac:	2301      	movs	r3, #1
 80067ae:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	2200      	movs	r2, #0
 80067b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80067b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80067ba:	4618      	mov	r0, r3
 80067bc:	3718      	adds	r7, #24
 80067be:	46bd      	mov	sp, r7
 80067c0:	bd80      	pop	{r7, pc}
	...

080067c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b084      	sub	sp, #16
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
 80067cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80067ce:	2300      	movs	r3, #0
 80067d0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80067d8:	2b01      	cmp	r3, #1
 80067da:	d101      	bne.n	80067e0 <HAL_TIM_ConfigClockSource+0x1c>
 80067dc:	2302      	movs	r3, #2
 80067de:	e0b4      	b.n	800694a <HAL_TIM_ConfigClockSource+0x186>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2201      	movs	r2, #1
 80067e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2202      	movs	r2, #2
 80067ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	689b      	ldr	r3, [r3, #8]
 80067f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80067f8:	68ba      	ldr	r2, [r7, #8]
 80067fa:	4b56      	ldr	r3, [pc, #344]	@ (8006954 <HAL_TIM_ConfigClockSource+0x190>)
 80067fc:	4013      	ands	r3, r2
 80067fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006800:	68bb      	ldr	r3, [r7, #8]
 8006802:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006806:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	68ba      	ldr	r2, [r7, #8]
 800680e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006818:	d03e      	beq.n	8006898 <HAL_TIM_ConfigClockSource+0xd4>
 800681a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800681e:	f200 8087 	bhi.w	8006930 <HAL_TIM_ConfigClockSource+0x16c>
 8006822:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006826:	f000 8086 	beq.w	8006936 <HAL_TIM_ConfigClockSource+0x172>
 800682a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800682e:	d87f      	bhi.n	8006930 <HAL_TIM_ConfigClockSource+0x16c>
 8006830:	2b70      	cmp	r3, #112	@ 0x70
 8006832:	d01a      	beq.n	800686a <HAL_TIM_ConfigClockSource+0xa6>
 8006834:	2b70      	cmp	r3, #112	@ 0x70
 8006836:	d87b      	bhi.n	8006930 <HAL_TIM_ConfigClockSource+0x16c>
 8006838:	2b60      	cmp	r3, #96	@ 0x60
 800683a:	d050      	beq.n	80068de <HAL_TIM_ConfigClockSource+0x11a>
 800683c:	2b60      	cmp	r3, #96	@ 0x60
 800683e:	d877      	bhi.n	8006930 <HAL_TIM_ConfigClockSource+0x16c>
 8006840:	2b50      	cmp	r3, #80	@ 0x50
 8006842:	d03c      	beq.n	80068be <HAL_TIM_ConfigClockSource+0xfa>
 8006844:	2b50      	cmp	r3, #80	@ 0x50
 8006846:	d873      	bhi.n	8006930 <HAL_TIM_ConfigClockSource+0x16c>
 8006848:	2b40      	cmp	r3, #64	@ 0x40
 800684a:	d058      	beq.n	80068fe <HAL_TIM_ConfigClockSource+0x13a>
 800684c:	2b40      	cmp	r3, #64	@ 0x40
 800684e:	d86f      	bhi.n	8006930 <HAL_TIM_ConfigClockSource+0x16c>
 8006850:	2b30      	cmp	r3, #48	@ 0x30
 8006852:	d064      	beq.n	800691e <HAL_TIM_ConfigClockSource+0x15a>
 8006854:	2b30      	cmp	r3, #48	@ 0x30
 8006856:	d86b      	bhi.n	8006930 <HAL_TIM_ConfigClockSource+0x16c>
 8006858:	2b20      	cmp	r3, #32
 800685a:	d060      	beq.n	800691e <HAL_TIM_ConfigClockSource+0x15a>
 800685c:	2b20      	cmp	r3, #32
 800685e:	d867      	bhi.n	8006930 <HAL_TIM_ConfigClockSource+0x16c>
 8006860:	2b00      	cmp	r3, #0
 8006862:	d05c      	beq.n	800691e <HAL_TIM_ConfigClockSource+0x15a>
 8006864:	2b10      	cmp	r3, #16
 8006866:	d05a      	beq.n	800691e <HAL_TIM_ConfigClockSource+0x15a>
 8006868:	e062      	b.n	8006930 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800687a:	f000 facf 	bl	8006e1c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	689b      	ldr	r3, [r3, #8]
 8006884:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800688c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	68ba      	ldr	r2, [r7, #8]
 8006894:	609a      	str	r2, [r3, #8]
      break;
 8006896:	e04f      	b.n	8006938 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80068a8:	f000 fab8 	bl	8006e1c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	689a      	ldr	r2, [r3, #8]
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80068ba:	609a      	str	r2, [r3, #8]
      break;
 80068bc:	e03c      	b.n	8006938 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80068ca:	461a      	mov	r2, r3
 80068cc:	f000 f976 	bl	8006bbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	2150      	movs	r1, #80	@ 0x50
 80068d6:	4618      	mov	r0, r3
 80068d8:	f000 fa85 	bl	8006de6 <TIM_ITRx_SetConfig>
      break;
 80068dc:	e02c      	b.n	8006938 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80068ea:	461a      	mov	r2, r3
 80068ec:	f000 f9d2 	bl	8006c94 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	2160      	movs	r1, #96	@ 0x60
 80068f6:	4618      	mov	r0, r3
 80068f8:	f000 fa75 	bl	8006de6 <TIM_ITRx_SetConfig>
      break;
 80068fc:	e01c      	b.n	8006938 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006902:	683b      	ldr	r3, [r7, #0]
 8006904:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800690a:	461a      	mov	r2, r3
 800690c:	f000 f956 	bl	8006bbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	2140      	movs	r1, #64	@ 0x40
 8006916:	4618      	mov	r0, r3
 8006918:	f000 fa65 	bl	8006de6 <TIM_ITRx_SetConfig>
      break;
 800691c:	e00c      	b.n	8006938 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681a      	ldr	r2, [r3, #0]
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4619      	mov	r1, r3
 8006928:	4610      	mov	r0, r2
 800692a:	f000 fa5c 	bl	8006de6 <TIM_ITRx_SetConfig>
      break;
 800692e:	e003      	b.n	8006938 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006930:	2301      	movs	r3, #1
 8006932:	73fb      	strb	r3, [r7, #15]
      break;
 8006934:	e000      	b.n	8006938 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006936:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2201      	movs	r2, #1
 800693c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2200      	movs	r2, #0
 8006944:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006948:	7bfb      	ldrb	r3, [r7, #15]
}
 800694a:	4618      	mov	r0, r3
 800694c:	3710      	adds	r7, #16
 800694e:	46bd      	mov	sp, r7
 8006950:	bd80      	pop	{r7, pc}
 8006952:	bf00      	nop
 8006954:	fffeff88 	.word	0xfffeff88

08006958 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006958:	b480      	push	{r7}
 800695a:	b083      	sub	sp, #12
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006960:	bf00      	nop
 8006962:	370c      	adds	r7, #12
 8006964:	46bd      	mov	sp, r7
 8006966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696a:	4770      	bx	lr

0800696c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800696c:	b480      	push	{r7}
 800696e:	b083      	sub	sp, #12
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006974:	bf00      	nop
 8006976:	370c      	adds	r7, #12
 8006978:	46bd      	mov	sp, r7
 800697a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697e:	4770      	bx	lr

08006980 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006980:	b480      	push	{r7}
 8006982:	b083      	sub	sp, #12
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006988:	bf00      	nop
 800698a:	370c      	adds	r7, #12
 800698c:	46bd      	mov	sp, r7
 800698e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006992:	4770      	bx	lr

08006994 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006994:	b480      	push	{r7}
 8006996:	b085      	sub	sp, #20
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
 800699c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	4a40      	ldr	r2, [pc, #256]	@ (8006aa8 <TIM_Base_SetConfig+0x114>)
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d013      	beq.n	80069d4 <TIM_Base_SetConfig+0x40>
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069b2:	d00f      	beq.n	80069d4 <TIM_Base_SetConfig+0x40>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	4a3d      	ldr	r2, [pc, #244]	@ (8006aac <TIM_Base_SetConfig+0x118>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d00b      	beq.n	80069d4 <TIM_Base_SetConfig+0x40>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	4a3c      	ldr	r2, [pc, #240]	@ (8006ab0 <TIM_Base_SetConfig+0x11c>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d007      	beq.n	80069d4 <TIM_Base_SetConfig+0x40>
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	4a3b      	ldr	r2, [pc, #236]	@ (8006ab4 <TIM_Base_SetConfig+0x120>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d003      	beq.n	80069d4 <TIM_Base_SetConfig+0x40>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	4a3a      	ldr	r2, [pc, #232]	@ (8006ab8 <TIM_Base_SetConfig+0x124>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d108      	bne.n	80069e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	68fa      	ldr	r2, [r7, #12]
 80069e2:	4313      	orrs	r3, r2
 80069e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	4a2f      	ldr	r2, [pc, #188]	@ (8006aa8 <TIM_Base_SetConfig+0x114>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d02b      	beq.n	8006a46 <TIM_Base_SetConfig+0xb2>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069f4:	d027      	beq.n	8006a46 <TIM_Base_SetConfig+0xb2>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	4a2c      	ldr	r2, [pc, #176]	@ (8006aac <TIM_Base_SetConfig+0x118>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d023      	beq.n	8006a46 <TIM_Base_SetConfig+0xb2>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	4a2b      	ldr	r2, [pc, #172]	@ (8006ab0 <TIM_Base_SetConfig+0x11c>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d01f      	beq.n	8006a46 <TIM_Base_SetConfig+0xb2>
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	4a2a      	ldr	r2, [pc, #168]	@ (8006ab4 <TIM_Base_SetConfig+0x120>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d01b      	beq.n	8006a46 <TIM_Base_SetConfig+0xb2>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	4a29      	ldr	r2, [pc, #164]	@ (8006ab8 <TIM_Base_SetConfig+0x124>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d017      	beq.n	8006a46 <TIM_Base_SetConfig+0xb2>
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	4a28      	ldr	r2, [pc, #160]	@ (8006abc <TIM_Base_SetConfig+0x128>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d013      	beq.n	8006a46 <TIM_Base_SetConfig+0xb2>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	4a27      	ldr	r2, [pc, #156]	@ (8006ac0 <TIM_Base_SetConfig+0x12c>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d00f      	beq.n	8006a46 <TIM_Base_SetConfig+0xb2>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	4a26      	ldr	r2, [pc, #152]	@ (8006ac4 <TIM_Base_SetConfig+0x130>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d00b      	beq.n	8006a46 <TIM_Base_SetConfig+0xb2>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	4a25      	ldr	r2, [pc, #148]	@ (8006ac8 <TIM_Base_SetConfig+0x134>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d007      	beq.n	8006a46 <TIM_Base_SetConfig+0xb2>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	4a24      	ldr	r2, [pc, #144]	@ (8006acc <TIM_Base_SetConfig+0x138>)
 8006a3a:	4293      	cmp	r3, r2
 8006a3c:	d003      	beq.n	8006a46 <TIM_Base_SetConfig+0xb2>
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	4a23      	ldr	r2, [pc, #140]	@ (8006ad0 <TIM_Base_SetConfig+0x13c>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d108      	bne.n	8006a58 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	68db      	ldr	r3, [r3, #12]
 8006a52:	68fa      	ldr	r2, [r7, #12]
 8006a54:	4313      	orrs	r3, r2
 8006a56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	695b      	ldr	r3, [r3, #20]
 8006a62:	4313      	orrs	r3, r2
 8006a64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	68fa      	ldr	r2, [r7, #12]
 8006a6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	689a      	ldr	r2, [r3, #8]
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	681a      	ldr	r2, [r3, #0]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	4a0a      	ldr	r2, [pc, #40]	@ (8006aa8 <TIM_Base_SetConfig+0x114>)
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d003      	beq.n	8006a8c <TIM_Base_SetConfig+0xf8>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	4a0c      	ldr	r2, [pc, #48]	@ (8006ab8 <TIM_Base_SetConfig+0x124>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d103      	bne.n	8006a94 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	691a      	ldr	r2, [r3, #16]
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2201      	movs	r2, #1
 8006a98:	615a      	str	r2, [r3, #20]
}
 8006a9a:	bf00      	nop
 8006a9c:	3714      	adds	r7, #20
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa4:	4770      	bx	lr
 8006aa6:	bf00      	nop
 8006aa8:	40010000 	.word	0x40010000
 8006aac:	40000400 	.word	0x40000400
 8006ab0:	40000800 	.word	0x40000800
 8006ab4:	40000c00 	.word	0x40000c00
 8006ab8:	40010400 	.word	0x40010400
 8006abc:	40014000 	.word	0x40014000
 8006ac0:	40014400 	.word	0x40014400
 8006ac4:	40014800 	.word	0x40014800
 8006ac8:	40001800 	.word	0x40001800
 8006acc:	40001c00 	.word	0x40001c00
 8006ad0:	40002000 	.word	0x40002000

08006ad4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006ad4:	b480      	push	{r7}
 8006ad6:	b087      	sub	sp, #28
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	60f8      	str	r0, [r7, #12]
 8006adc:	60b9      	str	r1, [r7, #8]
 8006ade:	607a      	str	r2, [r7, #4]
 8006ae0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	6a1b      	ldr	r3, [r3, #32]
 8006ae6:	f023 0201 	bic.w	r2, r3, #1
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	699b      	ldr	r3, [r3, #24]
 8006af2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	6a1b      	ldr	r3, [r3, #32]
 8006af8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	4a28      	ldr	r2, [pc, #160]	@ (8006ba0 <TIM_TI1_SetConfig+0xcc>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d01b      	beq.n	8006b3a <TIM_TI1_SetConfig+0x66>
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b08:	d017      	beq.n	8006b3a <TIM_TI1_SetConfig+0x66>
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	4a25      	ldr	r2, [pc, #148]	@ (8006ba4 <TIM_TI1_SetConfig+0xd0>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d013      	beq.n	8006b3a <TIM_TI1_SetConfig+0x66>
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	4a24      	ldr	r2, [pc, #144]	@ (8006ba8 <TIM_TI1_SetConfig+0xd4>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d00f      	beq.n	8006b3a <TIM_TI1_SetConfig+0x66>
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	4a23      	ldr	r2, [pc, #140]	@ (8006bac <TIM_TI1_SetConfig+0xd8>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d00b      	beq.n	8006b3a <TIM_TI1_SetConfig+0x66>
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	4a22      	ldr	r2, [pc, #136]	@ (8006bb0 <TIM_TI1_SetConfig+0xdc>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d007      	beq.n	8006b3a <TIM_TI1_SetConfig+0x66>
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	4a21      	ldr	r2, [pc, #132]	@ (8006bb4 <TIM_TI1_SetConfig+0xe0>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d003      	beq.n	8006b3a <TIM_TI1_SetConfig+0x66>
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	4a20      	ldr	r2, [pc, #128]	@ (8006bb8 <TIM_TI1_SetConfig+0xe4>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d101      	bne.n	8006b3e <TIM_TI1_SetConfig+0x6a>
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	e000      	b.n	8006b40 <TIM_TI1_SetConfig+0x6c>
 8006b3e:	2300      	movs	r3, #0
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d008      	beq.n	8006b56 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006b44:	697b      	ldr	r3, [r7, #20]
 8006b46:	f023 0303 	bic.w	r3, r3, #3
 8006b4a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006b4c:	697a      	ldr	r2, [r7, #20]
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	4313      	orrs	r3, r2
 8006b52:	617b      	str	r3, [r7, #20]
 8006b54:	e003      	b.n	8006b5e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006b56:	697b      	ldr	r3, [r7, #20]
 8006b58:	f043 0301 	orr.w	r3, r3, #1
 8006b5c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006b5e:	697b      	ldr	r3, [r7, #20]
 8006b60:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006b64:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	011b      	lsls	r3, r3, #4
 8006b6a:	b2db      	uxtb	r3, r3
 8006b6c:	697a      	ldr	r2, [r7, #20]
 8006b6e:	4313      	orrs	r3, r2
 8006b70:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006b72:	693b      	ldr	r3, [r7, #16]
 8006b74:	f023 030a 	bic.w	r3, r3, #10
 8006b78:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006b7a:	68bb      	ldr	r3, [r7, #8]
 8006b7c:	f003 030a 	and.w	r3, r3, #10
 8006b80:	693a      	ldr	r2, [r7, #16]
 8006b82:	4313      	orrs	r3, r2
 8006b84:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	697a      	ldr	r2, [r7, #20]
 8006b8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	693a      	ldr	r2, [r7, #16]
 8006b90:	621a      	str	r2, [r3, #32]
}
 8006b92:	bf00      	nop
 8006b94:	371c      	adds	r7, #28
 8006b96:	46bd      	mov	sp, r7
 8006b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9c:	4770      	bx	lr
 8006b9e:	bf00      	nop
 8006ba0:	40010000 	.word	0x40010000
 8006ba4:	40000400 	.word	0x40000400
 8006ba8:	40000800 	.word	0x40000800
 8006bac:	40000c00 	.word	0x40000c00
 8006bb0:	40010400 	.word	0x40010400
 8006bb4:	40014000 	.word	0x40014000
 8006bb8:	40001800 	.word	0x40001800

08006bbc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006bbc:	b480      	push	{r7}
 8006bbe:	b087      	sub	sp, #28
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	60f8      	str	r0, [r7, #12]
 8006bc4:	60b9      	str	r1, [r7, #8]
 8006bc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	6a1b      	ldr	r3, [r3, #32]
 8006bcc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	6a1b      	ldr	r3, [r3, #32]
 8006bd2:	f023 0201 	bic.w	r2, r3, #1
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	699b      	ldr	r3, [r3, #24]
 8006bde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006be0:	693b      	ldr	r3, [r7, #16]
 8006be2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006be6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	011b      	lsls	r3, r3, #4
 8006bec:	693a      	ldr	r2, [r7, #16]
 8006bee:	4313      	orrs	r3, r2
 8006bf0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006bf2:	697b      	ldr	r3, [r7, #20]
 8006bf4:	f023 030a 	bic.w	r3, r3, #10
 8006bf8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006bfa:	697a      	ldr	r2, [r7, #20]
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	4313      	orrs	r3, r2
 8006c00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	693a      	ldr	r2, [r7, #16]
 8006c06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	697a      	ldr	r2, [r7, #20]
 8006c0c:	621a      	str	r2, [r3, #32]
}
 8006c0e:	bf00      	nop
 8006c10:	371c      	adds	r7, #28
 8006c12:	46bd      	mov	sp, r7
 8006c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c18:	4770      	bx	lr

08006c1a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006c1a:	b480      	push	{r7}
 8006c1c:	b087      	sub	sp, #28
 8006c1e:	af00      	add	r7, sp, #0
 8006c20:	60f8      	str	r0, [r7, #12]
 8006c22:	60b9      	str	r1, [r7, #8]
 8006c24:	607a      	str	r2, [r7, #4]
 8006c26:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	6a1b      	ldr	r3, [r3, #32]
 8006c2c:	f023 0210 	bic.w	r2, r3, #16
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	699b      	ldr	r3, [r3, #24]
 8006c38:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	6a1b      	ldr	r3, [r3, #32]
 8006c3e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006c40:	697b      	ldr	r3, [r7, #20]
 8006c42:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c46:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	021b      	lsls	r3, r3, #8
 8006c4c:	697a      	ldr	r2, [r7, #20]
 8006c4e:	4313      	orrs	r3, r2
 8006c50:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006c52:	697b      	ldr	r3, [r7, #20]
 8006c54:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006c58:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	031b      	lsls	r3, r3, #12
 8006c5e:	b29b      	uxth	r3, r3
 8006c60:	697a      	ldr	r2, [r7, #20]
 8006c62:	4313      	orrs	r3, r2
 8006c64:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006c66:	693b      	ldr	r3, [r7, #16]
 8006c68:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006c6c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	011b      	lsls	r3, r3, #4
 8006c72:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8006c76:	693a      	ldr	r2, [r7, #16]
 8006c78:	4313      	orrs	r3, r2
 8006c7a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	697a      	ldr	r2, [r7, #20]
 8006c80:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	693a      	ldr	r2, [r7, #16]
 8006c86:	621a      	str	r2, [r3, #32]
}
 8006c88:	bf00      	nop
 8006c8a:	371c      	adds	r7, #28
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c92:	4770      	bx	lr

08006c94 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c94:	b480      	push	{r7}
 8006c96:	b087      	sub	sp, #28
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	60f8      	str	r0, [r7, #12]
 8006c9c:	60b9      	str	r1, [r7, #8]
 8006c9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	6a1b      	ldr	r3, [r3, #32]
 8006ca4:	f023 0210 	bic.w	r2, r3, #16
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	699b      	ldr	r3, [r3, #24]
 8006cb0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	6a1b      	ldr	r3, [r3, #32]
 8006cb6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006cb8:	697b      	ldr	r3, [r7, #20]
 8006cba:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006cbe:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	031b      	lsls	r3, r3, #12
 8006cc4:	697a      	ldr	r2, [r7, #20]
 8006cc6:	4313      	orrs	r3, r2
 8006cc8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006cca:	693b      	ldr	r3, [r7, #16]
 8006ccc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006cd0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006cd2:	68bb      	ldr	r3, [r7, #8]
 8006cd4:	011b      	lsls	r3, r3, #4
 8006cd6:	693a      	ldr	r2, [r7, #16]
 8006cd8:	4313      	orrs	r3, r2
 8006cda:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	697a      	ldr	r2, [r7, #20]
 8006ce0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	693a      	ldr	r2, [r7, #16]
 8006ce6:	621a      	str	r2, [r3, #32]
}
 8006ce8:	bf00      	nop
 8006cea:	371c      	adds	r7, #28
 8006cec:	46bd      	mov	sp, r7
 8006cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf2:	4770      	bx	lr

08006cf4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b087      	sub	sp, #28
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	60f8      	str	r0, [r7, #12]
 8006cfc:	60b9      	str	r1, [r7, #8]
 8006cfe:	607a      	str	r2, [r7, #4]
 8006d00:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	6a1b      	ldr	r3, [r3, #32]
 8006d06:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	69db      	ldr	r3, [r3, #28]
 8006d12:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	6a1b      	ldr	r3, [r3, #32]
 8006d18:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006d1a:	697b      	ldr	r3, [r7, #20]
 8006d1c:	f023 0303 	bic.w	r3, r3, #3
 8006d20:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8006d22:	697a      	ldr	r2, [r7, #20]
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	4313      	orrs	r3, r2
 8006d28:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006d2a:	697b      	ldr	r3, [r7, #20]
 8006d2c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006d30:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	011b      	lsls	r3, r3, #4
 8006d36:	b2db      	uxtb	r3, r3
 8006d38:	697a      	ldr	r2, [r7, #20]
 8006d3a:	4313      	orrs	r3, r2
 8006d3c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006d3e:	693b      	ldr	r3, [r7, #16]
 8006d40:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8006d44:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006d46:	68bb      	ldr	r3, [r7, #8]
 8006d48:	021b      	lsls	r3, r3, #8
 8006d4a:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8006d4e:	693a      	ldr	r2, [r7, #16]
 8006d50:	4313      	orrs	r3, r2
 8006d52:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	697a      	ldr	r2, [r7, #20]
 8006d58:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	693a      	ldr	r2, [r7, #16]
 8006d5e:	621a      	str	r2, [r3, #32]
}
 8006d60:	bf00      	nop
 8006d62:	371c      	adds	r7, #28
 8006d64:	46bd      	mov	sp, r7
 8006d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6a:	4770      	bx	lr

08006d6c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006d6c:	b480      	push	{r7}
 8006d6e:	b087      	sub	sp, #28
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	60f8      	str	r0, [r7, #12]
 8006d74:	60b9      	str	r1, [r7, #8]
 8006d76:	607a      	str	r2, [r7, #4]
 8006d78:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	6a1b      	ldr	r3, [r3, #32]
 8006d7e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	69db      	ldr	r3, [r3, #28]
 8006d8a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	6a1b      	ldr	r3, [r3, #32]
 8006d90:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d98:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	021b      	lsls	r3, r3, #8
 8006d9e:	697a      	ldr	r2, [r7, #20]
 8006da0:	4313      	orrs	r3, r2
 8006da2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006da4:	697b      	ldr	r3, [r7, #20]
 8006da6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006daa:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	031b      	lsls	r3, r3, #12
 8006db0:	b29b      	uxth	r3, r3
 8006db2:	697a      	ldr	r2, [r7, #20]
 8006db4:	4313      	orrs	r3, r2
 8006db6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006db8:	693b      	ldr	r3, [r7, #16]
 8006dba:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8006dbe:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006dc0:	68bb      	ldr	r3, [r7, #8]
 8006dc2:	031b      	lsls	r3, r3, #12
 8006dc4:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8006dc8:	693a      	ldr	r2, [r7, #16]
 8006dca:	4313      	orrs	r3, r2
 8006dcc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	697a      	ldr	r2, [r7, #20]
 8006dd2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	693a      	ldr	r2, [r7, #16]
 8006dd8:	621a      	str	r2, [r3, #32]
}
 8006dda:	bf00      	nop
 8006ddc:	371c      	adds	r7, #28
 8006dde:	46bd      	mov	sp, r7
 8006de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de4:	4770      	bx	lr

08006de6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006de6:	b480      	push	{r7}
 8006de8:	b085      	sub	sp, #20
 8006dea:	af00      	add	r7, sp, #0
 8006dec:	6078      	str	r0, [r7, #4]
 8006dee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	689b      	ldr	r3, [r3, #8]
 8006df4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006dfc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006dfe:	683a      	ldr	r2, [r7, #0]
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	4313      	orrs	r3, r2
 8006e04:	f043 0307 	orr.w	r3, r3, #7
 8006e08:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	68fa      	ldr	r2, [r7, #12]
 8006e0e:	609a      	str	r2, [r3, #8]
}
 8006e10:	bf00      	nop
 8006e12:	3714      	adds	r7, #20
 8006e14:	46bd      	mov	sp, r7
 8006e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1a:	4770      	bx	lr

08006e1c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	b087      	sub	sp, #28
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	60f8      	str	r0, [r7, #12]
 8006e24:	60b9      	str	r1, [r7, #8]
 8006e26:	607a      	str	r2, [r7, #4]
 8006e28:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	689b      	ldr	r3, [r3, #8]
 8006e2e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006e36:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	021a      	lsls	r2, r3, #8
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	431a      	orrs	r2, r3
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	4313      	orrs	r3, r2
 8006e44:	697a      	ldr	r2, [r7, #20]
 8006e46:	4313      	orrs	r3, r2
 8006e48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	697a      	ldr	r2, [r7, #20]
 8006e4e:	609a      	str	r2, [r3, #8]
}
 8006e50:	bf00      	nop
 8006e52:	371c      	adds	r7, #28
 8006e54:	46bd      	mov	sp, r7
 8006e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5a:	4770      	bx	lr

08006e5c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006e5c:	b480      	push	{r7}
 8006e5e:	b087      	sub	sp, #28
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	60f8      	str	r0, [r7, #12]
 8006e64:	60b9      	str	r1, [r7, #8]
 8006e66:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006e68:	68bb      	ldr	r3, [r7, #8]
 8006e6a:	f003 031f 	and.w	r3, r3, #31
 8006e6e:	2201      	movs	r2, #1
 8006e70:	fa02 f303 	lsl.w	r3, r2, r3
 8006e74:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	6a1a      	ldr	r2, [r3, #32]
 8006e7a:	697b      	ldr	r3, [r7, #20]
 8006e7c:	43db      	mvns	r3, r3
 8006e7e:	401a      	ands	r2, r3
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	6a1a      	ldr	r2, [r3, #32]
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	f003 031f 	and.w	r3, r3, #31
 8006e8e:	6879      	ldr	r1, [r7, #4]
 8006e90:	fa01 f303 	lsl.w	r3, r1, r3
 8006e94:	431a      	orrs	r2, r3
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	621a      	str	r2, [r3, #32]
}
 8006e9a:	bf00      	nop
 8006e9c:	371c      	adds	r7, #28
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea4:	4770      	bx	lr
	...

08006ea8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006ea8:	b480      	push	{r7}
 8006eaa:	b085      	sub	sp, #20
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
 8006eb0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006eb8:	2b01      	cmp	r3, #1
 8006eba:	d101      	bne.n	8006ec0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006ebc:	2302      	movs	r3, #2
 8006ebe:	e06d      	b.n	8006f9c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2201      	movs	r2, #1
 8006ec4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2202      	movs	r2, #2
 8006ecc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	685b      	ldr	r3, [r3, #4]
 8006ed6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	689b      	ldr	r3, [r3, #8]
 8006ede:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	4a30      	ldr	r2, [pc, #192]	@ (8006fa8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d004      	beq.n	8006ef4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	4a2f      	ldr	r2, [pc, #188]	@ (8006fac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006ef0:	4293      	cmp	r3, r2
 8006ef2:	d108      	bne.n	8006f06 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006efa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	685b      	ldr	r3, [r3, #4]
 8006f00:	68fa      	ldr	r2, [r7, #12]
 8006f02:	4313      	orrs	r3, r2
 8006f04:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f0c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	68fa      	ldr	r2, [r7, #12]
 8006f14:	4313      	orrs	r3, r2
 8006f16:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	68fa      	ldr	r2, [r7, #12]
 8006f1e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	4a20      	ldr	r2, [pc, #128]	@ (8006fa8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d022      	beq.n	8006f70 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f32:	d01d      	beq.n	8006f70 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	4a1d      	ldr	r2, [pc, #116]	@ (8006fb0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d018      	beq.n	8006f70 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	4a1c      	ldr	r2, [pc, #112]	@ (8006fb4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006f44:	4293      	cmp	r3, r2
 8006f46:	d013      	beq.n	8006f70 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	4a1a      	ldr	r2, [pc, #104]	@ (8006fb8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d00e      	beq.n	8006f70 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	4a15      	ldr	r2, [pc, #84]	@ (8006fac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d009      	beq.n	8006f70 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	4a16      	ldr	r2, [pc, #88]	@ (8006fbc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d004      	beq.n	8006f70 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	4a15      	ldr	r2, [pc, #84]	@ (8006fc0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d10c      	bne.n	8006f8a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f76:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f78:	683b      	ldr	r3, [r7, #0]
 8006f7a:	689b      	ldr	r3, [r3, #8]
 8006f7c:	68ba      	ldr	r2, [r7, #8]
 8006f7e:	4313      	orrs	r3, r2
 8006f80:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	68ba      	ldr	r2, [r7, #8]
 8006f88:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2201      	movs	r2, #1
 8006f8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	2200      	movs	r2, #0
 8006f96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006f9a:	2300      	movs	r3, #0
}
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	3714      	adds	r7, #20
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa6:	4770      	bx	lr
 8006fa8:	40010000 	.word	0x40010000
 8006fac:	40010400 	.word	0x40010400
 8006fb0:	40000400 	.word	0x40000400
 8006fb4:	40000800 	.word	0x40000800
 8006fb8:	40000c00 	.word	0x40000c00
 8006fbc:	40014000 	.word	0x40014000
 8006fc0:	40001800 	.word	0x40001800

08006fc4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b083      	sub	sp, #12
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006fcc:	bf00      	nop
 8006fce:	370c      	adds	r7, #12
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd6:	4770      	bx	lr

08006fd8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b083      	sub	sp, #12
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006fe0:	bf00      	nop
 8006fe2:	370c      	adds	r7, #12
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fea:	4770      	bx	lr

08006fec <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006fec:	b480      	push	{r7}
 8006fee:	b083      	sub	sp, #12
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006ff4:	bf00      	nop
 8006ff6:	370c      	adds	r7, #12
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffe:	4770      	bx	lr

08007000 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b082      	sub	sp, #8
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2b00      	cmp	r3, #0
 800700c:	d101      	bne.n	8007012 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800700e:	2301      	movs	r3, #1
 8007010:	e040      	b.n	8007094 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007016:	2b00      	cmp	r3, #0
 8007018:	d106      	bne.n	8007028 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2200      	movs	r2, #0
 800701e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007022:	6878      	ldr	r0, [r7, #4]
 8007024:	f7fb fbf6 	bl	8002814 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2224      	movs	r2, #36	@ 0x24
 800702c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	681a      	ldr	r2, [r3, #0]
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f022 0201 	bic.w	r2, r2, #1
 800703c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	f000 f8b0 	bl	80071a4 <UART_SetConfig>
 8007044:	4603      	mov	r3, r0
 8007046:	2b01      	cmp	r3, #1
 8007048:	d101      	bne.n	800704e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800704a:	2301      	movs	r3, #1
 800704c:	e022      	b.n	8007094 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007052:	2b00      	cmp	r3, #0
 8007054:	d002      	beq.n	800705c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007056:	6878      	ldr	r0, [r7, #4]
 8007058:	f000 fb08 	bl	800766c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	685a      	ldr	r2, [r3, #4]
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800706a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	689a      	ldr	r2, [r3, #8]
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800707a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	681a      	ldr	r2, [r3, #0]
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f042 0201 	orr.w	r2, r2, #1
 800708a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800708c:	6878      	ldr	r0, [r7, #4]
 800708e:	f000 fb8f 	bl	80077b0 <UART_CheckIdleState>
 8007092:	4603      	mov	r3, r0
}
 8007094:	4618      	mov	r0, r3
 8007096:	3708      	adds	r7, #8
 8007098:	46bd      	mov	sp, r7
 800709a:	bd80      	pop	{r7, pc}

0800709c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800709c:	b580      	push	{r7, lr}
 800709e:	b08a      	sub	sp, #40	@ 0x28
 80070a0:	af02      	add	r7, sp, #8
 80070a2:	60f8      	str	r0, [r7, #12]
 80070a4:	60b9      	str	r1, [r7, #8]
 80070a6:	603b      	str	r3, [r7, #0]
 80070a8:	4613      	mov	r3, r2
 80070aa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80070b0:	2b20      	cmp	r3, #32
 80070b2:	d171      	bne.n	8007198 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80070b4:	68bb      	ldr	r3, [r7, #8]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d002      	beq.n	80070c0 <HAL_UART_Transmit+0x24>
 80070ba:	88fb      	ldrh	r3, [r7, #6]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d101      	bne.n	80070c4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80070c0:	2301      	movs	r3, #1
 80070c2:	e06a      	b.n	800719a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	2200      	movs	r2, #0
 80070c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	2221      	movs	r2, #33	@ 0x21
 80070d0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80070d2:	f7fb fdc1 	bl	8002c58 <HAL_GetTick>
 80070d6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	88fa      	ldrh	r2, [r7, #6]
 80070dc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	88fa      	ldrh	r2, [r7, #6]
 80070e4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	689b      	ldr	r3, [r3, #8]
 80070ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070f0:	d108      	bne.n	8007104 <HAL_UART_Transmit+0x68>
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	691b      	ldr	r3, [r3, #16]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d104      	bne.n	8007104 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80070fa:	2300      	movs	r3, #0
 80070fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80070fe:	68bb      	ldr	r3, [r7, #8]
 8007100:	61bb      	str	r3, [r7, #24]
 8007102:	e003      	b.n	800710c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007108:	2300      	movs	r3, #0
 800710a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800710c:	e02c      	b.n	8007168 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800710e:	683b      	ldr	r3, [r7, #0]
 8007110:	9300      	str	r3, [sp, #0]
 8007112:	697b      	ldr	r3, [r7, #20]
 8007114:	2200      	movs	r2, #0
 8007116:	2180      	movs	r1, #128	@ 0x80
 8007118:	68f8      	ldr	r0, [r7, #12]
 800711a:	f000 fb80 	bl	800781e <UART_WaitOnFlagUntilTimeout>
 800711e:	4603      	mov	r3, r0
 8007120:	2b00      	cmp	r3, #0
 8007122:	d001      	beq.n	8007128 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8007124:	2303      	movs	r3, #3
 8007126:	e038      	b.n	800719a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8007128:	69fb      	ldr	r3, [r7, #28]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d10b      	bne.n	8007146 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800712e:	69bb      	ldr	r3, [r7, #24]
 8007130:	881b      	ldrh	r3, [r3, #0]
 8007132:	461a      	mov	r2, r3
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800713c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800713e:	69bb      	ldr	r3, [r7, #24]
 8007140:	3302      	adds	r3, #2
 8007142:	61bb      	str	r3, [r7, #24]
 8007144:	e007      	b.n	8007156 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007146:	69fb      	ldr	r3, [r7, #28]
 8007148:	781a      	ldrb	r2, [r3, #0]
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007150:	69fb      	ldr	r3, [r7, #28]
 8007152:	3301      	adds	r3, #1
 8007154:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800715c:	b29b      	uxth	r3, r3
 800715e:	3b01      	subs	r3, #1
 8007160:	b29a      	uxth	r2, r3
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800716e:	b29b      	uxth	r3, r3
 8007170:	2b00      	cmp	r3, #0
 8007172:	d1cc      	bne.n	800710e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	9300      	str	r3, [sp, #0]
 8007178:	697b      	ldr	r3, [r7, #20]
 800717a:	2200      	movs	r2, #0
 800717c:	2140      	movs	r1, #64	@ 0x40
 800717e:	68f8      	ldr	r0, [r7, #12]
 8007180:	f000 fb4d 	bl	800781e <UART_WaitOnFlagUntilTimeout>
 8007184:	4603      	mov	r3, r0
 8007186:	2b00      	cmp	r3, #0
 8007188:	d001      	beq.n	800718e <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 800718a:	2303      	movs	r3, #3
 800718c:	e005      	b.n	800719a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	2220      	movs	r2, #32
 8007192:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007194:	2300      	movs	r3, #0
 8007196:	e000      	b.n	800719a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8007198:	2302      	movs	r3, #2
  }
}
 800719a:	4618      	mov	r0, r3
 800719c:	3720      	adds	r7, #32
 800719e:	46bd      	mov	sp, r7
 80071a0:	bd80      	pop	{r7, pc}
	...

080071a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80071a4:	b580      	push	{r7, lr}
 80071a6:	b088      	sub	sp, #32
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80071ac:	2300      	movs	r3, #0
 80071ae:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	689a      	ldr	r2, [r3, #8]
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	691b      	ldr	r3, [r3, #16]
 80071b8:	431a      	orrs	r2, r3
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	695b      	ldr	r3, [r3, #20]
 80071be:	431a      	orrs	r2, r3
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	69db      	ldr	r3, [r3, #28]
 80071c4:	4313      	orrs	r3, r2
 80071c6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	681a      	ldr	r2, [r3, #0]
 80071ce:	4ba6      	ldr	r3, [pc, #664]	@ (8007468 <UART_SetConfig+0x2c4>)
 80071d0:	4013      	ands	r3, r2
 80071d2:	687a      	ldr	r2, [r7, #4]
 80071d4:	6812      	ldr	r2, [r2, #0]
 80071d6:	6979      	ldr	r1, [r7, #20]
 80071d8:	430b      	orrs	r3, r1
 80071da:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	685b      	ldr	r3, [r3, #4]
 80071e2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	68da      	ldr	r2, [r3, #12]
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	430a      	orrs	r2, r1
 80071f0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	699b      	ldr	r3, [r3, #24]
 80071f6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	6a1b      	ldr	r3, [r3, #32]
 80071fc:	697a      	ldr	r2, [r7, #20]
 80071fe:	4313      	orrs	r3, r2
 8007200:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	689b      	ldr	r3, [r3, #8]
 8007208:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	697a      	ldr	r2, [r7, #20]
 8007212:	430a      	orrs	r2, r1
 8007214:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	4a94      	ldr	r2, [pc, #592]	@ (800746c <UART_SetConfig+0x2c8>)
 800721c:	4293      	cmp	r3, r2
 800721e:	d120      	bne.n	8007262 <UART_SetConfig+0xbe>
 8007220:	4b93      	ldr	r3, [pc, #588]	@ (8007470 <UART_SetConfig+0x2cc>)
 8007222:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007226:	f003 0303 	and.w	r3, r3, #3
 800722a:	2b03      	cmp	r3, #3
 800722c:	d816      	bhi.n	800725c <UART_SetConfig+0xb8>
 800722e:	a201      	add	r2, pc, #4	@ (adr r2, 8007234 <UART_SetConfig+0x90>)
 8007230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007234:	08007245 	.word	0x08007245
 8007238:	08007251 	.word	0x08007251
 800723c:	0800724b 	.word	0x0800724b
 8007240:	08007257 	.word	0x08007257
 8007244:	2301      	movs	r3, #1
 8007246:	77fb      	strb	r3, [r7, #31]
 8007248:	e150      	b.n	80074ec <UART_SetConfig+0x348>
 800724a:	2302      	movs	r3, #2
 800724c:	77fb      	strb	r3, [r7, #31]
 800724e:	e14d      	b.n	80074ec <UART_SetConfig+0x348>
 8007250:	2304      	movs	r3, #4
 8007252:	77fb      	strb	r3, [r7, #31]
 8007254:	e14a      	b.n	80074ec <UART_SetConfig+0x348>
 8007256:	2308      	movs	r3, #8
 8007258:	77fb      	strb	r3, [r7, #31]
 800725a:	e147      	b.n	80074ec <UART_SetConfig+0x348>
 800725c:	2310      	movs	r3, #16
 800725e:	77fb      	strb	r3, [r7, #31]
 8007260:	e144      	b.n	80074ec <UART_SetConfig+0x348>
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	4a83      	ldr	r2, [pc, #524]	@ (8007474 <UART_SetConfig+0x2d0>)
 8007268:	4293      	cmp	r3, r2
 800726a:	d132      	bne.n	80072d2 <UART_SetConfig+0x12e>
 800726c:	4b80      	ldr	r3, [pc, #512]	@ (8007470 <UART_SetConfig+0x2cc>)
 800726e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007272:	f003 030c 	and.w	r3, r3, #12
 8007276:	2b0c      	cmp	r3, #12
 8007278:	d828      	bhi.n	80072cc <UART_SetConfig+0x128>
 800727a:	a201      	add	r2, pc, #4	@ (adr r2, 8007280 <UART_SetConfig+0xdc>)
 800727c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007280:	080072b5 	.word	0x080072b5
 8007284:	080072cd 	.word	0x080072cd
 8007288:	080072cd 	.word	0x080072cd
 800728c:	080072cd 	.word	0x080072cd
 8007290:	080072c1 	.word	0x080072c1
 8007294:	080072cd 	.word	0x080072cd
 8007298:	080072cd 	.word	0x080072cd
 800729c:	080072cd 	.word	0x080072cd
 80072a0:	080072bb 	.word	0x080072bb
 80072a4:	080072cd 	.word	0x080072cd
 80072a8:	080072cd 	.word	0x080072cd
 80072ac:	080072cd 	.word	0x080072cd
 80072b0:	080072c7 	.word	0x080072c7
 80072b4:	2300      	movs	r3, #0
 80072b6:	77fb      	strb	r3, [r7, #31]
 80072b8:	e118      	b.n	80074ec <UART_SetConfig+0x348>
 80072ba:	2302      	movs	r3, #2
 80072bc:	77fb      	strb	r3, [r7, #31]
 80072be:	e115      	b.n	80074ec <UART_SetConfig+0x348>
 80072c0:	2304      	movs	r3, #4
 80072c2:	77fb      	strb	r3, [r7, #31]
 80072c4:	e112      	b.n	80074ec <UART_SetConfig+0x348>
 80072c6:	2308      	movs	r3, #8
 80072c8:	77fb      	strb	r3, [r7, #31]
 80072ca:	e10f      	b.n	80074ec <UART_SetConfig+0x348>
 80072cc:	2310      	movs	r3, #16
 80072ce:	77fb      	strb	r3, [r7, #31]
 80072d0:	e10c      	b.n	80074ec <UART_SetConfig+0x348>
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	4a68      	ldr	r2, [pc, #416]	@ (8007478 <UART_SetConfig+0x2d4>)
 80072d8:	4293      	cmp	r3, r2
 80072da:	d120      	bne.n	800731e <UART_SetConfig+0x17a>
 80072dc:	4b64      	ldr	r3, [pc, #400]	@ (8007470 <UART_SetConfig+0x2cc>)
 80072de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072e2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80072e6:	2b30      	cmp	r3, #48	@ 0x30
 80072e8:	d013      	beq.n	8007312 <UART_SetConfig+0x16e>
 80072ea:	2b30      	cmp	r3, #48	@ 0x30
 80072ec:	d814      	bhi.n	8007318 <UART_SetConfig+0x174>
 80072ee:	2b20      	cmp	r3, #32
 80072f0:	d009      	beq.n	8007306 <UART_SetConfig+0x162>
 80072f2:	2b20      	cmp	r3, #32
 80072f4:	d810      	bhi.n	8007318 <UART_SetConfig+0x174>
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d002      	beq.n	8007300 <UART_SetConfig+0x15c>
 80072fa:	2b10      	cmp	r3, #16
 80072fc:	d006      	beq.n	800730c <UART_SetConfig+0x168>
 80072fe:	e00b      	b.n	8007318 <UART_SetConfig+0x174>
 8007300:	2300      	movs	r3, #0
 8007302:	77fb      	strb	r3, [r7, #31]
 8007304:	e0f2      	b.n	80074ec <UART_SetConfig+0x348>
 8007306:	2302      	movs	r3, #2
 8007308:	77fb      	strb	r3, [r7, #31]
 800730a:	e0ef      	b.n	80074ec <UART_SetConfig+0x348>
 800730c:	2304      	movs	r3, #4
 800730e:	77fb      	strb	r3, [r7, #31]
 8007310:	e0ec      	b.n	80074ec <UART_SetConfig+0x348>
 8007312:	2308      	movs	r3, #8
 8007314:	77fb      	strb	r3, [r7, #31]
 8007316:	e0e9      	b.n	80074ec <UART_SetConfig+0x348>
 8007318:	2310      	movs	r3, #16
 800731a:	77fb      	strb	r3, [r7, #31]
 800731c:	e0e6      	b.n	80074ec <UART_SetConfig+0x348>
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	4a56      	ldr	r2, [pc, #344]	@ (800747c <UART_SetConfig+0x2d8>)
 8007324:	4293      	cmp	r3, r2
 8007326:	d120      	bne.n	800736a <UART_SetConfig+0x1c6>
 8007328:	4b51      	ldr	r3, [pc, #324]	@ (8007470 <UART_SetConfig+0x2cc>)
 800732a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800732e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007332:	2bc0      	cmp	r3, #192	@ 0xc0
 8007334:	d013      	beq.n	800735e <UART_SetConfig+0x1ba>
 8007336:	2bc0      	cmp	r3, #192	@ 0xc0
 8007338:	d814      	bhi.n	8007364 <UART_SetConfig+0x1c0>
 800733a:	2b80      	cmp	r3, #128	@ 0x80
 800733c:	d009      	beq.n	8007352 <UART_SetConfig+0x1ae>
 800733e:	2b80      	cmp	r3, #128	@ 0x80
 8007340:	d810      	bhi.n	8007364 <UART_SetConfig+0x1c0>
 8007342:	2b00      	cmp	r3, #0
 8007344:	d002      	beq.n	800734c <UART_SetConfig+0x1a8>
 8007346:	2b40      	cmp	r3, #64	@ 0x40
 8007348:	d006      	beq.n	8007358 <UART_SetConfig+0x1b4>
 800734a:	e00b      	b.n	8007364 <UART_SetConfig+0x1c0>
 800734c:	2300      	movs	r3, #0
 800734e:	77fb      	strb	r3, [r7, #31]
 8007350:	e0cc      	b.n	80074ec <UART_SetConfig+0x348>
 8007352:	2302      	movs	r3, #2
 8007354:	77fb      	strb	r3, [r7, #31]
 8007356:	e0c9      	b.n	80074ec <UART_SetConfig+0x348>
 8007358:	2304      	movs	r3, #4
 800735a:	77fb      	strb	r3, [r7, #31]
 800735c:	e0c6      	b.n	80074ec <UART_SetConfig+0x348>
 800735e:	2308      	movs	r3, #8
 8007360:	77fb      	strb	r3, [r7, #31]
 8007362:	e0c3      	b.n	80074ec <UART_SetConfig+0x348>
 8007364:	2310      	movs	r3, #16
 8007366:	77fb      	strb	r3, [r7, #31]
 8007368:	e0c0      	b.n	80074ec <UART_SetConfig+0x348>
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	4a44      	ldr	r2, [pc, #272]	@ (8007480 <UART_SetConfig+0x2dc>)
 8007370:	4293      	cmp	r3, r2
 8007372:	d125      	bne.n	80073c0 <UART_SetConfig+0x21c>
 8007374:	4b3e      	ldr	r3, [pc, #248]	@ (8007470 <UART_SetConfig+0x2cc>)
 8007376:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800737a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800737e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007382:	d017      	beq.n	80073b4 <UART_SetConfig+0x210>
 8007384:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007388:	d817      	bhi.n	80073ba <UART_SetConfig+0x216>
 800738a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800738e:	d00b      	beq.n	80073a8 <UART_SetConfig+0x204>
 8007390:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007394:	d811      	bhi.n	80073ba <UART_SetConfig+0x216>
 8007396:	2b00      	cmp	r3, #0
 8007398:	d003      	beq.n	80073a2 <UART_SetConfig+0x1fe>
 800739a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800739e:	d006      	beq.n	80073ae <UART_SetConfig+0x20a>
 80073a0:	e00b      	b.n	80073ba <UART_SetConfig+0x216>
 80073a2:	2300      	movs	r3, #0
 80073a4:	77fb      	strb	r3, [r7, #31]
 80073a6:	e0a1      	b.n	80074ec <UART_SetConfig+0x348>
 80073a8:	2302      	movs	r3, #2
 80073aa:	77fb      	strb	r3, [r7, #31]
 80073ac:	e09e      	b.n	80074ec <UART_SetConfig+0x348>
 80073ae:	2304      	movs	r3, #4
 80073b0:	77fb      	strb	r3, [r7, #31]
 80073b2:	e09b      	b.n	80074ec <UART_SetConfig+0x348>
 80073b4:	2308      	movs	r3, #8
 80073b6:	77fb      	strb	r3, [r7, #31]
 80073b8:	e098      	b.n	80074ec <UART_SetConfig+0x348>
 80073ba:	2310      	movs	r3, #16
 80073bc:	77fb      	strb	r3, [r7, #31]
 80073be:	e095      	b.n	80074ec <UART_SetConfig+0x348>
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	4a2f      	ldr	r2, [pc, #188]	@ (8007484 <UART_SetConfig+0x2e0>)
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d125      	bne.n	8007416 <UART_SetConfig+0x272>
 80073ca:	4b29      	ldr	r3, [pc, #164]	@ (8007470 <UART_SetConfig+0x2cc>)
 80073cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073d0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80073d4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80073d8:	d017      	beq.n	800740a <UART_SetConfig+0x266>
 80073da:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80073de:	d817      	bhi.n	8007410 <UART_SetConfig+0x26c>
 80073e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80073e4:	d00b      	beq.n	80073fe <UART_SetConfig+0x25a>
 80073e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80073ea:	d811      	bhi.n	8007410 <UART_SetConfig+0x26c>
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d003      	beq.n	80073f8 <UART_SetConfig+0x254>
 80073f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073f4:	d006      	beq.n	8007404 <UART_SetConfig+0x260>
 80073f6:	e00b      	b.n	8007410 <UART_SetConfig+0x26c>
 80073f8:	2301      	movs	r3, #1
 80073fa:	77fb      	strb	r3, [r7, #31]
 80073fc:	e076      	b.n	80074ec <UART_SetConfig+0x348>
 80073fe:	2302      	movs	r3, #2
 8007400:	77fb      	strb	r3, [r7, #31]
 8007402:	e073      	b.n	80074ec <UART_SetConfig+0x348>
 8007404:	2304      	movs	r3, #4
 8007406:	77fb      	strb	r3, [r7, #31]
 8007408:	e070      	b.n	80074ec <UART_SetConfig+0x348>
 800740a:	2308      	movs	r3, #8
 800740c:	77fb      	strb	r3, [r7, #31]
 800740e:	e06d      	b.n	80074ec <UART_SetConfig+0x348>
 8007410:	2310      	movs	r3, #16
 8007412:	77fb      	strb	r3, [r7, #31]
 8007414:	e06a      	b.n	80074ec <UART_SetConfig+0x348>
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	4a1b      	ldr	r2, [pc, #108]	@ (8007488 <UART_SetConfig+0x2e4>)
 800741c:	4293      	cmp	r3, r2
 800741e:	d138      	bne.n	8007492 <UART_SetConfig+0x2ee>
 8007420:	4b13      	ldr	r3, [pc, #76]	@ (8007470 <UART_SetConfig+0x2cc>)
 8007422:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007426:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800742a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800742e:	d017      	beq.n	8007460 <UART_SetConfig+0x2bc>
 8007430:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007434:	d82a      	bhi.n	800748c <UART_SetConfig+0x2e8>
 8007436:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800743a:	d00b      	beq.n	8007454 <UART_SetConfig+0x2b0>
 800743c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007440:	d824      	bhi.n	800748c <UART_SetConfig+0x2e8>
 8007442:	2b00      	cmp	r3, #0
 8007444:	d003      	beq.n	800744e <UART_SetConfig+0x2aa>
 8007446:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800744a:	d006      	beq.n	800745a <UART_SetConfig+0x2b6>
 800744c:	e01e      	b.n	800748c <UART_SetConfig+0x2e8>
 800744e:	2300      	movs	r3, #0
 8007450:	77fb      	strb	r3, [r7, #31]
 8007452:	e04b      	b.n	80074ec <UART_SetConfig+0x348>
 8007454:	2302      	movs	r3, #2
 8007456:	77fb      	strb	r3, [r7, #31]
 8007458:	e048      	b.n	80074ec <UART_SetConfig+0x348>
 800745a:	2304      	movs	r3, #4
 800745c:	77fb      	strb	r3, [r7, #31]
 800745e:	e045      	b.n	80074ec <UART_SetConfig+0x348>
 8007460:	2308      	movs	r3, #8
 8007462:	77fb      	strb	r3, [r7, #31]
 8007464:	e042      	b.n	80074ec <UART_SetConfig+0x348>
 8007466:	bf00      	nop
 8007468:	efff69f3 	.word	0xefff69f3
 800746c:	40011000 	.word	0x40011000
 8007470:	40023800 	.word	0x40023800
 8007474:	40004400 	.word	0x40004400
 8007478:	40004800 	.word	0x40004800
 800747c:	40004c00 	.word	0x40004c00
 8007480:	40005000 	.word	0x40005000
 8007484:	40011400 	.word	0x40011400
 8007488:	40007800 	.word	0x40007800
 800748c:	2310      	movs	r3, #16
 800748e:	77fb      	strb	r3, [r7, #31]
 8007490:	e02c      	b.n	80074ec <UART_SetConfig+0x348>
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	4a72      	ldr	r2, [pc, #456]	@ (8007660 <UART_SetConfig+0x4bc>)
 8007498:	4293      	cmp	r3, r2
 800749a:	d125      	bne.n	80074e8 <UART_SetConfig+0x344>
 800749c:	4b71      	ldr	r3, [pc, #452]	@ (8007664 <UART_SetConfig+0x4c0>)
 800749e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074a2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80074a6:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80074aa:	d017      	beq.n	80074dc <UART_SetConfig+0x338>
 80074ac:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80074b0:	d817      	bhi.n	80074e2 <UART_SetConfig+0x33e>
 80074b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80074b6:	d00b      	beq.n	80074d0 <UART_SetConfig+0x32c>
 80074b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80074bc:	d811      	bhi.n	80074e2 <UART_SetConfig+0x33e>
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d003      	beq.n	80074ca <UART_SetConfig+0x326>
 80074c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80074c6:	d006      	beq.n	80074d6 <UART_SetConfig+0x332>
 80074c8:	e00b      	b.n	80074e2 <UART_SetConfig+0x33e>
 80074ca:	2300      	movs	r3, #0
 80074cc:	77fb      	strb	r3, [r7, #31]
 80074ce:	e00d      	b.n	80074ec <UART_SetConfig+0x348>
 80074d0:	2302      	movs	r3, #2
 80074d2:	77fb      	strb	r3, [r7, #31]
 80074d4:	e00a      	b.n	80074ec <UART_SetConfig+0x348>
 80074d6:	2304      	movs	r3, #4
 80074d8:	77fb      	strb	r3, [r7, #31]
 80074da:	e007      	b.n	80074ec <UART_SetConfig+0x348>
 80074dc:	2308      	movs	r3, #8
 80074de:	77fb      	strb	r3, [r7, #31]
 80074e0:	e004      	b.n	80074ec <UART_SetConfig+0x348>
 80074e2:	2310      	movs	r3, #16
 80074e4:	77fb      	strb	r3, [r7, #31]
 80074e6:	e001      	b.n	80074ec <UART_SetConfig+0x348>
 80074e8:	2310      	movs	r3, #16
 80074ea:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	69db      	ldr	r3, [r3, #28]
 80074f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80074f4:	d15b      	bne.n	80075ae <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80074f6:	7ffb      	ldrb	r3, [r7, #31]
 80074f8:	2b08      	cmp	r3, #8
 80074fa:	d828      	bhi.n	800754e <UART_SetConfig+0x3aa>
 80074fc:	a201      	add	r2, pc, #4	@ (adr r2, 8007504 <UART_SetConfig+0x360>)
 80074fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007502:	bf00      	nop
 8007504:	08007529 	.word	0x08007529
 8007508:	08007531 	.word	0x08007531
 800750c:	08007539 	.word	0x08007539
 8007510:	0800754f 	.word	0x0800754f
 8007514:	0800753f 	.word	0x0800753f
 8007518:	0800754f 	.word	0x0800754f
 800751c:	0800754f 	.word	0x0800754f
 8007520:	0800754f 	.word	0x0800754f
 8007524:	08007547 	.word	0x08007547
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007528:	f7fd fa94 	bl	8004a54 <HAL_RCC_GetPCLK1Freq>
 800752c:	61b8      	str	r0, [r7, #24]
        break;
 800752e:	e013      	b.n	8007558 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007530:	f7fd faa4 	bl	8004a7c <HAL_RCC_GetPCLK2Freq>
 8007534:	61b8      	str	r0, [r7, #24]
        break;
 8007536:	e00f      	b.n	8007558 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007538:	4b4b      	ldr	r3, [pc, #300]	@ (8007668 <UART_SetConfig+0x4c4>)
 800753a:	61bb      	str	r3, [r7, #24]
        break;
 800753c:	e00c      	b.n	8007558 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800753e:	f7fd f9b7 	bl	80048b0 <HAL_RCC_GetSysClockFreq>
 8007542:	61b8      	str	r0, [r7, #24]
        break;
 8007544:	e008      	b.n	8007558 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007546:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800754a:	61bb      	str	r3, [r7, #24]
        break;
 800754c:	e004      	b.n	8007558 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800754e:	2300      	movs	r3, #0
 8007550:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007552:	2301      	movs	r3, #1
 8007554:	77bb      	strb	r3, [r7, #30]
        break;
 8007556:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007558:	69bb      	ldr	r3, [r7, #24]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d074      	beq.n	8007648 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800755e:	69bb      	ldr	r3, [r7, #24]
 8007560:	005a      	lsls	r2, r3, #1
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	685b      	ldr	r3, [r3, #4]
 8007566:	085b      	lsrs	r3, r3, #1
 8007568:	441a      	add	r2, r3
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	685b      	ldr	r3, [r3, #4]
 800756e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007572:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007574:	693b      	ldr	r3, [r7, #16]
 8007576:	2b0f      	cmp	r3, #15
 8007578:	d916      	bls.n	80075a8 <UART_SetConfig+0x404>
 800757a:	693b      	ldr	r3, [r7, #16]
 800757c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007580:	d212      	bcs.n	80075a8 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007582:	693b      	ldr	r3, [r7, #16]
 8007584:	b29b      	uxth	r3, r3
 8007586:	f023 030f 	bic.w	r3, r3, #15
 800758a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800758c:	693b      	ldr	r3, [r7, #16]
 800758e:	085b      	lsrs	r3, r3, #1
 8007590:	b29b      	uxth	r3, r3
 8007592:	f003 0307 	and.w	r3, r3, #7
 8007596:	b29a      	uxth	r2, r3
 8007598:	89fb      	ldrh	r3, [r7, #14]
 800759a:	4313      	orrs	r3, r2
 800759c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	89fa      	ldrh	r2, [r7, #14]
 80075a4:	60da      	str	r2, [r3, #12]
 80075a6:	e04f      	b.n	8007648 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80075a8:	2301      	movs	r3, #1
 80075aa:	77bb      	strb	r3, [r7, #30]
 80075ac:	e04c      	b.n	8007648 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80075ae:	7ffb      	ldrb	r3, [r7, #31]
 80075b0:	2b08      	cmp	r3, #8
 80075b2:	d828      	bhi.n	8007606 <UART_SetConfig+0x462>
 80075b4:	a201      	add	r2, pc, #4	@ (adr r2, 80075bc <UART_SetConfig+0x418>)
 80075b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075ba:	bf00      	nop
 80075bc:	080075e1 	.word	0x080075e1
 80075c0:	080075e9 	.word	0x080075e9
 80075c4:	080075f1 	.word	0x080075f1
 80075c8:	08007607 	.word	0x08007607
 80075cc:	080075f7 	.word	0x080075f7
 80075d0:	08007607 	.word	0x08007607
 80075d4:	08007607 	.word	0x08007607
 80075d8:	08007607 	.word	0x08007607
 80075dc:	080075ff 	.word	0x080075ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075e0:	f7fd fa38 	bl	8004a54 <HAL_RCC_GetPCLK1Freq>
 80075e4:	61b8      	str	r0, [r7, #24]
        break;
 80075e6:	e013      	b.n	8007610 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80075e8:	f7fd fa48 	bl	8004a7c <HAL_RCC_GetPCLK2Freq>
 80075ec:	61b8      	str	r0, [r7, #24]
        break;
 80075ee:	e00f      	b.n	8007610 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80075f0:	4b1d      	ldr	r3, [pc, #116]	@ (8007668 <UART_SetConfig+0x4c4>)
 80075f2:	61bb      	str	r3, [r7, #24]
        break;
 80075f4:	e00c      	b.n	8007610 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80075f6:	f7fd f95b 	bl	80048b0 <HAL_RCC_GetSysClockFreq>
 80075fa:	61b8      	str	r0, [r7, #24]
        break;
 80075fc:	e008      	b.n	8007610 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80075fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007602:	61bb      	str	r3, [r7, #24]
        break;
 8007604:	e004      	b.n	8007610 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8007606:	2300      	movs	r3, #0
 8007608:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800760a:	2301      	movs	r3, #1
 800760c:	77bb      	strb	r3, [r7, #30]
        break;
 800760e:	bf00      	nop
    }

    if (pclk != 0U)
 8007610:	69bb      	ldr	r3, [r7, #24]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d018      	beq.n	8007648 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	685b      	ldr	r3, [r3, #4]
 800761a:	085a      	lsrs	r2, r3, #1
 800761c:	69bb      	ldr	r3, [r7, #24]
 800761e:	441a      	add	r2, r3
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	685b      	ldr	r3, [r3, #4]
 8007624:	fbb2 f3f3 	udiv	r3, r2, r3
 8007628:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800762a:	693b      	ldr	r3, [r7, #16]
 800762c:	2b0f      	cmp	r3, #15
 800762e:	d909      	bls.n	8007644 <UART_SetConfig+0x4a0>
 8007630:	693b      	ldr	r3, [r7, #16]
 8007632:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007636:	d205      	bcs.n	8007644 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007638:	693b      	ldr	r3, [r7, #16]
 800763a:	b29a      	uxth	r2, r3
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	60da      	str	r2, [r3, #12]
 8007642:	e001      	b.n	8007648 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007644:	2301      	movs	r3, #1
 8007646:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2200      	movs	r2, #0
 800764c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	2200      	movs	r2, #0
 8007652:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007654:	7fbb      	ldrb	r3, [r7, #30]
}
 8007656:	4618      	mov	r0, r3
 8007658:	3720      	adds	r7, #32
 800765a:	46bd      	mov	sp, r7
 800765c:	bd80      	pop	{r7, pc}
 800765e:	bf00      	nop
 8007660:	40007c00 	.word	0x40007c00
 8007664:	40023800 	.word	0x40023800
 8007668:	00f42400 	.word	0x00f42400

0800766c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800766c:	b480      	push	{r7}
 800766e:	b083      	sub	sp, #12
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007678:	f003 0301 	and.w	r3, r3, #1
 800767c:	2b00      	cmp	r3, #0
 800767e:	d00a      	beq.n	8007696 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	685b      	ldr	r3, [r3, #4]
 8007686:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	430a      	orrs	r2, r1
 8007694:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800769a:	f003 0302 	and.w	r3, r3, #2
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d00a      	beq.n	80076b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	685b      	ldr	r3, [r3, #4]
 80076a8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	430a      	orrs	r2, r1
 80076b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076bc:	f003 0304 	and.w	r3, r3, #4
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d00a      	beq.n	80076da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	685b      	ldr	r3, [r3, #4]
 80076ca:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	430a      	orrs	r2, r1
 80076d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076de:	f003 0308 	and.w	r3, r3, #8
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d00a      	beq.n	80076fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	685b      	ldr	r3, [r3, #4]
 80076ec:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	430a      	orrs	r2, r1
 80076fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007700:	f003 0310 	and.w	r3, r3, #16
 8007704:	2b00      	cmp	r3, #0
 8007706:	d00a      	beq.n	800771e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	689b      	ldr	r3, [r3, #8]
 800770e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	430a      	orrs	r2, r1
 800771c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007722:	f003 0320 	and.w	r3, r3, #32
 8007726:	2b00      	cmp	r3, #0
 8007728:	d00a      	beq.n	8007740 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	689b      	ldr	r3, [r3, #8]
 8007730:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	430a      	orrs	r2, r1
 800773e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007744:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007748:	2b00      	cmp	r3, #0
 800774a:	d01a      	beq.n	8007782 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	685b      	ldr	r3, [r3, #4]
 8007752:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	430a      	orrs	r2, r1
 8007760:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007766:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800776a:	d10a      	bne.n	8007782 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	685b      	ldr	r3, [r3, #4]
 8007772:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	430a      	orrs	r2, r1
 8007780:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007786:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800778a:	2b00      	cmp	r3, #0
 800778c:	d00a      	beq.n	80077a4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	685b      	ldr	r3, [r3, #4]
 8007794:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	430a      	orrs	r2, r1
 80077a2:	605a      	str	r2, [r3, #4]
  }
}
 80077a4:	bf00      	nop
 80077a6:	370c      	adds	r7, #12
 80077a8:	46bd      	mov	sp, r7
 80077aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ae:	4770      	bx	lr

080077b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b086      	sub	sp, #24
 80077b4:	af02      	add	r7, sp, #8
 80077b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2200      	movs	r2, #0
 80077bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80077c0:	f7fb fa4a 	bl	8002c58 <HAL_GetTick>
 80077c4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f003 0308 	and.w	r3, r3, #8
 80077d0:	2b08      	cmp	r3, #8
 80077d2:	d10e      	bne.n	80077f2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80077d4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80077d8:	9300      	str	r3, [sp, #0]
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	2200      	movs	r2, #0
 80077de:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80077e2:	6878      	ldr	r0, [r7, #4]
 80077e4:	f000 f81b 	bl	800781e <UART_WaitOnFlagUntilTimeout>
 80077e8:	4603      	mov	r3, r0
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d001      	beq.n	80077f2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80077ee:	2303      	movs	r3, #3
 80077f0:	e011      	b.n	8007816 <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2220      	movs	r2, #32
 80077f6:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	2220      	movs	r2, #32
 80077fc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2200      	movs	r2, #0
 8007804:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2200      	movs	r2, #0
 800780a:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2200      	movs	r2, #0
 8007810:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007814:	2300      	movs	r3, #0
}
 8007816:	4618      	mov	r0, r3
 8007818:	3710      	adds	r7, #16
 800781a:	46bd      	mov	sp, r7
 800781c:	bd80      	pop	{r7, pc}

0800781e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800781e:	b580      	push	{r7, lr}
 8007820:	b09c      	sub	sp, #112	@ 0x70
 8007822:	af00      	add	r7, sp, #0
 8007824:	60f8      	str	r0, [r7, #12]
 8007826:	60b9      	str	r1, [r7, #8]
 8007828:	603b      	str	r3, [r7, #0]
 800782a:	4613      	mov	r3, r2
 800782c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800782e:	e0a7      	b.n	8007980 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007830:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007832:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007836:	f000 80a3 	beq.w	8007980 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800783a:	f7fb fa0d 	bl	8002c58 <HAL_GetTick>
 800783e:	4602      	mov	r2, r0
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	1ad3      	subs	r3, r2, r3
 8007844:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8007846:	429a      	cmp	r2, r3
 8007848:	d302      	bcc.n	8007850 <UART_WaitOnFlagUntilTimeout+0x32>
 800784a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800784c:	2b00      	cmp	r3, #0
 800784e:	d13f      	bne.n	80078d0 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	653b      	str	r3, [r7, #80]	@ 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007856:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007858:	e853 3f00 	ldrex	r3, [r3]
 800785c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800785e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007860:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8007864:	667b      	str	r3, [r7, #100]	@ 0x64
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	461a      	mov	r2, r3
 800786c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800786e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007870:	65ba      	str	r2, [r7, #88]	@ 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007872:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007874:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007876:	e841 2300 	strex	r3, r2, [r1]
 800787a:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800787c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800787e:	2b00      	cmp	r3, #0
 8007880:	d1e6      	bne.n	8007850 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	3308      	adds	r3, #8
 8007888:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800788a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800788c:	e853 3f00 	ldrex	r3, [r3]
 8007890:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007894:	f023 0301 	bic.w	r3, r3, #1
 8007898:	663b      	str	r3, [r7, #96]	@ 0x60
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	3308      	adds	r3, #8
 80078a0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80078a2:	64ba      	str	r2, [r7, #72]	@ 0x48
 80078a4:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078a6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80078a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80078aa:	e841 2300 	strex	r3, r2, [r1]
 80078ae:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80078b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d1e5      	bne.n	8007882 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	2220      	movs	r2, #32
 80078ba:	67da      	str	r2, [r3, #124]	@ 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	2220      	movs	r2, #32
 80078c0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        __HAL_UNLOCK(huart);
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	2200      	movs	r2, #0
 80078c8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

        return HAL_TIMEOUT;
 80078cc:	2303      	movs	r3, #3
 80078ce:	e068      	b.n	80079a2 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	f003 0304 	and.w	r3, r3, #4
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d050      	beq.n	8007980 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	69db      	ldr	r3, [r3, #28]
 80078e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80078e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80078ec:	d148      	bne.n	8007980 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80078f6:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007900:	e853 3f00 	ldrex	r3, [r3]
 8007904:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007908:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800790c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	461a      	mov	r2, r3
 8007914:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007916:	637b      	str	r3, [r7, #52]	@ 0x34
 8007918:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800791a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800791c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800791e:	e841 2300 	strex	r3, r2, [r1]
 8007922:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007924:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007926:	2b00      	cmp	r3, #0
 8007928:	d1e6      	bne.n	80078f8 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	3308      	adds	r3, #8
 8007930:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007932:	697b      	ldr	r3, [r7, #20]
 8007934:	e853 3f00 	ldrex	r3, [r3]
 8007938:	613b      	str	r3, [r7, #16]
   return(result);
 800793a:	693b      	ldr	r3, [r7, #16]
 800793c:	f023 0301 	bic.w	r3, r3, #1
 8007940:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	3308      	adds	r3, #8
 8007948:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800794a:	623a      	str	r2, [r7, #32]
 800794c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800794e:	69f9      	ldr	r1, [r7, #28]
 8007950:	6a3a      	ldr	r2, [r7, #32]
 8007952:	e841 2300 	strex	r3, r2, [r1]
 8007956:	61bb      	str	r3, [r7, #24]
   return(result);
 8007958:	69bb      	ldr	r3, [r7, #24]
 800795a:	2b00      	cmp	r3, #0
 800795c:	d1e5      	bne.n	800792a <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	2220      	movs	r2, #32
 8007962:	67da      	str	r2, [r3, #124]	@ 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	2220      	movs	r2, #32
 8007968:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	2220      	movs	r2, #32
 8007970:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	2200      	movs	r2, #0
 8007978:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800797c:	2303      	movs	r3, #3
 800797e:	e010      	b.n	80079a2 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	69da      	ldr	r2, [r3, #28]
 8007986:	68bb      	ldr	r3, [r7, #8]
 8007988:	4013      	ands	r3, r2
 800798a:	68ba      	ldr	r2, [r7, #8]
 800798c:	429a      	cmp	r2, r3
 800798e:	bf0c      	ite	eq
 8007990:	2301      	moveq	r3, #1
 8007992:	2300      	movne	r3, #0
 8007994:	b2db      	uxtb	r3, r3
 8007996:	461a      	mov	r2, r3
 8007998:	79fb      	ldrb	r3, [r7, #7]
 800799a:	429a      	cmp	r2, r3
 800799c:	f43f af48 	beq.w	8007830 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80079a0:	2300      	movs	r3, #0
}
 80079a2:	4618      	mov	r0, r3
 80079a4:	3770      	adds	r7, #112	@ 0x70
 80079a6:	46bd      	mov	sp, r7
 80079a8:	bd80      	pop	{r7, pc}

080079aa <__cvt>:
 80079aa:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80079ae:	ec57 6b10 	vmov	r6, r7, d0
 80079b2:	2f00      	cmp	r7, #0
 80079b4:	460c      	mov	r4, r1
 80079b6:	4619      	mov	r1, r3
 80079b8:	463b      	mov	r3, r7
 80079ba:	bfbb      	ittet	lt
 80079bc:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80079c0:	461f      	movlt	r7, r3
 80079c2:	2300      	movge	r3, #0
 80079c4:	232d      	movlt	r3, #45	@ 0x2d
 80079c6:	700b      	strb	r3, [r1, #0]
 80079c8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80079ca:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80079ce:	4691      	mov	r9, r2
 80079d0:	f023 0820 	bic.w	r8, r3, #32
 80079d4:	bfbc      	itt	lt
 80079d6:	4632      	movlt	r2, r6
 80079d8:	4616      	movlt	r6, r2
 80079da:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80079de:	d005      	beq.n	80079ec <__cvt+0x42>
 80079e0:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80079e4:	d100      	bne.n	80079e8 <__cvt+0x3e>
 80079e6:	3401      	adds	r4, #1
 80079e8:	2102      	movs	r1, #2
 80079ea:	e000      	b.n	80079ee <__cvt+0x44>
 80079ec:	2103      	movs	r1, #3
 80079ee:	ab03      	add	r3, sp, #12
 80079f0:	9301      	str	r3, [sp, #4]
 80079f2:	ab02      	add	r3, sp, #8
 80079f4:	9300      	str	r3, [sp, #0]
 80079f6:	ec47 6b10 	vmov	d0, r6, r7
 80079fa:	4653      	mov	r3, sl
 80079fc:	4622      	mov	r2, r4
 80079fe:	f000 fe8f 	bl	8008720 <_dtoa_r>
 8007a02:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007a06:	4605      	mov	r5, r0
 8007a08:	d119      	bne.n	8007a3e <__cvt+0x94>
 8007a0a:	f019 0f01 	tst.w	r9, #1
 8007a0e:	d00e      	beq.n	8007a2e <__cvt+0x84>
 8007a10:	eb00 0904 	add.w	r9, r0, r4
 8007a14:	2200      	movs	r2, #0
 8007a16:	2300      	movs	r3, #0
 8007a18:	4630      	mov	r0, r6
 8007a1a:	4639      	mov	r1, r7
 8007a1c:	f7f9 f874 	bl	8000b08 <__aeabi_dcmpeq>
 8007a20:	b108      	cbz	r0, 8007a26 <__cvt+0x7c>
 8007a22:	f8cd 900c 	str.w	r9, [sp, #12]
 8007a26:	2230      	movs	r2, #48	@ 0x30
 8007a28:	9b03      	ldr	r3, [sp, #12]
 8007a2a:	454b      	cmp	r3, r9
 8007a2c:	d31e      	bcc.n	8007a6c <__cvt+0xc2>
 8007a2e:	9b03      	ldr	r3, [sp, #12]
 8007a30:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007a32:	1b5b      	subs	r3, r3, r5
 8007a34:	4628      	mov	r0, r5
 8007a36:	6013      	str	r3, [r2, #0]
 8007a38:	b004      	add	sp, #16
 8007a3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a3e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007a42:	eb00 0904 	add.w	r9, r0, r4
 8007a46:	d1e5      	bne.n	8007a14 <__cvt+0x6a>
 8007a48:	7803      	ldrb	r3, [r0, #0]
 8007a4a:	2b30      	cmp	r3, #48	@ 0x30
 8007a4c:	d10a      	bne.n	8007a64 <__cvt+0xba>
 8007a4e:	2200      	movs	r2, #0
 8007a50:	2300      	movs	r3, #0
 8007a52:	4630      	mov	r0, r6
 8007a54:	4639      	mov	r1, r7
 8007a56:	f7f9 f857 	bl	8000b08 <__aeabi_dcmpeq>
 8007a5a:	b918      	cbnz	r0, 8007a64 <__cvt+0xba>
 8007a5c:	f1c4 0401 	rsb	r4, r4, #1
 8007a60:	f8ca 4000 	str.w	r4, [sl]
 8007a64:	f8da 3000 	ldr.w	r3, [sl]
 8007a68:	4499      	add	r9, r3
 8007a6a:	e7d3      	b.n	8007a14 <__cvt+0x6a>
 8007a6c:	1c59      	adds	r1, r3, #1
 8007a6e:	9103      	str	r1, [sp, #12]
 8007a70:	701a      	strb	r2, [r3, #0]
 8007a72:	e7d9      	b.n	8007a28 <__cvt+0x7e>

08007a74 <__exponent>:
 8007a74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a76:	2900      	cmp	r1, #0
 8007a78:	bfba      	itte	lt
 8007a7a:	4249      	neglt	r1, r1
 8007a7c:	232d      	movlt	r3, #45	@ 0x2d
 8007a7e:	232b      	movge	r3, #43	@ 0x2b
 8007a80:	2909      	cmp	r1, #9
 8007a82:	7002      	strb	r2, [r0, #0]
 8007a84:	7043      	strb	r3, [r0, #1]
 8007a86:	dd29      	ble.n	8007adc <__exponent+0x68>
 8007a88:	f10d 0307 	add.w	r3, sp, #7
 8007a8c:	461d      	mov	r5, r3
 8007a8e:	270a      	movs	r7, #10
 8007a90:	461a      	mov	r2, r3
 8007a92:	fbb1 f6f7 	udiv	r6, r1, r7
 8007a96:	fb07 1416 	mls	r4, r7, r6, r1
 8007a9a:	3430      	adds	r4, #48	@ 0x30
 8007a9c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007aa0:	460c      	mov	r4, r1
 8007aa2:	2c63      	cmp	r4, #99	@ 0x63
 8007aa4:	f103 33ff 	add.w	r3, r3, #4294967295
 8007aa8:	4631      	mov	r1, r6
 8007aaa:	dcf1      	bgt.n	8007a90 <__exponent+0x1c>
 8007aac:	3130      	adds	r1, #48	@ 0x30
 8007aae:	1e94      	subs	r4, r2, #2
 8007ab0:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007ab4:	1c41      	adds	r1, r0, #1
 8007ab6:	4623      	mov	r3, r4
 8007ab8:	42ab      	cmp	r3, r5
 8007aba:	d30a      	bcc.n	8007ad2 <__exponent+0x5e>
 8007abc:	f10d 0309 	add.w	r3, sp, #9
 8007ac0:	1a9b      	subs	r3, r3, r2
 8007ac2:	42ac      	cmp	r4, r5
 8007ac4:	bf88      	it	hi
 8007ac6:	2300      	movhi	r3, #0
 8007ac8:	3302      	adds	r3, #2
 8007aca:	4403      	add	r3, r0
 8007acc:	1a18      	subs	r0, r3, r0
 8007ace:	b003      	add	sp, #12
 8007ad0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ad2:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007ad6:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007ada:	e7ed      	b.n	8007ab8 <__exponent+0x44>
 8007adc:	2330      	movs	r3, #48	@ 0x30
 8007ade:	3130      	adds	r1, #48	@ 0x30
 8007ae0:	7083      	strb	r3, [r0, #2]
 8007ae2:	70c1      	strb	r1, [r0, #3]
 8007ae4:	1d03      	adds	r3, r0, #4
 8007ae6:	e7f1      	b.n	8007acc <__exponent+0x58>

08007ae8 <_printf_float>:
 8007ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007aec:	b08d      	sub	sp, #52	@ 0x34
 8007aee:	460c      	mov	r4, r1
 8007af0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007af4:	4616      	mov	r6, r2
 8007af6:	461f      	mov	r7, r3
 8007af8:	4605      	mov	r5, r0
 8007afa:	f000 fd0f 	bl	800851c <_localeconv_r>
 8007afe:	6803      	ldr	r3, [r0, #0]
 8007b00:	9304      	str	r3, [sp, #16]
 8007b02:	4618      	mov	r0, r3
 8007b04:	f7f8 fbd4 	bl	80002b0 <strlen>
 8007b08:	2300      	movs	r3, #0
 8007b0a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b0c:	f8d8 3000 	ldr.w	r3, [r8]
 8007b10:	9005      	str	r0, [sp, #20]
 8007b12:	3307      	adds	r3, #7
 8007b14:	f023 0307 	bic.w	r3, r3, #7
 8007b18:	f103 0208 	add.w	r2, r3, #8
 8007b1c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007b20:	f8d4 b000 	ldr.w	fp, [r4]
 8007b24:	f8c8 2000 	str.w	r2, [r8]
 8007b28:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007b2c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007b30:	9307      	str	r3, [sp, #28]
 8007b32:	f8cd 8018 	str.w	r8, [sp, #24]
 8007b36:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007b3a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b3e:	4b9c      	ldr	r3, [pc, #624]	@ (8007db0 <_printf_float+0x2c8>)
 8007b40:	f04f 32ff 	mov.w	r2, #4294967295
 8007b44:	f7f9 f812 	bl	8000b6c <__aeabi_dcmpun>
 8007b48:	bb70      	cbnz	r0, 8007ba8 <_printf_float+0xc0>
 8007b4a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b4e:	4b98      	ldr	r3, [pc, #608]	@ (8007db0 <_printf_float+0x2c8>)
 8007b50:	f04f 32ff 	mov.w	r2, #4294967295
 8007b54:	f7f8 ffec 	bl	8000b30 <__aeabi_dcmple>
 8007b58:	bb30      	cbnz	r0, 8007ba8 <_printf_float+0xc0>
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	4640      	mov	r0, r8
 8007b60:	4649      	mov	r1, r9
 8007b62:	f7f8 ffdb 	bl	8000b1c <__aeabi_dcmplt>
 8007b66:	b110      	cbz	r0, 8007b6e <_printf_float+0x86>
 8007b68:	232d      	movs	r3, #45	@ 0x2d
 8007b6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007b6e:	4a91      	ldr	r2, [pc, #580]	@ (8007db4 <_printf_float+0x2cc>)
 8007b70:	4b91      	ldr	r3, [pc, #580]	@ (8007db8 <_printf_float+0x2d0>)
 8007b72:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007b76:	bf94      	ite	ls
 8007b78:	4690      	movls	r8, r2
 8007b7a:	4698      	movhi	r8, r3
 8007b7c:	2303      	movs	r3, #3
 8007b7e:	6123      	str	r3, [r4, #16]
 8007b80:	f02b 0304 	bic.w	r3, fp, #4
 8007b84:	6023      	str	r3, [r4, #0]
 8007b86:	f04f 0900 	mov.w	r9, #0
 8007b8a:	9700      	str	r7, [sp, #0]
 8007b8c:	4633      	mov	r3, r6
 8007b8e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007b90:	4621      	mov	r1, r4
 8007b92:	4628      	mov	r0, r5
 8007b94:	f000 f9d2 	bl	8007f3c <_printf_common>
 8007b98:	3001      	adds	r0, #1
 8007b9a:	f040 808d 	bne.w	8007cb8 <_printf_float+0x1d0>
 8007b9e:	f04f 30ff 	mov.w	r0, #4294967295
 8007ba2:	b00d      	add	sp, #52	@ 0x34
 8007ba4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ba8:	4642      	mov	r2, r8
 8007baa:	464b      	mov	r3, r9
 8007bac:	4640      	mov	r0, r8
 8007bae:	4649      	mov	r1, r9
 8007bb0:	f7f8 ffdc 	bl	8000b6c <__aeabi_dcmpun>
 8007bb4:	b140      	cbz	r0, 8007bc8 <_printf_float+0xe0>
 8007bb6:	464b      	mov	r3, r9
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	bfbc      	itt	lt
 8007bbc:	232d      	movlt	r3, #45	@ 0x2d
 8007bbe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007bc2:	4a7e      	ldr	r2, [pc, #504]	@ (8007dbc <_printf_float+0x2d4>)
 8007bc4:	4b7e      	ldr	r3, [pc, #504]	@ (8007dc0 <_printf_float+0x2d8>)
 8007bc6:	e7d4      	b.n	8007b72 <_printf_float+0x8a>
 8007bc8:	6863      	ldr	r3, [r4, #4]
 8007bca:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007bce:	9206      	str	r2, [sp, #24]
 8007bd0:	1c5a      	adds	r2, r3, #1
 8007bd2:	d13b      	bne.n	8007c4c <_printf_float+0x164>
 8007bd4:	2306      	movs	r3, #6
 8007bd6:	6063      	str	r3, [r4, #4]
 8007bd8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007bdc:	2300      	movs	r3, #0
 8007bde:	6022      	str	r2, [r4, #0]
 8007be0:	9303      	str	r3, [sp, #12]
 8007be2:	ab0a      	add	r3, sp, #40	@ 0x28
 8007be4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007be8:	ab09      	add	r3, sp, #36	@ 0x24
 8007bea:	9300      	str	r3, [sp, #0]
 8007bec:	6861      	ldr	r1, [r4, #4]
 8007bee:	ec49 8b10 	vmov	d0, r8, r9
 8007bf2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007bf6:	4628      	mov	r0, r5
 8007bf8:	f7ff fed7 	bl	80079aa <__cvt>
 8007bfc:	9b06      	ldr	r3, [sp, #24]
 8007bfe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007c00:	2b47      	cmp	r3, #71	@ 0x47
 8007c02:	4680      	mov	r8, r0
 8007c04:	d129      	bne.n	8007c5a <_printf_float+0x172>
 8007c06:	1cc8      	adds	r0, r1, #3
 8007c08:	db02      	blt.n	8007c10 <_printf_float+0x128>
 8007c0a:	6863      	ldr	r3, [r4, #4]
 8007c0c:	4299      	cmp	r1, r3
 8007c0e:	dd41      	ble.n	8007c94 <_printf_float+0x1ac>
 8007c10:	f1aa 0a02 	sub.w	sl, sl, #2
 8007c14:	fa5f fa8a 	uxtb.w	sl, sl
 8007c18:	3901      	subs	r1, #1
 8007c1a:	4652      	mov	r2, sl
 8007c1c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007c20:	9109      	str	r1, [sp, #36]	@ 0x24
 8007c22:	f7ff ff27 	bl	8007a74 <__exponent>
 8007c26:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007c28:	1813      	adds	r3, r2, r0
 8007c2a:	2a01      	cmp	r2, #1
 8007c2c:	4681      	mov	r9, r0
 8007c2e:	6123      	str	r3, [r4, #16]
 8007c30:	dc02      	bgt.n	8007c38 <_printf_float+0x150>
 8007c32:	6822      	ldr	r2, [r4, #0]
 8007c34:	07d2      	lsls	r2, r2, #31
 8007c36:	d501      	bpl.n	8007c3c <_printf_float+0x154>
 8007c38:	3301      	adds	r3, #1
 8007c3a:	6123      	str	r3, [r4, #16]
 8007c3c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d0a2      	beq.n	8007b8a <_printf_float+0xa2>
 8007c44:	232d      	movs	r3, #45	@ 0x2d
 8007c46:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007c4a:	e79e      	b.n	8007b8a <_printf_float+0xa2>
 8007c4c:	9a06      	ldr	r2, [sp, #24]
 8007c4e:	2a47      	cmp	r2, #71	@ 0x47
 8007c50:	d1c2      	bne.n	8007bd8 <_printf_float+0xf0>
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d1c0      	bne.n	8007bd8 <_printf_float+0xf0>
 8007c56:	2301      	movs	r3, #1
 8007c58:	e7bd      	b.n	8007bd6 <_printf_float+0xee>
 8007c5a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007c5e:	d9db      	bls.n	8007c18 <_printf_float+0x130>
 8007c60:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007c64:	d118      	bne.n	8007c98 <_printf_float+0x1b0>
 8007c66:	2900      	cmp	r1, #0
 8007c68:	6863      	ldr	r3, [r4, #4]
 8007c6a:	dd0b      	ble.n	8007c84 <_printf_float+0x19c>
 8007c6c:	6121      	str	r1, [r4, #16]
 8007c6e:	b913      	cbnz	r3, 8007c76 <_printf_float+0x18e>
 8007c70:	6822      	ldr	r2, [r4, #0]
 8007c72:	07d0      	lsls	r0, r2, #31
 8007c74:	d502      	bpl.n	8007c7c <_printf_float+0x194>
 8007c76:	3301      	adds	r3, #1
 8007c78:	440b      	add	r3, r1
 8007c7a:	6123      	str	r3, [r4, #16]
 8007c7c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007c7e:	f04f 0900 	mov.w	r9, #0
 8007c82:	e7db      	b.n	8007c3c <_printf_float+0x154>
 8007c84:	b913      	cbnz	r3, 8007c8c <_printf_float+0x1a4>
 8007c86:	6822      	ldr	r2, [r4, #0]
 8007c88:	07d2      	lsls	r2, r2, #31
 8007c8a:	d501      	bpl.n	8007c90 <_printf_float+0x1a8>
 8007c8c:	3302      	adds	r3, #2
 8007c8e:	e7f4      	b.n	8007c7a <_printf_float+0x192>
 8007c90:	2301      	movs	r3, #1
 8007c92:	e7f2      	b.n	8007c7a <_printf_float+0x192>
 8007c94:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007c98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c9a:	4299      	cmp	r1, r3
 8007c9c:	db05      	blt.n	8007caa <_printf_float+0x1c2>
 8007c9e:	6823      	ldr	r3, [r4, #0]
 8007ca0:	6121      	str	r1, [r4, #16]
 8007ca2:	07d8      	lsls	r0, r3, #31
 8007ca4:	d5ea      	bpl.n	8007c7c <_printf_float+0x194>
 8007ca6:	1c4b      	adds	r3, r1, #1
 8007ca8:	e7e7      	b.n	8007c7a <_printf_float+0x192>
 8007caa:	2900      	cmp	r1, #0
 8007cac:	bfd4      	ite	le
 8007cae:	f1c1 0202 	rsble	r2, r1, #2
 8007cb2:	2201      	movgt	r2, #1
 8007cb4:	4413      	add	r3, r2
 8007cb6:	e7e0      	b.n	8007c7a <_printf_float+0x192>
 8007cb8:	6823      	ldr	r3, [r4, #0]
 8007cba:	055a      	lsls	r2, r3, #21
 8007cbc:	d407      	bmi.n	8007cce <_printf_float+0x1e6>
 8007cbe:	6923      	ldr	r3, [r4, #16]
 8007cc0:	4642      	mov	r2, r8
 8007cc2:	4631      	mov	r1, r6
 8007cc4:	4628      	mov	r0, r5
 8007cc6:	47b8      	blx	r7
 8007cc8:	3001      	adds	r0, #1
 8007cca:	d12b      	bne.n	8007d24 <_printf_float+0x23c>
 8007ccc:	e767      	b.n	8007b9e <_printf_float+0xb6>
 8007cce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007cd2:	f240 80dd 	bls.w	8007e90 <_printf_float+0x3a8>
 8007cd6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007cda:	2200      	movs	r2, #0
 8007cdc:	2300      	movs	r3, #0
 8007cde:	f7f8 ff13 	bl	8000b08 <__aeabi_dcmpeq>
 8007ce2:	2800      	cmp	r0, #0
 8007ce4:	d033      	beq.n	8007d4e <_printf_float+0x266>
 8007ce6:	4a37      	ldr	r2, [pc, #220]	@ (8007dc4 <_printf_float+0x2dc>)
 8007ce8:	2301      	movs	r3, #1
 8007cea:	4631      	mov	r1, r6
 8007cec:	4628      	mov	r0, r5
 8007cee:	47b8      	blx	r7
 8007cf0:	3001      	adds	r0, #1
 8007cf2:	f43f af54 	beq.w	8007b9e <_printf_float+0xb6>
 8007cf6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007cfa:	4543      	cmp	r3, r8
 8007cfc:	db02      	blt.n	8007d04 <_printf_float+0x21c>
 8007cfe:	6823      	ldr	r3, [r4, #0]
 8007d00:	07d8      	lsls	r0, r3, #31
 8007d02:	d50f      	bpl.n	8007d24 <_printf_float+0x23c>
 8007d04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d08:	4631      	mov	r1, r6
 8007d0a:	4628      	mov	r0, r5
 8007d0c:	47b8      	blx	r7
 8007d0e:	3001      	adds	r0, #1
 8007d10:	f43f af45 	beq.w	8007b9e <_printf_float+0xb6>
 8007d14:	f04f 0900 	mov.w	r9, #0
 8007d18:	f108 38ff 	add.w	r8, r8, #4294967295
 8007d1c:	f104 0a1a 	add.w	sl, r4, #26
 8007d20:	45c8      	cmp	r8, r9
 8007d22:	dc09      	bgt.n	8007d38 <_printf_float+0x250>
 8007d24:	6823      	ldr	r3, [r4, #0]
 8007d26:	079b      	lsls	r3, r3, #30
 8007d28:	f100 8103 	bmi.w	8007f32 <_printf_float+0x44a>
 8007d2c:	68e0      	ldr	r0, [r4, #12]
 8007d2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d30:	4298      	cmp	r0, r3
 8007d32:	bfb8      	it	lt
 8007d34:	4618      	movlt	r0, r3
 8007d36:	e734      	b.n	8007ba2 <_printf_float+0xba>
 8007d38:	2301      	movs	r3, #1
 8007d3a:	4652      	mov	r2, sl
 8007d3c:	4631      	mov	r1, r6
 8007d3e:	4628      	mov	r0, r5
 8007d40:	47b8      	blx	r7
 8007d42:	3001      	adds	r0, #1
 8007d44:	f43f af2b 	beq.w	8007b9e <_printf_float+0xb6>
 8007d48:	f109 0901 	add.w	r9, r9, #1
 8007d4c:	e7e8      	b.n	8007d20 <_printf_float+0x238>
 8007d4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	dc39      	bgt.n	8007dc8 <_printf_float+0x2e0>
 8007d54:	4a1b      	ldr	r2, [pc, #108]	@ (8007dc4 <_printf_float+0x2dc>)
 8007d56:	2301      	movs	r3, #1
 8007d58:	4631      	mov	r1, r6
 8007d5a:	4628      	mov	r0, r5
 8007d5c:	47b8      	blx	r7
 8007d5e:	3001      	adds	r0, #1
 8007d60:	f43f af1d 	beq.w	8007b9e <_printf_float+0xb6>
 8007d64:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007d68:	ea59 0303 	orrs.w	r3, r9, r3
 8007d6c:	d102      	bne.n	8007d74 <_printf_float+0x28c>
 8007d6e:	6823      	ldr	r3, [r4, #0]
 8007d70:	07d9      	lsls	r1, r3, #31
 8007d72:	d5d7      	bpl.n	8007d24 <_printf_float+0x23c>
 8007d74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d78:	4631      	mov	r1, r6
 8007d7a:	4628      	mov	r0, r5
 8007d7c:	47b8      	blx	r7
 8007d7e:	3001      	adds	r0, #1
 8007d80:	f43f af0d 	beq.w	8007b9e <_printf_float+0xb6>
 8007d84:	f04f 0a00 	mov.w	sl, #0
 8007d88:	f104 0b1a 	add.w	fp, r4, #26
 8007d8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d8e:	425b      	negs	r3, r3
 8007d90:	4553      	cmp	r3, sl
 8007d92:	dc01      	bgt.n	8007d98 <_printf_float+0x2b0>
 8007d94:	464b      	mov	r3, r9
 8007d96:	e793      	b.n	8007cc0 <_printf_float+0x1d8>
 8007d98:	2301      	movs	r3, #1
 8007d9a:	465a      	mov	r2, fp
 8007d9c:	4631      	mov	r1, r6
 8007d9e:	4628      	mov	r0, r5
 8007da0:	47b8      	blx	r7
 8007da2:	3001      	adds	r0, #1
 8007da4:	f43f aefb 	beq.w	8007b9e <_printf_float+0xb6>
 8007da8:	f10a 0a01 	add.w	sl, sl, #1
 8007dac:	e7ee      	b.n	8007d8c <_printf_float+0x2a4>
 8007dae:	bf00      	nop
 8007db0:	7fefffff 	.word	0x7fefffff
 8007db4:	0800a878 	.word	0x0800a878
 8007db8:	0800a87c 	.word	0x0800a87c
 8007dbc:	0800a880 	.word	0x0800a880
 8007dc0:	0800a884 	.word	0x0800a884
 8007dc4:	0800a888 	.word	0x0800a888
 8007dc8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007dca:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007dce:	4553      	cmp	r3, sl
 8007dd0:	bfa8      	it	ge
 8007dd2:	4653      	movge	r3, sl
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	4699      	mov	r9, r3
 8007dd8:	dc36      	bgt.n	8007e48 <_printf_float+0x360>
 8007dda:	f04f 0b00 	mov.w	fp, #0
 8007dde:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007de2:	f104 021a 	add.w	r2, r4, #26
 8007de6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007de8:	9306      	str	r3, [sp, #24]
 8007dea:	eba3 0309 	sub.w	r3, r3, r9
 8007dee:	455b      	cmp	r3, fp
 8007df0:	dc31      	bgt.n	8007e56 <_printf_float+0x36e>
 8007df2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007df4:	459a      	cmp	sl, r3
 8007df6:	dc3a      	bgt.n	8007e6e <_printf_float+0x386>
 8007df8:	6823      	ldr	r3, [r4, #0]
 8007dfa:	07da      	lsls	r2, r3, #31
 8007dfc:	d437      	bmi.n	8007e6e <_printf_float+0x386>
 8007dfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e00:	ebaa 0903 	sub.w	r9, sl, r3
 8007e04:	9b06      	ldr	r3, [sp, #24]
 8007e06:	ebaa 0303 	sub.w	r3, sl, r3
 8007e0a:	4599      	cmp	r9, r3
 8007e0c:	bfa8      	it	ge
 8007e0e:	4699      	movge	r9, r3
 8007e10:	f1b9 0f00 	cmp.w	r9, #0
 8007e14:	dc33      	bgt.n	8007e7e <_printf_float+0x396>
 8007e16:	f04f 0800 	mov.w	r8, #0
 8007e1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007e1e:	f104 0b1a 	add.w	fp, r4, #26
 8007e22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e24:	ebaa 0303 	sub.w	r3, sl, r3
 8007e28:	eba3 0309 	sub.w	r3, r3, r9
 8007e2c:	4543      	cmp	r3, r8
 8007e2e:	f77f af79 	ble.w	8007d24 <_printf_float+0x23c>
 8007e32:	2301      	movs	r3, #1
 8007e34:	465a      	mov	r2, fp
 8007e36:	4631      	mov	r1, r6
 8007e38:	4628      	mov	r0, r5
 8007e3a:	47b8      	blx	r7
 8007e3c:	3001      	adds	r0, #1
 8007e3e:	f43f aeae 	beq.w	8007b9e <_printf_float+0xb6>
 8007e42:	f108 0801 	add.w	r8, r8, #1
 8007e46:	e7ec      	b.n	8007e22 <_printf_float+0x33a>
 8007e48:	4642      	mov	r2, r8
 8007e4a:	4631      	mov	r1, r6
 8007e4c:	4628      	mov	r0, r5
 8007e4e:	47b8      	blx	r7
 8007e50:	3001      	adds	r0, #1
 8007e52:	d1c2      	bne.n	8007dda <_printf_float+0x2f2>
 8007e54:	e6a3      	b.n	8007b9e <_printf_float+0xb6>
 8007e56:	2301      	movs	r3, #1
 8007e58:	4631      	mov	r1, r6
 8007e5a:	4628      	mov	r0, r5
 8007e5c:	9206      	str	r2, [sp, #24]
 8007e5e:	47b8      	blx	r7
 8007e60:	3001      	adds	r0, #1
 8007e62:	f43f ae9c 	beq.w	8007b9e <_printf_float+0xb6>
 8007e66:	9a06      	ldr	r2, [sp, #24]
 8007e68:	f10b 0b01 	add.w	fp, fp, #1
 8007e6c:	e7bb      	b.n	8007de6 <_printf_float+0x2fe>
 8007e6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e72:	4631      	mov	r1, r6
 8007e74:	4628      	mov	r0, r5
 8007e76:	47b8      	blx	r7
 8007e78:	3001      	adds	r0, #1
 8007e7a:	d1c0      	bne.n	8007dfe <_printf_float+0x316>
 8007e7c:	e68f      	b.n	8007b9e <_printf_float+0xb6>
 8007e7e:	9a06      	ldr	r2, [sp, #24]
 8007e80:	464b      	mov	r3, r9
 8007e82:	4442      	add	r2, r8
 8007e84:	4631      	mov	r1, r6
 8007e86:	4628      	mov	r0, r5
 8007e88:	47b8      	blx	r7
 8007e8a:	3001      	adds	r0, #1
 8007e8c:	d1c3      	bne.n	8007e16 <_printf_float+0x32e>
 8007e8e:	e686      	b.n	8007b9e <_printf_float+0xb6>
 8007e90:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007e94:	f1ba 0f01 	cmp.w	sl, #1
 8007e98:	dc01      	bgt.n	8007e9e <_printf_float+0x3b6>
 8007e9a:	07db      	lsls	r3, r3, #31
 8007e9c:	d536      	bpl.n	8007f0c <_printf_float+0x424>
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	4642      	mov	r2, r8
 8007ea2:	4631      	mov	r1, r6
 8007ea4:	4628      	mov	r0, r5
 8007ea6:	47b8      	blx	r7
 8007ea8:	3001      	adds	r0, #1
 8007eaa:	f43f ae78 	beq.w	8007b9e <_printf_float+0xb6>
 8007eae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007eb2:	4631      	mov	r1, r6
 8007eb4:	4628      	mov	r0, r5
 8007eb6:	47b8      	blx	r7
 8007eb8:	3001      	adds	r0, #1
 8007eba:	f43f ae70 	beq.w	8007b9e <_printf_float+0xb6>
 8007ebe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007eca:	f7f8 fe1d 	bl	8000b08 <__aeabi_dcmpeq>
 8007ece:	b9c0      	cbnz	r0, 8007f02 <_printf_float+0x41a>
 8007ed0:	4653      	mov	r3, sl
 8007ed2:	f108 0201 	add.w	r2, r8, #1
 8007ed6:	4631      	mov	r1, r6
 8007ed8:	4628      	mov	r0, r5
 8007eda:	47b8      	blx	r7
 8007edc:	3001      	adds	r0, #1
 8007ede:	d10c      	bne.n	8007efa <_printf_float+0x412>
 8007ee0:	e65d      	b.n	8007b9e <_printf_float+0xb6>
 8007ee2:	2301      	movs	r3, #1
 8007ee4:	465a      	mov	r2, fp
 8007ee6:	4631      	mov	r1, r6
 8007ee8:	4628      	mov	r0, r5
 8007eea:	47b8      	blx	r7
 8007eec:	3001      	adds	r0, #1
 8007eee:	f43f ae56 	beq.w	8007b9e <_printf_float+0xb6>
 8007ef2:	f108 0801 	add.w	r8, r8, #1
 8007ef6:	45d0      	cmp	r8, sl
 8007ef8:	dbf3      	blt.n	8007ee2 <_printf_float+0x3fa>
 8007efa:	464b      	mov	r3, r9
 8007efc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007f00:	e6df      	b.n	8007cc2 <_printf_float+0x1da>
 8007f02:	f04f 0800 	mov.w	r8, #0
 8007f06:	f104 0b1a 	add.w	fp, r4, #26
 8007f0a:	e7f4      	b.n	8007ef6 <_printf_float+0x40e>
 8007f0c:	2301      	movs	r3, #1
 8007f0e:	4642      	mov	r2, r8
 8007f10:	e7e1      	b.n	8007ed6 <_printf_float+0x3ee>
 8007f12:	2301      	movs	r3, #1
 8007f14:	464a      	mov	r2, r9
 8007f16:	4631      	mov	r1, r6
 8007f18:	4628      	mov	r0, r5
 8007f1a:	47b8      	blx	r7
 8007f1c:	3001      	adds	r0, #1
 8007f1e:	f43f ae3e 	beq.w	8007b9e <_printf_float+0xb6>
 8007f22:	f108 0801 	add.w	r8, r8, #1
 8007f26:	68e3      	ldr	r3, [r4, #12]
 8007f28:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007f2a:	1a5b      	subs	r3, r3, r1
 8007f2c:	4543      	cmp	r3, r8
 8007f2e:	dcf0      	bgt.n	8007f12 <_printf_float+0x42a>
 8007f30:	e6fc      	b.n	8007d2c <_printf_float+0x244>
 8007f32:	f04f 0800 	mov.w	r8, #0
 8007f36:	f104 0919 	add.w	r9, r4, #25
 8007f3a:	e7f4      	b.n	8007f26 <_printf_float+0x43e>

08007f3c <_printf_common>:
 8007f3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f40:	4616      	mov	r6, r2
 8007f42:	4698      	mov	r8, r3
 8007f44:	688a      	ldr	r2, [r1, #8]
 8007f46:	690b      	ldr	r3, [r1, #16]
 8007f48:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	bfb8      	it	lt
 8007f50:	4613      	movlt	r3, r2
 8007f52:	6033      	str	r3, [r6, #0]
 8007f54:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007f58:	4607      	mov	r7, r0
 8007f5a:	460c      	mov	r4, r1
 8007f5c:	b10a      	cbz	r2, 8007f62 <_printf_common+0x26>
 8007f5e:	3301      	adds	r3, #1
 8007f60:	6033      	str	r3, [r6, #0]
 8007f62:	6823      	ldr	r3, [r4, #0]
 8007f64:	0699      	lsls	r1, r3, #26
 8007f66:	bf42      	ittt	mi
 8007f68:	6833      	ldrmi	r3, [r6, #0]
 8007f6a:	3302      	addmi	r3, #2
 8007f6c:	6033      	strmi	r3, [r6, #0]
 8007f6e:	6825      	ldr	r5, [r4, #0]
 8007f70:	f015 0506 	ands.w	r5, r5, #6
 8007f74:	d106      	bne.n	8007f84 <_printf_common+0x48>
 8007f76:	f104 0a19 	add.w	sl, r4, #25
 8007f7a:	68e3      	ldr	r3, [r4, #12]
 8007f7c:	6832      	ldr	r2, [r6, #0]
 8007f7e:	1a9b      	subs	r3, r3, r2
 8007f80:	42ab      	cmp	r3, r5
 8007f82:	dc26      	bgt.n	8007fd2 <_printf_common+0x96>
 8007f84:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007f88:	6822      	ldr	r2, [r4, #0]
 8007f8a:	3b00      	subs	r3, #0
 8007f8c:	bf18      	it	ne
 8007f8e:	2301      	movne	r3, #1
 8007f90:	0692      	lsls	r2, r2, #26
 8007f92:	d42b      	bmi.n	8007fec <_printf_common+0xb0>
 8007f94:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007f98:	4641      	mov	r1, r8
 8007f9a:	4638      	mov	r0, r7
 8007f9c:	47c8      	blx	r9
 8007f9e:	3001      	adds	r0, #1
 8007fa0:	d01e      	beq.n	8007fe0 <_printf_common+0xa4>
 8007fa2:	6823      	ldr	r3, [r4, #0]
 8007fa4:	6922      	ldr	r2, [r4, #16]
 8007fa6:	f003 0306 	and.w	r3, r3, #6
 8007faa:	2b04      	cmp	r3, #4
 8007fac:	bf02      	ittt	eq
 8007fae:	68e5      	ldreq	r5, [r4, #12]
 8007fb0:	6833      	ldreq	r3, [r6, #0]
 8007fb2:	1aed      	subeq	r5, r5, r3
 8007fb4:	68a3      	ldr	r3, [r4, #8]
 8007fb6:	bf0c      	ite	eq
 8007fb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007fbc:	2500      	movne	r5, #0
 8007fbe:	4293      	cmp	r3, r2
 8007fc0:	bfc4      	itt	gt
 8007fc2:	1a9b      	subgt	r3, r3, r2
 8007fc4:	18ed      	addgt	r5, r5, r3
 8007fc6:	2600      	movs	r6, #0
 8007fc8:	341a      	adds	r4, #26
 8007fca:	42b5      	cmp	r5, r6
 8007fcc:	d11a      	bne.n	8008004 <_printf_common+0xc8>
 8007fce:	2000      	movs	r0, #0
 8007fd0:	e008      	b.n	8007fe4 <_printf_common+0xa8>
 8007fd2:	2301      	movs	r3, #1
 8007fd4:	4652      	mov	r2, sl
 8007fd6:	4641      	mov	r1, r8
 8007fd8:	4638      	mov	r0, r7
 8007fda:	47c8      	blx	r9
 8007fdc:	3001      	adds	r0, #1
 8007fde:	d103      	bne.n	8007fe8 <_printf_common+0xac>
 8007fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8007fe4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fe8:	3501      	adds	r5, #1
 8007fea:	e7c6      	b.n	8007f7a <_printf_common+0x3e>
 8007fec:	18e1      	adds	r1, r4, r3
 8007fee:	1c5a      	adds	r2, r3, #1
 8007ff0:	2030      	movs	r0, #48	@ 0x30
 8007ff2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007ff6:	4422      	add	r2, r4
 8007ff8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007ffc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008000:	3302      	adds	r3, #2
 8008002:	e7c7      	b.n	8007f94 <_printf_common+0x58>
 8008004:	2301      	movs	r3, #1
 8008006:	4622      	mov	r2, r4
 8008008:	4641      	mov	r1, r8
 800800a:	4638      	mov	r0, r7
 800800c:	47c8      	blx	r9
 800800e:	3001      	adds	r0, #1
 8008010:	d0e6      	beq.n	8007fe0 <_printf_common+0xa4>
 8008012:	3601      	adds	r6, #1
 8008014:	e7d9      	b.n	8007fca <_printf_common+0x8e>
	...

08008018 <_printf_i>:
 8008018:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800801c:	7e0f      	ldrb	r7, [r1, #24]
 800801e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008020:	2f78      	cmp	r7, #120	@ 0x78
 8008022:	4691      	mov	r9, r2
 8008024:	4680      	mov	r8, r0
 8008026:	460c      	mov	r4, r1
 8008028:	469a      	mov	sl, r3
 800802a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800802e:	d807      	bhi.n	8008040 <_printf_i+0x28>
 8008030:	2f62      	cmp	r7, #98	@ 0x62
 8008032:	d80a      	bhi.n	800804a <_printf_i+0x32>
 8008034:	2f00      	cmp	r7, #0
 8008036:	f000 80d2 	beq.w	80081de <_printf_i+0x1c6>
 800803a:	2f58      	cmp	r7, #88	@ 0x58
 800803c:	f000 80b9 	beq.w	80081b2 <_printf_i+0x19a>
 8008040:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008044:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008048:	e03a      	b.n	80080c0 <_printf_i+0xa8>
 800804a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800804e:	2b15      	cmp	r3, #21
 8008050:	d8f6      	bhi.n	8008040 <_printf_i+0x28>
 8008052:	a101      	add	r1, pc, #4	@ (adr r1, 8008058 <_printf_i+0x40>)
 8008054:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008058:	080080b1 	.word	0x080080b1
 800805c:	080080c5 	.word	0x080080c5
 8008060:	08008041 	.word	0x08008041
 8008064:	08008041 	.word	0x08008041
 8008068:	08008041 	.word	0x08008041
 800806c:	08008041 	.word	0x08008041
 8008070:	080080c5 	.word	0x080080c5
 8008074:	08008041 	.word	0x08008041
 8008078:	08008041 	.word	0x08008041
 800807c:	08008041 	.word	0x08008041
 8008080:	08008041 	.word	0x08008041
 8008084:	080081c5 	.word	0x080081c5
 8008088:	080080ef 	.word	0x080080ef
 800808c:	0800817f 	.word	0x0800817f
 8008090:	08008041 	.word	0x08008041
 8008094:	08008041 	.word	0x08008041
 8008098:	080081e7 	.word	0x080081e7
 800809c:	08008041 	.word	0x08008041
 80080a0:	080080ef 	.word	0x080080ef
 80080a4:	08008041 	.word	0x08008041
 80080a8:	08008041 	.word	0x08008041
 80080ac:	08008187 	.word	0x08008187
 80080b0:	6833      	ldr	r3, [r6, #0]
 80080b2:	1d1a      	adds	r2, r3, #4
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	6032      	str	r2, [r6, #0]
 80080b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80080bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80080c0:	2301      	movs	r3, #1
 80080c2:	e09d      	b.n	8008200 <_printf_i+0x1e8>
 80080c4:	6833      	ldr	r3, [r6, #0]
 80080c6:	6820      	ldr	r0, [r4, #0]
 80080c8:	1d19      	adds	r1, r3, #4
 80080ca:	6031      	str	r1, [r6, #0]
 80080cc:	0606      	lsls	r6, r0, #24
 80080ce:	d501      	bpl.n	80080d4 <_printf_i+0xbc>
 80080d0:	681d      	ldr	r5, [r3, #0]
 80080d2:	e003      	b.n	80080dc <_printf_i+0xc4>
 80080d4:	0645      	lsls	r5, r0, #25
 80080d6:	d5fb      	bpl.n	80080d0 <_printf_i+0xb8>
 80080d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80080dc:	2d00      	cmp	r5, #0
 80080de:	da03      	bge.n	80080e8 <_printf_i+0xd0>
 80080e0:	232d      	movs	r3, #45	@ 0x2d
 80080e2:	426d      	negs	r5, r5
 80080e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80080e8:	4859      	ldr	r0, [pc, #356]	@ (8008250 <_printf_i+0x238>)
 80080ea:	230a      	movs	r3, #10
 80080ec:	e011      	b.n	8008112 <_printf_i+0xfa>
 80080ee:	6821      	ldr	r1, [r4, #0]
 80080f0:	6833      	ldr	r3, [r6, #0]
 80080f2:	0608      	lsls	r0, r1, #24
 80080f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80080f8:	d402      	bmi.n	8008100 <_printf_i+0xe8>
 80080fa:	0649      	lsls	r1, r1, #25
 80080fc:	bf48      	it	mi
 80080fe:	b2ad      	uxthmi	r5, r5
 8008100:	2f6f      	cmp	r7, #111	@ 0x6f
 8008102:	4853      	ldr	r0, [pc, #332]	@ (8008250 <_printf_i+0x238>)
 8008104:	6033      	str	r3, [r6, #0]
 8008106:	bf14      	ite	ne
 8008108:	230a      	movne	r3, #10
 800810a:	2308      	moveq	r3, #8
 800810c:	2100      	movs	r1, #0
 800810e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008112:	6866      	ldr	r6, [r4, #4]
 8008114:	60a6      	str	r6, [r4, #8]
 8008116:	2e00      	cmp	r6, #0
 8008118:	bfa2      	ittt	ge
 800811a:	6821      	ldrge	r1, [r4, #0]
 800811c:	f021 0104 	bicge.w	r1, r1, #4
 8008120:	6021      	strge	r1, [r4, #0]
 8008122:	b90d      	cbnz	r5, 8008128 <_printf_i+0x110>
 8008124:	2e00      	cmp	r6, #0
 8008126:	d04b      	beq.n	80081c0 <_printf_i+0x1a8>
 8008128:	4616      	mov	r6, r2
 800812a:	fbb5 f1f3 	udiv	r1, r5, r3
 800812e:	fb03 5711 	mls	r7, r3, r1, r5
 8008132:	5dc7      	ldrb	r7, [r0, r7]
 8008134:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008138:	462f      	mov	r7, r5
 800813a:	42bb      	cmp	r3, r7
 800813c:	460d      	mov	r5, r1
 800813e:	d9f4      	bls.n	800812a <_printf_i+0x112>
 8008140:	2b08      	cmp	r3, #8
 8008142:	d10b      	bne.n	800815c <_printf_i+0x144>
 8008144:	6823      	ldr	r3, [r4, #0]
 8008146:	07df      	lsls	r7, r3, #31
 8008148:	d508      	bpl.n	800815c <_printf_i+0x144>
 800814a:	6923      	ldr	r3, [r4, #16]
 800814c:	6861      	ldr	r1, [r4, #4]
 800814e:	4299      	cmp	r1, r3
 8008150:	bfde      	ittt	le
 8008152:	2330      	movle	r3, #48	@ 0x30
 8008154:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008158:	f106 36ff 	addle.w	r6, r6, #4294967295
 800815c:	1b92      	subs	r2, r2, r6
 800815e:	6122      	str	r2, [r4, #16]
 8008160:	f8cd a000 	str.w	sl, [sp]
 8008164:	464b      	mov	r3, r9
 8008166:	aa03      	add	r2, sp, #12
 8008168:	4621      	mov	r1, r4
 800816a:	4640      	mov	r0, r8
 800816c:	f7ff fee6 	bl	8007f3c <_printf_common>
 8008170:	3001      	adds	r0, #1
 8008172:	d14a      	bne.n	800820a <_printf_i+0x1f2>
 8008174:	f04f 30ff 	mov.w	r0, #4294967295
 8008178:	b004      	add	sp, #16
 800817a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800817e:	6823      	ldr	r3, [r4, #0]
 8008180:	f043 0320 	orr.w	r3, r3, #32
 8008184:	6023      	str	r3, [r4, #0]
 8008186:	4833      	ldr	r0, [pc, #204]	@ (8008254 <_printf_i+0x23c>)
 8008188:	2778      	movs	r7, #120	@ 0x78
 800818a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800818e:	6823      	ldr	r3, [r4, #0]
 8008190:	6831      	ldr	r1, [r6, #0]
 8008192:	061f      	lsls	r7, r3, #24
 8008194:	f851 5b04 	ldr.w	r5, [r1], #4
 8008198:	d402      	bmi.n	80081a0 <_printf_i+0x188>
 800819a:	065f      	lsls	r7, r3, #25
 800819c:	bf48      	it	mi
 800819e:	b2ad      	uxthmi	r5, r5
 80081a0:	6031      	str	r1, [r6, #0]
 80081a2:	07d9      	lsls	r1, r3, #31
 80081a4:	bf44      	itt	mi
 80081a6:	f043 0320 	orrmi.w	r3, r3, #32
 80081aa:	6023      	strmi	r3, [r4, #0]
 80081ac:	b11d      	cbz	r5, 80081b6 <_printf_i+0x19e>
 80081ae:	2310      	movs	r3, #16
 80081b0:	e7ac      	b.n	800810c <_printf_i+0xf4>
 80081b2:	4827      	ldr	r0, [pc, #156]	@ (8008250 <_printf_i+0x238>)
 80081b4:	e7e9      	b.n	800818a <_printf_i+0x172>
 80081b6:	6823      	ldr	r3, [r4, #0]
 80081b8:	f023 0320 	bic.w	r3, r3, #32
 80081bc:	6023      	str	r3, [r4, #0]
 80081be:	e7f6      	b.n	80081ae <_printf_i+0x196>
 80081c0:	4616      	mov	r6, r2
 80081c2:	e7bd      	b.n	8008140 <_printf_i+0x128>
 80081c4:	6833      	ldr	r3, [r6, #0]
 80081c6:	6825      	ldr	r5, [r4, #0]
 80081c8:	6961      	ldr	r1, [r4, #20]
 80081ca:	1d18      	adds	r0, r3, #4
 80081cc:	6030      	str	r0, [r6, #0]
 80081ce:	062e      	lsls	r6, r5, #24
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	d501      	bpl.n	80081d8 <_printf_i+0x1c0>
 80081d4:	6019      	str	r1, [r3, #0]
 80081d6:	e002      	b.n	80081de <_printf_i+0x1c6>
 80081d8:	0668      	lsls	r0, r5, #25
 80081da:	d5fb      	bpl.n	80081d4 <_printf_i+0x1bc>
 80081dc:	8019      	strh	r1, [r3, #0]
 80081de:	2300      	movs	r3, #0
 80081e0:	6123      	str	r3, [r4, #16]
 80081e2:	4616      	mov	r6, r2
 80081e4:	e7bc      	b.n	8008160 <_printf_i+0x148>
 80081e6:	6833      	ldr	r3, [r6, #0]
 80081e8:	1d1a      	adds	r2, r3, #4
 80081ea:	6032      	str	r2, [r6, #0]
 80081ec:	681e      	ldr	r6, [r3, #0]
 80081ee:	6862      	ldr	r2, [r4, #4]
 80081f0:	2100      	movs	r1, #0
 80081f2:	4630      	mov	r0, r6
 80081f4:	f7f8 f80c 	bl	8000210 <memchr>
 80081f8:	b108      	cbz	r0, 80081fe <_printf_i+0x1e6>
 80081fa:	1b80      	subs	r0, r0, r6
 80081fc:	6060      	str	r0, [r4, #4]
 80081fe:	6863      	ldr	r3, [r4, #4]
 8008200:	6123      	str	r3, [r4, #16]
 8008202:	2300      	movs	r3, #0
 8008204:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008208:	e7aa      	b.n	8008160 <_printf_i+0x148>
 800820a:	6923      	ldr	r3, [r4, #16]
 800820c:	4632      	mov	r2, r6
 800820e:	4649      	mov	r1, r9
 8008210:	4640      	mov	r0, r8
 8008212:	47d0      	blx	sl
 8008214:	3001      	adds	r0, #1
 8008216:	d0ad      	beq.n	8008174 <_printf_i+0x15c>
 8008218:	6823      	ldr	r3, [r4, #0]
 800821a:	079b      	lsls	r3, r3, #30
 800821c:	d413      	bmi.n	8008246 <_printf_i+0x22e>
 800821e:	68e0      	ldr	r0, [r4, #12]
 8008220:	9b03      	ldr	r3, [sp, #12]
 8008222:	4298      	cmp	r0, r3
 8008224:	bfb8      	it	lt
 8008226:	4618      	movlt	r0, r3
 8008228:	e7a6      	b.n	8008178 <_printf_i+0x160>
 800822a:	2301      	movs	r3, #1
 800822c:	4632      	mov	r2, r6
 800822e:	4649      	mov	r1, r9
 8008230:	4640      	mov	r0, r8
 8008232:	47d0      	blx	sl
 8008234:	3001      	adds	r0, #1
 8008236:	d09d      	beq.n	8008174 <_printf_i+0x15c>
 8008238:	3501      	adds	r5, #1
 800823a:	68e3      	ldr	r3, [r4, #12]
 800823c:	9903      	ldr	r1, [sp, #12]
 800823e:	1a5b      	subs	r3, r3, r1
 8008240:	42ab      	cmp	r3, r5
 8008242:	dcf2      	bgt.n	800822a <_printf_i+0x212>
 8008244:	e7eb      	b.n	800821e <_printf_i+0x206>
 8008246:	2500      	movs	r5, #0
 8008248:	f104 0619 	add.w	r6, r4, #25
 800824c:	e7f5      	b.n	800823a <_printf_i+0x222>
 800824e:	bf00      	nop
 8008250:	0800a88a 	.word	0x0800a88a
 8008254:	0800a89b 	.word	0x0800a89b

08008258 <std>:
 8008258:	2300      	movs	r3, #0
 800825a:	b510      	push	{r4, lr}
 800825c:	4604      	mov	r4, r0
 800825e:	e9c0 3300 	strd	r3, r3, [r0]
 8008262:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008266:	6083      	str	r3, [r0, #8]
 8008268:	8181      	strh	r1, [r0, #12]
 800826a:	6643      	str	r3, [r0, #100]	@ 0x64
 800826c:	81c2      	strh	r2, [r0, #14]
 800826e:	6183      	str	r3, [r0, #24]
 8008270:	4619      	mov	r1, r3
 8008272:	2208      	movs	r2, #8
 8008274:	305c      	adds	r0, #92	@ 0x5c
 8008276:	f000 f948 	bl	800850a <memset>
 800827a:	4b0d      	ldr	r3, [pc, #52]	@ (80082b0 <std+0x58>)
 800827c:	6263      	str	r3, [r4, #36]	@ 0x24
 800827e:	4b0d      	ldr	r3, [pc, #52]	@ (80082b4 <std+0x5c>)
 8008280:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008282:	4b0d      	ldr	r3, [pc, #52]	@ (80082b8 <std+0x60>)
 8008284:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008286:	4b0d      	ldr	r3, [pc, #52]	@ (80082bc <std+0x64>)
 8008288:	6323      	str	r3, [r4, #48]	@ 0x30
 800828a:	4b0d      	ldr	r3, [pc, #52]	@ (80082c0 <std+0x68>)
 800828c:	6224      	str	r4, [r4, #32]
 800828e:	429c      	cmp	r4, r3
 8008290:	d006      	beq.n	80082a0 <std+0x48>
 8008292:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008296:	4294      	cmp	r4, r2
 8008298:	d002      	beq.n	80082a0 <std+0x48>
 800829a:	33d0      	adds	r3, #208	@ 0xd0
 800829c:	429c      	cmp	r4, r3
 800829e:	d105      	bne.n	80082ac <std+0x54>
 80082a0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80082a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082a8:	f000 b9ac 	b.w	8008604 <__retarget_lock_init_recursive>
 80082ac:	bd10      	pop	{r4, pc}
 80082ae:	bf00      	nop
 80082b0:	08008485 	.word	0x08008485
 80082b4:	080084a7 	.word	0x080084a7
 80082b8:	080084df 	.word	0x080084df
 80082bc:	08008503 	.word	0x08008503
 80082c0:	200005b8 	.word	0x200005b8

080082c4 <stdio_exit_handler>:
 80082c4:	4a02      	ldr	r2, [pc, #8]	@ (80082d0 <stdio_exit_handler+0xc>)
 80082c6:	4903      	ldr	r1, [pc, #12]	@ (80082d4 <stdio_exit_handler+0x10>)
 80082c8:	4803      	ldr	r0, [pc, #12]	@ (80082d8 <stdio_exit_handler+0x14>)
 80082ca:	f000 b869 	b.w	80083a0 <_fwalk_sglue>
 80082ce:	bf00      	nop
 80082d0:	20000028 	.word	0x20000028
 80082d4:	08009f65 	.word	0x08009f65
 80082d8:	20000038 	.word	0x20000038

080082dc <cleanup_stdio>:
 80082dc:	6841      	ldr	r1, [r0, #4]
 80082de:	4b0c      	ldr	r3, [pc, #48]	@ (8008310 <cleanup_stdio+0x34>)
 80082e0:	4299      	cmp	r1, r3
 80082e2:	b510      	push	{r4, lr}
 80082e4:	4604      	mov	r4, r0
 80082e6:	d001      	beq.n	80082ec <cleanup_stdio+0x10>
 80082e8:	f001 fe3c 	bl	8009f64 <_fflush_r>
 80082ec:	68a1      	ldr	r1, [r4, #8]
 80082ee:	4b09      	ldr	r3, [pc, #36]	@ (8008314 <cleanup_stdio+0x38>)
 80082f0:	4299      	cmp	r1, r3
 80082f2:	d002      	beq.n	80082fa <cleanup_stdio+0x1e>
 80082f4:	4620      	mov	r0, r4
 80082f6:	f001 fe35 	bl	8009f64 <_fflush_r>
 80082fa:	68e1      	ldr	r1, [r4, #12]
 80082fc:	4b06      	ldr	r3, [pc, #24]	@ (8008318 <cleanup_stdio+0x3c>)
 80082fe:	4299      	cmp	r1, r3
 8008300:	d004      	beq.n	800830c <cleanup_stdio+0x30>
 8008302:	4620      	mov	r0, r4
 8008304:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008308:	f001 be2c 	b.w	8009f64 <_fflush_r>
 800830c:	bd10      	pop	{r4, pc}
 800830e:	bf00      	nop
 8008310:	200005b8 	.word	0x200005b8
 8008314:	20000620 	.word	0x20000620
 8008318:	20000688 	.word	0x20000688

0800831c <global_stdio_init.part.0>:
 800831c:	b510      	push	{r4, lr}
 800831e:	4b0b      	ldr	r3, [pc, #44]	@ (800834c <global_stdio_init.part.0+0x30>)
 8008320:	4c0b      	ldr	r4, [pc, #44]	@ (8008350 <global_stdio_init.part.0+0x34>)
 8008322:	4a0c      	ldr	r2, [pc, #48]	@ (8008354 <global_stdio_init.part.0+0x38>)
 8008324:	601a      	str	r2, [r3, #0]
 8008326:	4620      	mov	r0, r4
 8008328:	2200      	movs	r2, #0
 800832a:	2104      	movs	r1, #4
 800832c:	f7ff ff94 	bl	8008258 <std>
 8008330:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008334:	2201      	movs	r2, #1
 8008336:	2109      	movs	r1, #9
 8008338:	f7ff ff8e 	bl	8008258 <std>
 800833c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008340:	2202      	movs	r2, #2
 8008342:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008346:	2112      	movs	r1, #18
 8008348:	f7ff bf86 	b.w	8008258 <std>
 800834c:	200006f0 	.word	0x200006f0
 8008350:	200005b8 	.word	0x200005b8
 8008354:	080082c5 	.word	0x080082c5

08008358 <__sfp_lock_acquire>:
 8008358:	4801      	ldr	r0, [pc, #4]	@ (8008360 <__sfp_lock_acquire+0x8>)
 800835a:	f000 b954 	b.w	8008606 <__retarget_lock_acquire_recursive>
 800835e:	bf00      	nop
 8008360:	200006f9 	.word	0x200006f9

08008364 <__sfp_lock_release>:
 8008364:	4801      	ldr	r0, [pc, #4]	@ (800836c <__sfp_lock_release+0x8>)
 8008366:	f000 b94f 	b.w	8008608 <__retarget_lock_release_recursive>
 800836a:	bf00      	nop
 800836c:	200006f9 	.word	0x200006f9

08008370 <__sinit>:
 8008370:	b510      	push	{r4, lr}
 8008372:	4604      	mov	r4, r0
 8008374:	f7ff fff0 	bl	8008358 <__sfp_lock_acquire>
 8008378:	6a23      	ldr	r3, [r4, #32]
 800837a:	b11b      	cbz	r3, 8008384 <__sinit+0x14>
 800837c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008380:	f7ff bff0 	b.w	8008364 <__sfp_lock_release>
 8008384:	4b04      	ldr	r3, [pc, #16]	@ (8008398 <__sinit+0x28>)
 8008386:	6223      	str	r3, [r4, #32]
 8008388:	4b04      	ldr	r3, [pc, #16]	@ (800839c <__sinit+0x2c>)
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	2b00      	cmp	r3, #0
 800838e:	d1f5      	bne.n	800837c <__sinit+0xc>
 8008390:	f7ff ffc4 	bl	800831c <global_stdio_init.part.0>
 8008394:	e7f2      	b.n	800837c <__sinit+0xc>
 8008396:	bf00      	nop
 8008398:	080082dd 	.word	0x080082dd
 800839c:	200006f0 	.word	0x200006f0

080083a0 <_fwalk_sglue>:
 80083a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083a4:	4607      	mov	r7, r0
 80083a6:	4688      	mov	r8, r1
 80083a8:	4614      	mov	r4, r2
 80083aa:	2600      	movs	r6, #0
 80083ac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80083b0:	f1b9 0901 	subs.w	r9, r9, #1
 80083b4:	d505      	bpl.n	80083c2 <_fwalk_sglue+0x22>
 80083b6:	6824      	ldr	r4, [r4, #0]
 80083b8:	2c00      	cmp	r4, #0
 80083ba:	d1f7      	bne.n	80083ac <_fwalk_sglue+0xc>
 80083bc:	4630      	mov	r0, r6
 80083be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083c2:	89ab      	ldrh	r3, [r5, #12]
 80083c4:	2b01      	cmp	r3, #1
 80083c6:	d907      	bls.n	80083d8 <_fwalk_sglue+0x38>
 80083c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80083cc:	3301      	adds	r3, #1
 80083ce:	d003      	beq.n	80083d8 <_fwalk_sglue+0x38>
 80083d0:	4629      	mov	r1, r5
 80083d2:	4638      	mov	r0, r7
 80083d4:	47c0      	blx	r8
 80083d6:	4306      	orrs	r6, r0
 80083d8:	3568      	adds	r5, #104	@ 0x68
 80083da:	e7e9      	b.n	80083b0 <_fwalk_sglue+0x10>

080083dc <sniprintf>:
 80083dc:	b40c      	push	{r2, r3}
 80083de:	b530      	push	{r4, r5, lr}
 80083e0:	4b17      	ldr	r3, [pc, #92]	@ (8008440 <sniprintf+0x64>)
 80083e2:	1e0c      	subs	r4, r1, #0
 80083e4:	681d      	ldr	r5, [r3, #0]
 80083e6:	b09d      	sub	sp, #116	@ 0x74
 80083e8:	da08      	bge.n	80083fc <sniprintf+0x20>
 80083ea:	238b      	movs	r3, #139	@ 0x8b
 80083ec:	602b      	str	r3, [r5, #0]
 80083ee:	f04f 30ff 	mov.w	r0, #4294967295
 80083f2:	b01d      	add	sp, #116	@ 0x74
 80083f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80083f8:	b002      	add	sp, #8
 80083fa:	4770      	bx	lr
 80083fc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008400:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008404:	bf14      	ite	ne
 8008406:	f104 33ff 	addne.w	r3, r4, #4294967295
 800840a:	4623      	moveq	r3, r4
 800840c:	9304      	str	r3, [sp, #16]
 800840e:	9307      	str	r3, [sp, #28]
 8008410:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008414:	9002      	str	r0, [sp, #8]
 8008416:	9006      	str	r0, [sp, #24]
 8008418:	f8ad 3016 	strh.w	r3, [sp, #22]
 800841c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800841e:	ab21      	add	r3, sp, #132	@ 0x84
 8008420:	a902      	add	r1, sp, #8
 8008422:	4628      	mov	r0, r5
 8008424:	9301      	str	r3, [sp, #4]
 8008426:	f001 fc1d 	bl	8009c64 <_svfiprintf_r>
 800842a:	1c43      	adds	r3, r0, #1
 800842c:	bfbc      	itt	lt
 800842e:	238b      	movlt	r3, #139	@ 0x8b
 8008430:	602b      	strlt	r3, [r5, #0]
 8008432:	2c00      	cmp	r4, #0
 8008434:	d0dd      	beq.n	80083f2 <sniprintf+0x16>
 8008436:	9b02      	ldr	r3, [sp, #8]
 8008438:	2200      	movs	r2, #0
 800843a:	701a      	strb	r2, [r3, #0]
 800843c:	e7d9      	b.n	80083f2 <sniprintf+0x16>
 800843e:	bf00      	nop
 8008440:	20000034 	.word	0x20000034

08008444 <siprintf>:
 8008444:	b40e      	push	{r1, r2, r3}
 8008446:	b500      	push	{lr}
 8008448:	b09c      	sub	sp, #112	@ 0x70
 800844a:	ab1d      	add	r3, sp, #116	@ 0x74
 800844c:	9002      	str	r0, [sp, #8]
 800844e:	9006      	str	r0, [sp, #24]
 8008450:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008454:	4809      	ldr	r0, [pc, #36]	@ (800847c <siprintf+0x38>)
 8008456:	9107      	str	r1, [sp, #28]
 8008458:	9104      	str	r1, [sp, #16]
 800845a:	4909      	ldr	r1, [pc, #36]	@ (8008480 <siprintf+0x3c>)
 800845c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008460:	9105      	str	r1, [sp, #20]
 8008462:	6800      	ldr	r0, [r0, #0]
 8008464:	9301      	str	r3, [sp, #4]
 8008466:	a902      	add	r1, sp, #8
 8008468:	f001 fbfc 	bl	8009c64 <_svfiprintf_r>
 800846c:	9b02      	ldr	r3, [sp, #8]
 800846e:	2200      	movs	r2, #0
 8008470:	701a      	strb	r2, [r3, #0]
 8008472:	b01c      	add	sp, #112	@ 0x70
 8008474:	f85d eb04 	ldr.w	lr, [sp], #4
 8008478:	b003      	add	sp, #12
 800847a:	4770      	bx	lr
 800847c:	20000034 	.word	0x20000034
 8008480:	ffff0208 	.word	0xffff0208

08008484 <__sread>:
 8008484:	b510      	push	{r4, lr}
 8008486:	460c      	mov	r4, r1
 8008488:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800848c:	f000 f86c 	bl	8008568 <_read_r>
 8008490:	2800      	cmp	r0, #0
 8008492:	bfab      	itete	ge
 8008494:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008496:	89a3      	ldrhlt	r3, [r4, #12]
 8008498:	181b      	addge	r3, r3, r0
 800849a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800849e:	bfac      	ite	ge
 80084a0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80084a2:	81a3      	strhlt	r3, [r4, #12]
 80084a4:	bd10      	pop	{r4, pc}

080084a6 <__swrite>:
 80084a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084aa:	461f      	mov	r7, r3
 80084ac:	898b      	ldrh	r3, [r1, #12]
 80084ae:	05db      	lsls	r3, r3, #23
 80084b0:	4605      	mov	r5, r0
 80084b2:	460c      	mov	r4, r1
 80084b4:	4616      	mov	r6, r2
 80084b6:	d505      	bpl.n	80084c4 <__swrite+0x1e>
 80084b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084bc:	2302      	movs	r3, #2
 80084be:	2200      	movs	r2, #0
 80084c0:	f000 f840 	bl	8008544 <_lseek_r>
 80084c4:	89a3      	ldrh	r3, [r4, #12]
 80084c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80084ca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80084ce:	81a3      	strh	r3, [r4, #12]
 80084d0:	4632      	mov	r2, r6
 80084d2:	463b      	mov	r3, r7
 80084d4:	4628      	mov	r0, r5
 80084d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80084da:	f000 b857 	b.w	800858c <_write_r>

080084de <__sseek>:
 80084de:	b510      	push	{r4, lr}
 80084e0:	460c      	mov	r4, r1
 80084e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084e6:	f000 f82d 	bl	8008544 <_lseek_r>
 80084ea:	1c43      	adds	r3, r0, #1
 80084ec:	89a3      	ldrh	r3, [r4, #12]
 80084ee:	bf15      	itete	ne
 80084f0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80084f2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80084f6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80084fa:	81a3      	strheq	r3, [r4, #12]
 80084fc:	bf18      	it	ne
 80084fe:	81a3      	strhne	r3, [r4, #12]
 8008500:	bd10      	pop	{r4, pc}

08008502 <__sclose>:
 8008502:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008506:	f000 b80d 	b.w	8008524 <_close_r>

0800850a <memset>:
 800850a:	4402      	add	r2, r0
 800850c:	4603      	mov	r3, r0
 800850e:	4293      	cmp	r3, r2
 8008510:	d100      	bne.n	8008514 <memset+0xa>
 8008512:	4770      	bx	lr
 8008514:	f803 1b01 	strb.w	r1, [r3], #1
 8008518:	e7f9      	b.n	800850e <memset+0x4>
	...

0800851c <_localeconv_r>:
 800851c:	4800      	ldr	r0, [pc, #0]	@ (8008520 <_localeconv_r+0x4>)
 800851e:	4770      	bx	lr
 8008520:	20000174 	.word	0x20000174

08008524 <_close_r>:
 8008524:	b538      	push	{r3, r4, r5, lr}
 8008526:	4d06      	ldr	r5, [pc, #24]	@ (8008540 <_close_r+0x1c>)
 8008528:	2300      	movs	r3, #0
 800852a:	4604      	mov	r4, r0
 800852c:	4608      	mov	r0, r1
 800852e:	602b      	str	r3, [r5, #0]
 8008530:	f7fa fa9c 	bl	8002a6c <_close>
 8008534:	1c43      	adds	r3, r0, #1
 8008536:	d102      	bne.n	800853e <_close_r+0x1a>
 8008538:	682b      	ldr	r3, [r5, #0]
 800853a:	b103      	cbz	r3, 800853e <_close_r+0x1a>
 800853c:	6023      	str	r3, [r4, #0]
 800853e:	bd38      	pop	{r3, r4, r5, pc}
 8008540:	200006f4 	.word	0x200006f4

08008544 <_lseek_r>:
 8008544:	b538      	push	{r3, r4, r5, lr}
 8008546:	4d07      	ldr	r5, [pc, #28]	@ (8008564 <_lseek_r+0x20>)
 8008548:	4604      	mov	r4, r0
 800854a:	4608      	mov	r0, r1
 800854c:	4611      	mov	r1, r2
 800854e:	2200      	movs	r2, #0
 8008550:	602a      	str	r2, [r5, #0]
 8008552:	461a      	mov	r2, r3
 8008554:	f7fa fab1 	bl	8002aba <_lseek>
 8008558:	1c43      	adds	r3, r0, #1
 800855a:	d102      	bne.n	8008562 <_lseek_r+0x1e>
 800855c:	682b      	ldr	r3, [r5, #0]
 800855e:	b103      	cbz	r3, 8008562 <_lseek_r+0x1e>
 8008560:	6023      	str	r3, [r4, #0]
 8008562:	bd38      	pop	{r3, r4, r5, pc}
 8008564:	200006f4 	.word	0x200006f4

08008568 <_read_r>:
 8008568:	b538      	push	{r3, r4, r5, lr}
 800856a:	4d07      	ldr	r5, [pc, #28]	@ (8008588 <_read_r+0x20>)
 800856c:	4604      	mov	r4, r0
 800856e:	4608      	mov	r0, r1
 8008570:	4611      	mov	r1, r2
 8008572:	2200      	movs	r2, #0
 8008574:	602a      	str	r2, [r5, #0]
 8008576:	461a      	mov	r2, r3
 8008578:	f7fa fa3f 	bl	80029fa <_read>
 800857c:	1c43      	adds	r3, r0, #1
 800857e:	d102      	bne.n	8008586 <_read_r+0x1e>
 8008580:	682b      	ldr	r3, [r5, #0]
 8008582:	b103      	cbz	r3, 8008586 <_read_r+0x1e>
 8008584:	6023      	str	r3, [r4, #0]
 8008586:	bd38      	pop	{r3, r4, r5, pc}
 8008588:	200006f4 	.word	0x200006f4

0800858c <_write_r>:
 800858c:	b538      	push	{r3, r4, r5, lr}
 800858e:	4d07      	ldr	r5, [pc, #28]	@ (80085ac <_write_r+0x20>)
 8008590:	4604      	mov	r4, r0
 8008592:	4608      	mov	r0, r1
 8008594:	4611      	mov	r1, r2
 8008596:	2200      	movs	r2, #0
 8008598:	602a      	str	r2, [r5, #0]
 800859a:	461a      	mov	r2, r3
 800859c:	f7fa fa4a 	bl	8002a34 <_write>
 80085a0:	1c43      	adds	r3, r0, #1
 80085a2:	d102      	bne.n	80085aa <_write_r+0x1e>
 80085a4:	682b      	ldr	r3, [r5, #0]
 80085a6:	b103      	cbz	r3, 80085aa <_write_r+0x1e>
 80085a8:	6023      	str	r3, [r4, #0]
 80085aa:	bd38      	pop	{r3, r4, r5, pc}
 80085ac:	200006f4 	.word	0x200006f4

080085b0 <__errno>:
 80085b0:	4b01      	ldr	r3, [pc, #4]	@ (80085b8 <__errno+0x8>)
 80085b2:	6818      	ldr	r0, [r3, #0]
 80085b4:	4770      	bx	lr
 80085b6:	bf00      	nop
 80085b8:	20000034 	.word	0x20000034

080085bc <__libc_init_array>:
 80085bc:	b570      	push	{r4, r5, r6, lr}
 80085be:	4d0d      	ldr	r5, [pc, #52]	@ (80085f4 <__libc_init_array+0x38>)
 80085c0:	4c0d      	ldr	r4, [pc, #52]	@ (80085f8 <__libc_init_array+0x3c>)
 80085c2:	1b64      	subs	r4, r4, r5
 80085c4:	10a4      	asrs	r4, r4, #2
 80085c6:	2600      	movs	r6, #0
 80085c8:	42a6      	cmp	r6, r4
 80085ca:	d109      	bne.n	80085e0 <__libc_init_array+0x24>
 80085cc:	4d0b      	ldr	r5, [pc, #44]	@ (80085fc <__libc_init_array+0x40>)
 80085ce:	4c0c      	ldr	r4, [pc, #48]	@ (8008600 <__libc_init_array+0x44>)
 80085d0:	f002 f866 	bl	800a6a0 <_init>
 80085d4:	1b64      	subs	r4, r4, r5
 80085d6:	10a4      	asrs	r4, r4, #2
 80085d8:	2600      	movs	r6, #0
 80085da:	42a6      	cmp	r6, r4
 80085dc:	d105      	bne.n	80085ea <__libc_init_array+0x2e>
 80085de:	bd70      	pop	{r4, r5, r6, pc}
 80085e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80085e4:	4798      	blx	r3
 80085e6:	3601      	adds	r6, #1
 80085e8:	e7ee      	b.n	80085c8 <__libc_init_array+0xc>
 80085ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80085ee:	4798      	blx	r3
 80085f0:	3601      	adds	r6, #1
 80085f2:	e7f2      	b.n	80085da <__libc_init_array+0x1e>
 80085f4:	0800abf0 	.word	0x0800abf0
 80085f8:	0800abf0 	.word	0x0800abf0
 80085fc:	0800abf0 	.word	0x0800abf0
 8008600:	0800abf4 	.word	0x0800abf4

08008604 <__retarget_lock_init_recursive>:
 8008604:	4770      	bx	lr

08008606 <__retarget_lock_acquire_recursive>:
 8008606:	4770      	bx	lr

08008608 <__retarget_lock_release_recursive>:
 8008608:	4770      	bx	lr

0800860a <quorem>:
 800860a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800860e:	6903      	ldr	r3, [r0, #16]
 8008610:	690c      	ldr	r4, [r1, #16]
 8008612:	42a3      	cmp	r3, r4
 8008614:	4607      	mov	r7, r0
 8008616:	db7e      	blt.n	8008716 <quorem+0x10c>
 8008618:	3c01      	subs	r4, #1
 800861a:	f101 0814 	add.w	r8, r1, #20
 800861e:	00a3      	lsls	r3, r4, #2
 8008620:	f100 0514 	add.w	r5, r0, #20
 8008624:	9300      	str	r3, [sp, #0]
 8008626:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800862a:	9301      	str	r3, [sp, #4]
 800862c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008630:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008634:	3301      	adds	r3, #1
 8008636:	429a      	cmp	r2, r3
 8008638:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800863c:	fbb2 f6f3 	udiv	r6, r2, r3
 8008640:	d32e      	bcc.n	80086a0 <quorem+0x96>
 8008642:	f04f 0a00 	mov.w	sl, #0
 8008646:	46c4      	mov	ip, r8
 8008648:	46ae      	mov	lr, r5
 800864a:	46d3      	mov	fp, sl
 800864c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008650:	b298      	uxth	r0, r3
 8008652:	fb06 a000 	mla	r0, r6, r0, sl
 8008656:	0c02      	lsrs	r2, r0, #16
 8008658:	0c1b      	lsrs	r3, r3, #16
 800865a:	fb06 2303 	mla	r3, r6, r3, r2
 800865e:	f8de 2000 	ldr.w	r2, [lr]
 8008662:	b280      	uxth	r0, r0
 8008664:	b292      	uxth	r2, r2
 8008666:	1a12      	subs	r2, r2, r0
 8008668:	445a      	add	r2, fp
 800866a:	f8de 0000 	ldr.w	r0, [lr]
 800866e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008672:	b29b      	uxth	r3, r3
 8008674:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008678:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800867c:	b292      	uxth	r2, r2
 800867e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008682:	45e1      	cmp	r9, ip
 8008684:	f84e 2b04 	str.w	r2, [lr], #4
 8008688:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800868c:	d2de      	bcs.n	800864c <quorem+0x42>
 800868e:	9b00      	ldr	r3, [sp, #0]
 8008690:	58eb      	ldr	r3, [r5, r3]
 8008692:	b92b      	cbnz	r3, 80086a0 <quorem+0x96>
 8008694:	9b01      	ldr	r3, [sp, #4]
 8008696:	3b04      	subs	r3, #4
 8008698:	429d      	cmp	r5, r3
 800869a:	461a      	mov	r2, r3
 800869c:	d32f      	bcc.n	80086fe <quorem+0xf4>
 800869e:	613c      	str	r4, [r7, #16]
 80086a0:	4638      	mov	r0, r7
 80086a2:	f001 f97b 	bl	800999c <__mcmp>
 80086a6:	2800      	cmp	r0, #0
 80086a8:	db25      	blt.n	80086f6 <quorem+0xec>
 80086aa:	4629      	mov	r1, r5
 80086ac:	2000      	movs	r0, #0
 80086ae:	f858 2b04 	ldr.w	r2, [r8], #4
 80086b2:	f8d1 c000 	ldr.w	ip, [r1]
 80086b6:	fa1f fe82 	uxth.w	lr, r2
 80086ba:	fa1f f38c 	uxth.w	r3, ip
 80086be:	eba3 030e 	sub.w	r3, r3, lr
 80086c2:	4403      	add	r3, r0
 80086c4:	0c12      	lsrs	r2, r2, #16
 80086c6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80086ca:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80086ce:	b29b      	uxth	r3, r3
 80086d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80086d4:	45c1      	cmp	r9, r8
 80086d6:	f841 3b04 	str.w	r3, [r1], #4
 80086da:	ea4f 4022 	mov.w	r0, r2, asr #16
 80086de:	d2e6      	bcs.n	80086ae <quorem+0xa4>
 80086e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80086e4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80086e8:	b922      	cbnz	r2, 80086f4 <quorem+0xea>
 80086ea:	3b04      	subs	r3, #4
 80086ec:	429d      	cmp	r5, r3
 80086ee:	461a      	mov	r2, r3
 80086f0:	d30b      	bcc.n	800870a <quorem+0x100>
 80086f2:	613c      	str	r4, [r7, #16]
 80086f4:	3601      	adds	r6, #1
 80086f6:	4630      	mov	r0, r6
 80086f8:	b003      	add	sp, #12
 80086fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086fe:	6812      	ldr	r2, [r2, #0]
 8008700:	3b04      	subs	r3, #4
 8008702:	2a00      	cmp	r2, #0
 8008704:	d1cb      	bne.n	800869e <quorem+0x94>
 8008706:	3c01      	subs	r4, #1
 8008708:	e7c6      	b.n	8008698 <quorem+0x8e>
 800870a:	6812      	ldr	r2, [r2, #0]
 800870c:	3b04      	subs	r3, #4
 800870e:	2a00      	cmp	r2, #0
 8008710:	d1ef      	bne.n	80086f2 <quorem+0xe8>
 8008712:	3c01      	subs	r4, #1
 8008714:	e7ea      	b.n	80086ec <quorem+0xe2>
 8008716:	2000      	movs	r0, #0
 8008718:	e7ee      	b.n	80086f8 <quorem+0xee>
 800871a:	0000      	movs	r0, r0
 800871c:	0000      	movs	r0, r0
	...

08008720 <_dtoa_r>:
 8008720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008724:	69c7      	ldr	r7, [r0, #28]
 8008726:	b099      	sub	sp, #100	@ 0x64
 8008728:	ed8d 0b02 	vstr	d0, [sp, #8]
 800872c:	ec55 4b10 	vmov	r4, r5, d0
 8008730:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8008732:	9109      	str	r1, [sp, #36]	@ 0x24
 8008734:	4683      	mov	fp, r0
 8008736:	920e      	str	r2, [sp, #56]	@ 0x38
 8008738:	9313      	str	r3, [sp, #76]	@ 0x4c
 800873a:	b97f      	cbnz	r7, 800875c <_dtoa_r+0x3c>
 800873c:	2010      	movs	r0, #16
 800873e:	f000 fdfd 	bl	800933c <malloc>
 8008742:	4602      	mov	r2, r0
 8008744:	f8cb 001c 	str.w	r0, [fp, #28]
 8008748:	b920      	cbnz	r0, 8008754 <_dtoa_r+0x34>
 800874a:	4ba7      	ldr	r3, [pc, #668]	@ (80089e8 <_dtoa_r+0x2c8>)
 800874c:	21ef      	movs	r1, #239	@ 0xef
 800874e:	48a7      	ldr	r0, [pc, #668]	@ (80089ec <_dtoa_r+0x2cc>)
 8008750:	f001 fc68 	bl	800a024 <__assert_func>
 8008754:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008758:	6007      	str	r7, [r0, #0]
 800875a:	60c7      	str	r7, [r0, #12]
 800875c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008760:	6819      	ldr	r1, [r3, #0]
 8008762:	b159      	cbz	r1, 800877c <_dtoa_r+0x5c>
 8008764:	685a      	ldr	r2, [r3, #4]
 8008766:	604a      	str	r2, [r1, #4]
 8008768:	2301      	movs	r3, #1
 800876a:	4093      	lsls	r3, r2
 800876c:	608b      	str	r3, [r1, #8]
 800876e:	4658      	mov	r0, fp
 8008770:	f000 feda 	bl	8009528 <_Bfree>
 8008774:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008778:	2200      	movs	r2, #0
 800877a:	601a      	str	r2, [r3, #0]
 800877c:	1e2b      	subs	r3, r5, #0
 800877e:	bfb9      	ittee	lt
 8008780:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008784:	9303      	strlt	r3, [sp, #12]
 8008786:	2300      	movge	r3, #0
 8008788:	6033      	strge	r3, [r6, #0]
 800878a:	9f03      	ldr	r7, [sp, #12]
 800878c:	4b98      	ldr	r3, [pc, #608]	@ (80089f0 <_dtoa_r+0x2d0>)
 800878e:	bfbc      	itt	lt
 8008790:	2201      	movlt	r2, #1
 8008792:	6032      	strlt	r2, [r6, #0]
 8008794:	43bb      	bics	r3, r7
 8008796:	d112      	bne.n	80087be <_dtoa_r+0x9e>
 8008798:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800879a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800879e:	6013      	str	r3, [r2, #0]
 80087a0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80087a4:	4323      	orrs	r3, r4
 80087a6:	f000 854d 	beq.w	8009244 <_dtoa_r+0xb24>
 80087aa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80087ac:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8008a04 <_dtoa_r+0x2e4>
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	f000 854f 	beq.w	8009254 <_dtoa_r+0xb34>
 80087b6:	f10a 0303 	add.w	r3, sl, #3
 80087ba:	f000 bd49 	b.w	8009250 <_dtoa_r+0xb30>
 80087be:	ed9d 7b02 	vldr	d7, [sp, #8]
 80087c2:	2200      	movs	r2, #0
 80087c4:	ec51 0b17 	vmov	r0, r1, d7
 80087c8:	2300      	movs	r3, #0
 80087ca:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80087ce:	f7f8 f99b 	bl	8000b08 <__aeabi_dcmpeq>
 80087d2:	4680      	mov	r8, r0
 80087d4:	b158      	cbz	r0, 80087ee <_dtoa_r+0xce>
 80087d6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80087d8:	2301      	movs	r3, #1
 80087da:	6013      	str	r3, [r2, #0]
 80087dc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80087de:	b113      	cbz	r3, 80087e6 <_dtoa_r+0xc6>
 80087e0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80087e2:	4b84      	ldr	r3, [pc, #528]	@ (80089f4 <_dtoa_r+0x2d4>)
 80087e4:	6013      	str	r3, [r2, #0]
 80087e6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008a08 <_dtoa_r+0x2e8>
 80087ea:	f000 bd33 	b.w	8009254 <_dtoa_r+0xb34>
 80087ee:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80087f2:	aa16      	add	r2, sp, #88	@ 0x58
 80087f4:	a917      	add	r1, sp, #92	@ 0x5c
 80087f6:	4658      	mov	r0, fp
 80087f8:	f001 f980 	bl	8009afc <__d2b>
 80087fc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008800:	4681      	mov	r9, r0
 8008802:	2e00      	cmp	r6, #0
 8008804:	d077      	beq.n	80088f6 <_dtoa_r+0x1d6>
 8008806:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008808:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800880c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008810:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008814:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008818:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800881c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008820:	4619      	mov	r1, r3
 8008822:	2200      	movs	r2, #0
 8008824:	4b74      	ldr	r3, [pc, #464]	@ (80089f8 <_dtoa_r+0x2d8>)
 8008826:	f7f7 fd4f 	bl	80002c8 <__aeabi_dsub>
 800882a:	a369      	add	r3, pc, #420	@ (adr r3, 80089d0 <_dtoa_r+0x2b0>)
 800882c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008830:	f7f7 ff02 	bl	8000638 <__aeabi_dmul>
 8008834:	a368      	add	r3, pc, #416	@ (adr r3, 80089d8 <_dtoa_r+0x2b8>)
 8008836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800883a:	f7f7 fd47 	bl	80002cc <__adddf3>
 800883e:	4604      	mov	r4, r0
 8008840:	4630      	mov	r0, r6
 8008842:	460d      	mov	r5, r1
 8008844:	f7f7 fe8e 	bl	8000564 <__aeabi_i2d>
 8008848:	a365      	add	r3, pc, #404	@ (adr r3, 80089e0 <_dtoa_r+0x2c0>)
 800884a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800884e:	f7f7 fef3 	bl	8000638 <__aeabi_dmul>
 8008852:	4602      	mov	r2, r0
 8008854:	460b      	mov	r3, r1
 8008856:	4620      	mov	r0, r4
 8008858:	4629      	mov	r1, r5
 800885a:	f7f7 fd37 	bl	80002cc <__adddf3>
 800885e:	4604      	mov	r4, r0
 8008860:	460d      	mov	r5, r1
 8008862:	f7f8 f999 	bl	8000b98 <__aeabi_d2iz>
 8008866:	2200      	movs	r2, #0
 8008868:	4607      	mov	r7, r0
 800886a:	2300      	movs	r3, #0
 800886c:	4620      	mov	r0, r4
 800886e:	4629      	mov	r1, r5
 8008870:	f7f8 f954 	bl	8000b1c <__aeabi_dcmplt>
 8008874:	b140      	cbz	r0, 8008888 <_dtoa_r+0x168>
 8008876:	4638      	mov	r0, r7
 8008878:	f7f7 fe74 	bl	8000564 <__aeabi_i2d>
 800887c:	4622      	mov	r2, r4
 800887e:	462b      	mov	r3, r5
 8008880:	f7f8 f942 	bl	8000b08 <__aeabi_dcmpeq>
 8008884:	b900      	cbnz	r0, 8008888 <_dtoa_r+0x168>
 8008886:	3f01      	subs	r7, #1
 8008888:	2f16      	cmp	r7, #22
 800888a:	d851      	bhi.n	8008930 <_dtoa_r+0x210>
 800888c:	4b5b      	ldr	r3, [pc, #364]	@ (80089fc <_dtoa_r+0x2dc>)
 800888e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008896:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800889a:	f7f8 f93f 	bl	8000b1c <__aeabi_dcmplt>
 800889e:	2800      	cmp	r0, #0
 80088a0:	d048      	beq.n	8008934 <_dtoa_r+0x214>
 80088a2:	3f01      	subs	r7, #1
 80088a4:	2300      	movs	r3, #0
 80088a6:	9312      	str	r3, [sp, #72]	@ 0x48
 80088a8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80088aa:	1b9b      	subs	r3, r3, r6
 80088ac:	1e5a      	subs	r2, r3, #1
 80088ae:	bf44      	itt	mi
 80088b0:	f1c3 0801 	rsbmi	r8, r3, #1
 80088b4:	2300      	movmi	r3, #0
 80088b6:	9208      	str	r2, [sp, #32]
 80088b8:	bf54      	ite	pl
 80088ba:	f04f 0800 	movpl.w	r8, #0
 80088be:	9308      	strmi	r3, [sp, #32]
 80088c0:	2f00      	cmp	r7, #0
 80088c2:	db39      	blt.n	8008938 <_dtoa_r+0x218>
 80088c4:	9b08      	ldr	r3, [sp, #32]
 80088c6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80088c8:	443b      	add	r3, r7
 80088ca:	9308      	str	r3, [sp, #32]
 80088cc:	2300      	movs	r3, #0
 80088ce:	930a      	str	r3, [sp, #40]	@ 0x28
 80088d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088d2:	2b09      	cmp	r3, #9
 80088d4:	d864      	bhi.n	80089a0 <_dtoa_r+0x280>
 80088d6:	2b05      	cmp	r3, #5
 80088d8:	bfc4      	itt	gt
 80088da:	3b04      	subgt	r3, #4
 80088dc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80088de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088e0:	f1a3 0302 	sub.w	r3, r3, #2
 80088e4:	bfcc      	ite	gt
 80088e6:	2400      	movgt	r4, #0
 80088e8:	2401      	movle	r4, #1
 80088ea:	2b03      	cmp	r3, #3
 80088ec:	d863      	bhi.n	80089b6 <_dtoa_r+0x296>
 80088ee:	e8df f003 	tbb	[pc, r3]
 80088f2:	372a      	.short	0x372a
 80088f4:	5535      	.short	0x5535
 80088f6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80088fa:	441e      	add	r6, r3
 80088fc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008900:	2b20      	cmp	r3, #32
 8008902:	bfc1      	itttt	gt
 8008904:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008908:	409f      	lslgt	r7, r3
 800890a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800890e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008912:	bfd6      	itet	le
 8008914:	f1c3 0320 	rsble	r3, r3, #32
 8008918:	ea47 0003 	orrgt.w	r0, r7, r3
 800891c:	fa04 f003 	lslle.w	r0, r4, r3
 8008920:	f7f7 fe10 	bl	8000544 <__aeabi_ui2d>
 8008924:	2201      	movs	r2, #1
 8008926:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800892a:	3e01      	subs	r6, #1
 800892c:	9214      	str	r2, [sp, #80]	@ 0x50
 800892e:	e777      	b.n	8008820 <_dtoa_r+0x100>
 8008930:	2301      	movs	r3, #1
 8008932:	e7b8      	b.n	80088a6 <_dtoa_r+0x186>
 8008934:	9012      	str	r0, [sp, #72]	@ 0x48
 8008936:	e7b7      	b.n	80088a8 <_dtoa_r+0x188>
 8008938:	427b      	negs	r3, r7
 800893a:	930a      	str	r3, [sp, #40]	@ 0x28
 800893c:	2300      	movs	r3, #0
 800893e:	eba8 0807 	sub.w	r8, r8, r7
 8008942:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008944:	e7c4      	b.n	80088d0 <_dtoa_r+0x1b0>
 8008946:	2300      	movs	r3, #0
 8008948:	930b      	str	r3, [sp, #44]	@ 0x2c
 800894a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800894c:	2b00      	cmp	r3, #0
 800894e:	dc35      	bgt.n	80089bc <_dtoa_r+0x29c>
 8008950:	2301      	movs	r3, #1
 8008952:	9300      	str	r3, [sp, #0]
 8008954:	9307      	str	r3, [sp, #28]
 8008956:	461a      	mov	r2, r3
 8008958:	920e      	str	r2, [sp, #56]	@ 0x38
 800895a:	e00b      	b.n	8008974 <_dtoa_r+0x254>
 800895c:	2301      	movs	r3, #1
 800895e:	e7f3      	b.n	8008948 <_dtoa_r+0x228>
 8008960:	2300      	movs	r3, #0
 8008962:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008964:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008966:	18fb      	adds	r3, r7, r3
 8008968:	9300      	str	r3, [sp, #0]
 800896a:	3301      	adds	r3, #1
 800896c:	2b01      	cmp	r3, #1
 800896e:	9307      	str	r3, [sp, #28]
 8008970:	bfb8      	it	lt
 8008972:	2301      	movlt	r3, #1
 8008974:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008978:	2100      	movs	r1, #0
 800897a:	2204      	movs	r2, #4
 800897c:	f102 0514 	add.w	r5, r2, #20
 8008980:	429d      	cmp	r5, r3
 8008982:	d91f      	bls.n	80089c4 <_dtoa_r+0x2a4>
 8008984:	6041      	str	r1, [r0, #4]
 8008986:	4658      	mov	r0, fp
 8008988:	f000 fd8e 	bl	80094a8 <_Balloc>
 800898c:	4682      	mov	sl, r0
 800898e:	2800      	cmp	r0, #0
 8008990:	d13c      	bne.n	8008a0c <_dtoa_r+0x2ec>
 8008992:	4b1b      	ldr	r3, [pc, #108]	@ (8008a00 <_dtoa_r+0x2e0>)
 8008994:	4602      	mov	r2, r0
 8008996:	f240 11af 	movw	r1, #431	@ 0x1af
 800899a:	e6d8      	b.n	800874e <_dtoa_r+0x2e>
 800899c:	2301      	movs	r3, #1
 800899e:	e7e0      	b.n	8008962 <_dtoa_r+0x242>
 80089a0:	2401      	movs	r4, #1
 80089a2:	2300      	movs	r3, #0
 80089a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80089a6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80089a8:	f04f 33ff 	mov.w	r3, #4294967295
 80089ac:	9300      	str	r3, [sp, #0]
 80089ae:	9307      	str	r3, [sp, #28]
 80089b0:	2200      	movs	r2, #0
 80089b2:	2312      	movs	r3, #18
 80089b4:	e7d0      	b.n	8008958 <_dtoa_r+0x238>
 80089b6:	2301      	movs	r3, #1
 80089b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80089ba:	e7f5      	b.n	80089a8 <_dtoa_r+0x288>
 80089bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80089be:	9300      	str	r3, [sp, #0]
 80089c0:	9307      	str	r3, [sp, #28]
 80089c2:	e7d7      	b.n	8008974 <_dtoa_r+0x254>
 80089c4:	3101      	adds	r1, #1
 80089c6:	0052      	lsls	r2, r2, #1
 80089c8:	e7d8      	b.n	800897c <_dtoa_r+0x25c>
 80089ca:	bf00      	nop
 80089cc:	f3af 8000 	nop.w
 80089d0:	636f4361 	.word	0x636f4361
 80089d4:	3fd287a7 	.word	0x3fd287a7
 80089d8:	8b60c8b3 	.word	0x8b60c8b3
 80089dc:	3fc68a28 	.word	0x3fc68a28
 80089e0:	509f79fb 	.word	0x509f79fb
 80089e4:	3fd34413 	.word	0x3fd34413
 80089e8:	0800a8b9 	.word	0x0800a8b9
 80089ec:	0800a8d0 	.word	0x0800a8d0
 80089f0:	7ff00000 	.word	0x7ff00000
 80089f4:	0800a889 	.word	0x0800a889
 80089f8:	3ff80000 	.word	0x3ff80000
 80089fc:	0800a9c8 	.word	0x0800a9c8
 8008a00:	0800a928 	.word	0x0800a928
 8008a04:	0800a8b5 	.word	0x0800a8b5
 8008a08:	0800a888 	.word	0x0800a888
 8008a0c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008a10:	6018      	str	r0, [r3, #0]
 8008a12:	9b07      	ldr	r3, [sp, #28]
 8008a14:	2b0e      	cmp	r3, #14
 8008a16:	f200 80a4 	bhi.w	8008b62 <_dtoa_r+0x442>
 8008a1a:	2c00      	cmp	r4, #0
 8008a1c:	f000 80a1 	beq.w	8008b62 <_dtoa_r+0x442>
 8008a20:	2f00      	cmp	r7, #0
 8008a22:	dd33      	ble.n	8008a8c <_dtoa_r+0x36c>
 8008a24:	4bad      	ldr	r3, [pc, #692]	@ (8008cdc <_dtoa_r+0x5bc>)
 8008a26:	f007 020f 	and.w	r2, r7, #15
 8008a2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008a2e:	ed93 7b00 	vldr	d7, [r3]
 8008a32:	05f8      	lsls	r0, r7, #23
 8008a34:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008a38:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008a3c:	d516      	bpl.n	8008a6c <_dtoa_r+0x34c>
 8008a3e:	4ba8      	ldr	r3, [pc, #672]	@ (8008ce0 <_dtoa_r+0x5c0>)
 8008a40:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008a44:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008a48:	f7f7 ff20 	bl	800088c <__aeabi_ddiv>
 8008a4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008a50:	f004 040f 	and.w	r4, r4, #15
 8008a54:	2603      	movs	r6, #3
 8008a56:	4da2      	ldr	r5, [pc, #648]	@ (8008ce0 <_dtoa_r+0x5c0>)
 8008a58:	b954      	cbnz	r4, 8008a70 <_dtoa_r+0x350>
 8008a5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008a5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008a62:	f7f7 ff13 	bl	800088c <__aeabi_ddiv>
 8008a66:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008a6a:	e028      	b.n	8008abe <_dtoa_r+0x39e>
 8008a6c:	2602      	movs	r6, #2
 8008a6e:	e7f2      	b.n	8008a56 <_dtoa_r+0x336>
 8008a70:	07e1      	lsls	r1, r4, #31
 8008a72:	d508      	bpl.n	8008a86 <_dtoa_r+0x366>
 8008a74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008a78:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008a7c:	f7f7 fddc 	bl	8000638 <__aeabi_dmul>
 8008a80:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008a84:	3601      	adds	r6, #1
 8008a86:	1064      	asrs	r4, r4, #1
 8008a88:	3508      	adds	r5, #8
 8008a8a:	e7e5      	b.n	8008a58 <_dtoa_r+0x338>
 8008a8c:	f000 80d2 	beq.w	8008c34 <_dtoa_r+0x514>
 8008a90:	427c      	negs	r4, r7
 8008a92:	4b92      	ldr	r3, [pc, #584]	@ (8008cdc <_dtoa_r+0x5bc>)
 8008a94:	4d92      	ldr	r5, [pc, #584]	@ (8008ce0 <_dtoa_r+0x5c0>)
 8008a96:	f004 020f 	and.w	r2, r4, #15
 8008a9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aa2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008aa6:	f7f7 fdc7 	bl	8000638 <__aeabi_dmul>
 8008aaa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008aae:	1124      	asrs	r4, r4, #4
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	2602      	movs	r6, #2
 8008ab4:	2c00      	cmp	r4, #0
 8008ab6:	f040 80b2 	bne.w	8008c1e <_dtoa_r+0x4fe>
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d1d3      	bne.n	8008a66 <_dtoa_r+0x346>
 8008abe:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008ac0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	f000 80b7 	beq.w	8008c38 <_dtoa_r+0x518>
 8008aca:	4b86      	ldr	r3, [pc, #536]	@ (8008ce4 <_dtoa_r+0x5c4>)
 8008acc:	2200      	movs	r2, #0
 8008ace:	4620      	mov	r0, r4
 8008ad0:	4629      	mov	r1, r5
 8008ad2:	f7f8 f823 	bl	8000b1c <__aeabi_dcmplt>
 8008ad6:	2800      	cmp	r0, #0
 8008ad8:	f000 80ae 	beq.w	8008c38 <_dtoa_r+0x518>
 8008adc:	9b07      	ldr	r3, [sp, #28]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	f000 80aa 	beq.w	8008c38 <_dtoa_r+0x518>
 8008ae4:	9b00      	ldr	r3, [sp, #0]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	dd37      	ble.n	8008b5a <_dtoa_r+0x43a>
 8008aea:	1e7b      	subs	r3, r7, #1
 8008aec:	9304      	str	r3, [sp, #16]
 8008aee:	4620      	mov	r0, r4
 8008af0:	4b7d      	ldr	r3, [pc, #500]	@ (8008ce8 <_dtoa_r+0x5c8>)
 8008af2:	2200      	movs	r2, #0
 8008af4:	4629      	mov	r1, r5
 8008af6:	f7f7 fd9f 	bl	8000638 <__aeabi_dmul>
 8008afa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008afe:	9c00      	ldr	r4, [sp, #0]
 8008b00:	3601      	adds	r6, #1
 8008b02:	4630      	mov	r0, r6
 8008b04:	f7f7 fd2e 	bl	8000564 <__aeabi_i2d>
 8008b08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008b0c:	f7f7 fd94 	bl	8000638 <__aeabi_dmul>
 8008b10:	4b76      	ldr	r3, [pc, #472]	@ (8008cec <_dtoa_r+0x5cc>)
 8008b12:	2200      	movs	r2, #0
 8008b14:	f7f7 fbda 	bl	80002cc <__adddf3>
 8008b18:	4605      	mov	r5, r0
 8008b1a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008b1e:	2c00      	cmp	r4, #0
 8008b20:	f040 808d 	bne.w	8008c3e <_dtoa_r+0x51e>
 8008b24:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b28:	4b71      	ldr	r3, [pc, #452]	@ (8008cf0 <_dtoa_r+0x5d0>)
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	f7f7 fbcc 	bl	80002c8 <__aeabi_dsub>
 8008b30:	4602      	mov	r2, r0
 8008b32:	460b      	mov	r3, r1
 8008b34:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008b38:	462a      	mov	r2, r5
 8008b3a:	4633      	mov	r3, r6
 8008b3c:	f7f8 f80c 	bl	8000b58 <__aeabi_dcmpgt>
 8008b40:	2800      	cmp	r0, #0
 8008b42:	f040 828b 	bne.w	800905c <_dtoa_r+0x93c>
 8008b46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b4a:	462a      	mov	r2, r5
 8008b4c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008b50:	f7f7 ffe4 	bl	8000b1c <__aeabi_dcmplt>
 8008b54:	2800      	cmp	r0, #0
 8008b56:	f040 8128 	bne.w	8008daa <_dtoa_r+0x68a>
 8008b5a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008b5e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8008b62:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	f2c0 815a 	blt.w	8008e1e <_dtoa_r+0x6fe>
 8008b6a:	2f0e      	cmp	r7, #14
 8008b6c:	f300 8157 	bgt.w	8008e1e <_dtoa_r+0x6fe>
 8008b70:	4b5a      	ldr	r3, [pc, #360]	@ (8008cdc <_dtoa_r+0x5bc>)
 8008b72:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008b76:	ed93 7b00 	vldr	d7, [r3]
 8008b7a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	ed8d 7b00 	vstr	d7, [sp]
 8008b82:	da03      	bge.n	8008b8c <_dtoa_r+0x46c>
 8008b84:	9b07      	ldr	r3, [sp, #28]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	f340 8101 	ble.w	8008d8e <_dtoa_r+0x66e>
 8008b8c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008b90:	4656      	mov	r6, sl
 8008b92:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008b96:	4620      	mov	r0, r4
 8008b98:	4629      	mov	r1, r5
 8008b9a:	f7f7 fe77 	bl	800088c <__aeabi_ddiv>
 8008b9e:	f7f7 fffb 	bl	8000b98 <__aeabi_d2iz>
 8008ba2:	4680      	mov	r8, r0
 8008ba4:	f7f7 fcde 	bl	8000564 <__aeabi_i2d>
 8008ba8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008bac:	f7f7 fd44 	bl	8000638 <__aeabi_dmul>
 8008bb0:	4602      	mov	r2, r0
 8008bb2:	460b      	mov	r3, r1
 8008bb4:	4620      	mov	r0, r4
 8008bb6:	4629      	mov	r1, r5
 8008bb8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008bbc:	f7f7 fb84 	bl	80002c8 <__aeabi_dsub>
 8008bc0:	f806 4b01 	strb.w	r4, [r6], #1
 8008bc4:	9d07      	ldr	r5, [sp, #28]
 8008bc6:	eba6 040a 	sub.w	r4, r6, sl
 8008bca:	42a5      	cmp	r5, r4
 8008bcc:	4602      	mov	r2, r0
 8008bce:	460b      	mov	r3, r1
 8008bd0:	f040 8117 	bne.w	8008e02 <_dtoa_r+0x6e2>
 8008bd4:	f7f7 fb7a 	bl	80002cc <__adddf3>
 8008bd8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008bdc:	4604      	mov	r4, r0
 8008bde:	460d      	mov	r5, r1
 8008be0:	f7f7 ffba 	bl	8000b58 <__aeabi_dcmpgt>
 8008be4:	2800      	cmp	r0, #0
 8008be6:	f040 80f9 	bne.w	8008ddc <_dtoa_r+0x6bc>
 8008bea:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008bee:	4620      	mov	r0, r4
 8008bf0:	4629      	mov	r1, r5
 8008bf2:	f7f7 ff89 	bl	8000b08 <__aeabi_dcmpeq>
 8008bf6:	b118      	cbz	r0, 8008c00 <_dtoa_r+0x4e0>
 8008bf8:	f018 0f01 	tst.w	r8, #1
 8008bfc:	f040 80ee 	bne.w	8008ddc <_dtoa_r+0x6bc>
 8008c00:	4649      	mov	r1, r9
 8008c02:	4658      	mov	r0, fp
 8008c04:	f000 fc90 	bl	8009528 <_Bfree>
 8008c08:	2300      	movs	r3, #0
 8008c0a:	7033      	strb	r3, [r6, #0]
 8008c0c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008c0e:	3701      	adds	r7, #1
 8008c10:	601f      	str	r7, [r3, #0]
 8008c12:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	f000 831d 	beq.w	8009254 <_dtoa_r+0xb34>
 8008c1a:	601e      	str	r6, [r3, #0]
 8008c1c:	e31a      	b.n	8009254 <_dtoa_r+0xb34>
 8008c1e:	07e2      	lsls	r2, r4, #31
 8008c20:	d505      	bpl.n	8008c2e <_dtoa_r+0x50e>
 8008c22:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008c26:	f7f7 fd07 	bl	8000638 <__aeabi_dmul>
 8008c2a:	3601      	adds	r6, #1
 8008c2c:	2301      	movs	r3, #1
 8008c2e:	1064      	asrs	r4, r4, #1
 8008c30:	3508      	adds	r5, #8
 8008c32:	e73f      	b.n	8008ab4 <_dtoa_r+0x394>
 8008c34:	2602      	movs	r6, #2
 8008c36:	e742      	b.n	8008abe <_dtoa_r+0x39e>
 8008c38:	9c07      	ldr	r4, [sp, #28]
 8008c3a:	9704      	str	r7, [sp, #16]
 8008c3c:	e761      	b.n	8008b02 <_dtoa_r+0x3e2>
 8008c3e:	4b27      	ldr	r3, [pc, #156]	@ (8008cdc <_dtoa_r+0x5bc>)
 8008c40:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008c42:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008c46:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008c4a:	4454      	add	r4, sl
 8008c4c:	2900      	cmp	r1, #0
 8008c4e:	d053      	beq.n	8008cf8 <_dtoa_r+0x5d8>
 8008c50:	4928      	ldr	r1, [pc, #160]	@ (8008cf4 <_dtoa_r+0x5d4>)
 8008c52:	2000      	movs	r0, #0
 8008c54:	f7f7 fe1a 	bl	800088c <__aeabi_ddiv>
 8008c58:	4633      	mov	r3, r6
 8008c5a:	462a      	mov	r2, r5
 8008c5c:	f7f7 fb34 	bl	80002c8 <__aeabi_dsub>
 8008c60:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008c64:	4656      	mov	r6, sl
 8008c66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c6a:	f7f7 ff95 	bl	8000b98 <__aeabi_d2iz>
 8008c6e:	4605      	mov	r5, r0
 8008c70:	f7f7 fc78 	bl	8000564 <__aeabi_i2d>
 8008c74:	4602      	mov	r2, r0
 8008c76:	460b      	mov	r3, r1
 8008c78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c7c:	f7f7 fb24 	bl	80002c8 <__aeabi_dsub>
 8008c80:	3530      	adds	r5, #48	@ 0x30
 8008c82:	4602      	mov	r2, r0
 8008c84:	460b      	mov	r3, r1
 8008c86:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008c8a:	f806 5b01 	strb.w	r5, [r6], #1
 8008c8e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008c92:	f7f7 ff43 	bl	8000b1c <__aeabi_dcmplt>
 8008c96:	2800      	cmp	r0, #0
 8008c98:	d171      	bne.n	8008d7e <_dtoa_r+0x65e>
 8008c9a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008c9e:	4911      	ldr	r1, [pc, #68]	@ (8008ce4 <_dtoa_r+0x5c4>)
 8008ca0:	2000      	movs	r0, #0
 8008ca2:	f7f7 fb11 	bl	80002c8 <__aeabi_dsub>
 8008ca6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008caa:	f7f7 ff37 	bl	8000b1c <__aeabi_dcmplt>
 8008cae:	2800      	cmp	r0, #0
 8008cb0:	f040 8095 	bne.w	8008dde <_dtoa_r+0x6be>
 8008cb4:	42a6      	cmp	r6, r4
 8008cb6:	f43f af50 	beq.w	8008b5a <_dtoa_r+0x43a>
 8008cba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008cbe:	4b0a      	ldr	r3, [pc, #40]	@ (8008ce8 <_dtoa_r+0x5c8>)
 8008cc0:	2200      	movs	r2, #0
 8008cc2:	f7f7 fcb9 	bl	8000638 <__aeabi_dmul>
 8008cc6:	4b08      	ldr	r3, [pc, #32]	@ (8008ce8 <_dtoa_r+0x5c8>)
 8008cc8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008ccc:	2200      	movs	r2, #0
 8008cce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008cd2:	f7f7 fcb1 	bl	8000638 <__aeabi_dmul>
 8008cd6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008cda:	e7c4      	b.n	8008c66 <_dtoa_r+0x546>
 8008cdc:	0800a9c8 	.word	0x0800a9c8
 8008ce0:	0800a9a0 	.word	0x0800a9a0
 8008ce4:	3ff00000 	.word	0x3ff00000
 8008ce8:	40240000 	.word	0x40240000
 8008cec:	401c0000 	.word	0x401c0000
 8008cf0:	40140000 	.word	0x40140000
 8008cf4:	3fe00000 	.word	0x3fe00000
 8008cf8:	4631      	mov	r1, r6
 8008cfa:	4628      	mov	r0, r5
 8008cfc:	f7f7 fc9c 	bl	8000638 <__aeabi_dmul>
 8008d00:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008d04:	9415      	str	r4, [sp, #84]	@ 0x54
 8008d06:	4656      	mov	r6, sl
 8008d08:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008d0c:	f7f7 ff44 	bl	8000b98 <__aeabi_d2iz>
 8008d10:	4605      	mov	r5, r0
 8008d12:	f7f7 fc27 	bl	8000564 <__aeabi_i2d>
 8008d16:	4602      	mov	r2, r0
 8008d18:	460b      	mov	r3, r1
 8008d1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008d1e:	f7f7 fad3 	bl	80002c8 <__aeabi_dsub>
 8008d22:	3530      	adds	r5, #48	@ 0x30
 8008d24:	f806 5b01 	strb.w	r5, [r6], #1
 8008d28:	4602      	mov	r2, r0
 8008d2a:	460b      	mov	r3, r1
 8008d2c:	42a6      	cmp	r6, r4
 8008d2e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008d32:	f04f 0200 	mov.w	r2, #0
 8008d36:	d124      	bne.n	8008d82 <_dtoa_r+0x662>
 8008d38:	4bac      	ldr	r3, [pc, #688]	@ (8008fec <_dtoa_r+0x8cc>)
 8008d3a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008d3e:	f7f7 fac5 	bl	80002cc <__adddf3>
 8008d42:	4602      	mov	r2, r0
 8008d44:	460b      	mov	r3, r1
 8008d46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008d4a:	f7f7 ff05 	bl	8000b58 <__aeabi_dcmpgt>
 8008d4e:	2800      	cmp	r0, #0
 8008d50:	d145      	bne.n	8008dde <_dtoa_r+0x6be>
 8008d52:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008d56:	49a5      	ldr	r1, [pc, #660]	@ (8008fec <_dtoa_r+0x8cc>)
 8008d58:	2000      	movs	r0, #0
 8008d5a:	f7f7 fab5 	bl	80002c8 <__aeabi_dsub>
 8008d5e:	4602      	mov	r2, r0
 8008d60:	460b      	mov	r3, r1
 8008d62:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008d66:	f7f7 fed9 	bl	8000b1c <__aeabi_dcmplt>
 8008d6a:	2800      	cmp	r0, #0
 8008d6c:	f43f aef5 	beq.w	8008b5a <_dtoa_r+0x43a>
 8008d70:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8008d72:	1e73      	subs	r3, r6, #1
 8008d74:	9315      	str	r3, [sp, #84]	@ 0x54
 8008d76:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008d7a:	2b30      	cmp	r3, #48	@ 0x30
 8008d7c:	d0f8      	beq.n	8008d70 <_dtoa_r+0x650>
 8008d7e:	9f04      	ldr	r7, [sp, #16]
 8008d80:	e73e      	b.n	8008c00 <_dtoa_r+0x4e0>
 8008d82:	4b9b      	ldr	r3, [pc, #620]	@ (8008ff0 <_dtoa_r+0x8d0>)
 8008d84:	f7f7 fc58 	bl	8000638 <__aeabi_dmul>
 8008d88:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d8c:	e7bc      	b.n	8008d08 <_dtoa_r+0x5e8>
 8008d8e:	d10c      	bne.n	8008daa <_dtoa_r+0x68a>
 8008d90:	4b98      	ldr	r3, [pc, #608]	@ (8008ff4 <_dtoa_r+0x8d4>)
 8008d92:	2200      	movs	r2, #0
 8008d94:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008d98:	f7f7 fc4e 	bl	8000638 <__aeabi_dmul>
 8008d9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008da0:	f7f7 fed0 	bl	8000b44 <__aeabi_dcmpge>
 8008da4:	2800      	cmp	r0, #0
 8008da6:	f000 8157 	beq.w	8009058 <_dtoa_r+0x938>
 8008daa:	2400      	movs	r4, #0
 8008dac:	4625      	mov	r5, r4
 8008dae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008db0:	43db      	mvns	r3, r3
 8008db2:	9304      	str	r3, [sp, #16]
 8008db4:	4656      	mov	r6, sl
 8008db6:	2700      	movs	r7, #0
 8008db8:	4621      	mov	r1, r4
 8008dba:	4658      	mov	r0, fp
 8008dbc:	f000 fbb4 	bl	8009528 <_Bfree>
 8008dc0:	2d00      	cmp	r5, #0
 8008dc2:	d0dc      	beq.n	8008d7e <_dtoa_r+0x65e>
 8008dc4:	b12f      	cbz	r7, 8008dd2 <_dtoa_r+0x6b2>
 8008dc6:	42af      	cmp	r7, r5
 8008dc8:	d003      	beq.n	8008dd2 <_dtoa_r+0x6b2>
 8008dca:	4639      	mov	r1, r7
 8008dcc:	4658      	mov	r0, fp
 8008dce:	f000 fbab 	bl	8009528 <_Bfree>
 8008dd2:	4629      	mov	r1, r5
 8008dd4:	4658      	mov	r0, fp
 8008dd6:	f000 fba7 	bl	8009528 <_Bfree>
 8008dda:	e7d0      	b.n	8008d7e <_dtoa_r+0x65e>
 8008ddc:	9704      	str	r7, [sp, #16]
 8008dde:	4633      	mov	r3, r6
 8008de0:	461e      	mov	r6, r3
 8008de2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008de6:	2a39      	cmp	r2, #57	@ 0x39
 8008de8:	d107      	bne.n	8008dfa <_dtoa_r+0x6da>
 8008dea:	459a      	cmp	sl, r3
 8008dec:	d1f8      	bne.n	8008de0 <_dtoa_r+0x6c0>
 8008dee:	9a04      	ldr	r2, [sp, #16]
 8008df0:	3201      	adds	r2, #1
 8008df2:	9204      	str	r2, [sp, #16]
 8008df4:	2230      	movs	r2, #48	@ 0x30
 8008df6:	f88a 2000 	strb.w	r2, [sl]
 8008dfa:	781a      	ldrb	r2, [r3, #0]
 8008dfc:	3201      	adds	r2, #1
 8008dfe:	701a      	strb	r2, [r3, #0]
 8008e00:	e7bd      	b.n	8008d7e <_dtoa_r+0x65e>
 8008e02:	4b7b      	ldr	r3, [pc, #492]	@ (8008ff0 <_dtoa_r+0x8d0>)
 8008e04:	2200      	movs	r2, #0
 8008e06:	f7f7 fc17 	bl	8000638 <__aeabi_dmul>
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	4604      	mov	r4, r0
 8008e10:	460d      	mov	r5, r1
 8008e12:	f7f7 fe79 	bl	8000b08 <__aeabi_dcmpeq>
 8008e16:	2800      	cmp	r0, #0
 8008e18:	f43f aebb 	beq.w	8008b92 <_dtoa_r+0x472>
 8008e1c:	e6f0      	b.n	8008c00 <_dtoa_r+0x4e0>
 8008e1e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008e20:	2a00      	cmp	r2, #0
 8008e22:	f000 80db 	beq.w	8008fdc <_dtoa_r+0x8bc>
 8008e26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e28:	2a01      	cmp	r2, #1
 8008e2a:	f300 80bf 	bgt.w	8008fac <_dtoa_r+0x88c>
 8008e2e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008e30:	2a00      	cmp	r2, #0
 8008e32:	f000 80b7 	beq.w	8008fa4 <_dtoa_r+0x884>
 8008e36:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008e3a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008e3c:	4646      	mov	r6, r8
 8008e3e:	9a08      	ldr	r2, [sp, #32]
 8008e40:	2101      	movs	r1, #1
 8008e42:	441a      	add	r2, r3
 8008e44:	4658      	mov	r0, fp
 8008e46:	4498      	add	r8, r3
 8008e48:	9208      	str	r2, [sp, #32]
 8008e4a:	f000 fc21 	bl	8009690 <__i2b>
 8008e4e:	4605      	mov	r5, r0
 8008e50:	b15e      	cbz	r6, 8008e6a <_dtoa_r+0x74a>
 8008e52:	9b08      	ldr	r3, [sp, #32]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	dd08      	ble.n	8008e6a <_dtoa_r+0x74a>
 8008e58:	42b3      	cmp	r3, r6
 8008e5a:	9a08      	ldr	r2, [sp, #32]
 8008e5c:	bfa8      	it	ge
 8008e5e:	4633      	movge	r3, r6
 8008e60:	eba8 0803 	sub.w	r8, r8, r3
 8008e64:	1af6      	subs	r6, r6, r3
 8008e66:	1ad3      	subs	r3, r2, r3
 8008e68:	9308      	str	r3, [sp, #32]
 8008e6a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e6c:	b1f3      	cbz	r3, 8008eac <_dtoa_r+0x78c>
 8008e6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	f000 80b7 	beq.w	8008fe4 <_dtoa_r+0x8c4>
 8008e76:	b18c      	cbz	r4, 8008e9c <_dtoa_r+0x77c>
 8008e78:	4629      	mov	r1, r5
 8008e7a:	4622      	mov	r2, r4
 8008e7c:	4658      	mov	r0, fp
 8008e7e:	f000 fcc7 	bl	8009810 <__pow5mult>
 8008e82:	464a      	mov	r2, r9
 8008e84:	4601      	mov	r1, r0
 8008e86:	4605      	mov	r5, r0
 8008e88:	4658      	mov	r0, fp
 8008e8a:	f000 fc17 	bl	80096bc <__multiply>
 8008e8e:	4649      	mov	r1, r9
 8008e90:	9004      	str	r0, [sp, #16]
 8008e92:	4658      	mov	r0, fp
 8008e94:	f000 fb48 	bl	8009528 <_Bfree>
 8008e98:	9b04      	ldr	r3, [sp, #16]
 8008e9a:	4699      	mov	r9, r3
 8008e9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e9e:	1b1a      	subs	r2, r3, r4
 8008ea0:	d004      	beq.n	8008eac <_dtoa_r+0x78c>
 8008ea2:	4649      	mov	r1, r9
 8008ea4:	4658      	mov	r0, fp
 8008ea6:	f000 fcb3 	bl	8009810 <__pow5mult>
 8008eaa:	4681      	mov	r9, r0
 8008eac:	2101      	movs	r1, #1
 8008eae:	4658      	mov	r0, fp
 8008eb0:	f000 fbee 	bl	8009690 <__i2b>
 8008eb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008eb6:	4604      	mov	r4, r0
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	f000 81cf 	beq.w	800925c <_dtoa_r+0xb3c>
 8008ebe:	461a      	mov	r2, r3
 8008ec0:	4601      	mov	r1, r0
 8008ec2:	4658      	mov	r0, fp
 8008ec4:	f000 fca4 	bl	8009810 <__pow5mult>
 8008ec8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008eca:	2b01      	cmp	r3, #1
 8008ecc:	4604      	mov	r4, r0
 8008ece:	f300 8095 	bgt.w	8008ffc <_dtoa_r+0x8dc>
 8008ed2:	9b02      	ldr	r3, [sp, #8]
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	f040 8087 	bne.w	8008fe8 <_dtoa_r+0x8c8>
 8008eda:	9b03      	ldr	r3, [sp, #12]
 8008edc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	f040 8089 	bne.w	8008ff8 <_dtoa_r+0x8d8>
 8008ee6:	9b03      	ldr	r3, [sp, #12]
 8008ee8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008eec:	0d1b      	lsrs	r3, r3, #20
 8008eee:	051b      	lsls	r3, r3, #20
 8008ef0:	b12b      	cbz	r3, 8008efe <_dtoa_r+0x7de>
 8008ef2:	9b08      	ldr	r3, [sp, #32]
 8008ef4:	3301      	adds	r3, #1
 8008ef6:	9308      	str	r3, [sp, #32]
 8008ef8:	f108 0801 	add.w	r8, r8, #1
 8008efc:	2301      	movs	r3, #1
 8008efe:	930a      	str	r3, [sp, #40]	@ 0x28
 8008f00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	f000 81b0 	beq.w	8009268 <_dtoa_r+0xb48>
 8008f08:	6923      	ldr	r3, [r4, #16]
 8008f0a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008f0e:	6918      	ldr	r0, [r3, #16]
 8008f10:	f000 fb72 	bl	80095f8 <__hi0bits>
 8008f14:	f1c0 0020 	rsb	r0, r0, #32
 8008f18:	9b08      	ldr	r3, [sp, #32]
 8008f1a:	4418      	add	r0, r3
 8008f1c:	f010 001f 	ands.w	r0, r0, #31
 8008f20:	d077      	beq.n	8009012 <_dtoa_r+0x8f2>
 8008f22:	f1c0 0320 	rsb	r3, r0, #32
 8008f26:	2b04      	cmp	r3, #4
 8008f28:	dd6b      	ble.n	8009002 <_dtoa_r+0x8e2>
 8008f2a:	9b08      	ldr	r3, [sp, #32]
 8008f2c:	f1c0 001c 	rsb	r0, r0, #28
 8008f30:	4403      	add	r3, r0
 8008f32:	4480      	add	r8, r0
 8008f34:	4406      	add	r6, r0
 8008f36:	9308      	str	r3, [sp, #32]
 8008f38:	f1b8 0f00 	cmp.w	r8, #0
 8008f3c:	dd05      	ble.n	8008f4a <_dtoa_r+0x82a>
 8008f3e:	4649      	mov	r1, r9
 8008f40:	4642      	mov	r2, r8
 8008f42:	4658      	mov	r0, fp
 8008f44:	f000 fcbe 	bl	80098c4 <__lshift>
 8008f48:	4681      	mov	r9, r0
 8008f4a:	9b08      	ldr	r3, [sp, #32]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	dd05      	ble.n	8008f5c <_dtoa_r+0x83c>
 8008f50:	4621      	mov	r1, r4
 8008f52:	461a      	mov	r2, r3
 8008f54:	4658      	mov	r0, fp
 8008f56:	f000 fcb5 	bl	80098c4 <__lshift>
 8008f5a:	4604      	mov	r4, r0
 8008f5c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d059      	beq.n	8009016 <_dtoa_r+0x8f6>
 8008f62:	4621      	mov	r1, r4
 8008f64:	4648      	mov	r0, r9
 8008f66:	f000 fd19 	bl	800999c <__mcmp>
 8008f6a:	2800      	cmp	r0, #0
 8008f6c:	da53      	bge.n	8009016 <_dtoa_r+0x8f6>
 8008f6e:	1e7b      	subs	r3, r7, #1
 8008f70:	9304      	str	r3, [sp, #16]
 8008f72:	4649      	mov	r1, r9
 8008f74:	2300      	movs	r3, #0
 8008f76:	220a      	movs	r2, #10
 8008f78:	4658      	mov	r0, fp
 8008f7a:	f000 faf7 	bl	800956c <__multadd>
 8008f7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008f80:	4681      	mov	r9, r0
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	f000 8172 	beq.w	800926c <_dtoa_r+0xb4c>
 8008f88:	2300      	movs	r3, #0
 8008f8a:	4629      	mov	r1, r5
 8008f8c:	220a      	movs	r2, #10
 8008f8e:	4658      	mov	r0, fp
 8008f90:	f000 faec 	bl	800956c <__multadd>
 8008f94:	9b00      	ldr	r3, [sp, #0]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	4605      	mov	r5, r0
 8008f9a:	dc67      	bgt.n	800906c <_dtoa_r+0x94c>
 8008f9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f9e:	2b02      	cmp	r3, #2
 8008fa0:	dc41      	bgt.n	8009026 <_dtoa_r+0x906>
 8008fa2:	e063      	b.n	800906c <_dtoa_r+0x94c>
 8008fa4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008fa6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008faa:	e746      	b.n	8008e3a <_dtoa_r+0x71a>
 8008fac:	9b07      	ldr	r3, [sp, #28]
 8008fae:	1e5c      	subs	r4, r3, #1
 8008fb0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008fb2:	42a3      	cmp	r3, r4
 8008fb4:	bfbf      	itttt	lt
 8008fb6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008fb8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008fba:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008fbc:	1ae3      	sublt	r3, r4, r3
 8008fbe:	bfb4      	ite	lt
 8008fc0:	18d2      	addlt	r2, r2, r3
 8008fc2:	1b1c      	subge	r4, r3, r4
 8008fc4:	9b07      	ldr	r3, [sp, #28]
 8008fc6:	bfbc      	itt	lt
 8008fc8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008fca:	2400      	movlt	r4, #0
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	bfb5      	itete	lt
 8008fd0:	eba8 0603 	sublt.w	r6, r8, r3
 8008fd4:	9b07      	ldrge	r3, [sp, #28]
 8008fd6:	2300      	movlt	r3, #0
 8008fd8:	4646      	movge	r6, r8
 8008fda:	e730      	b.n	8008e3e <_dtoa_r+0x71e>
 8008fdc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008fde:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008fe0:	4646      	mov	r6, r8
 8008fe2:	e735      	b.n	8008e50 <_dtoa_r+0x730>
 8008fe4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008fe6:	e75c      	b.n	8008ea2 <_dtoa_r+0x782>
 8008fe8:	2300      	movs	r3, #0
 8008fea:	e788      	b.n	8008efe <_dtoa_r+0x7de>
 8008fec:	3fe00000 	.word	0x3fe00000
 8008ff0:	40240000 	.word	0x40240000
 8008ff4:	40140000 	.word	0x40140000
 8008ff8:	9b02      	ldr	r3, [sp, #8]
 8008ffa:	e780      	b.n	8008efe <_dtoa_r+0x7de>
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	930a      	str	r3, [sp, #40]	@ 0x28
 8009000:	e782      	b.n	8008f08 <_dtoa_r+0x7e8>
 8009002:	d099      	beq.n	8008f38 <_dtoa_r+0x818>
 8009004:	9a08      	ldr	r2, [sp, #32]
 8009006:	331c      	adds	r3, #28
 8009008:	441a      	add	r2, r3
 800900a:	4498      	add	r8, r3
 800900c:	441e      	add	r6, r3
 800900e:	9208      	str	r2, [sp, #32]
 8009010:	e792      	b.n	8008f38 <_dtoa_r+0x818>
 8009012:	4603      	mov	r3, r0
 8009014:	e7f6      	b.n	8009004 <_dtoa_r+0x8e4>
 8009016:	9b07      	ldr	r3, [sp, #28]
 8009018:	9704      	str	r7, [sp, #16]
 800901a:	2b00      	cmp	r3, #0
 800901c:	dc20      	bgt.n	8009060 <_dtoa_r+0x940>
 800901e:	9300      	str	r3, [sp, #0]
 8009020:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009022:	2b02      	cmp	r3, #2
 8009024:	dd1e      	ble.n	8009064 <_dtoa_r+0x944>
 8009026:	9b00      	ldr	r3, [sp, #0]
 8009028:	2b00      	cmp	r3, #0
 800902a:	f47f aec0 	bne.w	8008dae <_dtoa_r+0x68e>
 800902e:	4621      	mov	r1, r4
 8009030:	2205      	movs	r2, #5
 8009032:	4658      	mov	r0, fp
 8009034:	f000 fa9a 	bl	800956c <__multadd>
 8009038:	4601      	mov	r1, r0
 800903a:	4604      	mov	r4, r0
 800903c:	4648      	mov	r0, r9
 800903e:	f000 fcad 	bl	800999c <__mcmp>
 8009042:	2800      	cmp	r0, #0
 8009044:	f77f aeb3 	ble.w	8008dae <_dtoa_r+0x68e>
 8009048:	4656      	mov	r6, sl
 800904a:	2331      	movs	r3, #49	@ 0x31
 800904c:	f806 3b01 	strb.w	r3, [r6], #1
 8009050:	9b04      	ldr	r3, [sp, #16]
 8009052:	3301      	adds	r3, #1
 8009054:	9304      	str	r3, [sp, #16]
 8009056:	e6ae      	b.n	8008db6 <_dtoa_r+0x696>
 8009058:	9c07      	ldr	r4, [sp, #28]
 800905a:	9704      	str	r7, [sp, #16]
 800905c:	4625      	mov	r5, r4
 800905e:	e7f3      	b.n	8009048 <_dtoa_r+0x928>
 8009060:	9b07      	ldr	r3, [sp, #28]
 8009062:	9300      	str	r3, [sp, #0]
 8009064:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009066:	2b00      	cmp	r3, #0
 8009068:	f000 8104 	beq.w	8009274 <_dtoa_r+0xb54>
 800906c:	2e00      	cmp	r6, #0
 800906e:	dd05      	ble.n	800907c <_dtoa_r+0x95c>
 8009070:	4629      	mov	r1, r5
 8009072:	4632      	mov	r2, r6
 8009074:	4658      	mov	r0, fp
 8009076:	f000 fc25 	bl	80098c4 <__lshift>
 800907a:	4605      	mov	r5, r0
 800907c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800907e:	2b00      	cmp	r3, #0
 8009080:	d05a      	beq.n	8009138 <_dtoa_r+0xa18>
 8009082:	6869      	ldr	r1, [r5, #4]
 8009084:	4658      	mov	r0, fp
 8009086:	f000 fa0f 	bl	80094a8 <_Balloc>
 800908a:	4606      	mov	r6, r0
 800908c:	b928      	cbnz	r0, 800909a <_dtoa_r+0x97a>
 800908e:	4b84      	ldr	r3, [pc, #528]	@ (80092a0 <_dtoa_r+0xb80>)
 8009090:	4602      	mov	r2, r0
 8009092:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009096:	f7ff bb5a 	b.w	800874e <_dtoa_r+0x2e>
 800909a:	692a      	ldr	r2, [r5, #16]
 800909c:	3202      	adds	r2, #2
 800909e:	0092      	lsls	r2, r2, #2
 80090a0:	f105 010c 	add.w	r1, r5, #12
 80090a4:	300c      	adds	r0, #12
 80090a6:	f000 ffaf 	bl	800a008 <memcpy>
 80090aa:	2201      	movs	r2, #1
 80090ac:	4631      	mov	r1, r6
 80090ae:	4658      	mov	r0, fp
 80090b0:	f000 fc08 	bl	80098c4 <__lshift>
 80090b4:	f10a 0301 	add.w	r3, sl, #1
 80090b8:	9307      	str	r3, [sp, #28]
 80090ba:	9b00      	ldr	r3, [sp, #0]
 80090bc:	4453      	add	r3, sl
 80090be:	930b      	str	r3, [sp, #44]	@ 0x2c
 80090c0:	9b02      	ldr	r3, [sp, #8]
 80090c2:	f003 0301 	and.w	r3, r3, #1
 80090c6:	462f      	mov	r7, r5
 80090c8:	930a      	str	r3, [sp, #40]	@ 0x28
 80090ca:	4605      	mov	r5, r0
 80090cc:	9b07      	ldr	r3, [sp, #28]
 80090ce:	4621      	mov	r1, r4
 80090d0:	3b01      	subs	r3, #1
 80090d2:	4648      	mov	r0, r9
 80090d4:	9300      	str	r3, [sp, #0]
 80090d6:	f7ff fa98 	bl	800860a <quorem>
 80090da:	4639      	mov	r1, r7
 80090dc:	9002      	str	r0, [sp, #8]
 80090de:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80090e2:	4648      	mov	r0, r9
 80090e4:	f000 fc5a 	bl	800999c <__mcmp>
 80090e8:	462a      	mov	r2, r5
 80090ea:	9008      	str	r0, [sp, #32]
 80090ec:	4621      	mov	r1, r4
 80090ee:	4658      	mov	r0, fp
 80090f0:	f000 fc70 	bl	80099d4 <__mdiff>
 80090f4:	68c2      	ldr	r2, [r0, #12]
 80090f6:	4606      	mov	r6, r0
 80090f8:	bb02      	cbnz	r2, 800913c <_dtoa_r+0xa1c>
 80090fa:	4601      	mov	r1, r0
 80090fc:	4648      	mov	r0, r9
 80090fe:	f000 fc4d 	bl	800999c <__mcmp>
 8009102:	4602      	mov	r2, r0
 8009104:	4631      	mov	r1, r6
 8009106:	4658      	mov	r0, fp
 8009108:	920e      	str	r2, [sp, #56]	@ 0x38
 800910a:	f000 fa0d 	bl	8009528 <_Bfree>
 800910e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009110:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009112:	9e07      	ldr	r6, [sp, #28]
 8009114:	ea43 0102 	orr.w	r1, r3, r2
 8009118:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800911a:	4319      	orrs	r1, r3
 800911c:	d110      	bne.n	8009140 <_dtoa_r+0xa20>
 800911e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009122:	d029      	beq.n	8009178 <_dtoa_r+0xa58>
 8009124:	9b08      	ldr	r3, [sp, #32]
 8009126:	2b00      	cmp	r3, #0
 8009128:	dd02      	ble.n	8009130 <_dtoa_r+0xa10>
 800912a:	9b02      	ldr	r3, [sp, #8]
 800912c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8009130:	9b00      	ldr	r3, [sp, #0]
 8009132:	f883 8000 	strb.w	r8, [r3]
 8009136:	e63f      	b.n	8008db8 <_dtoa_r+0x698>
 8009138:	4628      	mov	r0, r5
 800913a:	e7bb      	b.n	80090b4 <_dtoa_r+0x994>
 800913c:	2201      	movs	r2, #1
 800913e:	e7e1      	b.n	8009104 <_dtoa_r+0x9e4>
 8009140:	9b08      	ldr	r3, [sp, #32]
 8009142:	2b00      	cmp	r3, #0
 8009144:	db04      	blt.n	8009150 <_dtoa_r+0xa30>
 8009146:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009148:	430b      	orrs	r3, r1
 800914a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800914c:	430b      	orrs	r3, r1
 800914e:	d120      	bne.n	8009192 <_dtoa_r+0xa72>
 8009150:	2a00      	cmp	r2, #0
 8009152:	dded      	ble.n	8009130 <_dtoa_r+0xa10>
 8009154:	4649      	mov	r1, r9
 8009156:	2201      	movs	r2, #1
 8009158:	4658      	mov	r0, fp
 800915a:	f000 fbb3 	bl	80098c4 <__lshift>
 800915e:	4621      	mov	r1, r4
 8009160:	4681      	mov	r9, r0
 8009162:	f000 fc1b 	bl	800999c <__mcmp>
 8009166:	2800      	cmp	r0, #0
 8009168:	dc03      	bgt.n	8009172 <_dtoa_r+0xa52>
 800916a:	d1e1      	bne.n	8009130 <_dtoa_r+0xa10>
 800916c:	f018 0f01 	tst.w	r8, #1
 8009170:	d0de      	beq.n	8009130 <_dtoa_r+0xa10>
 8009172:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009176:	d1d8      	bne.n	800912a <_dtoa_r+0xa0a>
 8009178:	9a00      	ldr	r2, [sp, #0]
 800917a:	2339      	movs	r3, #57	@ 0x39
 800917c:	7013      	strb	r3, [r2, #0]
 800917e:	4633      	mov	r3, r6
 8009180:	461e      	mov	r6, r3
 8009182:	3b01      	subs	r3, #1
 8009184:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009188:	2a39      	cmp	r2, #57	@ 0x39
 800918a:	d052      	beq.n	8009232 <_dtoa_r+0xb12>
 800918c:	3201      	adds	r2, #1
 800918e:	701a      	strb	r2, [r3, #0]
 8009190:	e612      	b.n	8008db8 <_dtoa_r+0x698>
 8009192:	2a00      	cmp	r2, #0
 8009194:	dd07      	ble.n	80091a6 <_dtoa_r+0xa86>
 8009196:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800919a:	d0ed      	beq.n	8009178 <_dtoa_r+0xa58>
 800919c:	9a00      	ldr	r2, [sp, #0]
 800919e:	f108 0301 	add.w	r3, r8, #1
 80091a2:	7013      	strb	r3, [r2, #0]
 80091a4:	e608      	b.n	8008db8 <_dtoa_r+0x698>
 80091a6:	9b07      	ldr	r3, [sp, #28]
 80091a8:	9a07      	ldr	r2, [sp, #28]
 80091aa:	f803 8c01 	strb.w	r8, [r3, #-1]
 80091ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80091b0:	4293      	cmp	r3, r2
 80091b2:	d028      	beq.n	8009206 <_dtoa_r+0xae6>
 80091b4:	4649      	mov	r1, r9
 80091b6:	2300      	movs	r3, #0
 80091b8:	220a      	movs	r2, #10
 80091ba:	4658      	mov	r0, fp
 80091bc:	f000 f9d6 	bl	800956c <__multadd>
 80091c0:	42af      	cmp	r7, r5
 80091c2:	4681      	mov	r9, r0
 80091c4:	f04f 0300 	mov.w	r3, #0
 80091c8:	f04f 020a 	mov.w	r2, #10
 80091cc:	4639      	mov	r1, r7
 80091ce:	4658      	mov	r0, fp
 80091d0:	d107      	bne.n	80091e2 <_dtoa_r+0xac2>
 80091d2:	f000 f9cb 	bl	800956c <__multadd>
 80091d6:	4607      	mov	r7, r0
 80091d8:	4605      	mov	r5, r0
 80091da:	9b07      	ldr	r3, [sp, #28]
 80091dc:	3301      	adds	r3, #1
 80091de:	9307      	str	r3, [sp, #28]
 80091e0:	e774      	b.n	80090cc <_dtoa_r+0x9ac>
 80091e2:	f000 f9c3 	bl	800956c <__multadd>
 80091e6:	4629      	mov	r1, r5
 80091e8:	4607      	mov	r7, r0
 80091ea:	2300      	movs	r3, #0
 80091ec:	220a      	movs	r2, #10
 80091ee:	4658      	mov	r0, fp
 80091f0:	f000 f9bc 	bl	800956c <__multadd>
 80091f4:	4605      	mov	r5, r0
 80091f6:	e7f0      	b.n	80091da <_dtoa_r+0xaba>
 80091f8:	9b00      	ldr	r3, [sp, #0]
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	bfcc      	ite	gt
 80091fe:	461e      	movgt	r6, r3
 8009200:	2601      	movle	r6, #1
 8009202:	4456      	add	r6, sl
 8009204:	2700      	movs	r7, #0
 8009206:	4649      	mov	r1, r9
 8009208:	2201      	movs	r2, #1
 800920a:	4658      	mov	r0, fp
 800920c:	f000 fb5a 	bl	80098c4 <__lshift>
 8009210:	4621      	mov	r1, r4
 8009212:	4681      	mov	r9, r0
 8009214:	f000 fbc2 	bl	800999c <__mcmp>
 8009218:	2800      	cmp	r0, #0
 800921a:	dcb0      	bgt.n	800917e <_dtoa_r+0xa5e>
 800921c:	d102      	bne.n	8009224 <_dtoa_r+0xb04>
 800921e:	f018 0f01 	tst.w	r8, #1
 8009222:	d1ac      	bne.n	800917e <_dtoa_r+0xa5e>
 8009224:	4633      	mov	r3, r6
 8009226:	461e      	mov	r6, r3
 8009228:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800922c:	2a30      	cmp	r2, #48	@ 0x30
 800922e:	d0fa      	beq.n	8009226 <_dtoa_r+0xb06>
 8009230:	e5c2      	b.n	8008db8 <_dtoa_r+0x698>
 8009232:	459a      	cmp	sl, r3
 8009234:	d1a4      	bne.n	8009180 <_dtoa_r+0xa60>
 8009236:	9b04      	ldr	r3, [sp, #16]
 8009238:	3301      	adds	r3, #1
 800923a:	9304      	str	r3, [sp, #16]
 800923c:	2331      	movs	r3, #49	@ 0x31
 800923e:	f88a 3000 	strb.w	r3, [sl]
 8009242:	e5b9      	b.n	8008db8 <_dtoa_r+0x698>
 8009244:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009246:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80092a4 <_dtoa_r+0xb84>
 800924a:	b11b      	cbz	r3, 8009254 <_dtoa_r+0xb34>
 800924c:	f10a 0308 	add.w	r3, sl, #8
 8009250:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009252:	6013      	str	r3, [r2, #0]
 8009254:	4650      	mov	r0, sl
 8009256:	b019      	add	sp, #100	@ 0x64
 8009258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800925c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800925e:	2b01      	cmp	r3, #1
 8009260:	f77f ae37 	ble.w	8008ed2 <_dtoa_r+0x7b2>
 8009264:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009266:	930a      	str	r3, [sp, #40]	@ 0x28
 8009268:	2001      	movs	r0, #1
 800926a:	e655      	b.n	8008f18 <_dtoa_r+0x7f8>
 800926c:	9b00      	ldr	r3, [sp, #0]
 800926e:	2b00      	cmp	r3, #0
 8009270:	f77f aed6 	ble.w	8009020 <_dtoa_r+0x900>
 8009274:	4656      	mov	r6, sl
 8009276:	4621      	mov	r1, r4
 8009278:	4648      	mov	r0, r9
 800927a:	f7ff f9c6 	bl	800860a <quorem>
 800927e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009282:	f806 8b01 	strb.w	r8, [r6], #1
 8009286:	9b00      	ldr	r3, [sp, #0]
 8009288:	eba6 020a 	sub.w	r2, r6, sl
 800928c:	4293      	cmp	r3, r2
 800928e:	ddb3      	ble.n	80091f8 <_dtoa_r+0xad8>
 8009290:	4649      	mov	r1, r9
 8009292:	2300      	movs	r3, #0
 8009294:	220a      	movs	r2, #10
 8009296:	4658      	mov	r0, fp
 8009298:	f000 f968 	bl	800956c <__multadd>
 800929c:	4681      	mov	r9, r0
 800929e:	e7ea      	b.n	8009276 <_dtoa_r+0xb56>
 80092a0:	0800a928 	.word	0x0800a928
 80092a4:	0800a8ac 	.word	0x0800a8ac

080092a8 <_free_r>:
 80092a8:	b538      	push	{r3, r4, r5, lr}
 80092aa:	4605      	mov	r5, r0
 80092ac:	2900      	cmp	r1, #0
 80092ae:	d041      	beq.n	8009334 <_free_r+0x8c>
 80092b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80092b4:	1f0c      	subs	r4, r1, #4
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	bfb8      	it	lt
 80092ba:	18e4      	addlt	r4, r4, r3
 80092bc:	f000 f8e8 	bl	8009490 <__malloc_lock>
 80092c0:	4a1d      	ldr	r2, [pc, #116]	@ (8009338 <_free_r+0x90>)
 80092c2:	6813      	ldr	r3, [r2, #0]
 80092c4:	b933      	cbnz	r3, 80092d4 <_free_r+0x2c>
 80092c6:	6063      	str	r3, [r4, #4]
 80092c8:	6014      	str	r4, [r2, #0]
 80092ca:	4628      	mov	r0, r5
 80092cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80092d0:	f000 b8e4 	b.w	800949c <__malloc_unlock>
 80092d4:	42a3      	cmp	r3, r4
 80092d6:	d908      	bls.n	80092ea <_free_r+0x42>
 80092d8:	6820      	ldr	r0, [r4, #0]
 80092da:	1821      	adds	r1, r4, r0
 80092dc:	428b      	cmp	r3, r1
 80092de:	bf01      	itttt	eq
 80092e0:	6819      	ldreq	r1, [r3, #0]
 80092e2:	685b      	ldreq	r3, [r3, #4]
 80092e4:	1809      	addeq	r1, r1, r0
 80092e6:	6021      	streq	r1, [r4, #0]
 80092e8:	e7ed      	b.n	80092c6 <_free_r+0x1e>
 80092ea:	461a      	mov	r2, r3
 80092ec:	685b      	ldr	r3, [r3, #4]
 80092ee:	b10b      	cbz	r3, 80092f4 <_free_r+0x4c>
 80092f0:	42a3      	cmp	r3, r4
 80092f2:	d9fa      	bls.n	80092ea <_free_r+0x42>
 80092f4:	6811      	ldr	r1, [r2, #0]
 80092f6:	1850      	adds	r0, r2, r1
 80092f8:	42a0      	cmp	r0, r4
 80092fa:	d10b      	bne.n	8009314 <_free_r+0x6c>
 80092fc:	6820      	ldr	r0, [r4, #0]
 80092fe:	4401      	add	r1, r0
 8009300:	1850      	adds	r0, r2, r1
 8009302:	4283      	cmp	r3, r0
 8009304:	6011      	str	r1, [r2, #0]
 8009306:	d1e0      	bne.n	80092ca <_free_r+0x22>
 8009308:	6818      	ldr	r0, [r3, #0]
 800930a:	685b      	ldr	r3, [r3, #4]
 800930c:	6053      	str	r3, [r2, #4]
 800930e:	4408      	add	r0, r1
 8009310:	6010      	str	r0, [r2, #0]
 8009312:	e7da      	b.n	80092ca <_free_r+0x22>
 8009314:	d902      	bls.n	800931c <_free_r+0x74>
 8009316:	230c      	movs	r3, #12
 8009318:	602b      	str	r3, [r5, #0]
 800931a:	e7d6      	b.n	80092ca <_free_r+0x22>
 800931c:	6820      	ldr	r0, [r4, #0]
 800931e:	1821      	adds	r1, r4, r0
 8009320:	428b      	cmp	r3, r1
 8009322:	bf04      	itt	eq
 8009324:	6819      	ldreq	r1, [r3, #0]
 8009326:	685b      	ldreq	r3, [r3, #4]
 8009328:	6063      	str	r3, [r4, #4]
 800932a:	bf04      	itt	eq
 800932c:	1809      	addeq	r1, r1, r0
 800932e:	6021      	streq	r1, [r4, #0]
 8009330:	6054      	str	r4, [r2, #4]
 8009332:	e7ca      	b.n	80092ca <_free_r+0x22>
 8009334:	bd38      	pop	{r3, r4, r5, pc}
 8009336:	bf00      	nop
 8009338:	20000700 	.word	0x20000700

0800933c <malloc>:
 800933c:	4b02      	ldr	r3, [pc, #8]	@ (8009348 <malloc+0xc>)
 800933e:	4601      	mov	r1, r0
 8009340:	6818      	ldr	r0, [r3, #0]
 8009342:	f000 b825 	b.w	8009390 <_malloc_r>
 8009346:	bf00      	nop
 8009348:	20000034 	.word	0x20000034

0800934c <sbrk_aligned>:
 800934c:	b570      	push	{r4, r5, r6, lr}
 800934e:	4e0f      	ldr	r6, [pc, #60]	@ (800938c <sbrk_aligned+0x40>)
 8009350:	460c      	mov	r4, r1
 8009352:	6831      	ldr	r1, [r6, #0]
 8009354:	4605      	mov	r5, r0
 8009356:	b911      	cbnz	r1, 800935e <sbrk_aligned+0x12>
 8009358:	f000 fe46 	bl	8009fe8 <_sbrk_r>
 800935c:	6030      	str	r0, [r6, #0]
 800935e:	4621      	mov	r1, r4
 8009360:	4628      	mov	r0, r5
 8009362:	f000 fe41 	bl	8009fe8 <_sbrk_r>
 8009366:	1c43      	adds	r3, r0, #1
 8009368:	d103      	bne.n	8009372 <sbrk_aligned+0x26>
 800936a:	f04f 34ff 	mov.w	r4, #4294967295
 800936e:	4620      	mov	r0, r4
 8009370:	bd70      	pop	{r4, r5, r6, pc}
 8009372:	1cc4      	adds	r4, r0, #3
 8009374:	f024 0403 	bic.w	r4, r4, #3
 8009378:	42a0      	cmp	r0, r4
 800937a:	d0f8      	beq.n	800936e <sbrk_aligned+0x22>
 800937c:	1a21      	subs	r1, r4, r0
 800937e:	4628      	mov	r0, r5
 8009380:	f000 fe32 	bl	8009fe8 <_sbrk_r>
 8009384:	3001      	adds	r0, #1
 8009386:	d1f2      	bne.n	800936e <sbrk_aligned+0x22>
 8009388:	e7ef      	b.n	800936a <sbrk_aligned+0x1e>
 800938a:	bf00      	nop
 800938c:	200006fc 	.word	0x200006fc

08009390 <_malloc_r>:
 8009390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009394:	1ccd      	adds	r5, r1, #3
 8009396:	f025 0503 	bic.w	r5, r5, #3
 800939a:	3508      	adds	r5, #8
 800939c:	2d0c      	cmp	r5, #12
 800939e:	bf38      	it	cc
 80093a0:	250c      	movcc	r5, #12
 80093a2:	2d00      	cmp	r5, #0
 80093a4:	4606      	mov	r6, r0
 80093a6:	db01      	blt.n	80093ac <_malloc_r+0x1c>
 80093a8:	42a9      	cmp	r1, r5
 80093aa:	d904      	bls.n	80093b6 <_malloc_r+0x26>
 80093ac:	230c      	movs	r3, #12
 80093ae:	6033      	str	r3, [r6, #0]
 80093b0:	2000      	movs	r0, #0
 80093b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80093b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800948c <_malloc_r+0xfc>
 80093ba:	f000 f869 	bl	8009490 <__malloc_lock>
 80093be:	f8d8 3000 	ldr.w	r3, [r8]
 80093c2:	461c      	mov	r4, r3
 80093c4:	bb44      	cbnz	r4, 8009418 <_malloc_r+0x88>
 80093c6:	4629      	mov	r1, r5
 80093c8:	4630      	mov	r0, r6
 80093ca:	f7ff ffbf 	bl	800934c <sbrk_aligned>
 80093ce:	1c43      	adds	r3, r0, #1
 80093d0:	4604      	mov	r4, r0
 80093d2:	d158      	bne.n	8009486 <_malloc_r+0xf6>
 80093d4:	f8d8 4000 	ldr.w	r4, [r8]
 80093d8:	4627      	mov	r7, r4
 80093da:	2f00      	cmp	r7, #0
 80093dc:	d143      	bne.n	8009466 <_malloc_r+0xd6>
 80093de:	2c00      	cmp	r4, #0
 80093e0:	d04b      	beq.n	800947a <_malloc_r+0xea>
 80093e2:	6823      	ldr	r3, [r4, #0]
 80093e4:	4639      	mov	r1, r7
 80093e6:	4630      	mov	r0, r6
 80093e8:	eb04 0903 	add.w	r9, r4, r3
 80093ec:	f000 fdfc 	bl	8009fe8 <_sbrk_r>
 80093f0:	4581      	cmp	r9, r0
 80093f2:	d142      	bne.n	800947a <_malloc_r+0xea>
 80093f4:	6821      	ldr	r1, [r4, #0]
 80093f6:	1a6d      	subs	r5, r5, r1
 80093f8:	4629      	mov	r1, r5
 80093fa:	4630      	mov	r0, r6
 80093fc:	f7ff ffa6 	bl	800934c <sbrk_aligned>
 8009400:	3001      	adds	r0, #1
 8009402:	d03a      	beq.n	800947a <_malloc_r+0xea>
 8009404:	6823      	ldr	r3, [r4, #0]
 8009406:	442b      	add	r3, r5
 8009408:	6023      	str	r3, [r4, #0]
 800940a:	f8d8 3000 	ldr.w	r3, [r8]
 800940e:	685a      	ldr	r2, [r3, #4]
 8009410:	bb62      	cbnz	r2, 800946c <_malloc_r+0xdc>
 8009412:	f8c8 7000 	str.w	r7, [r8]
 8009416:	e00f      	b.n	8009438 <_malloc_r+0xa8>
 8009418:	6822      	ldr	r2, [r4, #0]
 800941a:	1b52      	subs	r2, r2, r5
 800941c:	d420      	bmi.n	8009460 <_malloc_r+0xd0>
 800941e:	2a0b      	cmp	r2, #11
 8009420:	d917      	bls.n	8009452 <_malloc_r+0xc2>
 8009422:	1961      	adds	r1, r4, r5
 8009424:	42a3      	cmp	r3, r4
 8009426:	6025      	str	r5, [r4, #0]
 8009428:	bf18      	it	ne
 800942a:	6059      	strne	r1, [r3, #4]
 800942c:	6863      	ldr	r3, [r4, #4]
 800942e:	bf08      	it	eq
 8009430:	f8c8 1000 	streq.w	r1, [r8]
 8009434:	5162      	str	r2, [r4, r5]
 8009436:	604b      	str	r3, [r1, #4]
 8009438:	4630      	mov	r0, r6
 800943a:	f000 f82f 	bl	800949c <__malloc_unlock>
 800943e:	f104 000b 	add.w	r0, r4, #11
 8009442:	1d23      	adds	r3, r4, #4
 8009444:	f020 0007 	bic.w	r0, r0, #7
 8009448:	1ac2      	subs	r2, r0, r3
 800944a:	bf1c      	itt	ne
 800944c:	1a1b      	subne	r3, r3, r0
 800944e:	50a3      	strne	r3, [r4, r2]
 8009450:	e7af      	b.n	80093b2 <_malloc_r+0x22>
 8009452:	6862      	ldr	r2, [r4, #4]
 8009454:	42a3      	cmp	r3, r4
 8009456:	bf0c      	ite	eq
 8009458:	f8c8 2000 	streq.w	r2, [r8]
 800945c:	605a      	strne	r2, [r3, #4]
 800945e:	e7eb      	b.n	8009438 <_malloc_r+0xa8>
 8009460:	4623      	mov	r3, r4
 8009462:	6864      	ldr	r4, [r4, #4]
 8009464:	e7ae      	b.n	80093c4 <_malloc_r+0x34>
 8009466:	463c      	mov	r4, r7
 8009468:	687f      	ldr	r7, [r7, #4]
 800946a:	e7b6      	b.n	80093da <_malloc_r+0x4a>
 800946c:	461a      	mov	r2, r3
 800946e:	685b      	ldr	r3, [r3, #4]
 8009470:	42a3      	cmp	r3, r4
 8009472:	d1fb      	bne.n	800946c <_malloc_r+0xdc>
 8009474:	2300      	movs	r3, #0
 8009476:	6053      	str	r3, [r2, #4]
 8009478:	e7de      	b.n	8009438 <_malloc_r+0xa8>
 800947a:	230c      	movs	r3, #12
 800947c:	6033      	str	r3, [r6, #0]
 800947e:	4630      	mov	r0, r6
 8009480:	f000 f80c 	bl	800949c <__malloc_unlock>
 8009484:	e794      	b.n	80093b0 <_malloc_r+0x20>
 8009486:	6005      	str	r5, [r0, #0]
 8009488:	e7d6      	b.n	8009438 <_malloc_r+0xa8>
 800948a:	bf00      	nop
 800948c:	20000700 	.word	0x20000700

08009490 <__malloc_lock>:
 8009490:	4801      	ldr	r0, [pc, #4]	@ (8009498 <__malloc_lock+0x8>)
 8009492:	f7ff b8b8 	b.w	8008606 <__retarget_lock_acquire_recursive>
 8009496:	bf00      	nop
 8009498:	200006f8 	.word	0x200006f8

0800949c <__malloc_unlock>:
 800949c:	4801      	ldr	r0, [pc, #4]	@ (80094a4 <__malloc_unlock+0x8>)
 800949e:	f7ff b8b3 	b.w	8008608 <__retarget_lock_release_recursive>
 80094a2:	bf00      	nop
 80094a4:	200006f8 	.word	0x200006f8

080094a8 <_Balloc>:
 80094a8:	b570      	push	{r4, r5, r6, lr}
 80094aa:	69c6      	ldr	r6, [r0, #28]
 80094ac:	4604      	mov	r4, r0
 80094ae:	460d      	mov	r5, r1
 80094b0:	b976      	cbnz	r6, 80094d0 <_Balloc+0x28>
 80094b2:	2010      	movs	r0, #16
 80094b4:	f7ff ff42 	bl	800933c <malloc>
 80094b8:	4602      	mov	r2, r0
 80094ba:	61e0      	str	r0, [r4, #28]
 80094bc:	b920      	cbnz	r0, 80094c8 <_Balloc+0x20>
 80094be:	4b18      	ldr	r3, [pc, #96]	@ (8009520 <_Balloc+0x78>)
 80094c0:	4818      	ldr	r0, [pc, #96]	@ (8009524 <_Balloc+0x7c>)
 80094c2:	216b      	movs	r1, #107	@ 0x6b
 80094c4:	f000 fdae 	bl	800a024 <__assert_func>
 80094c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80094cc:	6006      	str	r6, [r0, #0]
 80094ce:	60c6      	str	r6, [r0, #12]
 80094d0:	69e6      	ldr	r6, [r4, #28]
 80094d2:	68f3      	ldr	r3, [r6, #12]
 80094d4:	b183      	cbz	r3, 80094f8 <_Balloc+0x50>
 80094d6:	69e3      	ldr	r3, [r4, #28]
 80094d8:	68db      	ldr	r3, [r3, #12]
 80094da:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80094de:	b9b8      	cbnz	r0, 8009510 <_Balloc+0x68>
 80094e0:	2101      	movs	r1, #1
 80094e2:	fa01 f605 	lsl.w	r6, r1, r5
 80094e6:	1d72      	adds	r2, r6, #5
 80094e8:	0092      	lsls	r2, r2, #2
 80094ea:	4620      	mov	r0, r4
 80094ec:	f000 fdb8 	bl	800a060 <_calloc_r>
 80094f0:	b160      	cbz	r0, 800950c <_Balloc+0x64>
 80094f2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80094f6:	e00e      	b.n	8009516 <_Balloc+0x6e>
 80094f8:	2221      	movs	r2, #33	@ 0x21
 80094fa:	2104      	movs	r1, #4
 80094fc:	4620      	mov	r0, r4
 80094fe:	f000 fdaf 	bl	800a060 <_calloc_r>
 8009502:	69e3      	ldr	r3, [r4, #28]
 8009504:	60f0      	str	r0, [r6, #12]
 8009506:	68db      	ldr	r3, [r3, #12]
 8009508:	2b00      	cmp	r3, #0
 800950a:	d1e4      	bne.n	80094d6 <_Balloc+0x2e>
 800950c:	2000      	movs	r0, #0
 800950e:	bd70      	pop	{r4, r5, r6, pc}
 8009510:	6802      	ldr	r2, [r0, #0]
 8009512:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009516:	2300      	movs	r3, #0
 8009518:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800951c:	e7f7      	b.n	800950e <_Balloc+0x66>
 800951e:	bf00      	nop
 8009520:	0800a8b9 	.word	0x0800a8b9
 8009524:	0800a939 	.word	0x0800a939

08009528 <_Bfree>:
 8009528:	b570      	push	{r4, r5, r6, lr}
 800952a:	69c6      	ldr	r6, [r0, #28]
 800952c:	4605      	mov	r5, r0
 800952e:	460c      	mov	r4, r1
 8009530:	b976      	cbnz	r6, 8009550 <_Bfree+0x28>
 8009532:	2010      	movs	r0, #16
 8009534:	f7ff ff02 	bl	800933c <malloc>
 8009538:	4602      	mov	r2, r0
 800953a:	61e8      	str	r0, [r5, #28]
 800953c:	b920      	cbnz	r0, 8009548 <_Bfree+0x20>
 800953e:	4b09      	ldr	r3, [pc, #36]	@ (8009564 <_Bfree+0x3c>)
 8009540:	4809      	ldr	r0, [pc, #36]	@ (8009568 <_Bfree+0x40>)
 8009542:	218f      	movs	r1, #143	@ 0x8f
 8009544:	f000 fd6e 	bl	800a024 <__assert_func>
 8009548:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800954c:	6006      	str	r6, [r0, #0]
 800954e:	60c6      	str	r6, [r0, #12]
 8009550:	b13c      	cbz	r4, 8009562 <_Bfree+0x3a>
 8009552:	69eb      	ldr	r3, [r5, #28]
 8009554:	6862      	ldr	r2, [r4, #4]
 8009556:	68db      	ldr	r3, [r3, #12]
 8009558:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800955c:	6021      	str	r1, [r4, #0]
 800955e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009562:	bd70      	pop	{r4, r5, r6, pc}
 8009564:	0800a8b9 	.word	0x0800a8b9
 8009568:	0800a939 	.word	0x0800a939

0800956c <__multadd>:
 800956c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009570:	690d      	ldr	r5, [r1, #16]
 8009572:	4607      	mov	r7, r0
 8009574:	460c      	mov	r4, r1
 8009576:	461e      	mov	r6, r3
 8009578:	f101 0c14 	add.w	ip, r1, #20
 800957c:	2000      	movs	r0, #0
 800957e:	f8dc 3000 	ldr.w	r3, [ip]
 8009582:	b299      	uxth	r1, r3
 8009584:	fb02 6101 	mla	r1, r2, r1, r6
 8009588:	0c1e      	lsrs	r6, r3, #16
 800958a:	0c0b      	lsrs	r3, r1, #16
 800958c:	fb02 3306 	mla	r3, r2, r6, r3
 8009590:	b289      	uxth	r1, r1
 8009592:	3001      	adds	r0, #1
 8009594:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009598:	4285      	cmp	r5, r0
 800959a:	f84c 1b04 	str.w	r1, [ip], #4
 800959e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80095a2:	dcec      	bgt.n	800957e <__multadd+0x12>
 80095a4:	b30e      	cbz	r6, 80095ea <__multadd+0x7e>
 80095a6:	68a3      	ldr	r3, [r4, #8]
 80095a8:	42ab      	cmp	r3, r5
 80095aa:	dc19      	bgt.n	80095e0 <__multadd+0x74>
 80095ac:	6861      	ldr	r1, [r4, #4]
 80095ae:	4638      	mov	r0, r7
 80095b0:	3101      	adds	r1, #1
 80095b2:	f7ff ff79 	bl	80094a8 <_Balloc>
 80095b6:	4680      	mov	r8, r0
 80095b8:	b928      	cbnz	r0, 80095c6 <__multadd+0x5a>
 80095ba:	4602      	mov	r2, r0
 80095bc:	4b0c      	ldr	r3, [pc, #48]	@ (80095f0 <__multadd+0x84>)
 80095be:	480d      	ldr	r0, [pc, #52]	@ (80095f4 <__multadd+0x88>)
 80095c0:	21ba      	movs	r1, #186	@ 0xba
 80095c2:	f000 fd2f 	bl	800a024 <__assert_func>
 80095c6:	6922      	ldr	r2, [r4, #16]
 80095c8:	3202      	adds	r2, #2
 80095ca:	f104 010c 	add.w	r1, r4, #12
 80095ce:	0092      	lsls	r2, r2, #2
 80095d0:	300c      	adds	r0, #12
 80095d2:	f000 fd19 	bl	800a008 <memcpy>
 80095d6:	4621      	mov	r1, r4
 80095d8:	4638      	mov	r0, r7
 80095da:	f7ff ffa5 	bl	8009528 <_Bfree>
 80095de:	4644      	mov	r4, r8
 80095e0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80095e4:	3501      	adds	r5, #1
 80095e6:	615e      	str	r6, [r3, #20]
 80095e8:	6125      	str	r5, [r4, #16]
 80095ea:	4620      	mov	r0, r4
 80095ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095f0:	0800a928 	.word	0x0800a928
 80095f4:	0800a939 	.word	0x0800a939

080095f8 <__hi0bits>:
 80095f8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80095fc:	4603      	mov	r3, r0
 80095fe:	bf36      	itet	cc
 8009600:	0403      	lslcc	r3, r0, #16
 8009602:	2000      	movcs	r0, #0
 8009604:	2010      	movcc	r0, #16
 8009606:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800960a:	bf3c      	itt	cc
 800960c:	021b      	lslcc	r3, r3, #8
 800960e:	3008      	addcc	r0, #8
 8009610:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009614:	bf3c      	itt	cc
 8009616:	011b      	lslcc	r3, r3, #4
 8009618:	3004      	addcc	r0, #4
 800961a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800961e:	bf3c      	itt	cc
 8009620:	009b      	lslcc	r3, r3, #2
 8009622:	3002      	addcc	r0, #2
 8009624:	2b00      	cmp	r3, #0
 8009626:	db05      	blt.n	8009634 <__hi0bits+0x3c>
 8009628:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800962c:	f100 0001 	add.w	r0, r0, #1
 8009630:	bf08      	it	eq
 8009632:	2020      	moveq	r0, #32
 8009634:	4770      	bx	lr

08009636 <__lo0bits>:
 8009636:	6803      	ldr	r3, [r0, #0]
 8009638:	4602      	mov	r2, r0
 800963a:	f013 0007 	ands.w	r0, r3, #7
 800963e:	d00b      	beq.n	8009658 <__lo0bits+0x22>
 8009640:	07d9      	lsls	r1, r3, #31
 8009642:	d421      	bmi.n	8009688 <__lo0bits+0x52>
 8009644:	0798      	lsls	r0, r3, #30
 8009646:	bf49      	itett	mi
 8009648:	085b      	lsrmi	r3, r3, #1
 800964a:	089b      	lsrpl	r3, r3, #2
 800964c:	2001      	movmi	r0, #1
 800964e:	6013      	strmi	r3, [r2, #0]
 8009650:	bf5c      	itt	pl
 8009652:	6013      	strpl	r3, [r2, #0]
 8009654:	2002      	movpl	r0, #2
 8009656:	4770      	bx	lr
 8009658:	b299      	uxth	r1, r3
 800965a:	b909      	cbnz	r1, 8009660 <__lo0bits+0x2a>
 800965c:	0c1b      	lsrs	r3, r3, #16
 800965e:	2010      	movs	r0, #16
 8009660:	b2d9      	uxtb	r1, r3
 8009662:	b909      	cbnz	r1, 8009668 <__lo0bits+0x32>
 8009664:	3008      	adds	r0, #8
 8009666:	0a1b      	lsrs	r3, r3, #8
 8009668:	0719      	lsls	r1, r3, #28
 800966a:	bf04      	itt	eq
 800966c:	091b      	lsreq	r3, r3, #4
 800966e:	3004      	addeq	r0, #4
 8009670:	0799      	lsls	r1, r3, #30
 8009672:	bf04      	itt	eq
 8009674:	089b      	lsreq	r3, r3, #2
 8009676:	3002      	addeq	r0, #2
 8009678:	07d9      	lsls	r1, r3, #31
 800967a:	d403      	bmi.n	8009684 <__lo0bits+0x4e>
 800967c:	085b      	lsrs	r3, r3, #1
 800967e:	f100 0001 	add.w	r0, r0, #1
 8009682:	d003      	beq.n	800968c <__lo0bits+0x56>
 8009684:	6013      	str	r3, [r2, #0]
 8009686:	4770      	bx	lr
 8009688:	2000      	movs	r0, #0
 800968a:	4770      	bx	lr
 800968c:	2020      	movs	r0, #32
 800968e:	4770      	bx	lr

08009690 <__i2b>:
 8009690:	b510      	push	{r4, lr}
 8009692:	460c      	mov	r4, r1
 8009694:	2101      	movs	r1, #1
 8009696:	f7ff ff07 	bl	80094a8 <_Balloc>
 800969a:	4602      	mov	r2, r0
 800969c:	b928      	cbnz	r0, 80096aa <__i2b+0x1a>
 800969e:	4b05      	ldr	r3, [pc, #20]	@ (80096b4 <__i2b+0x24>)
 80096a0:	4805      	ldr	r0, [pc, #20]	@ (80096b8 <__i2b+0x28>)
 80096a2:	f240 1145 	movw	r1, #325	@ 0x145
 80096a6:	f000 fcbd 	bl	800a024 <__assert_func>
 80096aa:	2301      	movs	r3, #1
 80096ac:	6144      	str	r4, [r0, #20]
 80096ae:	6103      	str	r3, [r0, #16]
 80096b0:	bd10      	pop	{r4, pc}
 80096b2:	bf00      	nop
 80096b4:	0800a928 	.word	0x0800a928
 80096b8:	0800a939 	.word	0x0800a939

080096bc <__multiply>:
 80096bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096c0:	4614      	mov	r4, r2
 80096c2:	690a      	ldr	r2, [r1, #16]
 80096c4:	6923      	ldr	r3, [r4, #16]
 80096c6:	429a      	cmp	r2, r3
 80096c8:	bfa8      	it	ge
 80096ca:	4623      	movge	r3, r4
 80096cc:	460f      	mov	r7, r1
 80096ce:	bfa4      	itt	ge
 80096d0:	460c      	movge	r4, r1
 80096d2:	461f      	movge	r7, r3
 80096d4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80096d8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80096dc:	68a3      	ldr	r3, [r4, #8]
 80096de:	6861      	ldr	r1, [r4, #4]
 80096e0:	eb0a 0609 	add.w	r6, sl, r9
 80096e4:	42b3      	cmp	r3, r6
 80096e6:	b085      	sub	sp, #20
 80096e8:	bfb8      	it	lt
 80096ea:	3101      	addlt	r1, #1
 80096ec:	f7ff fedc 	bl	80094a8 <_Balloc>
 80096f0:	b930      	cbnz	r0, 8009700 <__multiply+0x44>
 80096f2:	4602      	mov	r2, r0
 80096f4:	4b44      	ldr	r3, [pc, #272]	@ (8009808 <__multiply+0x14c>)
 80096f6:	4845      	ldr	r0, [pc, #276]	@ (800980c <__multiply+0x150>)
 80096f8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80096fc:	f000 fc92 	bl	800a024 <__assert_func>
 8009700:	f100 0514 	add.w	r5, r0, #20
 8009704:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009708:	462b      	mov	r3, r5
 800970a:	2200      	movs	r2, #0
 800970c:	4543      	cmp	r3, r8
 800970e:	d321      	bcc.n	8009754 <__multiply+0x98>
 8009710:	f107 0114 	add.w	r1, r7, #20
 8009714:	f104 0214 	add.w	r2, r4, #20
 8009718:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800971c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009720:	9302      	str	r3, [sp, #8]
 8009722:	1b13      	subs	r3, r2, r4
 8009724:	3b15      	subs	r3, #21
 8009726:	f023 0303 	bic.w	r3, r3, #3
 800972a:	3304      	adds	r3, #4
 800972c:	f104 0715 	add.w	r7, r4, #21
 8009730:	42ba      	cmp	r2, r7
 8009732:	bf38      	it	cc
 8009734:	2304      	movcc	r3, #4
 8009736:	9301      	str	r3, [sp, #4]
 8009738:	9b02      	ldr	r3, [sp, #8]
 800973a:	9103      	str	r1, [sp, #12]
 800973c:	428b      	cmp	r3, r1
 800973e:	d80c      	bhi.n	800975a <__multiply+0x9e>
 8009740:	2e00      	cmp	r6, #0
 8009742:	dd03      	ble.n	800974c <__multiply+0x90>
 8009744:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009748:	2b00      	cmp	r3, #0
 800974a:	d05b      	beq.n	8009804 <__multiply+0x148>
 800974c:	6106      	str	r6, [r0, #16]
 800974e:	b005      	add	sp, #20
 8009750:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009754:	f843 2b04 	str.w	r2, [r3], #4
 8009758:	e7d8      	b.n	800970c <__multiply+0x50>
 800975a:	f8b1 a000 	ldrh.w	sl, [r1]
 800975e:	f1ba 0f00 	cmp.w	sl, #0
 8009762:	d024      	beq.n	80097ae <__multiply+0xf2>
 8009764:	f104 0e14 	add.w	lr, r4, #20
 8009768:	46a9      	mov	r9, r5
 800976a:	f04f 0c00 	mov.w	ip, #0
 800976e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009772:	f8d9 3000 	ldr.w	r3, [r9]
 8009776:	fa1f fb87 	uxth.w	fp, r7
 800977a:	b29b      	uxth	r3, r3
 800977c:	fb0a 330b 	mla	r3, sl, fp, r3
 8009780:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8009784:	f8d9 7000 	ldr.w	r7, [r9]
 8009788:	4463      	add	r3, ip
 800978a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800978e:	fb0a c70b 	mla	r7, sl, fp, ip
 8009792:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8009796:	b29b      	uxth	r3, r3
 8009798:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800979c:	4572      	cmp	r2, lr
 800979e:	f849 3b04 	str.w	r3, [r9], #4
 80097a2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80097a6:	d8e2      	bhi.n	800976e <__multiply+0xb2>
 80097a8:	9b01      	ldr	r3, [sp, #4]
 80097aa:	f845 c003 	str.w	ip, [r5, r3]
 80097ae:	9b03      	ldr	r3, [sp, #12]
 80097b0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80097b4:	3104      	adds	r1, #4
 80097b6:	f1b9 0f00 	cmp.w	r9, #0
 80097ba:	d021      	beq.n	8009800 <__multiply+0x144>
 80097bc:	682b      	ldr	r3, [r5, #0]
 80097be:	f104 0c14 	add.w	ip, r4, #20
 80097c2:	46ae      	mov	lr, r5
 80097c4:	f04f 0a00 	mov.w	sl, #0
 80097c8:	f8bc b000 	ldrh.w	fp, [ip]
 80097cc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80097d0:	fb09 770b 	mla	r7, r9, fp, r7
 80097d4:	4457      	add	r7, sl
 80097d6:	b29b      	uxth	r3, r3
 80097d8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80097dc:	f84e 3b04 	str.w	r3, [lr], #4
 80097e0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80097e4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80097e8:	f8be 3000 	ldrh.w	r3, [lr]
 80097ec:	fb09 330a 	mla	r3, r9, sl, r3
 80097f0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80097f4:	4562      	cmp	r2, ip
 80097f6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80097fa:	d8e5      	bhi.n	80097c8 <__multiply+0x10c>
 80097fc:	9f01      	ldr	r7, [sp, #4]
 80097fe:	51eb      	str	r3, [r5, r7]
 8009800:	3504      	adds	r5, #4
 8009802:	e799      	b.n	8009738 <__multiply+0x7c>
 8009804:	3e01      	subs	r6, #1
 8009806:	e79b      	b.n	8009740 <__multiply+0x84>
 8009808:	0800a928 	.word	0x0800a928
 800980c:	0800a939 	.word	0x0800a939

08009810 <__pow5mult>:
 8009810:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009814:	4615      	mov	r5, r2
 8009816:	f012 0203 	ands.w	r2, r2, #3
 800981a:	4607      	mov	r7, r0
 800981c:	460e      	mov	r6, r1
 800981e:	d007      	beq.n	8009830 <__pow5mult+0x20>
 8009820:	4c25      	ldr	r4, [pc, #148]	@ (80098b8 <__pow5mult+0xa8>)
 8009822:	3a01      	subs	r2, #1
 8009824:	2300      	movs	r3, #0
 8009826:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800982a:	f7ff fe9f 	bl	800956c <__multadd>
 800982e:	4606      	mov	r6, r0
 8009830:	10ad      	asrs	r5, r5, #2
 8009832:	d03d      	beq.n	80098b0 <__pow5mult+0xa0>
 8009834:	69fc      	ldr	r4, [r7, #28]
 8009836:	b97c      	cbnz	r4, 8009858 <__pow5mult+0x48>
 8009838:	2010      	movs	r0, #16
 800983a:	f7ff fd7f 	bl	800933c <malloc>
 800983e:	4602      	mov	r2, r0
 8009840:	61f8      	str	r0, [r7, #28]
 8009842:	b928      	cbnz	r0, 8009850 <__pow5mult+0x40>
 8009844:	4b1d      	ldr	r3, [pc, #116]	@ (80098bc <__pow5mult+0xac>)
 8009846:	481e      	ldr	r0, [pc, #120]	@ (80098c0 <__pow5mult+0xb0>)
 8009848:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800984c:	f000 fbea 	bl	800a024 <__assert_func>
 8009850:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009854:	6004      	str	r4, [r0, #0]
 8009856:	60c4      	str	r4, [r0, #12]
 8009858:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800985c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009860:	b94c      	cbnz	r4, 8009876 <__pow5mult+0x66>
 8009862:	f240 2171 	movw	r1, #625	@ 0x271
 8009866:	4638      	mov	r0, r7
 8009868:	f7ff ff12 	bl	8009690 <__i2b>
 800986c:	2300      	movs	r3, #0
 800986e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009872:	4604      	mov	r4, r0
 8009874:	6003      	str	r3, [r0, #0]
 8009876:	f04f 0900 	mov.w	r9, #0
 800987a:	07eb      	lsls	r3, r5, #31
 800987c:	d50a      	bpl.n	8009894 <__pow5mult+0x84>
 800987e:	4631      	mov	r1, r6
 8009880:	4622      	mov	r2, r4
 8009882:	4638      	mov	r0, r7
 8009884:	f7ff ff1a 	bl	80096bc <__multiply>
 8009888:	4631      	mov	r1, r6
 800988a:	4680      	mov	r8, r0
 800988c:	4638      	mov	r0, r7
 800988e:	f7ff fe4b 	bl	8009528 <_Bfree>
 8009892:	4646      	mov	r6, r8
 8009894:	106d      	asrs	r5, r5, #1
 8009896:	d00b      	beq.n	80098b0 <__pow5mult+0xa0>
 8009898:	6820      	ldr	r0, [r4, #0]
 800989a:	b938      	cbnz	r0, 80098ac <__pow5mult+0x9c>
 800989c:	4622      	mov	r2, r4
 800989e:	4621      	mov	r1, r4
 80098a0:	4638      	mov	r0, r7
 80098a2:	f7ff ff0b 	bl	80096bc <__multiply>
 80098a6:	6020      	str	r0, [r4, #0]
 80098a8:	f8c0 9000 	str.w	r9, [r0]
 80098ac:	4604      	mov	r4, r0
 80098ae:	e7e4      	b.n	800987a <__pow5mult+0x6a>
 80098b0:	4630      	mov	r0, r6
 80098b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098b6:	bf00      	nop
 80098b8:	0800a994 	.word	0x0800a994
 80098bc:	0800a8b9 	.word	0x0800a8b9
 80098c0:	0800a939 	.word	0x0800a939

080098c4 <__lshift>:
 80098c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098c8:	460c      	mov	r4, r1
 80098ca:	6849      	ldr	r1, [r1, #4]
 80098cc:	6923      	ldr	r3, [r4, #16]
 80098ce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80098d2:	68a3      	ldr	r3, [r4, #8]
 80098d4:	4607      	mov	r7, r0
 80098d6:	4691      	mov	r9, r2
 80098d8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80098dc:	f108 0601 	add.w	r6, r8, #1
 80098e0:	42b3      	cmp	r3, r6
 80098e2:	db0b      	blt.n	80098fc <__lshift+0x38>
 80098e4:	4638      	mov	r0, r7
 80098e6:	f7ff fddf 	bl	80094a8 <_Balloc>
 80098ea:	4605      	mov	r5, r0
 80098ec:	b948      	cbnz	r0, 8009902 <__lshift+0x3e>
 80098ee:	4602      	mov	r2, r0
 80098f0:	4b28      	ldr	r3, [pc, #160]	@ (8009994 <__lshift+0xd0>)
 80098f2:	4829      	ldr	r0, [pc, #164]	@ (8009998 <__lshift+0xd4>)
 80098f4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80098f8:	f000 fb94 	bl	800a024 <__assert_func>
 80098fc:	3101      	adds	r1, #1
 80098fe:	005b      	lsls	r3, r3, #1
 8009900:	e7ee      	b.n	80098e0 <__lshift+0x1c>
 8009902:	2300      	movs	r3, #0
 8009904:	f100 0114 	add.w	r1, r0, #20
 8009908:	f100 0210 	add.w	r2, r0, #16
 800990c:	4618      	mov	r0, r3
 800990e:	4553      	cmp	r3, sl
 8009910:	db33      	blt.n	800997a <__lshift+0xb6>
 8009912:	6920      	ldr	r0, [r4, #16]
 8009914:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009918:	f104 0314 	add.w	r3, r4, #20
 800991c:	f019 091f 	ands.w	r9, r9, #31
 8009920:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009924:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009928:	d02b      	beq.n	8009982 <__lshift+0xbe>
 800992a:	f1c9 0e20 	rsb	lr, r9, #32
 800992e:	468a      	mov	sl, r1
 8009930:	2200      	movs	r2, #0
 8009932:	6818      	ldr	r0, [r3, #0]
 8009934:	fa00 f009 	lsl.w	r0, r0, r9
 8009938:	4310      	orrs	r0, r2
 800993a:	f84a 0b04 	str.w	r0, [sl], #4
 800993e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009942:	459c      	cmp	ip, r3
 8009944:	fa22 f20e 	lsr.w	r2, r2, lr
 8009948:	d8f3      	bhi.n	8009932 <__lshift+0x6e>
 800994a:	ebac 0304 	sub.w	r3, ip, r4
 800994e:	3b15      	subs	r3, #21
 8009950:	f023 0303 	bic.w	r3, r3, #3
 8009954:	3304      	adds	r3, #4
 8009956:	f104 0015 	add.w	r0, r4, #21
 800995a:	4584      	cmp	ip, r0
 800995c:	bf38      	it	cc
 800995e:	2304      	movcc	r3, #4
 8009960:	50ca      	str	r2, [r1, r3]
 8009962:	b10a      	cbz	r2, 8009968 <__lshift+0xa4>
 8009964:	f108 0602 	add.w	r6, r8, #2
 8009968:	3e01      	subs	r6, #1
 800996a:	4638      	mov	r0, r7
 800996c:	612e      	str	r6, [r5, #16]
 800996e:	4621      	mov	r1, r4
 8009970:	f7ff fdda 	bl	8009528 <_Bfree>
 8009974:	4628      	mov	r0, r5
 8009976:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800997a:	f842 0f04 	str.w	r0, [r2, #4]!
 800997e:	3301      	adds	r3, #1
 8009980:	e7c5      	b.n	800990e <__lshift+0x4a>
 8009982:	3904      	subs	r1, #4
 8009984:	f853 2b04 	ldr.w	r2, [r3], #4
 8009988:	f841 2f04 	str.w	r2, [r1, #4]!
 800998c:	459c      	cmp	ip, r3
 800998e:	d8f9      	bhi.n	8009984 <__lshift+0xc0>
 8009990:	e7ea      	b.n	8009968 <__lshift+0xa4>
 8009992:	bf00      	nop
 8009994:	0800a928 	.word	0x0800a928
 8009998:	0800a939 	.word	0x0800a939

0800999c <__mcmp>:
 800999c:	690a      	ldr	r2, [r1, #16]
 800999e:	4603      	mov	r3, r0
 80099a0:	6900      	ldr	r0, [r0, #16]
 80099a2:	1a80      	subs	r0, r0, r2
 80099a4:	b530      	push	{r4, r5, lr}
 80099a6:	d10e      	bne.n	80099c6 <__mcmp+0x2a>
 80099a8:	3314      	adds	r3, #20
 80099aa:	3114      	adds	r1, #20
 80099ac:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80099b0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80099b4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80099b8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80099bc:	4295      	cmp	r5, r2
 80099be:	d003      	beq.n	80099c8 <__mcmp+0x2c>
 80099c0:	d205      	bcs.n	80099ce <__mcmp+0x32>
 80099c2:	f04f 30ff 	mov.w	r0, #4294967295
 80099c6:	bd30      	pop	{r4, r5, pc}
 80099c8:	42a3      	cmp	r3, r4
 80099ca:	d3f3      	bcc.n	80099b4 <__mcmp+0x18>
 80099cc:	e7fb      	b.n	80099c6 <__mcmp+0x2a>
 80099ce:	2001      	movs	r0, #1
 80099d0:	e7f9      	b.n	80099c6 <__mcmp+0x2a>
	...

080099d4 <__mdiff>:
 80099d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099d8:	4689      	mov	r9, r1
 80099da:	4606      	mov	r6, r0
 80099dc:	4611      	mov	r1, r2
 80099de:	4648      	mov	r0, r9
 80099e0:	4614      	mov	r4, r2
 80099e2:	f7ff ffdb 	bl	800999c <__mcmp>
 80099e6:	1e05      	subs	r5, r0, #0
 80099e8:	d112      	bne.n	8009a10 <__mdiff+0x3c>
 80099ea:	4629      	mov	r1, r5
 80099ec:	4630      	mov	r0, r6
 80099ee:	f7ff fd5b 	bl	80094a8 <_Balloc>
 80099f2:	4602      	mov	r2, r0
 80099f4:	b928      	cbnz	r0, 8009a02 <__mdiff+0x2e>
 80099f6:	4b3f      	ldr	r3, [pc, #252]	@ (8009af4 <__mdiff+0x120>)
 80099f8:	f240 2137 	movw	r1, #567	@ 0x237
 80099fc:	483e      	ldr	r0, [pc, #248]	@ (8009af8 <__mdiff+0x124>)
 80099fe:	f000 fb11 	bl	800a024 <__assert_func>
 8009a02:	2301      	movs	r3, #1
 8009a04:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009a08:	4610      	mov	r0, r2
 8009a0a:	b003      	add	sp, #12
 8009a0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a10:	bfbc      	itt	lt
 8009a12:	464b      	movlt	r3, r9
 8009a14:	46a1      	movlt	r9, r4
 8009a16:	4630      	mov	r0, r6
 8009a18:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009a1c:	bfba      	itte	lt
 8009a1e:	461c      	movlt	r4, r3
 8009a20:	2501      	movlt	r5, #1
 8009a22:	2500      	movge	r5, #0
 8009a24:	f7ff fd40 	bl	80094a8 <_Balloc>
 8009a28:	4602      	mov	r2, r0
 8009a2a:	b918      	cbnz	r0, 8009a34 <__mdiff+0x60>
 8009a2c:	4b31      	ldr	r3, [pc, #196]	@ (8009af4 <__mdiff+0x120>)
 8009a2e:	f240 2145 	movw	r1, #581	@ 0x245
 8009a32:	e7e3      	b.n	80099fc <__mdiff+0x28>
 8009a34:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009a38:	6926      	ldr	r6, [r4, #16]
 8009a3a:	60c5      	str	r5, [r0, #12]
 8009a3c:	f109 0310 	add.w	r3, r9, #16
 8009a40:	f109 0514 	add.w	r5, r9, #20
 8009a44:	f104 0e14 	add.w	lr, r4, #20
 8009a48:	f100 0b14 	add.w	fp, r0, #20
 8009a4c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009a50:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009a54:	9301      	str	r3, [sp, #4]
 8009a56:	46d9      	mov	r9, fp
 8009a58:	f04f 0c00 	mov.w	ip, #0
 8009a5c:	9b01      	ldr	r3, [sp, #4]
 8009a5e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009a62:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009a66:	9301      	str	r3, [sp, #4]
 8009a68:	fa1f f38a 	uxth.w	r3, sl
 8009a6c:	4619      	mov	r1, r3
 8009a6e:	b283      	uxth	r3, r0
 8009a70:	1acb      	subs	r3, r1, r3
 8009a72:	0c00      	lsrs	r0, r0, #16
 8009a74:	4463      	add	r3, ip
 8009a76:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009a7a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009a7e:	b29b      	uxth	r3, r3
 8009a80:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009a84:	4576      	cmp	r6, lr
 8009a86:	f849 3b04 	str.w	r3, [r9], #4
 8009a8a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009a8e:	d8e5      	bhi.n	8009a5c <__mdiff+0x88>
 8009a90:	1b33      	subs	r3, r6, r4
 8009a92:	3b15      	subs	r3, #21
 8009a94:	f023 0303 	bic.w	r3, r3, #3
 8009a98:	3415      	adds	r4, #21
 8009a9a:	3304      	adds	r3, #4
 8009a9c:	42a6      	cmp	r6, r4
 8009a9e:	bf38      	it	cc
 8009aa0:	2304      	movcc	r3, #4
 8009aa2:	441d      	add	r5, r3
 8009aa4:	445b      	add	r3, fp
 8009aa6:	461e      	mov	r6, r3
 8009aa8:	462c      	mov	r4, r5
 8009aaa:	4544      	cmp	r4, r8
 8009aac:	d30e      	bcc.n	8009acc <__mdiff+0xf8>
 8009aae:	f108 0103 	add.w	r1, r8, #3
 8009ab2:	1b49      	subs	r1, r1, r5
 8009ab4:	f021 0103 	bic.w	r1, r1, #3
 8009ab8:	3d03      	subs	r5, #3
 8009aba:	45a8      	cmp	r8, r5
 8009abc:	bf38      	it	cc
 8009abe:	2100      	movcc	r1, #0
 8009ac0:	440b      	add	r3, r1
 8009ac2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009ac6:	b191      	cbz	r1, 8009aee <__mdiff+0x11a>
 8009ac8:	6117      	str	r7, [r2, #16]
 8009aca:	e79d      	b.n	8009a08 <__mdiff+0x34>
 8009acc:	f854 1b04 	ldr.w	r1, [r4], #4
 8009ad0:	46e6      	mov	lr, ip
 8009ad2:	0c08      	lsrs	r0, r1, #16
 8009ad4:	fa1c fc81 	uxtah	ip, ip, r1
 8009ad8:	4471      	add	r1, lr
 8009ada:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009ade:	b289      	uxth	r1, r1
 8009ae0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009ae4:	f846 1b04 	str.w	r1, [r6], #4
 8009ae8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009aec:	e7dd      	b.n	8009aaa <__mdiff+0xd6>
 8009aee:	3f01      	subs	r7, #1
 8009af0:	e7e7      	b.n	8009ac2 <__mdiff+0xee>
 8009af2:	bf00      	nop
 8009af4:	0800a928 	.word	0x0800a928
 8009af8:	0800a939 	.word	0x0800a939

08009afc <__d2b>:
 8009afc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009b00:	460f      	mov	r7, r1
 8009b02:	2101      	movs	r1, #1
 8009b04:	ec59 8b10 	vmov	r8, r9, d0
 8009b08:	4616      	mov	r6, r2
 8009b0a:	f7ff fccd 	bl	80094a8 <_Balloc>
 8009b0e:	4604      	mov	r4, r0
 8009b10:	b930      	cbnz	r0, 8009b20 <__d2b+0x24>
 8009b12:	4602      	mov	r2, r0
 8009b14:	4b23      	ldr	r3, [pc, #140]	@ (8009ba4 <__d2b+0xa8>)
 8009b16:	4824      	ldr	r0, [pc, #144]	@ (8009ba8 <__d2b+0xac>)
 8009b18:	f240 310f 	movw	r1, #783	@ 0x30f
 8009b1c:	f000 fa82 	bl	800a024 <__assert_func>
 8009b20:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009b24:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009b28:	b10d      	cbz	r5, 8009b2e <__d2b+0x32>
 8009b2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009b2e:	9301      	str	r3, [sp, #4]
 8009b30:	f1b8 0300 	subs.w	r3, r8, #0
 8009b34:	d023      	beq.n	8009b7e <__d2b+0x82>
 8009b36:	4668      	mov	r0, sp
 8009b38:	9300      	str	r3, [sp, #0]
 8009b3a:	f7ff fd7c 	bl	8009636 <__lo0bits>
 8009b3e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009b42:	b1d0      	cbz	r0, 8009b7a <__d2b+0x7e>
 8009b44:	f1c0 0320 	rsb	r3, r0, #32
 8009b48:	fa02 f303 	lsl.w	r3, r2, r3
 8009b4c:	430b      	orrs	r3, r1
 8009b4e:	40c2      	lsrs	r2, r0
 8009b50:	6163      	str	r3, [r4, #20]
 8009b52:	9201      	str	r2, [sp, #4]
 8009b54:	9b01      	ldr	r3, [sp, #4]
 8009b56:	61a3      	str	r3, [r4, #24]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	bf0c      	ite	eq
 8009b5c:	2201      	moveq	r2, #1
 8009b5e:	2202      	movne	r2, #2
 8009b60:	6122      	str	r2, [r4, #16]
 8009b62:	b1a5      	cbz	r5, 8009b8e <__d2b+0x92>
 8009b64:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009b68:	4405      	add	r5, r0
 8009b6a:	603d      	str	r5, [r7, #0]
 8009b6c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009b70:	6030      	str	r0, [r6, #0]
 8009b72:	4620      	mov	r0, r4
 8009b74:	b003      	add	sp, #12
 8009b76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b7a:	6161      	str	r1, [r4, #20]
 8009b7c:	e7ea      	b.n	8009b54 <__d2b+0x58>
 8009b7e:	a801      	add	r0, sp, #4
 8009b80:	f7ff fd59 	bl	8009636 <__lo0bits>
 8009b84:	9b01      	ldr	r3, [sp, #4]
 8009b86:	6163      	str	r3, [r4, #20]
 8009b88:	3020      	adds	r0, #32
 8009b8a:	2201      	movs	r2, #1
 8009b8c:	e7e8      	b.n	8009b60 <__d2b+0x64>
 8009b8e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009b92:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009b96:	6038      	str	r0, [r7, #0]
 8009b98:	6918      	ldr	r0, [r3, #16]
 8009b9a:	f7ff fd2d 	bl	80095f8 <__hi0bits>
 8009b9e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009ba2:	e7e5      	b.n	8009b70 <__d2b+0x74>
 8009ba4:	0800a928 	.word	0x0800a928
 8009ba8:	0800a939 	.word	0x0800a939

08009bac <__ssputs_r>:
 8009bac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009bb0:	688e      	ldr	r6, [r1, #8]
 8009bb2:	461f      	mov	r7, r3
 8009bb4:	42be      	cmp	r6, r7
 8009bb6:	680b      	ldr	r3, [r1, #0]
 8009bb8:	4682      	mov	sl, r0
 8009bba:	460c      	mov	r4, r1
 8009bbc:	4690      	mov	r8, r2
 8009bbe:	d82d      	bhi.n	8009c1c <__ssputs_r+0x70>
 8009bc0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009bc4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009bc8:	d026      	beq.n	8009c18 <__ssputs_r+0x6c>
 8009bca:	6965      	ldr	r5, [r4, #20]
 8009bcc:	6909      	ldr	r1, [r1, #16]
 8009bce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009bd2:	eba3 0901 	sub.w	r9, r3, r1
 8009bd6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009bda:	1c7b      	adds	r3, r7, #1
 8009bdc:	444b      	add	r3, r9
 8009bde:	106d      	asrs	r5, r5, #1
 8009be0:	429d      	cmp	r5, r3
 8009be2:	bf38      	it	cc
 8009be4:	461d      	movcc	r5, r3
 8009be6:	0553      	lsls	r3, r2, #21
 8009be8:	d527      	bpl.n	8009c3a <__ssputs_r+0x8e>
 8009bea:	4629      	mov	r1, r5
 8009bec:	f7ff fbd0 	bl	8009390 <_malloc_r>
 8009bf0:	4606      	mov	r6, r0
 8009bf2:	b360      	cbz	r0, 8009c4e <__ssputs_r+0xa2>
 8009bf4:	6921      	ldr	r1, [r4, #16]
 8009bf6:	464a      	mov	r2, r9
 8009bf8:	f000 fa06 	bl	800a008 <memcpy>
 8009bfc:	89a3      	ldrh	r3, [r4, #12]
 8009bfe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009c02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009c06:	81a3      	strh	r3, [r4, #12]
 8009c08:	6126      	str	r6, [r4, #16]
 8009c0a:	6165      	str	r5, [r4, #20]
 8009c0c:	444e      	add	r6, r9
 8009c0e:	eba5 0509 	sub.w	r5, r5, r9
 8009c12:	6026      	str	r6, [r4, #0]
 8009c14:	60a5      	str	r5, [r4, #8]
 8009c16:	463e      	mov	r6, r7
 8009c18:	42be      	cmp	r6, r7
 8009c1a:	d900      	bls.n	8009c1e <__ssputs_r+0x72>
 8009c1c:	463e      	mov	r6, r7
 8009c1e:	6820      	ldr	r0, [r4, #0]
 8009c20:	4632      	mov	r2, r6
 8009c22:	4641      	mov	r1, r8
 8009c24:	f000 f9c6 	bl	8009fb4 <memmove>
 8009c28:	68a3      	ldr	r3, [r4, #8]
 8009c2a:	1b9b      	subs	r3, r3, r6
 8009c2c:	60a3      	str	r3, [r4, #8]
 8009c2e:	6823      	ldr	r3, [r4, #0]
 8009c30:	4433      	add	r3, r6
 8009c32:	6023      	str	r3, [r4, #0]
 8009c34:	2000      	movs	r0, #0
 8009c36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c3a:	462a      	mov	r2, r5
 8009c3c:	f000 fa36 	bl	800a0ac <_realloc_r>
 8009c40:	4606      	mov	r6, r0
 8009c42:	2800      	cmp	r0, #0
 8009c44:	d1e0      	bne.n	8009c08 <__ssputs_r+0x5c>
 8009c46:	6921      	ldr	r1, [r4, #16]
 8009c48:	4650      	mov	r0, sl
 8009c4a:	f7ff fb2d 	bl	80092a8 <_free_r>
 8009c4e:	230c      	movs	r3, #12
 8009c50:	f8ca 3000 	str.w	r3, [sl]
 8009c54:	89a3      	ldrh	r3, [r4, #12]
 8009c56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c5a:	81a3      	strh	r3, [r4, #12]
 8009c5c:	f04f 30ff 	mov.w	r0, #4294967295
 8009c60:	e7e9      	b.n	8009c36 <__ssputs_r+0x8a>
	...

08009c64 <_svfiprintf_r>:
 8009c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c68:	4698      	mov	r8, r3
 8009c6a:	898b      	ldrh	r3, [r1, #12]
 8009c6c:	061b      	lsls	r3, r3, #24
 8009c6e:	b09d      	sub	sp, #116	@ 0x74
 8009c70:	4607      	mov	r7, r0
 8009c72:	460d      	mov	r5, r1
 8009c74:	4614      	mov	r4, r2
 8009c76:	d510      	bpl.n	8009c9a <_svfiprintf_r+0x36>
 8009c78:	690b      	ldr	r3, [r1, #16]
 8009c7a:	b973      	cbnz	r3, 8009c9a <_svfiprintf_r+0x36>
 8009c7c:	2140      	movs	r1, #64	@ 0x40
 8009c7e:	f7ff fb87 	bl	8009390 <_malloc_r>
 8009c82:	6028      	str	r0, [r5, #0]
 8009c84:	6128      	str	r0, [r5, #16]
 8009c86:	b930      	cbnz	r0, 8009c96 <_svfiprintf_r+0x32>
 8009c88:	230c      	movs	r3, #12
 8009c8a:	603b      	str	r3, [r7, #0]
 8009c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8009c90:	b01d      	add	sp, #116	@ 0x74
 8009c92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c96:	2340      	movs	r3, #64	@ 0x40
 8009c98:	616b      	str	r3, [r5, #20]
 8009c9a:	2300      	movs	r3, #0
 8009c9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c9e:	2320      	movs	r3, #32
 8009ca0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009ca4:	f8cd 800c 	str.w	r8, [sp, #12]
 8009ca8:	2330      	movs	r3, #48	@ 0x30
 8009caa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009e48 <_svfiprintf_r+0x1e4>
 8009cae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009cb2:	f04f 0901 	mov.w	r9, #1
 8009cb6:	4623      	mov	r3, r4
 8009cb8:	469a      	mov	sl, r3
 8009cba:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009cbe:	b10a      	cbz	r2, 8009cc4 <_svfiprintf_r+0x60>
 8009cc0:	2a25      	cmp	r2, #37	@ 0x25
 8009cc2:	d1f9      	bne.n	8009cb8 <_svfiprintf_r+0x54>
 8009cc4:	ebba 0b04 	subs.w	fp, sl, r4
 8009cc8:	d00b      	beq.n	8009ce2 <_svfiprintf_r+0x7e>
 8009cca:	465b      	mov	r3, fp
 8009ccc:	4622      	mov	r2, r4
 8009cce:	4629      	mov	r1, r5
 8009cd0:	4638      	mov	r0, r7
 8009cd2:	f7ff ff6b 	bl	8009bac <__ssputs_r>
 8009cd6:	3001      	adds	r0, #1
 8009cd8:	f000 80a7 	beq.w	8009e2a <_svfiprintf_r+0x1c6>
 8009cdc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009cde:	445a      	add	r2, fp
 8009ce0:	9209      	str	r2, [sp, #36]	@ 0x24
 8009ce2:	f89a 3000 	ldrb.w	r3, [sl]
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	f000 809f 	beq.w	8009e2a <_svfiprintf_r+0x1c6>
 8009cec:	2300      	movs	r3, #0
 8009cee:	f04f 32ff 	mov.w	r2, #4294967295
 8009cf2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009cf6:	f10a 0a01 	add.w	sl, sl, #1
 8009cfa:	9304      	str	r3, [sp, #16]
 8009cfc:	9307      	str	r3, [sp, #28]
 8009cfe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009d02:	931a      	str	r3, [sp, #104]	@ 0x68
 8009d04:	4654      	mov	r4, sl
 8009d06:	2205      	movs	r2, #5
 8009d08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d0c:	484e      	ldr	r0, [pc, #312]	@ (8009e48 <_svfiprintf_r+0x1e4>)
 8009d0e:	f7f6 fa7f 	bl	8000210 <memchr>
 8009d12:	9a04      	ldr	r2, [sp, #16]
 8009d14:	b9d8      	cbnz	r0, 8009d4e <_svfiprintf_r+0xea>
 8009d16:	06d0      	lsls	r0, r2, #27
 8009d18:	bf44      	itt	mi
 8009d1a:	2320      	movmi	r3, #32
 8009d1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d20:	0711      	lsls	r1, r2, #28
 8009d22:	bf44      	itt	mi
 8009d24:	232b      	movmi	r3, #43	@ 0x2b
 8009d26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d2a:	f89a 3000 	ldrb.w	r3, [sl]
 8009d2e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d30:	d015      	beq.n	8009d5e <_svfiprintf_r+0xfa>
 8009d32:	9a07      	ldr	r2, [sp, #28]
 8009d34:	4654      	mov	r4, sl
 8009d36:	2000      	movs	r0, #0
 8009d38:	f04f 0c0a 	mov.w	ip, #10
 8009d3c:	4621      	mov	r1, r4
 8009d3e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009d42:	3b30      	subs	r3, #48	@ 0x30
 8009d44:	2b09      	cmp	r3, #9
 8009d46:	d94b      	bls.n	8009de0 <_svfiprintf_r+0x17c>
 8009d48:	b1b0      	cbz	r0, 8009d78 <_svfiprintf_r+0x114>
 8009d4a:	9207      	str	r2, [sp, #28]
 8009d4c:	e014      	b.n	8009d78 <_svfiprintf_r+0x114>
 8009d4e:	eba0 0308 	sub.w	r3, r0, r8
 8009d52:	fa09 f303 	lsl.w	r3, r9, r3
 8009d56:	4313      	orrs	r3, r2
 8009d58:	9304      	str	r3, [sp, #16]
 8009d5a:	46a2      	mov	sl, r4
 8009d5c:	e7d2      	b.n	8009d04 <_svfiprintf_r+0xa0>
 8009d5e:	9b03      	ldr	r3, [sp, #12]
 8009d60:	1d19      	adds	r1, r3, #4
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	9103      	str	r1, [sp, #12]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	bfbb      	ittet	lt
 8009d6a:	425b      	neglt	r3, r3
 8009d6c:	f042 0202 	orrlt.w	r2, r2, #2
 8009d70:	9307      	strge	r3, [sp, #28]
 8009d72:	9307      	strlt	r3, [sp, #28]
 8009d74:	bfb8      	it	lt
 8009d76:	9204      	strlt	r2, [sp, #16]
 8009d78:	7823      	ldrb	r3, [r4, #0]
 8009d7a:	2b2e      	cmp	r3, #46	@ 0x2e
 8009d7c:	d10a      	bne.n	8009d94 <_svfiprintf_r+0x130>
 8009d7e:	7863      	ldrb	r3, [r4, #1]
 8009d80:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d82:	d132      	bne.n	8009dea <_svfiprintf_r+0x186>
 8009d84:	9b03      	ldr	r3, [sp, #12]
 8009d86:	1d1a      	adds	r2, r3, #4
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	9203      	str	r2, [sp, #12]
 8009d8c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009d90:	3402      	adds	r4, #2
 8009d92:	9305      	str	r3, [sp, #20]
 8009d94:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009e58 <_svfiprintf_r+0x1f4>
 8009d98:	7821      	ldrb	r1, [r4, #0]
 8009d9a:	2203      	movs	r2, #3
 8009d9c:	4650      	mov	r0, sl
 8009d9e:	f7f6 fa37 	bl	8000210 <memchr>
 8009da2:	b138      	cbz	r0, 8009db4 <_svfiprintf_r+0x150>
 8009da4:	9b04      	ldr	r3, [sp, #16]
 8009da6:	eba0 000a 	sub.w	r0, r0, sl
 8009daa:	2240      	movs	r2, #64	@ 0x40
 8009dac:	4082      	lsls	r2, r0
 8009dae:	4313      	orrs	r3, r2
 8009db0:	3401      	adds	r4, #1
 8009db2:	9304      	str	r3, [sp, #16]
 8009db4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009db8:	4824      	ldr	r0, [pc, #144]	@ (8009e4c <_svfiprintf_r+0x1e8>)
 8009dba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009dbe:	2206      	movs	r2, #6
 8009dc0:	f7f6 fa26 	bl	8000210 <memchr>
 8009dc4:	2800      	cmp	r0, #0
 8009dc6:	d036      	beq.n	8009e36 <_svfiprintf_r+0x1d2>
 8009dc8:	4b21      	ldr	r3, [pc, #132]	@ (8009e50 <_svfiprintf_r+0x1ec>)
 8009dca:	bb1b      	cbnz	r3, 8009e14 <_svfiprintf_r+0x1b0>
 8009dcc:	9b03      	ldr	r3, [sp, #12]
 8009dce:	3307      	adds	r3, #7
 8009dd0:	f023 0307 	bic.w	r3, r3, #7
 8009dd4:	3308      	adds	r3, #8
 8009dd6:	9303      	str	r3, [sp, #12]
 8009dd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009dda:	4433      	add	r3, r6
 8009ddc:	9309      	str	r3, [sp, #36]	@ 0x24
 8009dde:	e76a      	b.n	8009cb6 <_svfiprintf_r+0x52>
 8009de0:	fb0c 3202 	mla	r2, ip, r2, r3
 8009de4:	460c      	mov	r4, r1
 8009de6:	2001      	movs	r0, #1
 8009de8:	e7a8      	b.n	8009d3c <_svfiprintf_r+0xd8>
 8009dea:	2300      	movs	r3, #0
 8009dec:	3401      	adds	r4, #1
 8009dee:	9305      	str	r3, [sp, #20]
 8009df0:	4619      	mov	r1, r3
 8009df2:	f04f 0c0a 	mov.w	ip, #10
 8009df6:	4620      	mov	r0, r4
 8009df8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009dfc:	3a30      	subs	r2, #48	@ 0x30
 8009dfe:	2a09      	cmp	r2, #9
 8009e00:	d903      	bls.n	8009e0a <_svfiprintf_r+0x1a6>
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d0c6      	beq.n	8009d94 <_svfiprintf_r+0x130>
 8009e06:	9105      	str	r1, [sp, #20]
 8009e08:	e7c4      	b.n	8009d94 <_svfiprintf_r+0x130>
 8009e0a:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e0e:	4604      	mov	r4, r0
 8009e10:	2301      	movs	r3, #1
 8009e12:	e7f0      	b.n	8009df6 <_svfiprintf_r+0x192>
 8009e14:	ab03      	add	r3, sp, #12
 8009e16:	9300      	str	r3, [sp, #0]
 8009e18:	462a      	mov	r2, r5
 8009e1a:	4b0e      	ldr	r3, [pc, #56]	@ (8009e54 <_svfiprintf_r+0x1f0>)
 8009e1c:	a904      	add	r1, sp, #16
 8009e1e:	4638      	mov	r0, r7
 8009e20:	f7fd fe62 	bl	8007ae8 <_printf_float>
 8009e24:	1c42      	adds	r2, r0, #1
 8009e26:	4606      	mov	r6, r0
 8009e28:	d1d6      	bne.n	8009dd8 <_svfiprintf_r+0x174>
 8009e2a:	89ab      	ldrh	r3, [r5, #12]
 8009e2c:	065b      	lsls	r3, r3, #25
 8009e2e:	f53f af2d 	bmi.w	8009c8c <_svfiprintf_r+0x28>
 8009e32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009e34:	e72c      	b.n	8009c90 <_svfiprintf_r+0x2c>
 8009e36:	ab03      	add	r3, sp, #12
 8009e38:	9300      	str	r3, [sp, #0]
 8009e3a:	462a      	mov	r2, r5
 8009e3c:	4b05      	ldr	r3, [pc, #20]	@ (8009e54 <_svfiprintf_r+0x1f0>)
 8009e3e:	a904      	add	r1, sp, #16
 8009e40:	4638      	mov	r0, r7
 8009e42:	f7fe f8e9 	bl	8008018 <_printf_i>
 8009e46:	e7ed      	b.n	8009e24 <_svfiprintf_r+0x1c0>
 8009e48:	0800aa90 	.word	0x0800aa90
 8009e4c:	0800aa9a 	.word	0x0800aa9a
 8009e50:	08007ae9 	.word	0x08007ae9
 8009e54:	08009bad 	.word	0x08009bad
 8009e58:	0800aa96 	.word	0x0800aa96

08009e5c <__sflush_r>:
 8009e5c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009e60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e64:	0716      	lsls	r6, r2, #28
 8009e66:	4605      	mov	r5, r0
 8009e68:	460c      	mov	r4, r1
 8009e6a:	d454      	bmi.n	8009f16 <__sflush_r+0xba>
 8009e6c:	684b      	ldr	r3, [r1, #4]
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	dc02      	bgt.n	8009e78 <__sflush_r+0x1c>
 8009e72:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	dd48      	ble.n	8009f0a <__sflush_r+0xae>
 8009e78:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009e7a:	2e00      	cmp	r6, #0
 8009e7c:	d045      	beq.n	8009f0a <__sflush_r+0xae>
 8009e7e:	2300      	movs	r3, #0
 8009e80:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009e84:	682f      	ldr	r7, [r5, #0]
 8009e86:	6a21      	ldr	r1, [r4, #32]
 8009e88:	602b      	str	r3, [r5, #0]
 8009e8a:	d030      	beq.n	8009eee <__sflush_r+0x92>
 8009e8c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009e8e:	89a3      	ldrh	r3, [r4, #12]
 8009e90:	0759      	lsls	r1, r3, #29
 8009e92:	d505      	bpl.n	8009ea0 <__sflush_r+0x44>
 8009e94:	6863      	ldr	r3, [r4, #4]
 8009e96:	1ad2      	subs	r2, r2, r3
 8009e98:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009e9a:	b10b      	cbz	r3, 8009ea0 <__sflush_r+0x44>
 8009e9c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009e9e:	1ad2      	subs	r2, r2, r3
 8009ea0:	2300      	movs	r3, #0
 8009ea2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009ea4:	6a21      	ldr	r1, [r4, #32]
 8009ea6:	4628      	mov	r0, r5
 8009ea8:	47b0      	blx	r6
 8009eaa:	1c43      	adds	r3, r0, #1
 8009eac:	89a3      	ldrh	r3, [r4, #12]
 8009eae:	d106      	bne.n	8009ebe <__sflush_r+0x62>
 8009eb0:	6829      	ldr	r1, [r5, #0]
 8009eb2:	291d      	cmp	r1, #29
 8009eb4:	d82b      	bhi.n	8009f0e <__sflush_r+0xb2>
 8009eb6:	4a2a      	ldr	r2, [pc, #168]	@ (8009f60 <__sflush_r+0x104>)
 8009eb8:	410a      	asrs	r2, r1
 8009eba:	07d6      	lsls	r6, r2, #31
 8009ebc:	d427      	bmi.n	8009f0e <__sflush_r+0xb2>
 8009ebe:	2200      	movs	r2, #0
 8009ec0:	6062      	str	r2, [r4, #4]
 8009ec2:	04d9      	lsls	r1, r3, #19
 8009ec4:	6922      	ldr	r2, [r4, #16]
 8009ec6:	6022      	str	r2, [r4, #0]
 8009ec8:	d504      	bpl.n	8009ed4 <__sflush_r+0x78>
 8009eca:	1c42      	adds	r2, r0, #1
 8009ecc:	d101      	bne.n	8009ed2 <__sflush_r+0x76>
 8009ece:	682b      	ldr	r3, [r5, #0]
 8009ed0:	b903      	cbnz	r3, 8009ed4 <__sflush_r+0x78>
 8009ed2:	6560      	str	r0, [r4, #84]	@ 0x54
 8009ed4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009ed6:	602f      	str	r7, [r5, #0]
 8009ed8:	b1b9      	cbz	r1, 8009f0a <__sflush_r+0xae>
 8009eda:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009ede:	4299      	cmp	r1, r3
 8009ee0:	d002      	beq.n	8009ee8 <__sflush_r+0x8c>
 8009ee2:	4628      	mov	r0, r5
 8009ee4:	f7ff f9e0 	bl	80092a8 <_free_r>
 8009ee8:	2300      	movs	r3, #0
 8009eea:	6363      	str	r3, [r4, #52]	@ 0x34
 8009eec:	e00d      	b.n	8009f0a <__sflush_r+0xae>
 8009eee:	2301      	movs	r3, #1
 8009ef0:	4628      	mov	r0, r5
 8009ef2:	47b0      	blx	r6
 8009ef4:	4602      	mov	r2, r0
 8009ef6:	1c50      	adds	r0, r2, #1
 8009ef8:	d1c9      	bne.n	8009e8e <__sflush_r+0x32>
 8009efa:	682b      	ldr	r3, [r5, #0]
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d0c6      	beq.n	8009e8e <__sflush_r+0x32>
 8009f00:	2b1d      	cmp	r3, #29
 8009f02:	d001      	beq.n	8009f08 <__sflush_r+0xac>
 8009f04:	2b16      	cmp	r3, #22
 8009f06:	d11e      	bne.n	8009f46 <__sflush_r+0xea>
 8009f08:	602f      	str	r7, [r5, #0]
 8009f0a:	2000      	movs	r0, #0
 8009f0c:	e022      	b.n	8009f54 <__sflush_r+0xf8>
 8009f0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f12:	b21b      	sxth	r3, r3
 8009f14:	e01b      	b.n	8009f4e <__sflush_r+0xf2>
 8009f16:	690f      	ldr	r7, [r1, #16]
 8009f18:	2f00      	cmp	r7, #0
 8009f1a:	d0f6      	beq.n	8009f0a <__sflush_r+0xae>
 8009f1c:	0793      	lsls	r3, r2, #30
 8009f1e:	680e      	ldr	r6, [r1, #0]
 8009f20:	bf08      	it	eq
 8009f22:	694b      	ldreq	r3, [r1, #20]
 8009f24:	600f      	str	r7, [r1, #0]
 8009f26:	bf18      	it	ne
 8009f28:	2300      	movne	r3, #0
 8009f2a:	eba6 0807 	sub.w	r8, r6, r7
 8009f2e:	608b      	str	r3, [r1, #8]
 8009f30:	f1b8 0f00 	cmp.w	r8, #0
 8009f34:	dde9      	ble.n	8009f0a <__sflush_r+0xae>
 8009f36:	6a21      	ldr	r1, [r4, #32]
 8009f38:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009f3a:	4643      	mov	r3, r8
 8009f3c:	463a      	mov	r2, r7
 8009f3e:	4628      	mov	r0, r5
 8009f40:	47b0      	blx	r6
 8009f42:	2800      	cmp	r0, #0
 8009f44:	dc08      	bgt.n	8009f58 <__sflush_r+0xfc>
 8009f46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f4e:	81a3      	strh	r3, [r4, #12]
 8009f50:	f04f 30ff 	mov.w	r0, #4294967295
 8009f54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f58:	4407      	add	r7, r0
 8009f5a:	eba8 0800 	sub.w	r8, r8, r0
 8009f5e:	e7e7      	b.n	8009f30 <__sflush_r+0xd4>
 8009f60:	dfbffffe 	.word	0xdfbffffe

08009f64 <_fflush_r>:
 8009f64:	b538      	push	{r3, r4, r5, lr}
 8009f66:	690b      	ldr	r3, [r1, #16]
 8009f68:	4605      	mov	r5, r0
 8009f6a:	460c      	mov	r4, r1
 8009f6c:	b913      	cbnz	r3, 8009f74 <_fflush_r+0x10>
 8009f6e:	2500      	movs	r5, #0
 8009f70:	4628      	mov	r0, r5
 8009f72:	bd38      	pop	{r3, r4, r5, pc}
 8009f74:	b118      	cbz	r0, 8009f7e <_fflush_r+0x1a>
 8009f76:	6a03      	ldr	r3, [r0, #32]
 8009f78:	b90b      	cbnz	r3, 8009f7e <_fflush_r+0x1a>
 8009f7a:	f7fe f9f9 	bl	8008370 <__sinit>
 8009f7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d0f3      	beq.n	8009f6e <_fflush_r+0xa>
 8009f86:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009f88:	07d0      	lsls	r0, r2, #31
 8009f8a:	d404      	bmi.n	8009f96 <_fflush_r+0x32>
 8009f8c:	0599      	lsls	r1, r3, #22
 8009f8e:	d402      	bmi.n	8009f96 <_fflush_r+0x32>
 8009f90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009f92:	f7fe fb38 	bl	8008606 <__retarget_lock_acquire_recursive>
 8009f96:	4628      	mov	r0, r5
 8009f98:	4621      	mov	r1, r4
 8009f9a:	f7ff ff5f 	bl	8009e5c <__sflush_r>
 8009f9e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009fa0:	07da      	lsls	r2, r3, #31
 8009fa2:	4605      	mov	r5, r0
 8009fa4:	d4e4      	bmi.n	8009f70 <_fflush_r+0xc>
 8009fa6:	89a3      	ldrh	r3, [r4, #12]
 8009fa8:	059b      	lsls	r3, r3, #22
 8009faa:	d4e1      	bmi.n	8009f70 <_fflush_r+0xc>
 8009fac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009fae:	f7fe fb2b 	bl	8008608 <__retarget_lock_release_recursive>
 8009fb2:	e7dd      	b.n	8009f70 <_fflush_r+0xc>

08009fb4 <memmove>:
 8009fb4:	4288      	cmp	r0, r1
 8009fb6:	b510      	push	{r4, lr}
 8009fb8:	eb01 0402 	add.w	r4, r1, r2
 8009fbc:	d902      	bls.n	8009fc4 <memmove+0x10>
 8009fbe:	4284      	cmp	r4, r0
 8009fc0:	4623      	mov	r3, r4
 8009fc2:	d807      	bhi.n	8009fd4 <memmove+0x20>
 8009fc4:	1e43      	subs	r3, r0, #1
 8009fc6:	42a1      	cmp	r1, r4
 8009fc8:	d008      	beq.n	8009fdc <memmove+0x28>
 8009fca:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009fce:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009fd2:	e7f8      	b.n	8009fc6 <memmove+0x12>
 8009fd4:	4402      	add	r2, r0
 8009fd6:	4601      	mov	r1, r0
 8009fd8:	428a      	cmp	r2, r1
 8009fda:	d100      	bne.n	8009fde <memmove+0x2a>
 8009fdc:	bd10      	pop	{r4, pc}
 8009fde:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009fe2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009fe6:	e7f7      	b.n	8009fd8 <memmove+0x24>

08009fe8 <_sbrk_r>:
 8009fe8:	b538      	push	{r3, r4, r5, lr}
 8009fea:	4d06      	ldr	r5, [pc, #24]	@ (800a004 <_sbrk_r+0x1c>)
 8009fec:	2300      	movs	r3, #0
 8009fee:	4604      	mov	r4, r0
 8009ff0:	4608      	mov	r0, r1
 8009ff2:	602b      	str	r3, [r5, #0]
 8009ff4:	f7f8 fd6e 	bl	8002ad4 <_sbrk>
 8009ff8:	1c43      	adds	r3, r0, #1
 8009ffa:	d102      	bne.n	800a002 <_sbrk_r+0x1a>
 8009ffc:	682b      	ldr	r3, [r5, #0]
 8009ffe:	b103      	cbz	r3, 800a002 <_sbrk_r+0x1a>
 800a000:	6023      	str	r3, [r4, #0]
 800a002:	bd38      	pop	{r3, r4, r5, pc}
 800a004:	200006f4 	.word	0x200006f4

0800a008 <memcpy>:
 800a008:	440a      	add	r2, r1
 800a00a:	4291      	cmp	r1, r2
 800a00c:	f100 33ff 	add.w	r3, r0, #4294967295
 800a010:	d100      	bne.n	800a014 <memcpy+0xc>
 800a012:	4770      	bx	lr
 800a014:	b510      	push	{r4, lr}
 800a016:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a01a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a01e:	4291      	cmp	r1, r2
 800a020:	d1f9      	bne.n	800a016 <memcpy+0xe>
 800a022:	bd10      	pop	{r4, pc}

0800a024 <__assert_func>:
 800a024:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a026:	4614      	mov	r4, r2
 800a028:	461a      	mov	r2, r3
 800a02a:	4b09      	ldr	r3, [pc, #36]	@ (800a050 <__assert_func+0x2c>)
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	4605      	mov	r5, r0
 800a030:	68d8      	ldr	r0, [r3, #12]
 800a032:	b954      	cbnz	r4, 800a04a <__assert_func+0x26>
 800a034:	4b07      	ldr	r3, [pc, #28]	@ (800a054 <__assert_func+0x30>)
 800a036:	461c      	mov	r4, r3
 800a038:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a03c:	9100      	str	r1, [sp, #0]
 800a03e:	462b      	mov	r3, r5
 800a040:	4905      	ldr	r1, [pc, #20]	@ (800a058 <__assert_func+0x34>)
 800a042:	f000 f86f 	bl	800a124 <fiprintf>
 800a046:	f000 f87f 	bl	800a148 <abort>
 800a04a:	4b04      	ldr	r3, [pc, #16]	@ (800a05c <__assert_func+0x38>)
 800a04c:	e7f4      	b.n	800a038 <__assert_func+0x14>
 800a04e:	bf00      	nop
 800a050:	20000034 	.word	0x20000034
 800a054:	0800aae6 	.word	0x0800aae6
 800a058:	0800aab8 	.word	0x0800aab8
 800a05c:	0800aaab 	.word	0x0800aaab

0800a060 <_calloc_r>:
 800a060:	b570      	push	{r4, r5, r6, lr}
 800a062:	fba1 5402 	umull	r5, r4, r1, r2
 800a066:	b93c      	cbnz	r4, 800a078 <_calloc_r+0x18>
 800a068:	4629      	mov	r1, r5
 800a06a:	f7ff f991 	bl	8009390 <_malloc_r>
 800a06e:	4606      	mov	r6, r0
 800a070:	b928      	cbnz	r0, 800a07e <_calloc_r+0x1e>
 800a072:	2600      	movs	r6, #0
 800a074:	4630      	mov	r0, r6
 800a076:	bd70      	pop	{r4, r5, r6, pc}
 800a078:	220c      	movs	r2, #12
 800a07a:	6002      	str	r2, [r0, #0]
 800a07c:	e7f9      	b.n	800a072 <_calloc_r+0x12>
 800a07e:	462a      	mov	r2, r5
 800a080:	4621      	mov	r1, r4
 800a082:	f7fe fa42 	bl	800850a <memset>
 800a086:	e7f5      	b.n	800a074 <_calloc_r+0x14>

0800a088 <__ascii_mbtowc>:
 800a088:	b082      	sub	sp, #8
 800a08a:	b901      	cbnz	r1, 800a08e <__ascii_mbtowc+0x6>
 800a08c:	a901      	add	r1, sp, #4
 800a08e:	b142      	cbz	r2, 800a0a2 <__ascii_mbtowc+0x1a>
 800a090:	b14b      	cbz	r3, 800a0a6 <__ascii_mbtowc+0x1e>
 800a092:	7813      	ldrb	r3, [r2, #0]
 800a094:	600b      	str	r3, [r1, #0]
 800a096:	7812      	ldrb	r2, [r2, #0]
 800a098:	1e10      	subs	r0, r2, #0
 800a09a:	bf18      	it	ne
 800a09c:	2001      	movne	r0, #1
 800a09e:	b002      	add	sp, #8
 800a0a0:	4770      	bx	lr
 800a0a2:	4610      	mov	r0, r2
 800a0a4:	e7fb      	b.n	800a09e <__ascii_mbtowc+0x16>
 800a0a6:	f06f 0001 	mvn.w	r0, #1
 800a0aa:	e7f8      	b.n	800a09e <__ascii_mbtowc+0x16>

0800a0ac <_realloc_r>:
 800a0ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0b0:	4680      	mov	r8, r0
 800a0b2:	4615      	mov	r5, r2
 800a0b4:	460c      	mov	r4, r1
 800a0b6:	b921      	cbnz	r1, 800a0c2 <_realloc_r+0x16>
 800a0b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a0bc:	4611      	mov	r1, r2
 800a0be:	f7ff b967 	b.w	8009390 <_malloc_r>
 800a0c2:	b92a      	cbnz	r2, 800a0d0 <_realloc_r+0x24>
 800a0c4:	f7ff f8f0 	bl	80092a8 <_free_r>
 800a0c8:	2400      	movs	r4, #0
 800a0ca:	4620      	mov	r0, r4
 800a0cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a0d0:	f000 f841 	bl	800a156 <_malloc_usable_size_r>
 800a0d4:	4285      	cmp	r5, r0
 800a0d6:	4606      	mov	r6, r0
 800a0d8:	d802      	bhi.n	800a0e0 <_realloc_r+0x34>
 800a0da:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a0de:	d8f4      	bhi.n	800a0ca <_realloc_r+0x1e>
 800a0e0:	4629      	mov	r1, r5
 800a0e2:	4640      	mov	r0, r8
 800a0e4:	f7ff f954 	bl	8009390 <_malloc_r>
 800a0e8:	4607      	mov	r7, r0
 800a0ea:	2800      	cmp	r0, #0
 800a0ec:	d0ec      	beq.n	800a0c8 <_realloc_r+0x1c>
 800a0ee:	42b5      	cmp	r5, r6
 800a0f0:	462a      	mov	r2, r5
 800a0f2:	4621      	mov	r1, r4
 800a0f4:	bf28      	it	cs
 800a0f6:	4632      	movcs	r2, r6
 800a0f8:	f7ff ff86 	bl	800a008 <memcpy>
 800a0fc:	4621      	mov	r1, r4
 800a0fe:	4640      	mov	r0, r8
 800a100:	f7ff f8d2 	bl	80092a8 <_free_r>
 800a104:	463c      	mov	r4, r7
 800a106:	e7e0      	b.n	800a0ca <_realloc_r+0x1e>

0800a108 <__ascii_wctomb>:
 800a108:	4603      	mov	r3, r0
 800a10a:	4608      	mov	r0, r1
 800a10c:	b141      	cbz	r1, 800a120 <__ascii_wctomb+0x18>
 800a10e:	2aff      	cmp	r2, #255	@ 0xff
 800a110:	d904      	bls.n	800a11c <__ascii_wctomb+0x14>
 800a112:	228a      	movs	r2, #138	@ 0x8a
 800a114:	601a      	str	r2, [r3, #0]
 800a116:	f04f 30ff 	mov.w	r0, #4294967295
 800a11a:	4770      	bx	lr
 800a11c:	700a      	strb	r2, [r1, #0]
 800a11e:	2001      	movs	r0, #1
 800a120:	4770      	bx	lr
	...

0800a124 <fiprintf>:
 800a124:	b40e      	push	{r1, r2, r3}
 800a126:	b503      	push	{r0, r1, lr}
 800a128:	4601      	mov	r1, r0
 800a12a:	ab03      	add	r3, sp, #12
 800a12c:	4805      	ldr	r0, [pc, #20]	@ (800a144 <fiprintf+0x20>)
 800a12e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a132:	6800      	ldr	r0, [r0, #0]
 800a134:	9301      	str	r3, [sp, #4]
 800a136:	f000 f83f 	bl	800a1b8 <_vfiprintf_r>
 800a13a:	b002      	add	sp, #8
 800a13c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a140:	b003      	add	sp, #12
 800a142:	4770      	bx	lr
 800a144:	20000034 	.word	0x20000034

0800a148 <abort>:
 800a148:	b508      	push	{r3, lr}
 800a14a:	2006      	movs	r0, #6
 800a14c:	f000 fa08 	bl	800a560 <raise>
 800a150:	2001      	movs	r0, #1
 800a152:	f7f8 fc47 	bl	80029e4 <_exit>

0800a156 <_malloc_usable_size_r>:
 800a156:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a15a:	1f18      	subs	r0, r3, #4
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	bfbc      	itt	lt
 800a160:	580b      	ldrlt	r3, [r1, r0]
 800a162:	18c0      	addlt	r0, r0, r3
 800a164:	4770      	bx	lr

0800a166 <__sfputc_r>:
 800a166:	6893      	ldr	r3, [r2, #8]
 800a168:	3b01      	subs	r3, #1
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	b410      	push	{r4}
 800a16e:	6093      	str	r3, [r2, #8]
 800a170:	da08      	bge.n	800a184 <__sfputc_r+0x1e>
 800a172:	6994      	ldr	r4, [r2, #24]
 800a174:	42a3      	cmp	r3, r4
 800a176:	db01      	blt.n	800a17c <__sfputc_r+0x16>
 800a178:	290a      	cmp	r1, #10
 800a17a:	d103      	bne.n	800a184 <__sfputc_r+0x1e>
 800a17c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a180:	f000 b932 	b.w	800a3e8 <__swbuf_r>
 800a184:	6813      	ldr	r3, [r2, #0]
 800a186:	1c58      	adds	r0, r3, #1
 800a188:	6010      	str	r0, [r2, #0]
 800a18a:	7019      	strb	r1, [r3, #0]
 800a18c:	4608      	mov	r0, r1
 800a18e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a192:	4770      	bx	lr

0800a194 <__sfputs_r>:
 800a194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a196:	4606      	mov	r6, r0
 800a198:	460f      	mov	r7, r1
 800a19a:	4614      	mov	r4, r2
 800a19c:	18d5      	adds	r5, r2, r3
 800a19e:	42ac      	cmp	r4, r5
 800a1a0:	d101      	bne.n	800a1a6 <__sfputs_r+0x12>
 800a1a2:	2000      	movs	r0, #0
 800a1a4:	e007      	b.n	800a1b6 <__sfputs_r+0x22>
 800a1a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1aa:	463a      	mov	r2, r7
 800a1ac:	4630      	mov	r0, r6
 800a1ae:	f7ff ffda 	bl	800a166 <__sfputc_r>
 800a1b2:	1c43      	adds	r3, r0, #1
 800a1b4:	d1f3      	bne.n	800a19e <__sfputs_r+0xa>
 800a1b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a1b8 <_vfiprintf_r>:
 800a1b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1bc:	460d      	mov	r5, r1
 800a1be:	b09d      	sub	sp, #116	@ 0x74
 800a1c0:	4614      	mov	r4, r2
 800a1c2:	4698      	mov	r8, r3
 800a1c4:	4606      	mov	r6, r0
 800a1c6:	b118      	cbz	r0, 800a1d0 <_vfiprintf_r+0x18>
 800a1c8:	6a03      	ldr	r3, [r0, #32]
 800a1ca:	b90b      	cbnz	r3, 800a1d0 <_vfiprintf_r+0x18>
 800a1cc:	f7fe f8d0 	bl	8008370 <__sinit>
 800a1d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a1d2:	07d9      	lsls	r1, r3, #31
 800a1d4:	d405      	bmi.n	800a1e2 <_vfiprintf_r+0x2a>
 800a1d6:	89ab      	ldrh	r3, [r5, #12]
 800a1d8:	059a      	lsls	r2, r3, #22
 800a1da:	d402      	bmi.n	800a1e2 <_vfiprintf_r+0x2a>
 800a1dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a1de:	f7fe fa12 	bl	8008606 <__retarget_lock_acquire_recursive>
 800a1e2:	89ab      	ldrh	r3, [r5, #12]
 800a1e4:	071b      	lsls	r3, r3, #28
 800a1e6:	d501      	bpl.n	800a1ec <_vfiprintf_r+0x34>
 800a1e8:	692b      	ldr	r3, [r5, #16]
 800a1ea:	b99b      	cbnz	r3, 800a214 <_vfiprintf_r+0x5c>
 800a1ec:	4629      	mov	r1, r5
 800a1ee:	4630      	mov	r0, r6
 800a1f0:	f000 f938 	bl	800a464 <__swsetup_r>
 800a1f4:	b170      	cbz	r0, 800a214 <_vfiprintf_r+0x5c>
 800a1f6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a1f8:	07dc      	lsls	r4, r3, #31
 800a1fa:	d504      	bpl.n	800a206 <_vfiprintf_r+0x4e>
 800a1fc:	f04f 30ff 	mov.w	r0, #4294967295
 800a200:	b01d      	add	sp, #116	@ 0x74
 800a202:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a206:	89ab      	ldrh	r3, [r5, #12]
 800a208:	0598      	lsls	r0, r3, #22
 800a20a:	d4f7      	bmi.n	800a1fc <_vfiprintf_r+0x44>
 800a20c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a20e:	f7fe f9fb 	bl	8008608 <__retarget_lock_release_recursive>
 800a212:	e7f3      	b.n	800a1fc <_vfiprintf_r+0x44>
 800a214:	2300      	movs	r3, #0
 800a216:	9309      	str	r3, [sp, #36]	@ 0x24
 800a218:	2320      	movs	r3, #32
 800a21a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a21e:	f8cd 800c 	str.w	r8, [sp, #12]
 800a222:	2330      	movs	r3, #48	@ 0x30
 800a224:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a3d4 <_vfiprintf_r+0x21c>
 800a228:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a22c:	f04f 0901 	mov.w	r9, #1
 800a230:	4623      	mov	r3, r4
 800a232:	469a      	mov	sl, r3
 800a234:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a238:	b10a      	cbz	r2, 800a23e <_vfiprintf_r+0x86>
 800a23a:	2a25      	cmp	r2, #37	@ 0x25
 800a23c:	d1f9      	bne.n	800a232 <_vfiprintf_r+0x7a>
 800a23e:	ebba 0b04 	subs.w	fp, sl, r4
 800a242:	d00b      	beq.n	800a25c <_vfiprintf_r+0xa4>
 800a244:	465b      	mov	r3, fp
 800a246:	4622      	mov	r2, r4
 800a248:	4629      	mov	r1, r5
 800a24a:	4630      	mov	r0, r6
 800a24c:	f7ff ffa2 	bl	800a194 <__sfputs_r>
 800a250:	3001      	adds	r0, #1
 800a252:	f000 80a7 	beq.w	800a3a4 <_vfiprintf_r+0x1ec>
 800a256:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a258:	445a      	add	r2, fp
 800a25a:	9209      	str	r2, [sp, #36]	@ 0x24
 800a25c:	f89a 3000 	ldrb.w	r3, [sl]
 800a260:	2b00      	cmp	r3, #0
 800a262:	f000 809f 	beq.w	800a3a4 <_vfiprintf_r+0x1ec>
 800a266:	2300      	movs	r3, #0
 800a268:	f04f 32ff 	mov.w	r2, #4294967295
 800a26c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a270:	f10a 0a01 	add.w	sl, sl, #1
 800a274:	9304      	str	r3, [sp, #16]
 800a276:	9307      	str	r3, [sp, #28]
 800a278:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a27c:	931a      	str	r3, [sp, #104]	@ 0x68
 800a27e:	4654      	mov	r4, sl
 800a280:	2205      	movs	r2, #5
 800a282:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a286:	4853      	ldr	r0, [pc, #332]	@ (800a3d4 <_vfiprintf_r+0x21c>)
 800a288:	f7f5 ffc2 	bl	8000210 <memchr>
 800a28c:	9a04      	ldr	r2, [sp, #16]
 800a28e:	b9d8      	cbnz	r0, 800a2c8 <_vfiprintf_r+0x110>
 800a290:	06d1      	lsls	r1, r2, #27
 800a292:	bf44      	itt	mi
 800a294:	2320      	movmi	r3, #32
 800a296:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a29a:	0713      	lsls	r3, r2, #28
 800a29c:	bf44      	itt	mi
 800a29e:	232b      	movmi	r3, #43	@ 0x2b
 800a2a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a2a4:	f89a 3000 	ldrb.w	r3, [sl]
 800a2a8:	2b2a      	cmp	r3, #42	@ 0x2a
 800a2aa:	d015      	beq.n	800a2d8 <_vfiprintf_r+0x120>
 800a2ac:	9a07      	ldr	r2, [sp, #28]
 800a2ae:	4654      	mov	r4, sl
 800a2b0:	2000      	movs	r0, #0
 800a2b2:	f04f 0c0a 	mov.w	ip, #10
 800a2b6:	4621      	mov	r1, r4
 800a2b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a2bc:	3b30      	subs	r3, #48	@ 0x30
 800a2be:	2b09      	cmp	r3, #9
 800a2c0:	d94b      	bls.n	800a35a <_vfiprintf_r+0x1a2>
 800a2c2:	b1b0      	cbz	r0, 800a2f2 <_vfiprintf_r+0x13a>
 800a2c4:	9207      	str	r2, [sp, #28]
 800a2c6:	e014      	b.n	800a2f2 <_vfiprintf_r+0x13a>
 800a2c8:	eba0 0308 	sub.w	r3, r0, r8
 800a2cc:	fa09 f303 	lsl.w	r3, r9, r3
 800a2d0:	4313      	orrs	r3, r2
 800a2d2:	9304      	str	r3, [sp, #16]
 800a2d4:	46a2      	mov	sl, r4
 800a2d6:	e7d2      	b.n	800a27e <_vfiprintf_r+0xc6>
 800a2d8:	9b03      	ldr	r3, [sp, #12]
 800a2da:	1d19      	adds	r1, r3, #4
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	9103      	str	r1, [sp, #12]
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	bfbb      	ittet	lt
 800a2e4:	425b      	neglt	r3, r3
 800a2e6:	f042 0202 	orrlt.w	r2, r2, #2
 800a2ea:	9307      	strge	r3, [sp, #28]
 800a2ec:	9307      	strlt	r3, [sp, #28]
 800a2ee:	bfb8      	it	lt
 800a2f0:	9204      	strlt	r2, [sp, #16]
 800a2f2:	7823      	ldrb	r3, [r4, #0]
 800a2f4:	2b2e      	cmp	r3, #46	@ 0x2e
 800a2f6:	d10a      	bne.n	800a30e <_vfiprintf_r+0x156>
 800a2f8:	7863      	ldrb	r3, [r4, #1]
 800a2fa:	2b2a      	cmp	r3, #42	@ 0x2a
 800a2fc:	d132      	bne.n	800a364 <_vfiprintf_r+0x1ac>
 800a2fe:	9b03      	ldr	r3, [sp, #12]
 800a300:	1d1a      	adds	r2, r3, #4
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	9203      	str	r2, [sp, #12]
 800a306:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a30a:	3402      	adds	r4, #2
 800a30c:	9305      	str	r3, [sp, #20]
 800a30e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a3e4 <_vfiprintf_r+0x22c>
 800a312:	7821      	ldrb	r1, [r4, #0]
 800a314:	2203      	movs	r2, #3
 800a316:	4650      	mov	r0, sl
 800a318:	f7f5 ff7a 	bl	8000210 <memchr>
 800a31c:	b138      	cbz	r0, 800a32e <_vfiprintf_r+0x176>
 800a31e:	9b04      	ldr	r3, [sp, #16]
 800a320:	eba0 000a 	sub.w	r0, r0, sl
 800a324:	2240      	movs	r2, #64	@ 0x40
 800a326:	4082      	lsls	r2, r0
 800a328:	4313      	orrs	r3, r2
 800a32a:	3401      	adds	r4, #1
 800a32c:	9304      	str	r3, [sp, #16]
 800a32e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a332:	4829      	ldr	r0, [pc, #164]	@ (800a3d8 <_vfiprintf_r+0x220>)
 800a334:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a338:	2206      	movs	r2, #6
 800a33a:	f7f5 ff69 	bl	8000210 <memchr>
 800a33e:	2800      	cmp	r0, #0
 800a340:	d03f      	beq.n	800a3c2 <_vfiprintf_r+0x20a>
 800a342:	4b26      	ldr	r3, [pc, #152]	@ (800a3dc <_vfiprintf_r+0x224>)
 800a344:	bb1b      	cbnz	r3, 800a38e <_vfiprintf_r+0x1d6>
 800a346:	9b03      	ldr	r3, [sp, #12]
 800a348:	3307      	adds	r3, #7
 800a34a:	f023 0307 	bic.w	r3, r3, #7
 800a34e:	3308      	adds	r3, #8
 800a350:	9303      	str	r3, [sp, #12]
 800a352:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a354:	443b      	add	r3, r7
 800a356:	9309      	str	r3, [sp, #36]	@ 0x24
 800a358:	e76a      	b.n	800a230 <_vfiprintf_r+0x78>
 800a35a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a35e:	460c      	mov	r4, r1
 800a360:	2001      	movs	r0, #1
 800a362:	e7a8      	b.n	800a2b6 <_vfiprintf_r+0xfe>
 800a364:	2300      	movs	r3, #0
 800a366:	3401      	adds	r4, #1
 800a368:	9305      	str	r3, [sp, #20]
 800a36a:	4619      	mov	r1, r3
 800a36c:	f04f 0c0a 	mov.w	ip, #10
 800a370:	4620      	mov	r0, r4
 800a372:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a376:	3a30      	subs	r2, #48	@ 0x30
 800a378:	2a09      	cmp	r2, #9
 800a37a:	d903      	bls.n	800a384 <_vfiprintf_r+0x1cc>
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d0c6      	beq.n	800a30e <_vfiprintf_r+0x156>
 800a380:	9105      	str	r1, [sp, #20]
 800a382:	e7c4      	b.n	800a30e <_vfiprintf_r+0x156>
 800a384:	fb0c 2101 	mla	r1, ip, r1, r2
 800a388:	4604      	mov	r4, r0
 800a38a:	2301      	movs	r3, #1
 800a38c:	e7f0      	b.n	800a370 <_vfiprintf_r+0x1b8>
 800a38e:	ab03      	add	r3, sp, #12
 800a390:	9300      	str	r3, [sp, #0]
 800a392:	462a      	mov	r2, r5
 800a394:	4b12      	ldr	r3, [pc, #72]	@ (800a3e0 <_vfiprintf_r+0x228>)
 800a396:	a904      	add	r1, sp, #16
 800a398:	4630      	mov	r0, r6
 800a39a:	f7fd fba5 	bl	8007ae8 <_printf_float>
 800a39e:	4607      	mov	r7, r0
 800a3a0:	1c78      	adds	r0, r7, #1
 800a3a2:	d1d6      	bne.n	800a352 <_vfiprintf_r+0x19a>
 800a3a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a3a6:	07d9      	lsls	r1, r3, #31
 800a3a8:	d405      	bmi.n	800a3b6 <_vfiprintf_r+0x1fe>
 800a3aa:	89ab      	ldrh	r3, [r5, #12]
 800a3ac:	059a      	lsls	r2, r3, #22
 800a3ae:	d402      	bmi.n	800a3b6 <_vfiprintf_r+0x1fe>
 800a3b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a3b2:	f7fe f929 	bl	8008608 <__retarget_lock_release_recursive>
 800a3b6:	89ab      	ldrh	r3, [r5, #12]
 800a3b8:	065b      	lsls	r3, r3, #25
 800a3ba:	f53f af1f 	bmi.w	800a1fc <_vfiprintf_r+0x44>
 800a3be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a3c0:	e71e      	b.n	800a200 <_vfiprintf_r+0x48>
 800a3c2:	ab03      	add	r3, sp, #12
 800a3c4:	9300      	str	r3, [sp, #0]
 800a3c6:	462a      	mov	r2, r5
 800a3c8:	4b05      	ldr	r3, [pc, #20]	@ (800a3e0 <_vfiprintf_r+0x228>)
 800a3ca:	a904      	add	r1, sp, #16
 800a3cc:	4630      	mov	r0, r6
 800a3ce:	f7fd fe23 	bl	8008018 <_printf_i>
 800a3d2:	e7e4      	b.n	800a39e <_vfiprintf_r+0x1e6>
 800a3d4:	0800aa90 	.word	0x0800aa90
 800a3d8:	0800aa9a 	.word	0x0800aa9a
 800a3dc:	08007ae9 	.word	0x08007ae9
 800a3e0:	0800a195 	.word	0x0800a195
 800a3e4:	0800aa96 	.word	0x0800aa96

0800a3e8 <__swbuf_r>:
 800a3e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3ea:	460e      	mov	r6, r1
 800a3ec:	4614      	mov	r4, r2
 800a3ee:	4605      	mov	r5, r0
 800a3f0:	b118      	cbz	r0, 800a3fa <__swbuf_r+0x12>
 800a3f2:	6a03      	ldr	r3, [r0, #32]
 800a3f4:	b90b      	cbnz	r3, 800a3fa <__swbuf_r+0x12>
 800a3f6:	f7fd ffbb 	bl	8008370 <__sinit>
 800a3fa:	69a3      	ldr	r3, [r4, #24]
 800a3fc:	60a3      	str	r3, [r4, #8]
 800a3fe:	89a3      	ldrh	r3, [r4, #12]
 800a400:	071a      	lsls	r2, r3, #28
 800a402:	d501      	bpl.n	800a408 <__swbuf_r+0x20>
 800a404:	6923      	ldr	r3, [r4, #16]
 800a406:	b943      	cbnz	r3, 800a41a <__swbuf_r+0x32>
 800a408:	4621      	mov	r1, r4
 800a40a:	4628      	mov	r0, r5
 800a40c:	f000 f82a 	bl	800a464 <__swsetup_r>
 800a410:	b118      	cbz	r0, 800a41a <__swbuf_r+0x32>
 800a412:	f04f 37ff 	mov.w	r7, #4294967295
 800a416:	4638      	mov	r0, r7
 800a418:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a41a:	6823      	ldr	r3, [r4, #0]
 800a41c:	6922      	ldr	r2, [r4, #16]
 800a41e:	1a98      	subs	r0, r3, r2
 800a420:	6963      	ldr	r3, [r4, #20]
 800a422:	b2f6      	uxtb	r6, r6
 800a424:	4283      	cmp	r3, r0
 800a426:	4637      	mov	r7, r6
 800a428:	dc05      	bgt.n	800a436 <__swbuf_r+0x4e>
 800a42a:	4621      	mov	r1, r4
 800a42c:	4628      	mov	r0, r5
 800a42e:	f7ff fd99 	bl	8009f64 <_fflush_r>
 800a432:	2800      	cmp	r0, #0
 800a434:	d1ed      	bne.n	800a412 <__swbuf_r+0x2a>
 800a436:	68a3      	ldr	r3, [r4, #8]
 800a438:	3b01      	subs	r3, #1
 800a43a:	60a3      	str	r3, [r4, #8]
 800a43c:	6823      	ldr	r3, [r4, #0]
 800a43e:	1c5a      	adds	r2, r3, #1
 800a440:	6022      	str	r2, [r4, #0]
 800a442:	701e      	strb	r6, [r3, #0]
 800a444:	6962      	ldr	r2, [r4, #20]
 800a446:	1c43      	adds	r3, r0, #1
 800a448:	429a      	cmp	r2, r3
 800a44a:	d004      	beq.n	800a456 <__swbuf_r+0x6e>
 800a44c:	89a3      	ldrh	r3, [r4, #12]
 800a44e:	07db      	lsls	r3, r3, #31
 800a450:	d5e1      	bpl.n	800a416 <__swbuf_r+0x2e>
 800a452:	2e0a      	cmp	r6, #10
 800a454:	d1df      	bne.n	800a416 <__swbuf_r+0x2e>
 800a456:	4621      	mov	r1, r4
 800a458:	4628      	mov	r0, r5
 800a45a:	f7ff fd83 	bl	8009f64 <_fflush_r>
 800a45e:	2800      	cmp	r0, #0
 800a460:	d0d9      	beq.n	800a416 <__swbuf_r+0x2e>
 800a462:	e7d6      	b.n	800a412 <__swbuf_r+0x2a>

0800a464 <__swsetup_r>:
 800a464:	b538      	push	{r3, r4, r5, lr}
 800a466:	4b29      	ldr	r3, [pc, #164]	@ (800a50c <__swsetup_r+0xa8>)
 800a468:	4605      	mov	r5, r0
 800a46a:	6818      	ldr	r0, [r3, #0]
 800a46c:	460c      	mov	r4, r1
 800a46e:	b118      	cbz	r0, 800a478 <__swsetup_r+0x14>
 800a470:	6a03      	ldr	r3, [r0, #32]
 800a472:	b90b      	cbnz	r3, 800a478 <__swsetup_r+0x14>
 800a474:	f7fd ff7c 	bl	8008370 <__sinit>
 800a478:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a47c:	0719      	lsls	r1, r3, #28
 800a47e:	d422      	bmi.n	800a4c6 <__swsetup_r+0x62>
 800a480:	06da      	lsls	r2, r3, #27
 800a482:	d407      	bmi.n	800a494 <__swsetup_r+0x30>
 800a484:	2209      	movs	r2, #9
 800a486:	602a      	str	r2, [r5, #0]
 800a488:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a48c:	81a3      	strh	r3, [r4, #12]
 800a48e:	f04f 30ff 	mov.w	r0, #4294967295
 800a492:	e033      	b.n	800a4fc <__swsetup_r+0x98>
 800a494:	0758      	lsls	r0, r3, #29
 800a496:	d512      	bpl.n	800a4be <__swsetup_r+0x5a>
 800a498:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a49a:	b141      	cbz	r1, 800a4ae <__swsetup_r+0x4a>
 800a49c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a4a0:	4299      	cmp	r1, r3
 800a4a2:	d002      	beq.n	800a4aa <__swsetup_r+0x46>
 800a4a4:	4628      	mov	r0, r5
 800a4a6:	f7fe feff 	bl	80092a8 <_free_r>
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	6363      	str	r3, [r4, #52]	@ 0x34
 800a4ae:	89a3      	ldrh	r3, [r4, #12]
 800a4b0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a4b4:	81a3      	strh	r3, [r4, #12]
 800a4b6:	2300      	movs	r3, #0
 800a4b8:	6063      	str	r3, [r4, #4]
 800a4ba:	6923      	ldr	r3, [r4, #16]
 800a4bc:	6023      	str	r3, [r4, #0]
 800a4be:	89a3      	ldrh	r3, [r4, #12]
 800a4c0:	f043 0308 	orr.w	r3, r3, #8
 800a4c4:	81a3      	strh	r3, [r4, #12]
 800a4c6:	6923      	ldr	r3, [r4, #16]
 800a4c8:	b94b      	cbnz	r3, 800a4de <__swsetup_r+0x7a>
 800a4ca:	89a3      	ldrh	r3, [r4, #12]
 800a4cc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a4d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a4d4:	d003      	beq.n	800a4de <__swsetup_r+0x7a>
 800a4d6:	4621      	mov	r1, r4
 800a4d8:	4628      	mov	r0, r5
 800a4da:	f000 f883 	bl	800a5e4 <__smakebuf_r>
 800a4de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4e2:	f013 0201 	ands.w	r2, r3, #1
 800a4e6:	d00a      	beq.n	800a4fe <__swsetup_r+0x9a>
 800a4e8:	2200      	movs	r2, #0
 800a4ea:	60a2      	str	r2, [r4, #8]
 800a4ec:	6962      	ldr	r2, [r4, #20]
 800a4ee:	4252      	negs	r2, r2
 800a4f0:	61a2      	str	r2, [r4, #24]
 800a4f2:	6922      	ldr	r2, [r4, #16]
 800a4f4:	b942      	cbnz	r2, 800a508 <__swsetup_r+0xa4>
 800a4f6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a4fa:	d1c5      	bne.n	800a488 <__swsetup_r+0x24>
 800a4fc:	bd38      	pop	{r3, r4, r5, pc}
 800a4fe:	0799      	lsls	r1, r3, #30
 800a500:	bf58      	it	pl
 800a502:	6962      	ldrpl	r2, [r4, #20]
 800a504:	60a2      	str	r2, [r4, #8]
 800a506:	e7f4      	b.n	800a4f2 <__swsetup_r+0x8e>
 800a508:	2000      	movs	r0, #0
 800a50a:	e7f7      	b.n	800a4fc <__swsetup_r+0x98>
 800a50c:	20000034 	.word	0x20000034

0800a510 <_raise_r>:
 800a510:	291f      	cmp	r1, #31
 800a512:	b538      	push	{r3, r4, r5, lr}
 800a514:	4605      	mov	r5, r0
 800a516:	460c      	mov	r4, r1
 800a518:	d904      	bls.n	800a524 <_raise_r+0x14>
 800a51a:	2316      	movs	r3, #22
 800a51c:	6003      	str	r3, [r0, #0]
 800a51e:	f04f 30ff 	mov.w	r0, #4294967295
 800a522:	bd38      	pop	{r3, r4, r5, pc}
 800a524:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a526:	b112      	cbz	r2, 800a52e <_raise_r+0x1e>
 800a528:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a52c:	b94b      	cbnz	r3, 800a542 <_raise_r+0x32>
 800a52e:	4628      	mov	r0, r5
 800a530:	f000 f830 	bl	800a594 <_getpid_r>
 800a534:	4622      	mov	r2, r4
 800a536:	4601      	mov	r1, r0
 800a538:	4628      	mov	r0, r5
 800a53a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a53e:	f000 b817 	b.w	800a570 <_kill_r>
 800a542:	2b01      	cmp	r3, #1
 800a544:	d00a      	beq.n	800a55c <_raise_r+0x4c>
 800a546:	1c59      	adds	r1, r3, #1
 800a548:	d103      	bne.n	800a552 <_raise_r+0x42>
 800a54a:	2316      	movs	r3, #22
 800a54c:	6003      	str	r3, [r0, #0]
 800a54e:	2001      	movs	r0, #1
 800a550:	e7e7      	b.n	800a522 <_raise_r+0x12>
 800a552:	2100      	movs	r1, #0
 800a554:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a558:	4620      	mov	r0, r4
 800a55a:	4798      	blx	r3
 800a55c:	2000      	movs	r0, #0
 800a55e:	e7e0      	b.n	800a522 <_raise_r+0x12>

0800a560 <raise>:
 800a560:	4b02      	ldr	r3, [pc, #8]	@ (800a56c <raise+0xc>)
 800a562:	4601      	mov	r1, r0
 800a564:	6818      	ldr	r0, [r3, #0]
 800a566:	f7ff bfd3 	b.w	800a510 <_raise_r>
 800a56a:	bf00      	nop
 800a56c:	20000034 	.word	0x20000034

0800a570 <_kill_r>:
 800a570:	b538      	push	{r3, r4, r5, lr}
 800a572:	4d07      	ldr	r5, [pc, #28]	@ (800a590 <_kill_r+0x20>)
 800a574:	2300      	movs	r3, #0
 800a576:	4604      	mov	r4, r0
 800a578:	4608      	mov	r0, r1
 800a57a:	4611      	mov	r1, r2
 800a57c:	602b      	str	r3, [r5, #0]
 800a57e:	f7f8 fa21 	bl	80029c4 <_kill>
 800a582:	1c43      	adds	r3, r0, #1
 800a584:	d102      	bne.n	800a58c <_kill_r+0x1c>
 800a586:	682b      	ldr	r3, [r5, #0]
 800a588:	b103      	cbz	r3, 800a58c <_kill_r+0x1c>
 800a58a:	6023      	str	r3, [r4, #0]
 800a58c:	bd38      	pop	{r3, r4, r5, pc}
 800a58e:	bf00      	nop
 800a590:	200006f4 	.word	0x200006f4

0800a594 <_getpid_r>:
 800a594:	f7f8 ba0e 	b.w	80029b4 <_getpid>

0800a598 <__swhatbuf_r>:
 800a598:	b570      	push	{r4, r5, r6, lr}
 800a59a:	460c      	mov	r4, r1
 800a59c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5a0:	2900      	cmp	r1, #0
 800a5a2:	b096      	sub	sp, #88	@ 0x58
 800a5a4:	4615      	mov	r5, r2
 800a5a6:	461e      	mov	r6, r3
 800a5a8:	da0d      	bge.n	800a5c6 <__swhatbuf_r+0x2e>
 800a5aa:	89a3      	ldrh	r3, [r4, #12]
 800a5ac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a5b0:	f04f 0100 	mov.w	r1, #0
 800a5b4:	bf14      	ite	ne
 800a5b6:	2340      	movne	r3, #64	@ 0x40
 800a5b8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a5bc:	2000      	movs	r0, #0
 800a5be:	6031      	str	r1, [r6, #0]
 800a5c0:	602b      	str	r3, [r5, #0]
 800a5c2:	b016      	add	sp, #88	@ 0x58
 800a5c4:	bd70      	pop	{r4, r5, r6, pc}
 800a5c6:	466a      	mov	r2, sp
 800a5c8:	f000 f848 	bl	800a65c <_fstat_r>
 800a5cc:	2800      	cmp	r0, #0
 800a5ce:	dbec      	blt.n	800a5aa <__swhatbuf_r+0x12>
 800a5d0:	9901      	ldr	r1, [sp, #4]
 800a5d2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a5d6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a5da:	4259      	negs	r1, r3
 800a5dc:	4159      	adcs	r1, r3
 800a5de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a5e2:	e7eb      	b.n	800a5bc <__swhatbuf_r+0x24>

0800a5e4 <__smakebuf_r>:
 800a5e4:	898b      	ldrh	r3, [r1, #12]
 800a5e6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a5e8:	079d      	lsls	r5, r3, #30
 800a5ea:	4606      	mov	r6, r0
 800a5ec:	460c      	mov	r4, r1
 800a5ee:	d507      	bpl.n	800a600 <__smakebuf_r+0x1c>
 800a5f0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a5f4:	6023      	str	r3, [r4, #0]
 800a5f6:	6123      	str	r3, [r4, #16]
 800a5f8:	2301      	movs	r3, #1
 800a5fa:	6163      	str	r3, [r4, #20]
 800a5fc:	b003      	add	sp, #12
 800a5fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a600:	ab01      	add	r3, sp, #4
 800a602:	466a      	mov	r2, sp
 800a604:	f7ff ffc8 	bl	800a598 <__swhatbuf_r>
 800a608:	9f00      	ldr	r7, [sp, #0]
 800a60a:	4605      	mov	r5, r0
 800a60c:	4639      	mov	r1, r7
 800a60e:	4630      	mov	r0, r6
 800a610:	f7fe febe 	bl	8009390 <_malloc_r>
 800a614:	b948      	cbnz	r0, 800a62a <__smakebuf_r+0x46>
 800a616:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a61a:	059a      	lsls	r2, r3, #22
 800a61c:	d4ee      	bmi.n	800a5fc <__smakebuf_r+0x18>
 800a61e:	f023 0303 	bic.w	r3, r3, #3
 800a622:	f043 0302 	orr.w	r3, r3, #2
 800a626:	81a3      	strh	r3, [r4, #12]
 800a628:	e7e2      	b.n	800a5f0 <__smakebuf_r+0xc>
 800a62a:	89a3      	ldrh	r3, [r4, #12]
 800a62c:	6020      	str	r0, [r4, #0]
 800a62e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a632:	81a3      	strh	r3, [r4, #12]
 800a634:	9b01      	ldr	r3, [sp, #4]
 800a636:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a63a:	b15b      	cbz	r3, 800a654 <__smakebuf_r+0x70>
 800a63c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a640:	4630      	mov	r0, r6
 800a642:	f000 f81d 	bl	800a680 <_isatty_r>
 800a646:	b128      	cbz	r0, 800a654 <__smakebuf_r+0x70>
 800a648:	89a3      	ldrh	r3, [r4, #12]
 800a64a:	f023 0303 	bic.w	r3, r3, #3
 800a64e:	f043 0301 	orr.w	r3, r3, #1
 800a652:	81a3      	strh	r3, [r4, #12]
 800a654:	89a3      	ldrh	r3, [r4, #12]
 800a656:	431d      	orrs	r5, r3
 800a658:	81a5      	strh	r5, [r4, #12]
 800a65a:	e7cf      	b.n	800a5fc <__smakebuf_r+0x18>

0800a65c <_fstat_r>:
 800a65c:	b538      	push	{r3, r4, r5, lr}
 800a65e:	4d07      	ldr	r5, [pc, #28]	@ (800a67c <_fstat_r+0x20>)
 800a660:	2300      	movs	r3, #0
 800a662:	4604      	mov	r4, r0
 800a664:	4608      	mov	r0, r1
 800a666:	4611      	mov	r1, r2
 800a668:	602b      	str	r3, [r5, #0]
 800a66a:	f7f8 fa0b 	bl	8002a84 <_fstat>
 800a66e:	1c43      	adds	r3, r0, #1
 800a670:	d102      	bne.n	800a678 <_fstat_r+0x1c>
 800a672:	682b      	ldr	r3, [r5, #0]
 800a674:	b103      	cbz	r3, 800a678 <_fstat_r+0x1c>
 800a676:	6023      	str	r3, [r4, #0]
 800a678:	bd38      	pop	{r3, r4, r5, pc}
 800a67a:	bf00      	nop
 800a67c:	200006f4 	.word	0x200006f4

0800a680 <_isatty_r>:
 800a680:	b538      	push	{r3, r4, r5, lr}
 800a682:	4d06      	ldr	r5, [pc, #24]	@ (800a69c <_isatty_r+0x1c>)
 800a684:	2300      	movs	r3, #0
 800a686:	4604      	mov	r4, r0
 800a688:	4608      	mov	r0, r1
 800a68a:	602b      	str	r3, [r5, #0]
 800a68c:	f7f8 fa0a 	bl	8002aa4 <_isatty>
 800a690:	1c43      	adds	r3, r0, #1
 800a692:	d102      	bne.n	800a69a <_isatty_r+0x1a>
 800a694:	682b      	ldr	r3, [r5, #0]
 800a696:	b103      	cbz	r3, 800a69a <_isatty_r+0x1a>
 800a698:	6023      	str	r3, [r4, #0]
 800a69a:	bd38      	pop	{r3, r4, r5, pc}
 800a69c:	200006f4 	.word	0x200006f4

0800a6a0 <_init>:
 800a6a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6a2:	bf00      	nop
 800a6a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6a6:	bc08      	pop	{r3}
 800a6a8:	469e      	mov	lr, r3
 800a6aa:	4770      	bx	lr

0800a6ac <_fini>:
 800a6ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6ae:	bf00      	nop
 800a6b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6b2:	bc08      	pop	{r3}
 800a6b4:	469e      	mov	lr, r3
 800a6b6:	4770      	bx	lr
