

VerilogModule myModule("MyModule");

VerilogSymbol a("A", 4);

VerilogSymbol b("B", 4);

VerilogSymbol c("C", 4);

MyModule << a << b;

a = b + c;

NumberFormat<Float> FlE8M24(24,8);

a = (b -> FlE8M24) + (c -> Fl8M24);

std::cout << MyModule

// Implicit casts from symbol to VerilogTermExpression<Fixed>