#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Tue Dec 18 21:00:19 2018
# Process ID: 1472
# Log file: C:/Users/Juan/Desktop/JUEVES 15/MIPS 2018/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Juan/Desktop/JUEVES 15/MIPS 2018/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/Juan/Desktop/JUEVES 15/MIPS 2018/pa.fromNetlist.tcl}
# create_project -name monociclo -dir "C:/Users/Juan/Desktop/JUEVES 15/MIPS 2018/planAhead_run_1" -part xc3s100ecp132-5
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/Juan/Desktop/JUEVES 15/MIPS 2018/mips.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Juan/Desktop/JUEVES 15/MIPS 2018} }
# set_property target_constrs_file "mips.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Juan/Desktop/JUEVES 15/MIPS 2018/mips.ucf' to fileset 'constrs_1'
# add_files [list {mips.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s100ecp132-5
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design mips.ngc ...
WARNING:NetListWriters:298 - No output is written to mips.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Inst_Datapath/Inst_alu/aux<31 : 0> on
   block mips is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Inst_Datapath/Inst_controlador_io/Inst_anti_rebote1/Mcompar_svalid_cmp_lt0000
   _lut<8 : 1> on block mips is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Inst_Datapath/sInstruccion<25 : 15> on
   block mips is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Inst_Datapath/sPC1<31 : 3> on block mips
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus sTemps<12 : 0> on block mips is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file mips.edif ...
ngc2edif: Total memory usage is 108788 kilobytes

Parsing EDIF File [./planAhead_run_1/monociclo.data/cache/mips_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/monociclo.data/cache/mips_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
WARNING: [Netlist 29-43] Netlist 'mips' is not ideal for floorplanning, since the cellview 'mips' defined in file 'mips.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
Parsing UCF File [C:/Users/Juan/Desktop/JUEVES 15/MIPS 2018/mips.ucf]
Finished Parsing UCF File [C:/Users/Juan/Desktop/JUEVES 15/MIPS 2018/mips.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: a01f8b6a
link_design: Time (s): elapsed = 00:00:18 . Memory (MB): peak = 550.895 ; gain = 138.777
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See C:/Users/Juan/Desktop/JUEVES 15/MIPS 2018\planAhead_pid1472.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Dec 18 21:30:52 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
