vendor_name = ModelSim
source_file = 1, D:/alterafiles/lab_02_coa/in1Lab/dec3to8.vhd
source_file = 1, D:/alterafiles/lab_02_coa/in1Lab/db/dec3to8.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = dec3to8
instance = comp, \output[0]~output , output[0]~output, dec3to8, 1
instance = comp, \output[1]~output , output[1]~output, dec3to8, 1
instance = comp, \output[2]~output , output[2]~output, dec3to8, 1
instance = comp, \output[3]~output , output[3]~output, dec3to8, 1
instance = comp, \output[4]~output , output[4]~output, dec3to8, 1
instance = comp, \output[5]~output , output[5]~output, dec3to8, 1
instance = comp, \output[6]~output , output[6]~output, dec3to8, 1
instance = comp, \output[7]~output , output[7]~output, dec3to8, 1
instance = comp, \input[1]~input , input[1]~input, dec3to8, 1
instance = comp, \input[0]~input , input[0]~input, dec3to8, 1
instance = comp, \input[2]~input , input[2]~input, dec3to8, 1
instance = comp, \Equal6~0 , Equal6~0, dec3to8, 1
instance = comp, \Equal6~1 , Equal6~1, dec3to8, 1
instance = comp, \Equal6~2 , Equal6~2, dec3to8, 1
instance = comp, \Equal6~3 , Equal6~3, dec3to8, 1
instance = comp, \Equal6~4 , Equal6~4, dec3to8, 1
instance = comp, \output~0 , output~0, dec3to8, 1
instance = comp, \Equal6~5 , Equal6~5, dec3to8, 1
instance = comp, \output~1 , output~1, dec3to8, 1
