
MPC_12_11.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000048b4  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  08004a4c  08004a4c  00014a4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a88  08004a88  000200e8  2**0
                  CONTENTS
  4 .ARM          00000000  08004a88  08004a88  000200e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004a88  08004a88  000200e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a88  08004a88  00014a88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004a8c  08004a8c  00014a8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000e8  20000000  08004a90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000380  200000e8  08004b78  000200e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000468  08004b78  00020468  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b9ef  00000000  00000000  00020118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002fc4  00000000  00000000  0003bb07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00015b68  00000000  00000000  0003eacb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000bf0  00000000  00000000  00054638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002b38  00000000  00000000  00055228  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021982  00000000  00000000  00057d60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c88e  00000000  00000000  000796e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d3208  00000000  00000000  00095f70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00169178  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002d78  00000000  00000000  001691cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	200000e8 	.word	0x200000e8
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08004a34 	.word	0x08004a34

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	200000ec 	.word	0x200000ec
 80001d4:	08004a34 	.word	0x08004a34

080001d8 <__aeabi_dmul>:
 80001d8:	b570      	push	{r4, r5, r6, lr}
 80001da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80001e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001e6:	bf1d      	ittte	ne
 80001e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001ec:	ea94 0f0c 	teqne	r4, ip
 80001f0:	ea95 0f0c 	teqne	r5, ip
 80001f4:	f000 f8de 	bleq	80003b4 <__aeabi_dmul+0x1dc>
 80001f8:	442c      	add	r4, r5
 80001fa:	ea81 0603 	eor.w	r6, r1, r3
 80001fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000202:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000206:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800020a:	bf18      	it	ne
 800020c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000210:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000214:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000218:	d038      	beq.n	800028c <__aeabi_dmul+0xb4>
 800021a:	fba0 ce02 	umull	ip, lr, r0, r2
 800021e:	f04f 0500 	mov.w	r5, #0
 8000222:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000226:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800022a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800022e:	f04f 0600 	mov.w	r6, #0
 8000232:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000236:	f09c 0f00 	teq	ip, #0
 800023a:	bf18      	it	ne
 800023c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000240:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000244:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000248:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800024c:	d204      	bcs.n	8000258 <__aeabi_dmul+0x80>
 800024e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000252:	416d      	adcs	r5, r5
 8000254:	eb46 0606 	adc.w	r6, r6, r6
 8000258:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800025c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000260:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000264:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000268:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800026c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000270:	bf88      	it	hi
 8000272:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000276:	d81e      	bhi.n	80002b6 <__aeabi_dmul+0xde>
 8000278:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	bd70      	pop	{r4, r5, r6, pc}
 800028c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000290:	ea46 0101 	orr.w	r1, r6, r1
 8000294:	ea40 0002 	orr.w	r0, r0, r2
 8000298:	ea81 0103 	eor.w	r1, r1, r3
 800029c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002a0:	bfc2      	ittt	gt
 80002a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002aa:	bd70      	popgt	{r4, r5, r6, pc}
 80002ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002b0:	f04f 0e00 	mov.w	lr, #0
 80002b4:	3c01      	subs	r4, #1
 80002b6:	f300 80ab 	bgt.w	8000410 <__aeabi_dmul+0x238>
 80002ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002be:	bfde      	ittt	le
 80002c0:	2000      	movle	r0, #0
 80002c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002c6:	bd70      	pople	{r4, r5, r6, pc}
 80002c8:	f1c4 0400 	rsb	r4, r4, #0
 80002cc:	3c20      	subs	r4, #32
 80002ce:	da35      	bge.n	800033c <__aeabi_dmul+0x164>
 80002d0:	340c      	adds	r4, #12
 80002d2:	dc1b      	bgt.n	800030c <__aeabi_dmul+0x134>
 80002d4:	f104 0414 	add.w	r4, r4, #20
 80002d8:	f1c4 0520 	rsb	r5, r4, #32
 80002dc:	fa00 f305 	lsl.w	r3, r0, r5
 80002e0:	fa20 f004 	lsr.w	r0, r0, r4
 80002e4:	fa01 f205 	lsl.w	r2, r1, r5
 80002e8:	ea40 0002 	orr.w	r0, r0, r2
 80002ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80002f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002f8:	fa21 f604 	lsr.w	r6, r1, r4
 80002fc:	eb42 0106 	adc.w	r1, r2, r6
 8000300:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000304:	bf08      	it	eq
 8000306:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800030a:	bd70      	pop	{r4, r5, r6, pc}
 800030c:	f1c4 040c 	rsb	r4, r4, #12
 8000310:	f1c4 0520 	rsb	r5, r4, #32
 8000314:	fa00 f304 	lsl.w	r3, r0, r4
 8000318:	fa20 f005 	lsr.w	r0, r0, r5
 800031c:	fa01 f204 	lsl.w	r2, r1, r4
 8000320:	ea40 0002 	orr.w	r0, r0, r2
 8000324:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000328:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000334:	bf08      	it	eq
 8000336:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800033a:	bd70      	pop	{r4, r5, r6, pc}
 800033c:	f1c4 0520 	rsb	r5, r4, #32
 8000340:	fa00 f205 	lsl.w	r2, r0, r5
 8000344:	ea4e 0e02 	orr.w	lr, lr, r2
 8000348:	fa20 f304 	lsr.w	r3, r0, r4
 800034c:	fa01 f205 	lsl.w	r2, r1, r5
 8000350:	ea43 0302 	orr.w	r3, r3, r2
 8000354:	fa21 f004 	lsr.w	r0, r1, r4
 8000358:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800035c:	fa21 f204 	lsr.w	r2, r1, r4
 8000360:	ea20 0002 	bic.w	r0, r0, r2
 8000364:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000368:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800036c:	bf08      	it	eq
 800036e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000372:	bd70      	pop	{r4, r5, r6, pc}
 8000374:	f094 0f00 	teq	r4, #0
 8000378:	d10f      	bne.n	800039a <__aeabi_dmul+0x1c2>
 800037a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800037e:	0040      	lsls	r0, r0, #1
 8000380:	eb41 0101 	adc.w	r1, r1, r1
 8000384:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000388:	bf08      	it	eq
 800038a:	3c01      	subeq	r4, #1
 800038c:	d0f7      	beq.n	800037e <__aeabi_dmul+0x1a6>
 800038e:	ea41 0106 	orr.w	r1, r1, r6
 8000392:	f095 0f00 	teq	r5, #0
 8000396:	bf18      	it	ne
 8000398:	4770      	bxne	lr
 800039a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800039e:	0052      	lsls	r2, r2, #1
 80003a0:	eb43 0303 	adc.w	r3, r3, r3
 80003a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003a8:	bf08      	it	eq
 80003aa:	3d01      	subeq	r5, #1
 80003ac:	d0f7      	beq.n	800039e <__aeabi_dmul+0x1c6>
 80003ae:	ea43 0306 	orr.w	r3, r3, r6
 80003b2:	4770      	bx	lr
 80003b4:	ea94 0f0c 	teq	r4, ip
 80003b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003bc:	bf18      	it	ne
 80003be:	ea95 0f0c 	teqne	r5, ip
 80003c2:	d00c      	beq.n	80003de <__aeabi_dmul+0x206>
 80003c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003c8:	bf18      	it	ne
 80003ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ce:	d1d1      	bne.n	8000374 <__aeabi_dmul+0x19c>
 80003d0:	ea81 0103 	eor.w	r1, r1, r3
 80003d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d8:	f04f 0000 	mov.w	r0, #0
 80003dc:	bd70      	pop	{r4, r5, r6, pc}
 80003de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003e2:	bf06      	itte	eq
 80003e4:	4610      	moveq	r0, r2
 80003e6:	4619      	moveq	r1, r3
 80003e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ec:	d019      	beq.n	8000422 <__aeabi_dmul+0x24a>
 80003ee:	ea94 0f0c 	teq	r4, ip
 80003f2:	d102      	bne.n	80003fa <__aeabi_dmul+0x222>
 80003f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003f8:	d113      	bne.n	8000422 <__aeabi_dmul+0x24a>
 80003fa:	ea95 0f0c 	teq	r5, ip
 80003fe:	d105      	bne.n	800040c <__aeabi_dmul+0x234>
 8000400:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000404:	bf1c      	itt	ne
 8000406:	4610      	movne	r0, r2
 8000408:	4619      	movne	r1, r3
 800040a:	d10a      	bne.n	8000422 <__aeabi_dmul+0x24a>
 800040c:	ea81 0103 	eor.w	r1, r1, r3
 8000410:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000414:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd70      	pop	{r4, r5, r6, pc}
 8000422:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000426:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800042a:	bd70      	pop	{r4, r5, r6, pc}

0800042c <__aeabi_drsub>:
 800042c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000430:	e002      	b.n	8000438 <__adddf3>
 8000432:	bf00      	nop

08000434 <__aeabi_dsub>:
 8000434:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000438 <__adddf3>:
 8000438:	b530      	push	{r4, r5, lr}
 800043a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800043e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000442:	ea94 0f05 	teq	r4, r5
 8000446:	bf08      	it	eq
 8000448:	ea90 0f02 	teqeq	r0, r2
 800044c:	bf1f      	itttt	ne
 800044e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000452:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000456:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800045a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800045e:	f000 80e2 	beq.w	8000626 <__adddf3+0x1ee>
 8000462:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000466:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800046a:	bfb8      	it	lt
 800046c:	426d      	neglt	r5, r5
 800046e:	dd0c      	ble.n	800048a <__adddf3+0x52>
 8000470:	442c      	add	r4, r5
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	ea82 0000 	eor.w	r0, r2, r0
 800047e:	ea83 0101 	eor.w	r1, r3, r1
 8000482:	ea80 0202 	eor.w	r2, r0, r2
 8000486:	ea81 0303 	eor.w	r3, r1, r3
 800048a:	2d36      	cmp	r5, #54	; 0x36
 800048c:	bf88      	it	hi
 800048e:	bd30      	pophi	{r4, r5, pc}
 8000490:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000494:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000498:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800049c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004a0:	d002      	beq.n	80004a8 <__adddf3+0x70>
 80004a2:	4240      	negs	r0, r0
 80004a4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004ac:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004b0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004b4:	d002      	beq.n	80004bc <__adddf3+0x84>
 80004b6:	4252      	negs	r2, r2
 80004b8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004bc:	ea94 0f05 	teq	r4, r5
 80004c0:	f000 80a7 	beq.w	8000612 <__adddf3+0x1da>
 80004c4:	f1a4 0401 	sub.w	r4, r4, #1
 80004c8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004cc:	db0d      	blt.n	80004ea <__adddf3+0xb2>
 80004ce:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004d2:	fa22 f205 	lsr.w	r2, r2, r5
 80004d6:	1880      	adds	r0, r0, r2
 80004d8:	f141 0100 	adc.w	r1, r1, #0
 80004dc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004e0:	1880      	adds	r0, r0, r2
 80004e2:	fa43 f305 	asr.w	r3, r3, r5
 80004e6:	4159      	adcs	r1, r3
 80004e8:	e00e      	b.n	8000508 <__adddf3+0xd0>
 80004ea:	f1a5 0520 	sub.w	r5, r5, #32
 80004ee:	f10e 0e20 	add.w	lr, lr, #32
 80004f2:	2a01      	cmp	r2, #1
 80004f4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004f8:	bf28      	it	cs
 80004fa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004fe:	fa43 f305 	asr.w	r3, r3, r5
 8000502:	18c0      	adds	r0, r0, r3
 8000504:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	d507      	bpl.n	800051e <__adddf3+0xe6>
 800050e:	f04f 0e00 	mov.w	lr, #0
 8000512:	f1dc 0c00 	rsbs	ip, ip, #0
 8000516:	eb7e 0000 	sbcs.w	r0, lr, r0
 800051a:	eb6e 0101 	sbc.w	r1, lr, r1
 800051e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000522:	d31b      	bcc.n	800055c <__adddf3+0x124>
 8000524:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000528:	d30c      	bcc.n	8000544 <__adddf3+0x10c>
 800052a:	0849      	lsrs	r1, r1, #1
 800052c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000530:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000534:	f104 0401 	add.w	r4, r4, #1
 8000538:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800053c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000540:	f080 809a 	bcs.w	8000678 <__adddf3+0x240>
 8000544:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000548:	bf08      	it	eq
 800054a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800054e:	f150 0000 	adcs.w	r0, r0, #0
 8000552:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000556:	ea41 0105 	orr.w	r1, r1, r5
 800055a:	bd30      	pop	{r4, r5, pc}
 800055c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000560:	4140      	adcs	r0, r0
 8000562:	eb41 0101 	adc.w	r1, r1, r1
 8000566:	3c01      	subs	r4, #1
 8000568:	bf28      	it	cs
 800056a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800056e:	d2e9      	bcs.n	8000544 <__adddf3+0x10c>
 8000570:	f091 0f00 	teq	r1, #0
 8000574:	bf04      	itt	eq
 8000576:	4601      	moveq	r1, r0
 8000578:	2000      	moveq	r0, #0
 800057a:	fab1 f381 	clz	r3, r1
 800057e:	bf08      	it	eq
 8000580:	3320      	addeq	r3, #32
 8000582:	f1a3 030b 	sub.w	r3, r3, #11
 8000586:	f1b3 0220 	subs.w	r2, r3, #32
 800058a:	da0c      	bge.n	80005a6 <__adddf3+0x16e>
 800058c:	320c      	adds	r2, #12
 800058e:	dd08      	ble.n	80005a2 <__adddf3+0x16a>
 8000590:	f102 0c14 	add.w	ip, r2, #20
 8000594:	f1c2 020c 	rsb	r2, r2, #12
 8000598:	fa01 f00c 	lsl.w	r0, r1, ip
 800059c:	fa21 f102 	lsr.w	r1, r1, r2
 80005a0:	e00c      	b.n	80005bc <__adddf3+0x184>
 80005a2:	f102 0214 	add.w	r2, r2, #20
 80005a6:	bfd8      	it	le
 80005a8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ac:	fa01 f102 	lsl.w	r1, r1, r2
 80005b0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005b4:	bfdc      	itt	le
 80005b6:	ea41 010c 	orrle.w	r1, r1, ip
 80005ba:	4090      	lslle	r0, r2
 80005bc:	1ae4      	subs	r4, r4, r3
 80005be:	bfa2      	ittt	ge
 80005c0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005c4:	4329      	orrge	r1, r5
 80005c6:	bd30      	popge	{r4, r5, pc}
 80005c8:	ea6f 0404 	mvn.w	r4, r4
 80005cc:	3c1f      	subs	r4, #31
 80005ce:	da1c      	bge.n	800060a <__adddf3+0x1d2>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc0e      	bgt.n	80005f2 <__adddf3+0x1ba>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0220 	rsb	r2, r4, #32
 80005dc:	fa20 f004 	lsr.w	r0, r0, r4
 80005e0:	fa01 f302 	lsl.w	r3, r1, r2
 80005e4:	ea40 0003 	orr.w	r0, r0, r3
 80005e8:	fa21 f304 	lsr.w	r3, r1, r4
 80005ec:	ea45 0103 	orr.w	r1, r5, r3
 80005f0:	bd30      	pop	{r4, r5, pc}
 80005f2:	f1c4 040c 	rsb	r4, r4, #12
 80005f6:	f1c4 0220 	rsb	r2, r4, #32
 80005fa:	fa20 f002 	lsr.w	r0, r0, r2
 80005fe:	fa01 f304 	lsl.w	r3, r1, r4
 8000602:	ea40 0003 	orr.w	r0, r0, r3
 8000606:	4629      	mov	r1, r5
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	fa21 f004 	lsr.w	r0, r1, r4
 800060e:	4629      	mov	r1, r5
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	f094 0f00 	teq	r4, #0
 8000616:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800061a:	bf06      	itte	eq
 800061c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000620:	3401      	addeq	r4, #1
 8000622:	3d01      	subne	r5, #1
 8000624:	e74e      	b.n	80004c4 <__adddf3+0x8c>
 8000626:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800062a:	bf18      	it	ne
 800062c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000630:	d029      	beq.n	8000686 <__adddf3+0x24e>
 8000632:	ea94 0f05 	teq	r4, r5
 8000636:	bf08      	it	eq
 8000638:	ea90 0f02 	teqeq	r0, r2
 800063c:	d005      	beq.n	800064a <__adddf3+0x212>
 800063e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000642:	bf04      	itt	eq
 8000644:	4619      	moveq	r1, r3
 8000646:	4610      	moveq	r0, r2
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	ea91 0f03 	teq	r1, r3
 800064e:	bf1e      	ittt	ne
 8000650:	2100      	movne	r1, #0
 8000652:	2000      	movne	r0, #0
 8000654:	bd30      	popne	{r4, r5, pc}
 8000656:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800065a:	d105      	bne.n	8000668 <__adddf3+0x230>
 800065c:	0040      	lsls	r0, r0, #1
 800065e:	4149      	adcs	r1, r1
 8000660:	bf28      	it	cs
 8000662:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000666:	bd30      	pop	{r4, r5, pc}
 8000668:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800066c:	bf3c      	itt	cc
 800066e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000672:	bd30      	popcc	{r4, r5, pc}
 8000674:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000678:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800067c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000680:	f04f 0000 	mov.w	r0, #0
 8000684:	bd30      	pop	{r4, r5, pc}
 8000686:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800068a:	bf1a      	itte	ne
 800068c:	4619      	movne	r1, r3
 800068e:	4610      	movne	r0, r2
 8000690:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000694:	bf1c      	itt	ne
 8000696:	460b      	movne	r3, r1
 8000698:	4602      	movne	r2, r0
 800069a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800069e:	bf06      	itte	eq
 80006a0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006a4:	ea91 0f03 	teqeq	r1, r3
 80006a8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006ac:	bd30      	pop	{r4, r5, pc}
 80006ae:	bf00      	nop

080006b0 <__aeabi_ui2d>:
 80006b0:	f090 0f00 	teq	r0, #0
 80006b4:	bf04      	itt	eq
 80006b6:	2100      	moveq	r1, #0
 80006b8:	4770      	bxeq	lr
 80006ba:	b530      	push	{r4, r5, lr}
 80006bc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006c0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006c4:	f04f 0500 	mov.w	r5, #0
 80006c8:	f04f 0100 	mov.w	r1, #0
 80006cc:	e750      	b.n	8000570 <__adddf3+0x138>
 80006ce:	bf00      	nop

080006d0 <__aeabi_i2d>:
 80006d0:	f090 0f00 	teq	r0, #0
 80006d4:	bf04      	itt	eq
 80006d6:	2100      	moveq	r1, #0
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006e4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006e8:	bf48      	it	mi
 80006ea:	4240      	negmi	r0, r0
 80006ec:	f04f 0100 	mov.w	r1, #0
 80006f0:	e73e      	b.n	8000570 <__adddf3+0x138>
 80006f2:	bf00      	nop

080006f4 <__aeabi_f2d>:
 80006f4:	0042      	lsls	r2, r0, #1
 80006f6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006fa:	ea4f 0131 	mov.w	r1, r1, rrx
 80006fe:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000702:	bf1f      	itttt	ne
 8000704:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000708:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800070c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000710:	4770      	bxne	lr
 8000712:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000716:	bf08      	it	eq
 8000718:	4770      	bxeq	lr
 800071a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800071e:	bf04      	itt	eq
 8000720:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000724:	4770      	bxeq	lr
 8000726:	b530      	push	{r4, r5, lr}
 8000728:	f44f 7460 	mov.w	r4, #896	; 0x380
 800072c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	e71c      	b.n	8000570 <__adddf3+0x138>
 8000736:	bf00      	nop

08000738 <__aeabi_ul2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f04f 0500 	mov.w	r5, #0
 8000746:	e00a      	b.n	800075e <__aeabi_l2d+0x16>

08000748 <__aeabi_l2d>:
 8000748:	ea50 0201 	orrs.w	r2, r0, r1
 800074c:	bf08      	it	eq
 800074e:	4770      	bxeq	lr
 8000750:	b530      	push	{r4, r5, lr}
 8000752:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000756:	d502      	bpl.n	800075e <__aeabi_l2d+0x16>
 8000758:	4240      	negs	r0, r0
 800075a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800075e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000762:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000766:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800076a:	f43f aed8 	beq.w	800051e <__adddf3+0xe6>
 800076e:	f04f 0203 	mov.w	r2, #3
 8000772:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000776:	bf18      	it	ne
 8000778:	3203      	addne	r2, #3
 800077a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800077e:	bf18      	it	ne
 8000780:	3203      	addne	r2, #3
 8000782:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000786:	f1c2 0320 	rsb	r3, r2, #32
 800078a:	fa00 fc03 	lsl.w	ip, r0, r3
 800078e:	fa20 f002 	lsr.w	r0, r0, r2
 8000792:	fa01 fe03 	lsl.w	lr, r1, r3
 8000796:	ea40 000e 	orr.w	r0, r0, lr
 800079a:	fa21 f102 	lsr.w	r1, r1, r2
 800079e:	4414      	add	r4, r2
 80007a0:	e6bd      	b.n	800051e <__adddf3+0xe6>
 80007a2:	bf00      	nop

080007a4 <__aeabi_d2uiz>:
 80007a4:	004a      	lsls	r2, r1, #1
 80007a6:	d211      	bcs.n	80007cc <__aeabi_d2uiz+0x28>
 80007a8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80007ac:	d211      	bcs.n	80007d2 <__aeabi_d2uiz+0x2e>
 80007ae:	d50d      	bpl.n	80007cc <__aeabi_d2uiz+0x28>
 80007b0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80007b4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80007b8:	d40e      	bmi.n	80007d8 <__aeabi_d2uiz+0x34>
 80007ba:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007be:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80007c2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80007c6:	fa23 f002 	lsr.w	r0, r3, r2
 80007ca:	4770      	bx	lr
 80007cc:	f04f 0000 	mov.w	r0, #0
 80007d0:	4770      	bx	lr
 80007d2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80007d6:	d102      	bne.n	80007de <__aeabi_d2uiz+0x3a>
 80007d8:	f04f 30ff 	mov.w	r0, #4294967295
 80007dc:	4770      	bx	lr
 80007de:	f04f 0000 	mov.w	r0, #0
 80007e2:	4770      	bx	lr

080007e4 <__aeabi_d2f>:
 80007e4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007e8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80007ec:	bf24      	itt	cs
 80007ee:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80007f2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80007f6:	d90d      	bls.n	8000814 <__aeabi_d2f+0x30>
 80007f8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80007fc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000800:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000804:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000808:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800080c:	bf08      	it	eq
 800080e:	f020 0001 	biceq.w	r0, r0, #1
 8000812:	4770      	bx	lr
 8000814:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000818:	d121      	bne.n	800085e <__aeabi_d2f+0x7a>
 800081a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800081e:	bfbc      	itt	lt
 8000820:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000824:	4770      	bxlt	lr
 8000826:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800082a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800082e:	f1c2 0218 	rsb	r2, r2, #24
 8000832:	f1c2 0c20 	rsb	ip, r2, #32
 8000836:	fa10 f30c 	lsls.w	r3, r0, ip
 800083a:	fa20 f002 	lsr.w	r0, r0, r2
 800083e:	bf18      	it	ne
 8000840:	f040 0001 	orrne.w	r0, r0, #1
 8000844:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000848:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800084c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000850:	ea40 000c 	orr.w	r0, r0, ip
 8000854:	fa23 f302 	lsr.w	r3, r3, r2
 8000858:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800085c:	e7cc      	b.n	80007f8 <__aeabi_d2f+0x14>
 800085e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000862:	d107      	bne.n	8000874 <__aeabi_d2f+0x90>
 8000864:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000868:	bf1e      	ittt	ne
 800086a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800086e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000872:	4770      	bxne	lr
 8000874:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000878:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800087c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000880:	4770      	bx	lr
 8000882:	bf00      	nop

08000884 <SVPWM.part.0>:
 *
 */
void SVPWM(){
	//	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
	if(run == 1){
		n = (uint8_t)(floor(wt/60))+1;
 8000884:	4a9f      	ldr	r2, [pc, #636]	; (8000b04 <SVPWM.part.0+0x280>)
 8000886:	4ba0      	ldr	r3, [pc, #640]	; (8000b08 <SVPWM.part.0+0x284>)

		T1 = (uint16_t)(V*sin2(n*60 - wt)/1000);
 8000888:	48a0      	ldr	r0, [pc, #640]	; (8000b0c <SVPWM.part.0+0x288>)
void SVPWM(){
 800088a:	b4f0      	push	{r4, r5, r6, r7}
		n = (uint8_t)(floor(wt/60))+1;
 800088c:	8814      	ldrh	r4, [r2, #0]
 800088e:	4da0      	ldr	r5, [pc, #640]	; (8000b10 <SVPWM.part.0+0x28c>)
		T1 = (uint16_t)(V*sin2(n*60 - wt)/1000);
 8000890:	8800      	ldrh	r0, [r0, #0]
		n = (uint8_t)(floor(wt/60))+1;
 8000892:	fba3 2304 	umull	r2, r3, r3, r4
 8000896:	095b      	lsrs	r3, r3, #5
 8000898:	3301      	adds	r3, #1
 800089a:	b2db      	uxtb	r3, r3
		T1 = (uint16_t)(V*sin2(n*60 - wt)/1000);
 800089c:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
 80008a0:	ebc4 0181 	rsb	r1, r4, r1, lsl #2
 80008a4:	b20a      	sxth	r2, r1
		n = (uint8_t)(floor(wt/60))+1;
 80008a6:	702b      	strb	r3, [r5, #0]
		T1 = (uint16_t)(V*sin2(n*60 - wt)/1000);
 80008a8:	b28d      	uxth	r5, r1
		return ((360+theta) - 360*(1+(theta/360)));
 80008aa:	499a      	ldr	r1, [pc, #616]	; (8000b14 <SVPWM.part.0+0x290>)
	if(theta < 0){
 80008ac:	2a00      	cmp	r2, #0
		return ((360+theta) - 360*(1+(theta/360)));
 80008ae:	fb81 6102 	smull	r6, r1, r1, r2
	if(theta < 0){
 80008b2:	f2c0 80cb 	blt.w	8000a4c <SVPWM.part.0+0x1c8>
		return (theta - 360*(theta/360));
 80008b6:	4411      	add	r1, r2
 80008b8:	17d2      	asrs	r2, r2, #31
 80008ba:	ebc2 2221 	rsb	r2, r2, r1, asr #8
 80008be:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80008c2:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 80008c6:	eba5 02c2 	sub.w	r2, r5, r2, lsl #3
 80008ca:	b295      	uxth	r5, r2
 80008cc:	b212      	sxth	r2, r2
  if(theta <= 90){
 80008ce:	2a5a      	cmp	r2, #90	; 0x5a
 80008d0:	dd12      	ble.n	80008f8 <SVPWM.part.0+0x74>
  } else if(theta > 90 && theta <=180){
 80008d2:	f1a5 015b 	sub.w	r1, r5, #91	; 0x5b
 80008d6:	2959      	cmp	r1, #89	; 0x59
 80008d8:	d90c      	bls.n	80008f4 <SVPWM.part.0+0x70>
  } else if(theta > 180 && theta <= 270){
 80008da:	3db5      	subs	r5, #181	; 0xb5
 80008dc:	2d59      	cmp	r5, #89	; 0x59
    return -sinTable[theta - 180];
 80008de:	bf98      	it	ls
 80008e0:	3ab4      	subls	r2, #180	; 0xb4
    return -sinTable[360 - theta];
 80008e2:	4d8d      	ldr	r5, [pc, #564]	; (8000b18 <SVPWM.part.0+0x294>)
 80008e4:	bf88      	it	hi
 80008e6:	f5c2 72b4 	rsbhi	r2, r2, #360	; 0x168
 80008ea:	f835 2012 	ldrh.w	r2, [r5, r2, lsl #1]
 80008ee:	4252      	negs	r2, r2
 80008f0:	b212      	sxth	r2, r2
 80008f2:	e004      	b.n	80008fe <SVPWM.part.0+0x7a>
    return sinTable[180 - theta];
 80008f4:	f1c2 02b4 	rsb	r2, r2, #180	; 0xb4
 80008f8:	4d87      	ldr	r5, [pc, #540]	; (8000b18 <SVPWM.part.0+0x294>)
 80008fa:	f935 2012 	ldrsh.w	r2, [r5, r2, lsl #1]
		T1 = (uint16_t)(V*sin2(n*60 - wt)/1000);
 80008fe:	4987      	ldr	r1, [pc, #540]	; (8000b1c <SVPWM.part.0+0x298>)
 8000900:	4e87      	ldr	r6, [pc, #540]	; (8000b20 <SVPWM.part.0+0x29c>)
 8000902:	fb00 f202 	mul.w	r2, r0, r2
 8000906:	fb81 7102 	smull	r7, r1, r1, r2
 800090a:	17d2      	asrs	r2, r2, #31
 800090c:	ebc2 11a1 	rsb	r1, r2, r1, asr #6
		T2 = (uint16_t)(V*sin2(wt - ((n-1)*60))/1000);
 8000910:	3b01      	subs	r3, #1
 8000912:	b28f      	uxth	r7, r1
 8000914:	eba3 1303 	sub.w	r3, r3, r3, lsl #4
 8000918:	eb04 0383 	add.w	r3, r4, r3, lsl #2
		T1 = (uint16_t)(V*sin2(n*60 - wt)/1000);
 800091c:	6037      	str	r7, [r6, #0]
		return ((360+theta) - 360*(1+(theta/360)));
 800091e:	4e7d      	ldr	r6, [pc, #500]	; (8000b14 <SVPWM.part.0+0x290>)
		T2 = (uint16_t)(V*sin2(wt - ((n-1)*60))/1000);
 8000920:	b21a      	sxth	r2, r3
		return ((360+theta) - 360*(1+(theta/360)));
 8000922:	fb86 c602 	smull	ip, r6, r6, r2
 8000926:	4416      	add	r6, r2
	if(theta < 0){
 8000928:	2a00      	cmp	r2, #0
		return ((360+theta) - 360*(1+(theta/360)));
 800092a:	ea4f 72e2 	mov.w	r2, r2, asr #31
		T1 = (uint16_t)(V*sin2(n*60 - wt)/1000);
 800092e:	4639      	mov	r1, r7
		T2 = (uint16_t)(V*sin2(wt - ((n-1)*60))/1000);
 8000930:	b29b      	uxth	r3, r3
		return ((360+theta) - 360*(1+(theta/360)));
 8000932:	ebc2 2226 	rsb	r2, r2, r6, asr #8
	if(theta < 0){
 8000936:	db7c      	blt.n	8000a32 <SVPWM.part.0+0x1ae>
		return (theta - 360*(theta/360));
 8000938:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800093c:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 8000940:	eba3 02c2 	sub.w	r2, r3, r2, lsl #3
 8000944:	b293      	uxth	r3, r2
 8000946:	b212      	sxth	r2, r2
  if(theta <= 90){
 8000948:	2a5a      	cmp	r2, #90	; 0x5a
 800094a:	dd10      	ble.n	800096e <SVPWM.part.0+0xea>
  } else if(theta > 90 && theta <=180){
 800094c:	f1a3 065b 	sub.w	r6, r3, #91	; 0x5b
 8000950:	2e59      	cmp	r6, #89	; 0x59
 8000952:	d90a      	bls.n	800096a <SVPWM.part.0+0xe6>
  } else if(theta > 180 && theta <= 270){
 8000954:	3bb5      	subs	r3, #181	; 0xb5
 8000956:	2b59      	cmp	r3, #89	; 0x59
    return -sinTable[theta - 180];
 8000958:	bf94      	ite	ls
 800095a:	3ab4      	subls	r2, #180	; 0xb4
    return -sinTable[360 - theta];
 800095c:	f5c2 72b4 	rsbhi	r2, r2, #360	; 0x168
 8000960:	f835 2012 	ldrh.w	r2, [r5, r2, lsl #1]
 8000964:	4252      	negs	r2, r2
 8000966:	b212      	sxth	r2, r2
 8000968:	e003      	b.n	8000972 <SVPWM.part.0+0xee>
    return sinTable[180 - theta];
 800096a:	f1c2 02b4 	rsb	r2, r2, #180	; 0xb4
 800096e:	f935 2012 	ldrsh.w	r2, [r5, r2, lsl #1]
		T2 = (uint16_t)(V*sin2(wt - ((n-1)*60))/1000);
 8000972:	4b6a      	ldr	r3, [pc, #424]	; (8000b1c <SVPWM.part.0+0x298>)
		T0 = Ts - (T1+T2) + 5;
 8000974:	4d6b      	ldr	r5, [pc, #428]	; (8000b24 <SVPWM.part.0+0x2a0>)
 8000976:	4e6c      	ldr	r6, [pc, #432]	; (8000b28 <SVPWM.part.0+0x2a4>)
		T2 = (uint16_t)(V*sin2(wt - ((n-1)*60))/1000);
 8000978:	fb00 f002 	mul.w	r0, r0, r2
 800097c:	fb83 2300 	smull	r2, r3, r3, r0
 8000980:	17c0      	asrs	r0, r0, #31
 8000982:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
 8000986:	b282      	uxth	r2, r0
		T0 = Ts - (T1+T2) + 5;
 8000988:	882b      	ldrh	r3, [r5, #0]
		T2 = (uint16_t)(V*sin2(wt - ((n-1)*60))/1000);
 800098a:	4d68      	ldr	r5, [pc, #416]	; (8000b2c <SVPWM.part.0+0x2a8>)
		T0 = Ts - (T1+T2) + 5;
 800098c:	4417      	add	r7, r2
 800098e:	1bdb      	subs	r3, r3, r7
 8000990:	3305      	adds	r3, #5

		if(wt < 60) {
 8000992:	2c3b      	cmp	r4, #59	; 0x3b
		T2 = (uint16_t)(V*sin2(wt - ((n-1)*60))/1000);
 8000994:	4610      	mov	r0, r2
		T0 = Ts - (T1+T2) + 5;
 8000996:	6033      	str	r3, [r6, #0]
		T2 = (uint16_t)(V*sin2(wt - ((n-1)*60))/1000);
 8000998:	602a      	str	r2, [r5, #0]
		if(wt < 60) {
 800099a:	d816      	bhi.n	80009ca <SVPWM.part.0+0x146>
			Ta = T1 + T2 + (T0/2);
 800099c:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 80009a0:	f3c3 054f 	ubfx	r5, r3, #1, #16
 80009a4:	4411      	add	r1, r2
 80009a6:	186a      	adds	r2, r5, r1
			Tb = T2 + (T0/2);
 80009a8:	4428      	add	r0, r5
			Ta = T1 + T2 + (T0/2);
 80009aa:	4961      	ldr	r1, [pc, #388]	; (8000b30 <SVPWM.part.0+0x2ac>)
			Tb = T2 + (T0/2);
 80009ac:	4f61      	ldr	r7, [pc, #388]	; (8000b34 <SVPWM.part.0+0x2b0>)
			Tc = (T0/2);
 80009ae:	4e62      	ldr	r6, [pc, #392]	; (8000b38 <SVPWM.part.0+0x2b4>)
			Tb = T2 + (T0/2);
 80009b0:	b284      	uxth	r4, r0
			Ta = T1 + T2 + (T0/2);
 80009b2:	b292      	uxth	r2, r2
 80009b4:	800a      	strh	r2, [r1, #0]
			Tb = T2 + (T0/2);
 80009b6:	803c      	strh	r4, [r7, #0]
			Tc = (T0/2);
 80009b8:	462b      	mov	r3, r5
 80009ba:	4620      	mov	r0, r4
 80009bc:	8035      	strh	r5, [r6, #0]
		} else {
			Ta = 0;
			Tb = 0;
			Tc = 0;
		}
		TIM1->CCR1 = Ta;
 80009be:	4c5f      	ldr	r4, [pc, #380]	; (8000b3c <SVPWM.part.0+0x2b8>)
 80009c0:	6362      	str	r2, [r4, #52]	; 0x34
		TIM1->CCR2 = Tb;
 80009c2:	63a0      	str	r0, [r4, #56]	; 0x38
		TIM1->CCR3 = Tc;
 80009c4:	63e3      	str	r3, [r4, #60]	; 0x3c
		TIM1->CCR1 = 0;
		TIM1->CCR2 = 0;
		TIM1->CCR3 = 0;
	}
	//	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
}
 80009c6:	bcf0      	pop	{r4, r5, r6, r7}
 80009c8:	4770      	bx	lr
		} else if(wt >= 60 && wt < 120) {
 80009ca:	f1a4 023c 	sub.w	r2, r4, #60	; 0x3c
 80009ce:	2a3b      	cmp	r2, #59	; 0x3b
 80009d0:	d813      	bhi.n	80009fa <SVPWM.part.0+0x176>
			Ta = T1 + (T0/2);
 80009d2:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 80009d6:	f3c3 054f 	ubfx	r5, r3, #1, #16
			Tb = T1 + T2 + (T0/2);
 80009da:	4408      	add	r0, r1
 80009dc:	4428      	add	r0, r5
			Ta = T1 + (T0/2);
 80009de:	f8df c150 	ldr.w	ip, [pc, #336]	; 8000b30 <SVPWM.part.0+0x2ac>
			Tb = T1 + T2 + (T0/2);
 80009e2:	4f54      	ldr	r7, [pc, #336]	; (8000b34 <SVPWM.part.0+0x2b0>)
			Tc = (T0/2);
 80009e4:	4e54      	ldr	r6, [pc, #336]	; (8000b38 <SVPWM.part.0+0x2b4>)
			Ta = T1 + (T0/2);
 80009e6:	4429      	add	r1, r5
			Tb = T1 + T2 + (T0/2);
 80009e8:	b284      	uxth	r4, r0
			Ta = T1 + (T0/2);
 80009ea:	b28a      	uxth	r2, r1
 80009ec:	f8ac 2000 	strh.w	r2, [ip]
			Tb = T1 + T2 + (T0/2);
 80009f0:	803c      	strh	r4, [r7, #0]
			Tc = (T0/2);
 80009f2:	462b      	mov	r3, r5
 80009f4:	4620      	mov	r0, r4
 80009f6:	8035      	strh	r5, [r6, #0]
 80009f8:	e7e1      	b.n	80009be <SVPWM.part.0+0x13a>
		} else if(wt >= 120 && wt < 180) {
 80009fa:	f1a4 0278 	sub.w	r2, r4, #120	; 0x78
 80009fe:	2a3b      	cmp	r2, #59	; 0x3b
 8000a00:	d935      	bls.n	8000a6e <SVPWM.part.0+0x1ea>
		} else if(wt >= 180 && wt < 240) {
 8000a02:	f1a4 02b4 	sub.w	r2, r4, #180	; 0xb4
 8000a06:	2a3b      	cmp	r2, #59	; 0x3b
 8000a08:	d843      	bhi.n	8000a92 <SVPWM.part.0+0x20e>
			Ta = (T0/2);
 8000a0a:	eb03 72d3 	add.w	r2, r3, r3, lsr #31
 8000a0e:	f3c2 064f 	ubfx	r6, r2, #1, #16
			Tc = T1 + T2 + (T0/2);
 8000a12:	4408      	add	r0, r1
 8000a14:	1835      	adds	r5, r6, r0
 8000a16:	f8df c120 	ldr.w	ip, [pc, #288]	; 8000b38 <SVPWM.part.0+0x2b4>
			Tb = T1 + (T0/2);
 8000a1a:	4846      	ldr	r0, [pc, #280]	; (8000b34 <SVPWM.part.0+0x2b0>)
			Ta = (T0/2);
 8000a1c:	4f44      	ldr	r7, [pc, #272]	; (8000b30 <SVPWM.part.0+0x2ac>)
			Tb = T1 + (T0/2);
 8000a1e:	4431      	add	r1, r6
 8000a20:	b28c      	uxth	r4, r1
			Tc = T1 + T2 + (T0/2);
 8000a22:	b2ab      	uxth	r3, r5
			Tb = T1 + (T0/2);
 8000a24:	8004      	strh	r4, [r0, #0]
 8000a26:	4632      	mov	r2, r6
 8000a28:	4620      	mov	r0, r4
			Tc = T1 + T2 + (T0/2);
 8000a2a:	f8ac 3000 	strh.w	r3, [ip]
			Ta = (T0/2);
 8000a2e:	803e      	strh	r6, [r7, #0]
			Tc = T1 + T2 + (T0/2);
 8000a30:	e7c5      	b.n	80009be <SVPWM.part.0+0x13a>
		return ((360+theta) - 360*(1+(theta/360)));
 8000a32:	b212      	sxth	r2, r2
 8000a34:	3201      	adds	r2, #1
 8000a36:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8000a3a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8000a3e:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 8000a42:	eba3 02c2 	sub.w	r2, r3, r2, lsl #3
 8000a46:	b293      	uxth	r3, r2
 8000a48:	b212      	sxth	r2, r2
 8000a4a:	e77d      	b.n	8000948 <SVPWM.part.0+0xc4>
 8000a4c:	188e      	adds	r6, r1, r2
 8000a4e:	17d1      	asrs	r1, r2, #31
 8000a50:	ebc1 2126 	rsb	r1, r1, r6, asr #8
 8000a54:	b209      	sxth	r1, r1
 8000a56:	3101      	adds	r1, #1
 8000a58:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8000a5c:	f505 72b4 	add.w	r2, r5, #360	; 0x168
 8000a60:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
 8000a64:	eba2 01c1 	sub.w	r1, r2, r1, lsl #3
 8000a68:	b28d      	uxth	r5, r1
 8000a6a:	b20a      	sxth	r2, r1
 8000a6c:	e72f      	b.n	80008ce <SVPWM.part.0+0x4a>
			Ta = (T0/2);
 8000a6e:	eb03 72d3 	add.w	r2, r3, r3, lsr #31
 8000a72:	f3c2 054f 	ubfx	r5, r2, #1, #16
			Tb = T1 + T2 + (T0/2);
 8000a76:	4401      	add	r1, r0
 8000a78:	186c      	adds	r4, r5, r1
			Tc = T2 + (T0/2);
 8000a7a:	1943      	adds	r3, r0, r5
 8000a7c:	4e2e      	ldr	r6, [pc, #184]	; (8000b38 <SVPWM.part.0+0x2b4>)
			Tb = T1 + T2 + (T0/2);
 8000a7e:	482d      	ldr	r0, [pc, #180]	; (8000b34 <SVPWM.part.0+0x2b0>)
			Ta = (T0/2);
 8000a80:	492b      	ldr	r1, [pc, #172]	; (8000b30 <SVPWM.part.0+0x2ac>)
			Tb = T1 + T2 + (T0/2);
 8000a82:	b2a4      	uxth	r4, r4
			Tc = T2 + (T0/2);
 8000a84:	b29b      	uxth	r3, r3
			Tb = T1 + T2 + (T0/2);
 8000a86:	8004      	strh	r4, [r0, #0]
 8000a88:	462a      	mov	r2, r5
 8000a8a:	4620      	mov	r0, r4
			Tc = T2 + (T0/2);
 8000a8c:	8033      	strh	r3, [r6, #0]
			Ta = (T0/2);
 8000a8e:	800d      	strh	r5, [r1, #0]
			Tc = T2 + (T0/2);
 8000a90:	e795      	b.n	80009be <SVPWM.part.0+0x13a>
		} else if(wt >= 240 && wt < 300) {
 8000a92:	f1a4 02f0 	sub.w	r2, r4, #240	; 0xf0
 8000a96:	2a3b      	cmp	r2, #59	; 0x3b
 8000a98:	d917      	bls.n	8000aca <SVPWM.part.0+0x246>
		} else if(wt >= 300 && wt < 360) {
 8000a9a:	f5a4 7496 	sub.w	r4, r4, #300	; 0x12c
 8000a9e:	2c3b      	cmp	r4, #59	; 0x3b
 8000aa0:	d826      	bhi.n	8000af0 <SVPWM.part.0+0x26c>
			Ta = T1 + T2 + (T0/2);
 8000aa2:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 8000aa6:	f3c3 054f 	ubfx	r5, r3, #1, #16
 8000aaa:	180a      	adds	r2, r1, r0
 8000aac:	f8df c080 	ldr.w	ip, [pc, #128]	; 8000b30 <SVPWM.part.0+0x2ac>
			Tc = T1 + (T0/2);
 8000ab0:	4f21      	ldr	r7, [pc, #132]	; (8000b38 <SVPWM.part.0+0x2b4>)
			Tb = (T0/2);
 8000ab2:	4e20      	ldr	r6, [pc, #128]	; (8000b34 <SVPWM.part.0+0x2b0>)
			Ta = T1 + T2 + (T0/2);
 8000ab4:	442a      	add	r2, r5
			Tc = T1 + (T0/2);
 8000ab6:	4429      	add	r1, r5
 8000ab8:	b28c      	uxth	r4, r1
			Ta = T1 + T2 + (T0/2);
 8000aba:	b292      	uxth	r2, r2
 8000abc:	f8ac 2000 	strh.w	r2, [ip]
			Tc = T1 + (T0/2);
 8000ac0:	803c      	strh	r4, [r7, #0]
 8000ac2:	4628      	mov	r0, r5
 8000ac4:	4623      	mov	r3, r4
			Tb = (T0/2);
 8000ac6:	8035      	strh	r5, [r6, #0]
			Tc = T1 + (T0/2);
 8000ac8:	e779      	b.n	80009be <SVPWM.part.0+0x13a>
			Ta = T2 + (T0/2);
 8000aca:	eb03 74d3 	add.w	r4, r3, r3, lsr #31
 8000ace:	f3c4 064f 	ubfx	r6, r4, #1, #16
			Tc = T1 + T2 + (T0/2);
 8000ad2:	4401      	add	r1, r0
			Ta = T2 + (T0/2);
 8000ad4:	1982      	adds	r2, r0, r6
			Tc = T1 + T2 + (T0/2);
 8000ad6:	1875      	adds	r5, r6, r1
			Ta = T2 + (T0/2);
 8000ad8:	f8df c054 	ldr.w	ip, [pc, #84]	; 8000b30 <SVPWM.part.0+0x2ac>
			Tc = T1 + T2 + (T0/2);
 8000adc:	4f16      	ldr	r7, [pc, #88]	; (8000b38 <SVPWM.part.0+0x2b4>)
			Tb = (T0/2);
 8000ade:	4915      	ldr	r1, [pc, #84]	; (8000b34 <SVPWM.part.0+0x2b0>)
			Ta = T2 + (T0/2);
 8000ae0:	b292      	uxth	r2, r2
			Tc = T1 + T2 + (T0/2);
 8000ae2:	b2ab      	uxth	r3, r5
 8000ae4:	4630      	mov	r0, r6
			Ta = T2 + (T0/2);
 8000ae6:	f8ac 2000 	strh.w	r2, [ip]
			Tc = T1 + T2 + (T0/2);
 8000aea:	803b      	strh	r3, [r7, #0]
			Tb = (T0/2);
 8000aec:	800e      	strh	r6, [r1, #0]
			Tc = T1 + T2 + (T0/2);
 8000aee:	e766      	b.n	80009be <SVPWM.part.0+0x13a>
			Ta = 0;
 8000af0:	4b0f      	ldr	r3, [pc, #60]	; (8000b30 <SVPWM.part.0+0x2ac>)
			Tb = 0;
 8000af2:	4810      	ldr	r0, [pc, #64]	; (8000b34 <SVPWM.part.0+0x2b0>)
			Tc = 0;
 8000af4:	4910      	ldr	r1, [pc, #64]	; (8000b38 <SVPWM.part.0+0x2b4>)
			Ta = 0;
 8000af6:	2200      	movs	r2, #0
 8000af8:	801a      	strh	r2, [r3, #0]
			Tb = 0;
 8000afa:	8002      	strh	r2, [r0, #0]
			Tc = 0;
 8000afc:	4613      	mov	r3, r2
 8000afe:	800a      	strh	r2, [r1, #0]
 8000b00:	4610      	mov	r0, r2
 8000b02:	e75c      	b.n	80009be <SVPWM.part.0+0x13a>
 8000b04:	20000128 	.word	0x20000128
 8000b08:	88888889 	.word	0x88888889
 8000b0c:	20000002 	.word	0x20000002
 8000b10:	20000122 	.word	0x20000122
 8000b14:	b60b60b7 	.word	0xb60b60b7
 8000b18:	20000010 	.word	0x20000010
 8000b1c:	10624dd3 	.word	0x10624dd3
 8000b20:	20000108 	.word	0x20000108
 8000b24:	20000000 	.word	0x20000000
 8000b28:	20000104 	.word	0x20000104
 8000b2c:	2000010c 	.word	0x2000010c
 8000b30:	20000110 	.word	0x20000110
 8000b34:	20000112 	.word	0x20000112
 8000b38:	20000114 	.word	0x20000114
 8000b3c:	40012c00 	.word	0x40012c00

08000b40 <computePosition>:
	Ea = ((short)Eab[0]-1885);
 8000b40:	4b71      	ldr	r3, [pc, #452]	; (8000d08 <computePosition+0x1c8>)
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8000b42:	eddf 6a72 	vldr	s13, [pc, #456]	; 8000d0c <computePosition+0x1cc>
	Xalbt->beta = (b-c)*250/433;
 8000b46:	ed9f 7a72 	vldr	s14, [pc, #456]	; 8000d10 <computePosition+0x1d0>
	Eb =  (short)Eab[1]-1745;
 8000b4a:	4872      	ldr	r0, [pc, #456]	; (8000d14 <computePosition+0x1d4>)
 8000b4c:	e9d3 1200 	ldrd	r1, r2, [r3]
 8000b50:	f46f 63da 	mvn.w	r3, #1744	; 0x6d0
	Ea = ((short)Eab[0]-1885);
 8000b54:	f2a1 715d 	subw	r1, r1, #1885	; 0x75d
	Eb =  (short)Eab[1]-1745;
 8000b58:	441a      	add	r2, r3
	Ea = ((short)Eab[0]-1885);
 8000b5a:	b28b      	uxth	r3, r1
void computePosition(){
 8000b5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	Ec = -(Ea+Eb);
 8000b60:	fa13 f382 	uxtah	r3, r3, r2
 8000b64:	425b      	negs	r3, r3
 8000b66:	b21b      	sxth	r3, r3
	clarkeTransform(Ea,Eb,Ec, &Ealbt);
 8000b68:	ee07 3a90 	vmov	s15, r3
	Eb =  (short)Eab[1]-1745;
 8000b6c:	b212      	sxth	r2, r2
void computePosition(){
 8000b6e:	ed2d 8b04 	vpush	{d8-d9}
	clarkeTransform(Ea,Eb,Ec, &Ealbt);
 8000b72:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8000b76:	ee07 2a90 	vmov	s15, r2
	Ea = ((short)Eab[0]-1885);
 8000b7a:	b209      	sxth	r1, r1
	clarkeTransform(Ea,Eb,Ec, &Ealbt);
 8000b7c:	ee06 1a10 	vmov	s12, r1
 8000b80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b84:	eef8 9ac6 	vcvt.f32.s32	s19, s12
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8000b88:	ee37 9a88 	vadd.f32	s18, s15, s16
 8000b8c:	eddf 8a62 	vldr	s17, [pc, #392]	; 8000d18 <computePosition+0x1d8>
	Ec = -(Ea+Eb);
 8000b90:	4d62      	ldr	r5, [pc, #392]	; (8000d1c <computePosition+0x1dc>)
	Ea = ((short)Eab[0]-1885);
 8000b92:	4c63      	ldr	r4, [pc, #396]	; (8000d20 <computePosition+0x1e0>)
	Ec = -(Ea+Eb);
 8000b94:	802b      	strh	r3, [r5, #0]
	Xalbt->beta = (b-c)*250/433;
 8000b96:	ee77 7ac8 	vsub.f32	s15, s15, s16
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8000b9a:	ee29 9a26 	vmul.f32	s18, s18, s13
 8000b9e:	ee69 9aa8 	vmul.f32	s19, s19, s17
	Xalbt->beta = (b-c)*250/433;
 8000ba2:	ee27 8a87 	vmul.f32	s16, s15, s14
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8000ba6:	4b5f      	ldr	r3, [pc, #380]	; (8000d24 <computePosition+0x1e4>)
	Eb =  (short)Eab[1]-1745;
 8000ba8:	8002      	strh	r2, [r0, #0]
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8000baa:	ee79 8ac9 	vsub.f32	s17, s19, s18
   abs_y = mod(y)+0.0000001;
 8000bae:	eef0 7ac8 	vabs.f32	s15, s16
 8000bb2:	ee17 0a90 	vmov	r0, s15
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8000bb6:	edc3 8a00 	vstr	s17, [r3]
	Xalbt->beta = (b-c)*250/433;
 8000bba:	ed83 8a01 	vstr	s16, [r3, #4]
	Ea = ((short)Eab[0]-1885);
 8000bbe:	8021      	strh	r1, [r4, #0]
   abs_y = mod(y)+0.0000001;
 8000bc0:	f7ff fd98 	bl	80006f4 <__aeabi_f2d>
 8000bc4:	a34a      	add	r3, pc, #296	; (adr r3, 8000cf0 <computePosition+0x1b0>)
 8000bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000bca:	f7ff fc35 	bl	8000438 <__adddf3>
 8000bce:	f7ff fe09 	bl	80007e4 <__aeabi_d2f>
 8000bd2:	4b55      	ldr	r3, [pc, #340]	; (8000d28 <computePosition+0x1e8>)
   if (x>=0){
 8000bd4:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8000bd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   abs_y = mod(y)+0.0000001;
 8000bdc:	ee07 0a10 	vmov	s14, r0
 8000be0:	6018      	str	r0, [r3, #0]
   if (x>=0){
 8000be2:	db69      	blt.n	8000cb8 <computePosition+0x178>
      r = (x - abs_y)/(x + abs_y);
 8000be4:	ee78 7ac7 	vsub.f32	s15, s17, s14
 8000be8:	ee78 8a87 	vadd.f32	s17, s17, s14
      angle = (1-r)*c1;
 8000bec:	4b4f      	ldr	r3, [pc, #316]	; (8000d2c <computePosition+0x1ec>)
      r = (x - abs_y)/(x + abs_y);
 8000bee:	eec7 6aa8 	vdiv.f32	s13, s15, s17
      angle = (1-r)*c1;
 8000bf2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000bf6:	ee37 7a66 	vsub.f32	s14, s14, s13
 8000bfa:	edd3 7a00 	vldr	s15, [r3]
 8000bfe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000c02:	4b4b      	ldr	r3, [pc, #300]	; (8000d30 <computePosition+0x1f0>)
	   return((uint16_t)(180-(angle*57)));
 8000c04:	eddf 7a4b 	vldr	s15, [pc, #300]	; 8000d34 <computePosition+0x1f4>
 8000c08:	edc3 6a00 	vstr	s13, [r3]
   if (y < 0){
 8000c0c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
	   return((uint16_t)(180-(angle*57)));
 8000c10:	eddf 6a49 	vldr	s13, [pc, #292]	; 8000d38 <computePosition+0x1f8>
 8000c14:	4a49      	ldr	r2, [pc, #292]	; (8000d3c <computePosition+0x1fc>)
   if (y < 0){
 8000c16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	   return((uint16_t)(180-(angle*57)));
 8000c1a:	bf4c      	ite	mi
 8000c1c:	eee7 7a66 	vfmsmi.f32	s15, s14, s13
	   return((uint16_t)(180+(angle*57)));
 8000c20:	eee7 7a26 	vfmapl.f32	s15, s14, s13
 8000c24:	ed82 7a00 	vstr	s14, [r2]
 8000c28:	eefc 7ae7 	vcvt.u32.f32	s15, s15
	theta = arctan2(Ealbt.beta,Ealbt.alpha);
 8000c2c:	4a44      	ldr	r2, [pc, #272]	; (8000d40 <computePosition+0x200>)
	   return((uint16_t)(180+(angle*57)));
 8000c2e:	ee17 3a90 	vmov	r3, s15
 8000c32:	b29b      	uxth	r3, r3
	theta = arctan2(Ealbt.beta,Ealbt.alpha);
 8000c34:	b21c      	sxth	r4, r3
	if(theta < 0){
 8000c36:	2c00      	cmp	r4, #0
	theta = arctan2(Ealbt.beta,Ealbt.alpha);
 8000c38:	8014      	strh	r4, [r2, #0]
	if(theta < 0){
 8000c3a:	db4e      	blt.n	8000cda <computePosition+0x19a>
		theta = thetaOld;
 8000c3c:	4d41      	ldr	r5, [pc, #260]	; (8000d44 <computePosition+0x204>)
 8000c3e:	f9b5 3000 	ldrsh.w	r3, [r5]
	if(theta > 360){
 8000c42:	f5b4 7fb4 	cmp.w	r4, #360	; 0x168
		theta = thetaOld;
 8000c46:	bfc4      	itt	gt
 8000c48:	8013      	strhgt	r3, [r2, #0]
 8000c4a:	461c      	movgt	r4, r3
	dTheta = theta - thetaOld;
 8000c4c:	1ae3      	subs	r3, r4, r3
 8000c4e:	ee08 3a10 	vmov	s16, r3
 8000c52:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
	if(dTheta < 100){
 8000c56:	eddf 7a3c 	vldr	s15, [pc, #240]	; 8000d48 <computePosition+0x208>
	dTheta = mod(dTheta);
 8000c5a:	4b3c      	ldr	r3, [pc, #240]	; (8000d4c <computePosition+0x20c>)
 8000c5c:	eeb0 8ac8 	vabs.f32	s16, s16
	if(dTheta < 100){
 8000c60:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8000c64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	dTheta = mod(dTheta);
 8000c68:	ed83 8a00 	vstr	s16, [r3]
	if(dTheta < 100){
 8000c6c:	d51f      	bpl.n	8000cae <computePosition+0x16e>
		speed = (uint16_t)(0.999*speed + dTheta*0.486);
 8000c6e:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 8000d54 <computePosition+0x214>
 8000c72:	f8b8 0000 	ldrh.w	r0, [r8]
 8000c76:	f7ff fd2b 	bl	80006d0 <__aeabi_i2d>
 8000c7a:	a31f      	add	r3, pc, #124	; (adr r3, 8000cf8 <computePosition+0x1b8>)
 8000c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c80:	f7ff faaa 	bl	80001d8 <__aeabi_dmul>
 8000c84:	4606      	mov	r6, r0
 8000c86:	ee18 0a10 	vmov	r0, s16
 8000c8a:	460f      	mov	r7, r1
 8000c8c:	f7ff fd32 	bl	80006f4 <__aeabi_f2d>
 8000c90:	a31b      	add	r3, pc, #108	; (adr r3, 8000d00 <computePosition+0x1c0>)
 8000c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c96:	f7ff fa9f 	bl	80001d8 <__aeabi_dmul>
 8000c9a:	4602      	mov	r2, r0
 8000c9c:	460b      	mov	r3, r1
 8000c9e:	4630      	mov	r0, r6
 8000ca0:	4639      	mov	r1, r7
 8000ca2:	f7ff fbc9 	bl	8000438 <__adddf3>
 8000ca6:	f7ff fd7d 	bl	80007a4 <__aeabi_d2uiz>
 8000caa:	f8a8 0000 	strh.w	r0, [r8]
}
 8000cae:	ecbd 8b04 	vpop	{d8-d9}
	thetaOld = theta;
 8000cb2:	802c      	strh	r4, [r5, #0]
}
 8000cb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      r = (x + abs_y) / (abs_y - x);
 8000cb8:	ee39 9a69 	vsub.f32	s18, s18, s19
 8000cbc:	ee78 7a87 	vadd.f32	s15, s17, s14
 8000cc0:	ee79 8a07 	vadd.f32	s17, s18, s14
      angle = c2 - (r*c1);
 8000cc4:	4a19      	ldr	r2, [pc, #100]	; (8000d2c <computePosition+0x1ec>)
 8000cc6:	4b22      	ldr	r3, [pc, #136]	; (8000d50 <computePosition+0x210>)
 8000cc8:	ed92 6a00 	vldr	s12, [r2]
 8000ccc:	ed93 7a00 	vldr	s14, [r3]
      r = (x + abs_y) / (abs_y - x);
 8000cd0:	eec7 6aa8 	vdiv.f32	s13, s15, s17
      angle = c2 - (r*c1);
 8000cd4:	eea6 7ac6 	vfms.f32	s14, s13, s12
 8000cd8:	e793      	b.n	8000c02 <computePosition+0xc2>
		theta += 360;
 8000cda:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8000cde:	4d19      	ldr	r5, [pc, #100]	; (8000d44 <computePosition+0x204>)
 8000ce0:	b21c      	sxth	r4, r3
 8000ce2:	8014      	strh	r4, [r2, #0]
	if(theta > 360){
 8000ce4:	f9b5 3000 	ldrsh.w	r3, [r5]
 8000ce8:	e7b0      	b.n	8000c4c <computePosition+0x10c>
 8000cea:	bf00      	nop
 8000cec:	f3af 8000 	nop.w
 8000cf0:	9abcaf48 	.word	0x9abcaf48
 8000cf4:	3e7ad7f2 	.word	0x3e7ad7f2
 8000cf8:	d916872b 	.word	0xd916872b
 8000cfc:	3feff7ce 	.word	0x3feff7ce
 8000d00:	be76c8b4 	.word	0xbe76c8b4
 8000d04:	3fdf1a9f 	.word	0x3fdf1a9f
 8000d08:	200001a8 	.word	0x200001a8
 8000d0c:	3eaaaaab 	.word	0x3eaaaaab
 8000d10:	3f13ce56 	.word	0x3f13ce56
 8000d14:	200001bc 	.word	0x200001bc
 8000d18:	3f2aaaab 	.word	0x3f2aaaab
 8000d1c:	2000015c 	.word	0x2000015c
 8000d20:	20000190 	.word	0x20000190
 8000d24:	200001d4 	.word	0x200001d4
 8000d28:	20000118 	.word	0x20000118
 8000d2c:	20000004 	.word	0x20000004
 8000d30:	20000124 	.word	0x20000124
 8000d34:	43340000 	.word	0x43340000
 8000d38:	42640000 	.word	0x42640000
 8000d3c:	2000011c 	.word	0x2000011c
 8000d40:	2000016c 	.word	0x2000016c
 8000d44:	2000019c 	.word	0x2000019c
 8000d48:	42c80000 	.word	0x42c80000
 8000d4c:	2000014c 	.word	0x2000014c
 8000d50:	20000008 	.word	0x20000008
 8000d54:	200001a6 	.word	0x200001a6

08000d58 <modelPredictiveControl>:
	sin000 = sin2(theta);
 8000d58:	4b90      	ldr	r3, [pc, #576]	; (8000f9c <modelPredictiveControl+0x244>)
		return ((360+theta) - 360*(1+(theta/360)));
 8000d5a:	4a91      	ldr	r2, [pc, #580]	; (8000fa0 <modelPredictiveControl+0x248>)
	sin000 = sin2(theta);
 8000d5c:	f9b3 3000 	ldrsh.w	r3, [r3]
	IdPred = (float)(5*Vdq.d + 2*Idq.d - Edq.d);
	IqPred = (float)(5*Vdq.q + 2*Idq.q - Edq.q);
}


void modelPredictiveControl(){
 8000d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		return ((360+theta) - 360*(1+(theta/360)));
 8000d64:	fb82 1203 	smull	r1, r2, r2, r3
 8000d68:	18d1      	adds	r1, r2, r3
	if(theta < 0){
 8000d6a:	2b00      	cmp	r3, #0
		return ((360+theta) - 360*(1+(theta/360)));
 8000d6c:	ea4f 72e3 	mov.w	r2, r3, asr #31
void modelPredictiveControl(){
 8000d70:	b085      	sub	sp, #20
		return ((360+theta) - 360*(1+(theta/360)));
 8000d72:	ebc2 2221 	rsb	r2, r2, r1, asr #8
	if(theta < 0){
 8000d76:	f2c0 830d 	blt.w	8001394 <modelPredictiveControl+0x63c>
		return (theta - 360*(theta/360));
 8000d7a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8000d7e:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 8000d82:	b29b      	uxth	r3, r3
 8000d84:	eba3 02c2 	sub.w	r2, r3, r2, lsl #3
 8000d88:	b291      	uxth	r1, r2
 8000d8a:	b212      	sxth	r2, r2
  if(theta <= 90){
 8000d8c:	2a5a      	cmp	r2, #90	; 0x5a
 8000d8e:	dd14      	ble.n	8000dba <modelPredictiveControl+0x62>
  } else if(theta > 90 && theta <=180){
 8000d90:	f1a1 005b 	sub.w	r0, r1, #91	; 0x5b
 8000d94:	2859      	cmp	r0, #89	; 0x59
 8000d96:	d90e      	bls.n	8000db6 <modelPredictiveControl+0x5e>
  } else if(theta > 180 && theta <= 270){
 8000d98:	39b5      	subs	r1, #181	; 0xb5
 8000d9a:	2959      	cmp	r1, #89	; 0x59
    return -sinTable[theta - 180];
 8000d9c:	bf98      	it	ls
 8000d9e:	3ab4      	subls	r2, #180	; 0xb4
    return -sinTable[360 - theta];
 8000da0:	4980      	ldr	r1, [pc, #512]	; (8000fa4 <modelPredictiveControl+0x24c>)
 8000da2:	bf88      	it	hi
 8000da4:	f5c2 72b4 	rsbhi	r2, r2, #360	; 0x168
 8000da8:	f831 9012 	ldrh.w	r9, [r1, r2, lsl #1]
 8000dac:	f1c9 0900 	rsb	r9, r9, #0
 8000db0:	fa0f f989 	sxth.w	r9, r9
 8000db4:	e004      	b.n	8000dc0 <modelPredictiveControl+0x68>
    return sinTable[180 - theta];
 8000db6:	f1c2 02b4 	rsb	r2, r2, #180	; 0xb4
 8000dba:	497a      	ldr	r1, [pc, #488]	; (8000fa4 <modelPredictiveControl+0x24c>)
 8000dbc:	f931 9012 	ldrsh.w	r9, [r1, r2, lsl #1]
	sin000 = sin2(theta);
 8000dc0:	4c79      	ldr	r4, [pc, #484]	; (8000fa8 <modelPredictiveControl+0x250>)
  return sin2(theta+90);
 8000dc2:	f103 005a 	add.w	r0, r3, #90	; 0x5a
 8000dc6:	b202      	sxth	r2, r0
	if(theta < 0){
 8000dc8:	2a00      	cmp	r2, #0
	sin000 = sin2(theta);
 8000dca:	f8a4 9000 	strh.w	r9, [r4]
  return sin2(theta+90);
 8000dce:	b280      	uxth	r0, r0
	if(theta < 0){
 8000dd0:	f2c0 82cc 	blt.w	800136c <modelPredictiveControl+0x614>
		return (theta - 360*(theta/360));
 8000dd4:	4c72      	ldr	r4, [pc, #456]	; (8000fa0 <modelPredictiveControl+0x248>)
 8000dd6:	fb84 5402 	smull	r5, r4, r4, r2
 8000dda:	4414      	add	r4, r2
 8000ddc:	17d2      	asrs	r2, r2, #31
 8000dde:	ebc2 2224 	rsb	r2, r2, r4, asr #8
 8000de2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8000de6:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 8000dea:	eba0 02c2 	sub.w	r2, r0, r2, lsl #3
 8000dee:	b290      	uxth	r0, r2
 8000df0:	b212      	sxth	r2, r2
  if(theta <= 90){
 8000df2:	2a5a      	cmp	r2, #90	; 0x5a
 8000df4:	dd12      	ble.n	8000e1c <modelPredictiveControl+0xc4>
  } else if(theta > 90 && theta <=180){
 8000df6:	f1a0 045b 	sub.w	r4, r0, #91	; 0x5b
 8000dfa:	2c59      	cmp	r4, #89	; 0x59
 8000dfc:	d90c      	bls.n	8000e18 <modelPredictiveControl+0xc0>
  } else if(theta > 180 && theta <= 270){
 8000dfe:	38b5      	subs	r0, #181	; 0xb5
 8000e00:	2859      	cmp	r0, #89	; 0x59
    return -sinTable[theta - 180];
 8000e02:	bf94      	ite	ls
 8000e04:	3ab4      	subls	r2, #180	; 0xb4
    return -sinTable[360 - theta];
 8000e06:	f5c2 72b4 	rsbhi	r2, r2, #360	; 0x168
 8000e0a:	f831 8012 	ldrh.w	r8, [r1, r2, lsl #1]
 8000e0e:	f1c8 0800 	rsb	r8, r8, #0
 8000e12:	fa0f f888 	sxth.w	r8, r8
 8000e16:	e003      	b.n	8000e20 <modelPredictiveControl+0xc8>
    return sinTable[180 - theta];
 8000e18:	f1c2 02b4 	rsb	r2, r2, #180	; 0xb4
 8000e1c:	f931 8012 	ldrsh.w	r8, [r1, r2, lsl #1]
	cos000 = cos2(theta);
 8000e20:	4c62      	ldr	r4, [pc, #392]	; (8000fac <modelPredictiveControl+0x254>)
	sin120 = sin2(theta+120);
 8000e22:	f103 0078 	add.w	r0, r3, #120	; 0x78
 8000e26:	b202      	sxth	r2, r0
	if(theta < 0){
 8000e28:	2a00      	cmp	r2, #0
	cos000 = cos2(theta);
 8000e2a:	f8a4 8000 	strh.w	r8, [r4]
	sin120 = sin2(theta+120);
 8000e2e:	b280      	uxth	r0, r0
	if(theta < 0){
 8000e30:	f2c0 8247 	blt.w	80012c2 <modelPredictiveControl+0x56a>
		return (theta - 360*(theta/360));
 8000e34:	4c5a      	ldr	r4, [pc, #360]	; (8000fa0 <modelPredictiveControl+0x248>)
 8000e36:	fb84 5402 	smull	r5, r4, r4, r2
 8000e3a:	4414      	add	r4, r2
 8000e3c:	17d2      	asrs	r2, r2, #31
 8000e3e:	ebc2 2224 	rsb	r2, r2, r4, asr #8
 8000e42:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8000e46:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 8000e4a:	eba0 02c2 	sub.w	r2, r0, r2, lsl #3
 8000e4e:	b290      	uxth	r0, r2
 8000e50:	b212      	sxth	r2, r2
  if(theta <= 90){
 8000e52:	2a5a      	cmp	r2, #90	; 0x5a
 8000e54:	dd12      	ble.n	8000e7c <modelPredictiveControl+0x124>
  } else if(theta > 90 && theta <=180){
 8000e56:	f1a0 045b 	sub.w	r4, r0, #91	; 0x5b
 8000e5a:	2c59      	cmp	r4, #89	; 0x59
 8000e5c:	d90c      	bls.n	8000e78 <modelPredictiveControl+0x120>
  } else if(theta > 180 && theta <= 270){
 8000e5e:	38b5      	subs	r0, #181	; 0xb5
 8000e60:	2859      	cmp	r0, #89	; 0x59
    return -sinTable[theta - 180];
 8000e62:	bf94      	ite	ls
 8000e64:	3ab4      	subls	r2, #180	; 0xb4
    return -sinTable[360 - theta];
 8000e66:	f5c2 72b4 	rsbhi	r2, r2, #360	; 0x168
 8000e6a:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000e6e:	4252      	negs	r2, r2
 8000e70:	b212      	sxth	r2, r2
 8000e72:	9201      	str	r2, [sp, #4]
 8000e74:	4615      	mov	r5, r2
 8000e76:	e005      	b.n	8000e84 <modelPredictiveControl+0x12c>
    return sinTable[180 - theta];
 8000e78:	f1c2 02b4 	rsb	r2, r2, #180	; 0xb4
 8000e7c:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 8000e80:	9201      	str	r2, [sp, #4]
 8000e82:	4615      	mov	r5, r2
	sin240 = sin2(theta+240);
 8000e84:	f103 00f0 	add.w	r0, r3, #240	; 0xf0
 8000e88:	b202      	sxth	r2, r0
	sin120 = sin2(theta+120);
 8000e8a:	4c49      	ldr	r4, [pc, #292]	; (8000fb0 <modelPredictiveControl+0x258>)
	if(theta < 0){
 8000e8c:	2a00      	cmp	r2, #0
	sin120 = sin2(theta+120);
 8000e8e:	8025      	strh	r5, [r4, #0]
	sin240 = sin2(theta+240);
 8000e90:	b280      	uxth	r0, r0
	if(theta < 0){
 8000e92:	f2c0 8202 	blt.w	800129a <modelPredictiveControl+0x542>
		return (theta - 360*(theta/360));
 8000e96:	4c42      	ldr	r4, [pc, #264]	; (8000fa0 <modelPredictiveControl+0x248>)
 8000e98:	fb84 5402 	smull	r5, r4, r4, r2
 8000e9c:	4414      	add	r4, r2
 8000e9e:	17d2      	asrs	r2, r2, #31
 8000ea0:	ebc2 2224 	rsb	r2, r2, r4, asr #8
 8000ea4:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8000ea8:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 8000eac:	eba0 02c2 	sub.w	r2, r0, r2, lsl #3
 8000eb0:	b290      	uxth	r0, r2
 8000eb2:	b212      	sxth	r2, r2
  if(theta <= 90){
 8000eb4:	2a5a      	cmp	r2, #90	; 0x5a
 8000eb6:	dd12      	ble.n	8000ede <modelPredictiveControl+0x186>
  } else if(theta > 90 && theta <=180){
 8000eb8:	f1a0 045b 	sub.w	r4, r0, #91	; 0x5b
 8000ebc:	2c59      	cmp	r4, #89	; 0x59
 8000ebe:	d90c      	bls.n	8000eda <modelPredictiveControl+0x182>
  } else if(theta > 180 && theta <= 270){
 8000ec0:	38b5      	subs	r0, #181	; 0xb5
 8000ec2:	2859      	cmp	r0, #89	; 0x59
    return -sinTable[theta - 180];
 8000ec4:	bf94      	ite	ls
 8000ec6:	3ab4      	subls	r2, #180	; 0xb4
    return -sinTable[360 - theta];
 8000ec8:	f5c2 72b4 	rsbhi	r2, r2, #360	; 0x168
 8000ecc:	f831 a012 	ldrh.w	sl, [r1, r2, lsl #1]
 8000ed0:	f1ca 0a00 	rsb	sl, sl, #0
 8000ed4:	fa0f fa8a 	sxth.w	sl, sl
 8000ed8:	e003      	b.n	8000ee2 <modelPredictiveControl+0x18a>
    return sinTable[180 - theta];
 8000eda:	f1c2 02b4 	rsb	r2, r2, #180	; 0xb4
 8000ede:	f931 a012 	ldrsh.w	sl, [r1, r2, lsl #1]
	sin240 = sin2(theta+240);
 8000ee2:	4c34      	ldr	r4, [pc, #208]	; (8000fb4 <modelPredictiveControl+0x25c>)
  return sin2(theta+90);
 8000ee4:	f103 00d2 	add.w	r0, r3, #210	; 0xd2
 8000ee8:	b202      	sxth	r2, r0
	if(theta < 0){
 8000eea:	2a00      	cmp	r2, #0
	sin240 = sin2(theta+240);
 8000eec:	f8a4 a000 	strh.w	sl, [r4]
  return sin2(theta+90);
 8000ef0:	b280      	uxth	r0, r0
	if(theta < 0){
 8000ef2:	f2c0 8271 	blt.w	80013d8 <modelPredictiveControl+0x680>
		return (theta - 360*(theta/360));
 8000ef6:	4c2a      	ldr	r4, [pc, #168]	; (8000fa0 <modelPredictiveControl+0x248>)
 8000ef8:	fb84 5402 	smull	r5, r4, r4, r2
 8000efc:	4414      	add	r4, r2
 8000efe:	17d2      	asrs	r2, r2, #31
 8000f00:	ebc2 2224 	rsb	r2, r2, r4, asr #8
 8000f04:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8000f08:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 8000f0c:	eba0 02c2 	sub.w	r2, r0, r2, lsl #3
 8000f10:	b290      	uxth	r0, r2
 8000f12:	b212      	sxth	r2, r2
  if(theta <= 90){
 8000f14:	2a5a      	cmp	r2, #90	; 0x5a
 8000f16:	dd12      	ble.n	8000f3e <modelPredictiveControl+0x1e6>
  } else if(theta > 90 && theta <=180){
 8000f18:	f1a0 045b 	sub.w	r4, r0, #91	; 0x5b
 8000f1c:	2c59      	cmp	r4, #89	; 0x59
 8000f1e:	d90c      	bls.n	8000f3a <modelPredictiveControl+0x1e2>
  } else if(theta > 180 && theta <= 270){
 8000f20:	38b5      	subs	r0, #181	; 0xb5
 8000f22:	2859      	cmp	r0, #89	; 0x59
    return -sinTable[theta - 180];
 8000f24:	bf94      	ite	ls
 8000f26:	3ab4      	subls	r2, #180	; 0xb4
    return -sinTable[360 - theta];
 8000f28:	f5c2 72b4 	rsbhi	r2, r2, #360	; 0x168
 8000f2c:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000f30:	4252      	negs	r2, r2
 8000f32:	b212      	sxth	r2, r2
 8000f34:	9200      	str	r2, [sp, #0]
 8000f36:	4615      	mov	r5, r2
 8000f38:	e005      	b.n	8000f46 <modelPredictiveControl+0x1ee>
    return sinTable[180 - theta];
 8000f3a:	f1c2 02b4 	rsb	r2, r2, #180	; 0xb4
 8000f3e:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 8000f42:	9200      	str	r2, [sp, #0]
 8000f44:	4615      	mov	r5, r2
  return sin2(theta+90);
 8000f46:	f503 70a5 	add.w	r0, r3, #330	; 0x14a
 8000f4a:	b202      	sxth	r2, r0
	cos120 = cos2(theta+120);
 8000f4c:	4c1a      	ldr	r4, [pc, #104]	; (8000fb8 <modelPredictiveControl+0x260>)
	if(theta < 0){
 8000f4e:	2a00      	cmp	r2, #0
	cos120 = cos2(theta+120);
 8000f50:	8025      	strh	r5, [r4, #0]
  return sin2(theta+90);
 8000f52:	b280      	uxth	r0, r0
	if(theta < 0){
 8000f54:	f2c0 822c 	blt.w	80013b0 <modelPredictiveControl+0x658>
		return (theta - 360*(theta/360));
 8000f58:	4b11      	ldr	r3, [pc, #68]	; (8000fa0 <modelPredictiveControl+0x248>)
 8000f5a:	fb83 4302 	smull	r4, r3, r3, r2
 8000f5e:	189c      	adds	r4, r3, r2
 8000f60:	17d3      	asrs	r3, r2, #31
 8000f62:	ebc3 2324 	rsb	r3, r3, r4, asr #8
 8000f66:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000f6a:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 8000f6e:	eba0 03c3 	sub.w	r3, r0, r3, lsl #3
 8000f72:	b29a      	uxth	r2, r3
 8000f74:	b21b      	sxth	r3, r3
  if(theta <= 90){
 8000f76:	2b5a      	cmp	r3, #90	; 0x5a
 8000f78:	dd22      	ble.n	8000fc0 <modelPredictiveControl+0x268>
  } else if(theta > 90 && theta <=180){
 8000f7a:	f1a2 005b 	sub.w	r0, r2, #91	; 0x5b
 8000f7e:	2859      	cmp	r0, #89	; 0x59
 8000f80:	d91c      	bls.n	8000fbc <modelPredictiveControl+0x264>
  } else if(theta > 180 && theta <= 270){
 8000f82:	3ab5      	subs	r2, #181	; 0xb5
 8000f84:	2a59      	cmp	r2, #89	; 0x59
    return -sinTable[theta - 180];
 8000f86:	bf94      	ite	ls
 8000f88:	3bb4      	subls	r3, #180	; 0xb4
    return -sinTable[360 - theta];
 8000f8a:	f5c3 73b4 	rsbhi	r3, r3, #360	; 0x168
 8000f8e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000f92:	425b      	negs	r3, r3
 8000f94:	fa0f fb83 	sxth.w	fp, r3
 8000f98:	e014      	b.n	8000fc4 <modelPredictiveControl+0x26c>
 8000f9a:	bf00      	nop
 8000f9c:	2000016c 	.word	0x2000016c
 8000fa0:	b60b60b7 	.word	0xb60b60b7
 8000fa4:	20000010 	.word	0x20000010
 8000fa8:	2000017e 	.word	0x2000017e
 8000fac:	200001a2 	.word	0x200001a2
 8000fb0:	200001b4 	.word	0x200001b4
 8000fb4:	2000016e 	.word	0x2000016e
 8000fb8:	20000150 	.word	0x20000150
    return sinTable[180 - theta];
 8000fbc:	f1c3 03b4 	rsb	r3, r3, #180	; 0xb4
 8000fc0:	f931 b013 	ldrsh.w	fp, [r1, r3, lsl #1]
	computeSinCos();

	Ia = ((short)Iab[0] - 1945);
 8000fc4:	4bc9      	ldr	r3, [pc, #804]	; (80012ec <modelPredictiveControl+0x594>)
	Ib = ((short)Iab[1] - 1923);
	Ic = -(Ia+Ib);

	parkTransform(Ia,Ib,Ic,&Idq);
	parkTransform(Ea,Eb,Ec,&Edq);
 8000fc6:	4aca      	ldr	r2, [pc, #808]	; (80012f0 <modelPredictiveControl+0x598>)
 8000fc8:	49ca      	ldr	r1, [pc, #808]	; (80012f4 <modelPredictiveControl+0x59c>)
 8000fca:	f9b2 6000 	ldrsh.w	r6, [r2]
 8000fce:	f9b1 5000 	ldrsh.w	r5, [r1]
	Xdq->d = (float)(sin000*a + sin240*b + sin120*c)/768; // (2/3)*(1/512) = 1/768
 8000fd2:	9f01      	ldr	r7, [sp, #4]

	Idq.d = Idq.d/1241; // 3.3/4096 = 1/1241
 8000fd4:	eddf 4ac8 	vldr	s9, [pc, #800]	; 80012f8 <modelPredictiveControl+0x5a0>
	Ic = -(Ia+Ib);
 8000fd8:	f8df e388 	ldr.w	lr, [pc, #904]	; 8001364 <modelPredictiveControl+0x60c>
	Idq.q = Idq.q/1241;

	Edq.d = Edq.d/1241; // 3.3/4096 = 1/1241
	Edq.q = Edq.q/1241;
 8000fdc:	ed9f 5ac7 	vldr	s10, [pc, #796]	; 80012fc <modelPredictiveControl+0x5a4>
	Xdq->d = (float)(sin000*a + sin240*b + sin120*c)/768; // (2/3)*(1/512) = 1/768
 8000fe0:	ed9f 2ac7 	vldr	s4, [pc, #796]	; 8001300 <modelPredictiveControl+0x5a8>
//			predictCurrent(i);

			IdPred = (float)((12/j)*Vdq.d + 2*Idq.d - Edq.d);
			IqPred = (float)((12/j)*Vdq.q + 2*Idq.q - Edq.q);

			costTemp = ((float)square(mod((short)(IdPred*1000))) + (float)square(mod(100 - (short)(IqPred*1000))))/1000000;
 8000fe4:	eddf 5ac7 	vldr	s11, [pc, #796]	; 8001304 <modelPredictiveControl+0x5ac>
 8000fe8:	eddf 2ac7 	vldr	s5, [pc, #796]	; 8001308 <modelPredictiveControl+0x5b0>
	Ib = ((short)Iab[1] - 1923);
 8000fec:	e9d3 4000 	ldrd	r4, r0, [r3]
	parkTransform(Ea,Eb,Ec,&Edq);
 8000ff0:	4bc6      	ldr	r3, [pc, #792]	; (800130c <modelPredictiveControl+0x5b4>)
 8000ff2:	f9b3 2000 	ldrsh.w	r2, [r3]
	Ia = ((short)Iab[0] - 1945);
 8000ff6:	f46f 63f3 	mvn.w	r3, #1944	; 0x798
 8000ffa:	441c      	add	r4, r3
	Ib = ((short)Iab[1] - 1923);
 8000ffc:	f2a0 7083 	subw	r0, r0, #1923	; 0x783
	Ia = ((short)Iab[0] - 1945);
 8001000:	b2a1      	uxth	r1, r4
	Ic = -(Ia+Ib);
 8001002:	fa11 f180 	uxtah	r1, r1, r0
	Ib = ((short)Iab[1] - 1923);
 8001006:	b200      	sxth	r0, r0
	Ia = ((short)Iab[0] - 1945);
 8001008:	b224      	sxth	r4, r4
	Xdq->d = (float)(sin000*a + sin240*b + sin120*c)/768; // (2/3)*(1/512) = 1/768
 800100a:	fb0a f300 	mul.w	r3, sl, r0
	Ic = -(Ia+Ib);
 800100e:	4249      	negs	r1, r1
 8001010:	b209      	sxth	r1, r1
	Xdq->d = (float)(sin000*a + sin240*b + sin120*c)/768; // (2/3)*(1/512) = 1/768
 8001012:	fb09 3304 	mla	r3, r9, r4, r3
 8001016:	fb07 3301 	mla	r3, r7, r1, r3
 800101a:	ee06 3a10 	vmov	s12, r3
	Xdq->q = (float)(cos000*a + cos240*b + cos120*c)/768;
 800101e:	9f00      	ldr	r7, [sp, #0]
	Ic = -(Ia+Ib);
 8001020:	f8ae 1000 	strh.w	r1, [lr]
	Xdq->q = (float)(cos000*a + cos240*b + cos120*c)/768;
 8001024:	fb00 f30b 	mul.w	r3, r0, fp
 8001028:	fb04 3308 	mla	r3, r4, r8, r3
 800102c:	fb01 3307 	mla	r3, r1, r7, r3
 8001030:	ee07 3a10 	vmov	s14, r3
 8001034:	46bc      	mov	ip, r7
	Xdq->d = (float)(sin000*a + sin240*b + sin120*c)/768; // (2/3)*(1/512) = 1/768
 8001036:	fb05 f30a 	mul.w	r3, r5, sl
 800103a:	9f01      	ldr	r7, [sp, #4]
	cos240 = cos2(theta+240);
 800103c:	49b4      	ldr	r1, [pc, #720]	; (8001310 <modelPredictiveControl+0x5b8>)
 800103e:	f8df e328 	ldr.w	lr, [pc, #808]	; 8001368 <modelPredictiveControl+0x610>
 8001042:	f8a1 b000 	strh.w	fp, [r1]
	Xdq->q = (float)(cos000*a + cos240*b + cos120*c)/768;
 8001046:	fb05 f50b 	mul.w	r5, r5, fp
 800104a:	fb06 5508 	mla	r5, r6, r8, r5
	Xdq->d = (float)(sin000*a + sin240*b + sin120*c)/768; // (2/3)*(1/512) = 1/768
 800104e:	fb06 3309 	mla	r3, r6, r9, r3
 8001052:	fb02 3307 	mla	r3, r2, r7, r3
	Xdq->q = (float)(cos000*a + cos240*b + cos120*c)/768;
 8001056:	fb02 520c 	mla	r2, r2, ip, r5
 800105a:	ee07 2a90 	vmov	s15, r2
	Xdq->d = (float)(sin000*a + sin240*b + sin120*c)/768; // (2/3)*(1/512) = 1/768
 800105e:	ee06 3a90 	vmov	s13, r3
	Ia = ((short)Iab[0] - 1945);
 8001062:	4eac      	ldr	r6, [pc, #688]	; (8001314 <modelPredictiveControl+0x5bc>)
	Ib = ((short)Iab[1] - 1923);
 8001064:	4dac      	ldr	r5, [pc, #688]	; (8001318 <modelPredictiveControl+0x5c0>)
	Ia = ((short)Iab[0] - 1945);
 8001066:	8034      	strh	r4, [r6, #0]
	Xdq->d = (float)(sin000*a + sin240*b + sin120*c)/768; // (2/3)*(1/512) = 1/768
 8001068:	eef8 6ae6 	vcvt.f32.s32	s13, s13
	Xdq->q = (float)(cos000*a + cos240*b + cos120*c)/768;
 800106c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	Xdq->d = (float)(sin000*a + sin240*b + sin120*c)/768; // (2/3)*(1/512) = 1/768
 8001070:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
	Xdq->q = (float)(cos000*a + cos240*b + cos120*c)/768;
 8001074:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	Edq.d = Edq.d/1241; // 3.3/4096 = 1/1241
 8001078:	ee66 6aa4 	vmul.f32	s13, s13, s9
	Edq.q = Edq.q/1241;
 800107c:	ee67 7aa4 	vmul.f32	s15, s15, s9
 8001080:	4ca6      	ldr	r4, [pc, #664]	; (800131c <modelPredictiveControl+0x5c4>)
	Ib = ((short)Iab[1] - 1923);
 8001082:	8028      	strh	r0, [r5, #0]
 8001084:	48a6      	ldr	r0, [pc, #664]	; (8001320 <modelPredictiveControl+0x5c8>)
	Idq.d = Idq.d/1241; // 3.3/4096 = 1/1241
 8001086:	4aa7      	ldr	r2, [pc, #668]	; (8001324 <modelPredictiveControl+0x5cc>)
	Edq.d = Edq.d/1241; // 3.3/4096 = 1/1241
 8001088:	4ba7      	ldr	r3, [pc, #668]	; (8001328 <modelPredictiveControl+0x5d0>)
 800108a:	7824      	ldrb	r4, [r4, #0]
 800108c:	7800      	ldrb	r0, [r0, #0]
 800108e:	9403      	str	r4, [sp, #12]
	Idq.d = Idq.d/1241; // 3.3/4096 = 1/1241
 8001090:	ee26 6a24 	vmul.f32	s12, s12, s9
	Idq.q = Idq.q/1241;
 8001094:	ee27 7a24 	vmul.f32	s14, s14, s9
 8001098:	eeb0 3a66 	vmov.f32	s6, s13
 800109c:	eef0 4a00 	vmov.f32	s9, #0	; 0x40000000  2.0
 80010a0:	eef0 3a67 	vmov.f32	s7, s15
 80010a4:	ee96 3a24 	vfnms.f32	s6, s12, s9
 80010a8:	9002      	str	r0, [sp, #8]
	Edq.q = Edq.q/1241;
 80010aa:	2600      	movs	r6, #0
 80010ac:	eed7 3a24 	vfnms.f32	s7, s14, s9
	Idq.d = Idq.d/1241; // 3.3/4096 = 1/1241
 80010b0:	ed82 6a00 	vstr	s12, [r2]
	Edq.d = Edq.d/1241; // 3.3/4096 = 1/1241
 80010b4:	edc3 6a00 	vstr	s13, [r3]
	Idq.q = Idq.q/1241;
 80010b8:	ed82 7a01 	vstr	s14, [r2, #4]
	Edq.q = Edq.q/1241;
 80010bc:	edc3 7a01 	vstr	s15, [r3, #4]
			IdPred = (float)((12/j)*Vdq.d + 2*Idq.d - Edq.d);
 80010c0:	eeb2 4a08 	vmov.f32	s8, #40	; 0x41400000  12.0
 80010c4:	eef1 4a08 	vmov.f32	s9, #24	; 0x40c00000  6.0
		Va = states[i] & 0x01;
 80010c8:	f85e 4b04 	ldr.w	r4, [lr], #4
	Xdq->d = (float)(sin000*a + sin240*b + sin120*c)/768; // (2/3)*(1/512) = 1/768
 80010cc:	9a01      	ldr	r2, [sp, #4]
		Va = states[i] & 0x01;
 80010ce:	f004 0c01 	and.w	ip, r4, #1
		Vb = (states[i]>>1) & 0x01;
 80010d2:	f3c4 0740 	ubfx	r7, r4, #1, #1
	Xdq->d = (float)(sin000*a + sin240*b + sin120*c)/768; // (2/3)*(1/512) = 1/768
 80010d6:	fb09 f30c 	mul.w	r3, r9, ip
		Vc = (states[i]>>2) & 0x01;
 80010da:	f3c4 0480 	ubfx	r4, r4, #2, #1
	Xdq->d = (float)(sin000*a + sin240*b + sin120*c)/768; // (2/3)*(1/512) = 1/768
 80010de:	fb0a 3307 	mla	r3, sl, r7, r3
 80010e2:	fb02 3304 	mla	r3, r2, r4, r3
 80010e6:	ee06 3a10 	vmov	s12, r3
	Xdq->q = (float)(cos000*a + cos240*b + cos120*c)/768;
 80010ea:	9a00      	ldr	r2, [sp, #0]
 80010ec:	fb08 f30c 	mul.w	r3, r8, ip
 80010f0:	fb0b 3307 	mla	r3, fp, r7, r3
 80010f4:	fb02 3304 	mla	r3, r2, r4, r3
 80010f8:	ee07 3a90 	vmov	s15, r3
	Xdq->d = (float)(sin000*a + sin240*b + sin120*c)/768; // (2/3)*(1/512) = 1/768
 80010fc:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
	Xdq->q = (float)(cos000*a + cos240*b + cos120*c)/768;
 8001100:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
	Xdq->d = (float)(sin000*a + sin240*b + sin120*c)/768; // (2/3)*(1/512) = 1/768
 8001104:	ee26 6a02 	vmul.f32	s12, s12, s4
	Xdq->q = (float)(cos000*a + cos240*b + cos120*c)/768;
 8001108:	ee27 7a02 	vmul.f32	s14, s14, s4
			IdPred = (float)((12/j)*Vdq.d + 2*Idq.d - Edq.d);
 800110c:	eef0 6a43 	vmov.f32	s13, s6
			IqPred = (float)((12/j)*Vdq.q + 2*Idq.q - Edq.q);
 8001110:	eef0 7a63 	vmov.f32	s15, s7
			IdPred = (float)((12/j)*Vdq.d + 2*Idq.d - Edq.d);
 8001114:	eee6 6a04 	vfma.f32	s13, s12, s8
			IqPred = (float)((12/j)*Vdq.q + 2*Idq.q - Edq.q);
 8001118:	eee7 7a04 	vfma.f32	s15, s14, s8
 800111c:	eeb0 1a63 	vmov.f32	s2, s7
 8001120:	eea7 1a24 	vfma.f32	s2, s14, s9
			costTemp = ((float)square(mod((short)(IdPred*1000))) + (float)square(mod(100 - (short)(IqPred*1000))))/1000000;
 8001124:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8001128:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800112c:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 8001130:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001134:	ee61 1a25 	vmul.f32	s3, s2, s11
 8001138:	ee16 3a90 	vmov	r3, s13
 800113c:	ee17 1a90 	vmov	r1, s15
 8001140:	eefd 6ae1 	vcvt.s32.f32	s13, s3
 8001144:	b20d      	sxth	r5, r1
 8001146:	ee16 1a90 	vmov	r1, s13
 800114a:	b21a      	sxth	r2, r3
 800114c:	2a00      	cmp	r2, #0
 800114e:	b208      	sxth	r0, r1
 8001150:	f1c5 0164 	rsb	r1, r5, #100	; 0x64
 8001154:	bfb8      	it	lt
 8001156:	4252      	neglt	r2, r2
 8001158:	2900      	cmp	r1, #0
 800115a:	bfdc      	itt	le
 800115c:	f06f 0163 	mvnle.w	r1, #99	; 0x63
 8001160:	1b49      	suble	r1, r1, r5
 8001162:	b292      	uxth	r2, r2
 8001164:	fb02 f202 	mul.w	r2, r2, r2
			IdPred = (float)((12/j)*Vdq.d + 2*Idq.d - Edq.d);
 8001168:	eef0 0a43 	vmov.f32	s1, s6
			costTemp = ((float)square(mod((short)(IdPred*1000))) + (float)square(mod(100 - (short)(IqPred*1000))))/1000000;
 800116c:	fb01 f101 	mul.w	r1, r1, r1
 8001170:	ee06 2a90 	vmov	s13, r2
			IdPred = (float)((12/j)*Vdq.d + 2*Idq.d - Edq.d);
 8001174:	eee6 0a24 	vfma.f32	s1, s12, s9
			costTemp = ((float)square(mod((short)(IdPred*1000))) + (float)square(mod(100 - (short)(IqPred*1000))))/1000000;
 8001178:	f1c0 0264 	rsb	r2, r0, #100	; 0x64
 800117c:	ee07 1a90 	vmov	s15, r1
 8001180:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8001184:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001188:	ee20 0aa5 	vmul.f32	s0, s1, s11
 800118c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001190:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8001194:	ee67 7aa2 	vmul.f32	s15, s15, s5
 8001198:	ee10 3a10 	vmov	r3, s0

			if(costTemp < cost){
 800119c:	eef4 7ac5 	vcmpe.f32	s15, s10
 80011a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			costTemp = ((float)square(mod((short)(IdPred*1000))) + (float)square(mod(100 - (short)(IqPred*1000))))/1000000;
 80011a4:	b21b      	sxth	r3, r3
			if(costTemp < cost){
 80011a6:	d505      	bpl.n	80011b4 <modelPredictiveControl+0x45c>
 80011a8:	b2f1      	uxtb	r1, r6
 80011aa:	9103      	str	r1, [sp, #12]
				optimalVector = i;
				optimalDuty = j;
 80011ac:	2101      	movs	r1, #1
			costTemp = ((float)square(mod((short)(IdPred*1000))) + (float)square(mod(100 - (short)(IqPred*1000))))/1000000;
 80011ae:	eeb0 5a67 	vmov.f32	s10, s15
				optimalDuty = j;
 80011b2:	9102      	str	r1, [sp, #8]
			costTemp = ((float)square(mod((short)(IdPred*1000))) + (float)square(mod(100 - (short)(IqPred*1000))))/1000000;
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	bfb8      	it	lt
 80011b8:	425b      	neglt	r3, r3
 80011ba:	b29b      	uxth	r3, r3
 80011bc:	2a00      	cmp	r2, #0
 80011be:	bfd8      	it	le
 80011c0:	f06f 0263 	mvnle.w	r2, #99	; 0x63
 80011c4:	fb03 f303 	mul.w	r3, r3, r3
 80011c8:	ee07 3a90 	vmov	s15, r3
 80011cc:	bfd8      	it	le
 80011ce:	1a12      	suble	r2, r2, r0
 80011d0:	fb02 f202 	mul.w	r2, r2, r2
 80011d4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80011d8:	ee07 2a90 	vmov	s15, r2
 80011dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011e0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80011e4:	ee67 7aa2 	vmul.f32	s15, s15, s5
			if(costTemp < cost){
 80011e8:	eef4 7ac5 	vcmpe.f32	s15, s10
 80011ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011f0:	d505      	bpl.n	80011fe <modelPredictiveControl+0x4a6>
 80011f2:	b2f3      	uxtb	r3, r6
 80011f4:	9303      	str	r3, [sp, #12]
				optimalDuty = j;
 80011f6:	2302      	movs	r3, #2
			costTemp = ((float)square(mod((short)(IdPred*1000))) + (float)square(mod(100 - (short)(IqPred*1000))))/1000000;
 80011f8:	eeb0 5a67 	vmov.f32	s10, s15
				optimalDuty = j;
 80011fc:	9302      	str	r3, [sp, #8]
 80011fe:	3601      	adds	r6, #1
	for(i=0;i<6;i++){
 8001200:	2e06      	cmp	r6, #6
 8001202:	f47f af61 	bne.w	80010c8 <modelPredictiveControl+0x370>
//		V = 75;
	} else {
		V = 400;
	}

	wt = limitTheta((optimalVector+1)*60);
 8001206:	9a03      	ldr	r2, [sp, #12]
 8001208:	4844      	ldr	r0, [pc, #272]	; (800131c <modelPredictiveControl+0x5c4>)
		return (theta - 360*(theta/360));
 800120a:	4948      	ldr	r1, [pc, #288]	; (800132c <modelPredictiveControl+0x5d4>)
 800120c:	7002      	strb	r2, [r0, #0]
	wt = limitTheta((optimalVector+1)*60);
 800120e:	1c53      	adds	r3, r2, #1
 8001210:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 8001214:	009b      	lsls	r3, r3, #2
		return (theta - 360*(theta/360));
 8001216:	f3c3 02cc 	ubfx	r2, r3, #3, #13
 800121a:	fba1 1202 	umull	r1, r2, r1, r2
 800121e:	0892      	lsrs	r2, r2, #2
		V = 400;
 8001220:	9902      	ldr	r1, [sp, #8]
 8001222:	4843      	ldr	r0, [pc, #268]	; (8001330 <modelPredictiveControl+0x5d8>)
 8001224:	4d3e      	ldr	r5, [pc, #248]	; (8001320 <modelPredictiveControl+0x5c8>)
 8001226:	edc0 0a00 	vstr	s1, [r0]
		return (theta - 360*(theta/360));
 800122a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800122e:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
	wt = limitTheta((optimalVector+1)*60);
 8001232:	b29b      	uxth	r3, r3
		V = 400;
 8001234:	2902      	cmp	r1, #2
		return (theta - 360*(theta/360));
 8001236:	eba3 03c2 	sub.w	r3, r3, r2, lsl #3
 800123a:	4a3e      	ldr	r2, [pc, #248]	; (8001334 <modelPredictiveControl+0x5dc>)
 800123c:	7029      	strb	r1, [r5, #0]
		V = 400;
 800123e:	bf0c      	ite	eq
 8001240:	20c8      	moveq	r0, #200	; 0xc8
 8001242:	f44f 70c8 	movne.w	r0, #400	; 0x190
 8001246:	493c      	ldr	r1, [pc, #240]	; (8001338 <modelPredictiveControl+0x5e0>)
 8001248:	8010      	strh	r0, [r2, #0]
 800124a:	483c      	ldr	r0, [pc, #240]	; (800133c <modelPredictiveControl+0x5e4>)
 800124c:	ed81 1a00 	vstr	s2, [r1]
 8001250:	4d3b      	ldr	r5, [pc, #236]	; (8001340 <modelPredictiveControl+0x5e8>)
 8001252:	4a3c      	ldr	r2, [pc, #240]	; (8001344 <modelPredictiveControl+0x5ec>)
 8001254:	493c      	ldr	r1, [pc, #240]	; (8001348 <modelPredictiveControl+0x5f0>)
 8001256:	ed80 5a00 	vstr	s10, [r0]
 800125a:	2003      	movs	r0, #3
 800125c:	6010      	str	r0, [r2, #0]
 800125e:	edc5 7a00 	vstr	s15, [r5]
 8001262:	4a3a      	ldr	r2, [pc, #232]	; (800134c <modelPredictiveControl+0x5f4>)
 8001264:	f8a1 c000 	strh.w	ip, [r1]
 8001268:	4d39      	ldr	r5, [pc, #228]	; (8001350 <modelPredictiveControl+0x5f8>)
 800126a:	483a      	ldr	r0, [pc, #232]	; (8001354 <modelPredictiveControl+0x5fc>)
 800126c:	493a      	ldr	r1, [pc, #232]	; (8001358 <modelPredictiveControl+0x600>)
 800126e:	802f      	strh	r7, [r5, #0]
		return (theta - 360*(theta/360));
 8001270:	b29b      	uxth	r3, r3
	if(wt >= 360){
 8001272:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 8001276:	8004      	strh	r4, [r0, #0]
 8001278:	ed82 6a00 	vstr	s12, [r2]
 800127c:	ed82 7a01 	vstr	s14, [r2, #4]
 8001280:	600e      	str	r6, [r1, #0]
 8001282:	d204      	bcs.n	800128e <modelPredictiveControl+0x536>
	wt = limitTheta((optimalVector+1)*60);
 8001284:	4a35      	ldr	r2, [pc, #212]	; (800135c <modelPredictiveControl+0x604>)
 8001286:	8013      	strh	r3, [r2, #0]
		wt = 0;
	}
}
 8001288:	b005      	add	sp, #20
 800128a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		wt = 0;
 800128e:	4b33      	ldr	r3, [pc, #204]	; (800135c <modelPredictiveControl+0x604>)
 8001290:	2200      	movs	r2, #0
 8001292:	801a      	strh	r2, [r3, #0]
}
 8001294:	b005      	add	sp, #20
 8001296:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return ((360+theta) - 360*(1+(theta/360)));
 800129a:	4831      	ldr	r0, [pc, #196]	; (8001360 <modelPredictiveControl+0x608>)
 800129c:	fb80 4002 	smull	r4, r0, r0, r2
 80012a0:	4410      	add	r0, r2
 80012a2:	17d2      	asrs	r2, r2, #31
 80012a4:	ebc2 2220 	rsb	r2, r2, r0, asr #8
 80012a8:	b212      	sxth	r2, r2
 80012aa:	3201      	adds	r2, #1
 80012ac:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80012b0:	ebc2 1002 	rsb	r0, r2, r2, lsl #4
 80012b4:	f503 7216 	add.w	r2, r3, #600	; 0x258
 80012b8:	eba2 02c0 	sub.w	r2, r2, r0, lsl #3
 80012bc:	b290      	uxth	r0, r2
 80012be:	b212      	sxth	r2, r2
 80012c0:	e5f8      	b.n	8000eb4 <modelPredictiveControl+0x15c>
 80012c2:	4827      	ldr	r0, [pc, #156]	; (8001360 <modelPredictiveControl+0x608>)
 80012c4:	fb80 4002 	smull	r4, r0, r0, r2
 80012c8:	4410      	add	r0, r2
 80012ca:	17d2      	asrs	r2, r2, #31
 80012cc:	ebc2 2220 	rsb	r2, r2, r0, asr #8
 80012d0:	b212      	sxth	r2, r2
 80012d2:	3201      	adds	r2, #1
 80012d4:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80012d8:	f503 70f0 	add.w	r0, r3, #480	; 0x1e0
 80012dc:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 80012e0:	eba0 02c2 	sub.w	r2, r0, r2, lsl #3
 80012e4:	b290      	uxth	r0, r2
 80012e6:	b212      	sxth	r2, r2
 80012e8:	e5b3      	b.n	8000e52 <modelPredictiveControl+0xfa>
 80012ea:	bf00      	nop
 80012ec:	20000174 	.word	0x20000174
 80012f0:	20000190 	.word	0x20000190
 80012f4:	200001bc 	.word	0x200001bc
 80012f8:	358cd2f6 	.word	0x358cd2f6
 80012fc:	47c35000 	.word	0x47c35000
 8001300:	3aaaaaab 	.word	0x3aaaaaab
 8001304:	447a0000 	.word	0x447a0000
 8001308:	358637bd 	.word	0x358637bd
 800130c:	2000015c 	.word	0x2000015c
 8001310:	20000130 	.word	0x20000130
 8001314:	20000138 	.word	0x20000138
 8001318:	2000017c 	.word	0x2000017c
 800131c:	200001be 	.word	0x200001be
 8001320:	20000123 	.word	0x20000123
 8001324:	200001c0 	.word	0x200001c0
 8001328:	20000194 	.word	0x20000194
 800132c:	16c16c17 	.word	0x16c16c17
 8001330:	20000158 	.word	0x20000158
 8001334:	20000002 	.word	0x20000002
 8001338:	200001b8 	.word	0x200001b8
 800133c:	20000154 	.word	0x20000154
 8001340:	2000013c 	.word	0x2000013c
 8001344:	20000134 	.word	0x20000134
 8001348:	2000015e 	.word	0x2000015e
 800134c:	20000160 	.word	0x20000160
 8001350:	200001a0 	.word	0x200001a0
 8001354:	20000180 	.word	0x20000180
 8001358:	20000170 	.word	0x20000170
 800135c:	20000128 	.word	0x20000128
 8001360:	b60b60b7 	.word	0xb60b60b7
 8001364:	2000019e 	.word	0x2000019e
 8001368:	200000c4 	.word	0x200000c4
 800136c:	4824      	ldr	r0, [pc, #144]	; (8001400 <modelPredictiveControl+0x6a8>)
 800136e:	fb80 4002 	smull	r4, r0, r0, r2
 8001372:	4410      	add	r0, r2
 8001374:	17d2      	asrs	r2, r2, #31
 8001376:	ebc2 2220 	rsb	r2, r2, r0, asr #8
 800137a:	b212      	sxth	r2, r2
 800137c:	3201      	adds	r2, #1
 800137e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001382:	f503 70e1 	add.w	r0, r3, #450	; 0x1c2
 8001386:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 800138a:	eba0 02c2 	sub.w	r2, r0, r2, lsl #3
 800138e:	b290      	uxth	r0, r2
 8001390:	b212      	sxth	r2, r2
 8001392:	e52e      	b.n	8000df2 <modelPredictiveControl+0x9a>
 8001394:	b212      	sxth	r2, r2
 8001396:	3201      	adds	r2, #1
 8001398:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800139c:	b29b      	uxth	r3, r3
 800139e:	ebc2 1102 	rsb	r1, r2, r2, lsl #4
 80013a2:	f503 72b4 	add.w	r2, r3, #360	; 0x168
 80013a6:	eba2 02c1 	sub.w	r2, r2, r1, lsl #3
 80013aa:	b291      	uxth	r1, r2
 80013ac:	b212      	sxth	r2, r2
 80013ae:	e4ed      	b.n	8000d8c <modelPredictiveControl+0x34>
 80013b0:	4813      	ldr	r0, [pc, #76]	; (8001400 <modelPredictiveControl+0x6a8>)
 80013b2:	fb80 4002 	smull	r4, r0, r0, r2
 80013b6:	4410      	add	r0, r2
 80013b8:	17d2      	asrs	r2, r2, #31
 80013ba:	ebc2 2220 	rsb	r2, r2, r0, asr #8
 80013be:	b212      	sxth	r2, r2
 80013c0:	3201      	adds	r2, #1
 80013c2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80013c6:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 80013ca:	f203 23b2 	addw	r3, r3, #690	; 0x2b2
 80013ce:	eba3 03c2 	sub.w	r3, r3, r2, lsl #3
 80013d2:	b29a      	uxth	r2, r3
 80013d4:	b21b      	sxth	r3, r3
 80013d6:	e5ce      	b.n	8000f76 <modelPredictiveControl+0x21e>
 80013d8:	4809      	ldr	r0, [pc, #36]	; (8001400 <modelPredictiveControl+0x6a8>)
 80013da:	fb80 4002 	smull	r4, r0, r0, r2
 80013de:	4410      	add	r0, r2
 80013e0:	17d2      	asrs	r2, r2, #31
 80013e2:	ebc2 2220 	rsb	r2, r2, r0, asr #8
 80013e6:	b212      	sxth	r2, r2
 80013e8:	3201      	adds	r2, #1
 80013ea:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80013ee:	ebc2 1002 	rsb	r0, r2, r2, lsl #4
 80013f2:	f203 223a 	addw	r2, r3, #570	; 0x23a
 80013f6:	eba2 02c0 	sub.w	r2, r2, r0, lsl #3
 80013fa:	b290      	uxth	r0, r2
 80013fc:	b212      	sxth	r2, r2
 80013fe:	e589      	b.n	8000f14 <modelPredictiveControl+0x1bc>
 8001400:	b60b60b7 	.word	0xb60b60b7

08001404 <startStop>:
/**
 * This function controls start/stop of motor with Blue button
 *
 */
void startStop(){
	if(!run){
 8001404:	4a03      	ldr	r2, [pc, #12]	; (8001414 <startStop+0x10>)
 8001406:	7813      	ldrb	r3, [r2, #0]
 8001408:	fab3 f383 	clz	r3, r3
 800140c:	095b      	lsrs	r3, r3, #5
 800140e:	7013      	strb	r3, [r2, #0]
		run = 1;
	} else {
		run = 0;
	}
}
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop
 8001414:	2000000c 	.word	0x2000000c

08001418 <executeAll>:
/**
 * This function controls the execution and ADC measurement
 *
 */
uint16_t executionCount, cnts = 0;
void executeAll(){
 8001418:	b510      	push	{r4, lr}
	HAL_ADC_Start_DMA(&hadc2, Eab, 2);
 800141a:	491c      	ldr	r1, [pc, #112]	; (800148c <executeAll+0x74>)
 800141c:	481c      	ldr	r0, [pc, #112]	; (8001490 <executeAll+0x78>)
	if(run == 1){
 800141e:	4c1d      	ldr	r4, [pc, #116]	; (8001494 <executeAll+0x7c>)
	HAL_ADC_Start_DMA(&hadc2, Eab, 2);
 8001420:	2202      	movs	r2, #2
 8001422:	f000 fed5 	bl	80021d0 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc1, Iab, 2);
 8001426:	491c      	ldr	r1, [pc, #112]	; (8001498 <executeAll+0x80>)
 8001428:	481c      	ldr	r0, [pc, #112]	; (800149c <executeAll+0x84>)
 800142a:	2202      	movs	r2, #2
 800142c:	f000 fed0 	bl	80021d0 <HAL_ADC_Start_DMA>
	computePosition();
 8001430:	f7ff fb86 	bl	8000b40 <computePosition>
	if(run == 1){
 8001434:	7823      	ldrb	r3, [r4, #0]
 8001436:	2b01      	cmp	r3, #1
 8001438:	d01e      	beq.n	8001478 <executeAll+0x60>
		TIM1->CCR1 = 0;
 800143a:	4a19      	ldr	r2, [pc, #100]	; (80014a0 <executeAll+0x88>)
 800143c:	2100      	movs	r1, #0
 800143e:	6351      	str	r1, [r2, #52]	; 0x34
		TIM1->CCR2 = 0;
 8001440:	6391      	str	r1, [r2, #56]	; 0x38
		TIM1->CCR3 = 0;
 8001442:	63d1      	str	r1, [r2, #60]	; 0x3c
	measureADC();
	SVPWM();
	if(run){
 8001444:	b15b      	cbz	r3, 800145e <executeAll+0x46>
		if(executionCount > 50000){
 8001446:	4917      	ldr	r1, [pc, #92]	; (80014a4 <executeAll+0x8c>)
 8001448:	880b      	ldrh	r3, [r1, #0]
 800144a:	f24c 3250 	movw	r2, #50000	; 0xc350
 800144e:	4293      	cmp	r3, r2
 8001450:	d906      	bls.n	8001460 <executeAll+0x48>
			if(cnts == 100){
 8001452:	4c15      	ldr	r4, [pc, #84]	; (80014a8 <executeAll+0x90>)
 8001454:	8823      	ldrh	r3, [r4, #0]
 8001456:	2b64      	cmp	r3, #100	; 0x64
 8001458:	d012      	beq.n	8001480 <executeAll+0x68>
				modelPredictiveControl();
				cnts = 0;
			} else {
				cnts++;
 800145a:	3301      	adds	r3, #1
 800145c:	8023      	strh	r3, [r4, #0]
			openLoopControl();
			executionCount++;
		}
		//transferUART();
	}
}
 800145e:	bd10      	pop	{r4, pc}
	wt+=1;
 8001460:	4812      	ldr	r0, [pc, #72]	; (80014ac <executeAll+0x94>)
 8001462:	8802      	ldrh	r2, [r0, #0]
 8001464:	3201      	adds	r2, #1
 8001466:	b292      	uxth	r2, r2
	if(wt >= 360){
 8001468:	f5b2 7fb4 	cmp.w	r2, #360	; 0x168
		wt = 0;
 800146c:	bf28      	it	cs
 800146e:	2200      	movcs	r2, #0
			executionCount++;
 8001470:	3301      	adds	r3, #1
		wt = 0;
 8001472:	8002      	strh	r2, [r0, #0]
			executionCount++;
 8001474:	800b      	strh	r3, [r1, #0]
}
 8001476:	bd10      	pop	{r4, pc}
 8001478:	f7ff fa04 	bl	8000884 <SVPWM.part.0>
 800147c:	7823      	ldrb	r3, [r4, #0]
 800147e:	e7e1      	b.n	8001444 <executeAll+0x2c>
				modelPredictiveControl();
 8001480:	f7ff fc6a 	bl	8000d58 <modelPredictiveControl>
				cnts = 0;
 8001484:	2300      	movs	r3, #0
 8001486:	8023      	strh	r3, [r4, #0]
}
 8001488:	bd10      	pop	{r4, pc}
 800148a:	bf00      	nop
 800148c:	200001a8 	.word	0x200001a8
 8001490:	20000228 	.word	0x20000228
 8001494:	2000000c 	.word	0x2000000c
 8001498:	20000174 	.word	0x20000174
 800149c:	20000278 	.word	0x20000278
 80014a0:	40012c00 	.word	0x40012c00
 80014a4:	2000016a 	.word	0x2000016a
 80014a8:	20000120 	.word	0x20000120
 80014ac:	20000128 	.word	0x20000128

080014b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014b0:	b530      	push	{r4, r5, lr}
 80014b2:	b0a7      	sub	sp, #156	; 0x9c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014b4:	2100      	movs	r1, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014b6:	2258      	movs	r2, #88	; 0x58
 80014b8:	a810      	add	r0, sp, #64	; 0x40
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014ba:	e9cd 1100 	strd	r1, r1, [sp]
 80014be:	e9cd 1102 	strd	r1, r1, [sp, #8]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014c2:	910a      	str	r1, [sp, #40]	; 0x28
 80014c4:	9108      	str	r1, [sp, #32]
 80014c6:	910b      	str	r1, [sp, #44]	; 0x2c
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014c8:	9104      	str	r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014ca:	f003 faab 	bl	8004a24 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014ce:	2201      	movs	r2, #1
 80014d0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014d4:	e9cd 2306 	strd	r2, r3, [sp, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014d8:	2202      	movs	r2, #2
 80014da:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014de:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014e2:	2101      	movs	r1, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014e4:	f44f 12e0 	mov.w	r2, #1835008	; 0x1c0000
 80014e8:	2300      	movs	r3, #0
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014ea:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014ec:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014f0:	9109      	str	r1, [sp, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014f2:	f001 fbbf 	bl	8002c74 <HAL_RCC_OscConfig>
 80014f6:	b108      	cbz	r0, 80014fc <SystemClock_Config+0x4c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014f8:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014fa:	e7fe      	b.n	80014fa <SystemClock_Config+0x4a>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014fc:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014fe:	240f      	movs	r4, #15
 8001500:	2502      	movs	r5, #2
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001502:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001504:	2200      	movs	r2, #0
 8001506:	f44f 6380 	mov.w	r3, #1024	; 0x400
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800150a:	4668      	mov	r0, sp
 800150c:	2102      	movs	r1, #2
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800150e:	e9cd 4500 	strd	r4, r5, [sp]
 8001512:	e9cd 2302 	strd	r2, r3, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001516:	f001 fe9b 	bl	8003250 <HAL_RCC_ClockConfig>
 800151a:	b108      	cbz	r0, 8001520 <SystemClock_Config+0x70>
 800151c:	b672      	cpsid	i
  while (1)
 800151e:	e7fe      	b.n	800151e <SystemClock_Config+0x6e>
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8001520:	f44f 7380 	mov.w	r3, #256	; 0x100
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM1
 8001524:	f241 0182 	movw	r1, #4226	; 0x1082
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8001528:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800152c:	a810      	add	r0, sp, #64	; 0x40
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM1
 800152e:	9110      	str	r1, [sp, #64]	; 0x40
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8001530:	9213      	str	r2, [sp, #76]	; 0x4c
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8001532:	931a      	str	r3, [sp, #104]	; 0x68
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_PLLCLK;
 8001534:	931d      	str	r3, [sp, #116]	; 0x74
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001536:	f001 ffd7 	bl	80034e8 <HAL_RCCEx_PeriphCLKConfig>
 800153a:	b108      	cbz	r0, 8001540 <SystemClock_Config+0x90>
 800153c:	b672      	cpsid	i
  while (1)
 800153e:	e7fe      	b.n	800153e <SystemClock_Config+0x8e>
}
 8001540:	b027      	add	sp, #156	; 0x9c
 8001542:	bd30      	pop	{r4, r5, pc}

08001544 <main>:
{
 8001544:	b580      	push	{r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001546:	2400      	movs	r4, #0
{
 8001548:	b0a2      	sub	sp, #136	; 0x88
  HAL_Init();
 800154a:	f000 fc25 	bl	8001d98 <HAL_Init>
  SystemClock_Config();
 800154e:	f7ff ffaf 	bl	80014b0 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001552:	e9cd 4416 	strd	r4, r4, [sp, #88]	; 0x58
 8001556:	e9cd 4418 	strd	r4, r4, [sp, #96]	; 0x60
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800155a:	f8df 82c0 	ldr.w	r8, [pc, #704]	; 800181c <main+0x2d8>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800155e:	941a      	str	r4, [sp, #104]	; 0x68
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001560:	f8d8 3014 	ldr.w	r3, [r8, #20]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001564:	4da9      	ldr	r5, [pc, #676]	; (800180c <main+0x2c8>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001566:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800156a:	f8c8 3014 	str.w	r3, [r8, #20]
 800156e:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8001572:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001576:	9303      	str	r3, [sp, #12]
 8001578:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800157a:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800157e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001582:	f8c8 3014 	str.w	r3, [r8, #20]
 8001586:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800158a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800158e:	9304      	str	r3, [sp, #16]
 8001590:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001592:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8001596:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800159a:	f8c8 3014 	str.w	r3, [r8, #20]
 800159e:	f8d8 3014 	ldr.w	r3, [r8, #20]
 80015a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015a6:	9305      	str	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80015a8:	4622      	mov	r2, r4
 80015aa:	2120      	movs	r1, #32
 80015ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b0:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80015b2:	f001 fb4b 	bl	8002c4c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin, GPIO_PIN_RESET);
 80015b6:	4896      	ldr	r0, [pc, #600]	; (8001810 <main+0x2cc>)
 80015b8:	4622      	mov	r2, r4
 80015ba:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 80015be:	f001 fb45 	bl	8002c4c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 80015c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015c6:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 80015ca:	4891      	ldr	r0, [pc, #580]	; (8001810 <main+0x2cc>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015cc:	9418      	str	r4, [sp, #96]	; 0x60
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 80015ce:	a916      	add	r1, sp, #88	; 0x58
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 80015d0:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80015d4:	2600      	movs	r6, #0
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 80015d6:	f001 fa3d 	bl	8002a54 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80015da:	2700      	movs	r7, #0
 80015dc:	2220      	movs	r2, #32
 80015de:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015e0:	a916      	add	r1, sp, #88	; 0x58
 80015e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80015e6:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 80015ea:	e9cd 6718 	strd	r6, r7, [sp, #96]	; 0x60
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ee:	f001 fa31 	bl	8002a54 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin;
 80015f2:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 80015f6:	2301      	movs	r3, #1
 80015f8:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015fc:	4884      	ldr	r0, [pc, #528]	; (8001810 <main+0x2cc>)
  GPIO_InitStruct.Pin = M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin;
 80015fe:	2303      	movs	r3, #3
 8001600:	2202      	movs	r2, #2
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001602:	a916      	add	r1, sp, #88	; 0x58
  GPIO_InitStruct.Pin = M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin;
 8001604:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001608:	f001 fa24 	bl	8002a54 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 3, 0);
 800160c:	4622      	mov	r2, r4
 800160e:	2103      	movs	r1, #3
 8001610:	2028      	movs	r0, #40	; 0x28
 8001612:	f001 f939 	bl	8002888 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001616:	2028      	movs	r0, #40	; 0x28
 8001618:	f001 f96e 	bl	80028f8 <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800161c:	f8d8 3014 	ldr.w	r3, [r8, #20]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001620:	f885 4020 	strb.w	r4, [r5, #32]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001624:	f043 0301 	orr.w	r3, r3, #1
 8001628:	f8c8 3014 	str.w	r3, [r8, #20]
 800162c:	f8d8 3014 	ldr.w	r3, [r8, #20]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001630:	62ec      	str	r4, [r5, #44]	; 0x2c
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001632:	f003 0301 	and.w	r3, r3, #1
 8001636:	9301      	str	r3, [sp, #4]
 8001638:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800163a:	f8d8 3014 	ldr.w	r3, [r8, #20]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800163e:	f885 4030 	strb.w	r4, [r5, #48]	; 0x30
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001642:	f043 0302 	orr.w	r3, r3, #2
 8001646:	f8c8 3014 	str.w	r3, [r8, #20]
 800164a:	f8d8 3014 	ldr.w	r3, [r8, #20]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800164e:	606c      	str	r4, [r5, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001650:	f003 0302 	and.w	r3, r3, #2
 8001654:	9302      	str	r3, [sp, #8]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001656:	f44f 7280 	mov.w	r2, #256	; 0x100
  hadc1.Init.NbrOfConversion = 2;
 800165a:	2302      	movs	r3, #2
  __HAL_RCC_DMA2_CLK_ENABLE();
 800165c:	9802      	ldr	r0, [sp, #8]
  hadc1.Init.NbrOfConversion = 2;
 800165e:	61eb      	str	r3, [r5, #28]
  hadc1.Instance = ADC1;
 8001660:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001664:	2301      	movs	r3, #1
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001666:	f04f 0804 	mov.w	r8, #4
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800166a:	4628      	mov	r0, r5
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800166c:	832a      	strh	r2, [r5, #24]
  ADC_ChannelConfTypeDef sConfig = {0};
 800166e:	e9cd 4416 	strd	r4, r4, [sp, #88]	; 0x58
 8001672:	e9cd 4418 	strd	r4, r4, [sp, #96]	; 0x60
 8001676:	e9cd 441a 	strd	r4, r4, [sp, #104]	; 0x68
  ADC_MultiModeTypeDef multimode = {0};
 800167a:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800167e:	e9c5 4402 	strd	r4, r4, [r5, #8]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001682:	e9c5 3804 	strd	r3, r8, [r5, #16]
  ADC_MultiModeTypeDef multimode = {0};
 8001686:	940e      	str	r4, [sp, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001688:	636c      	str	r4, [r5, #52]	; 0x34
  hadc1.Instance = ADC1;
 800168a:	6029      	str	r1, [r5, #0]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800168c:	62ab      	str	r3, [r5, #40]	; 0x28
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800168e:	f000 fc49 	bl	8001f24 <HAL_ADC_Init>
 8001692:	b108      	cbz	r0, 8001698 <main+0x154>
 8001694:	b672      	cpsid	i
  while (1)
 8001696:	e7fe      	b.n	8001696 <main+0x152>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001698:	4603      	mov	r3, r0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800169a:	a90e      	add	r1, sp, #56	; 0x38
 800169c:	4628      	mov	r0, r5
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800169e:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80016a0:	f001 f84e 	bl	8002740 <HAL_ADCEx_MultiModeConfigChannel>
 80016a4:	b108      	cbz	r0, 80016aa <main+0x166>
 80016a6:	b672      	cpsid	i
  while (1)
 80016a8:	e7fe      	b.n	80016a8 <main+0x164>
  sConfig.Channel = ADC_CHANNEL_1;
 80016aa:	2201      	movs	r2, #1
 80016ac:	2301      	movs	r3, #1
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016ae:	a916      	add	r1, sp, #88	; 0x58
 80016b0:	4628      	mov	r0, r5
  sConfig.Channel = ADC_CHANNEL_1;
 80016b2:	e9cd 6718 	strd	r6, r7, [sp, #96]	; 0x60
 80016b6:	e9cd 671a 	strd	r6, r7, [sp, #104]	; 0x68
 80016ba:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016be:	f000 fe7f 	bl	80023c0 <HAL_ADC_ConfigChannel>
 80016c2:	b108      	cbz	r0, 80016c8 <main+0x184>
 80016c4:	b672      	cpsid	i
  while (1)
 80016c6:	e7fe      	b.n	80016c6 <main+0x182>
  sConfig.Channel = ADC_CHANNEL_7;
 80016c8:	2207      	movs	r2, #7
 80016ca:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016cc:	4628      	mov	r0, r5
 80016ce:	a916      	add	r1, sp, #88	; 0x58
  sConfig.Channel = ADC_CHANNEL_7;
 80016d0:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016d4:	f000 fe74 	bl	80023c0 <HAL_ADC_ConfigChannel>
 80016d8:	4604      	mov	r4, r0
 80016da:	b108      	cbz	r0, 80016e0 <main+0x19c>
 80016dc:	b672      	cpsid	i
  while (1)
 80016de:	e7fe      	b.n	80016de <main+0x19a>
  htim1.Instance = TIM1;
 80016e0:	4d4c      	ldr	r5, [pc, #304]	; (8001814 <main+0x2d0>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016e2:	900a      	str	r0, [sp, #40]	; 0x28
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80016e4:	4601      	mov	r1, r0
 80016e6:	222c      	movs	r2, #44	; 0x2c
 80016e8:	a816      	add	r0, sp, #88	; 0x58
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016ea:	e9cd 440e 	strd	r4, r4, [sp, #56]	; 0x38
 80016ee:	e9cd 4410 	strd	r4, r4, [sp, #64]	; 0x40
 80016f2:	e9cd 4412 	strd	r4, r4, [sp, #72]	; 0x48
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016f6:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016fa:	e9cd 4407 	strd	r4, r4, [sp, #28]
 80016fe:	9406      	str	r4, [sp, #24]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001700:	9414      	str	r4, [sp, #80]	; 0x50
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001702:	940d      	str	r4, [sp, #52]	; 0x34
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001704:	f003 f98e 	bl	8004a24 <memset>
  htim1.Instance = TIM1;
 8001708:	4b43      	ldr	r3, [pc, #268]	; (8001818 <main+0x2d4>)
 800170a:	602b      	str	r3, [r5, #0]
  htim1.Init.Prescaler = 13;
 800170c:	200d      	movs	r0, #13
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 800170e:	2120      	movs	r1, #32
  htim1.Init.Period = 517;
 8001710:	f240 2205 	movw	r2, #517	; 0x205
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001714:	2380      	movs	r3, #128	; 0x80
  htim1.Init.Prescaler = 13;
 8001716:	6068      	str	r0, [r5, #4]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001718:	4628      	mov	r0, r5
  htim1.Init.Period = 517;
 800171a:	e9c5 1202 	strd	r1, r2, [r5, #8]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800171e:	612c      	str	r4, [r5, #16]
  htim1.Init.RepetitionCounter = 0;
 8001720:	616c      	str	r4, [r5, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001722:	61ab      	str	r3, [r5, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001724:	f002 f8c4 	bl	80038b0 <HAL_TIM_Base_Init>
 8001728:	b108      	cbz	r0, 800172e <main+0x1ea>
 800172a:	b672      	cpsid	i
  while (1)
 800172c:	e7fe      	b.n	800172c <main+0x1e8>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800172e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001732:	a90a      	add	r1, sp, #40	; 0x28
 8001734:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001736:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001738:	f002 fb50 	bl	8003ddc <HAL_TIM_ConfigClockSource>
 800173c:	b108      	cbz	r0, 8001742 <main+0x1fe>
 800173e:	b672      	cpsid	i
  while (1)
 8001740:	e7fe      	b.n	8001740 <main+0x1fc>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001742:	4628      	mov	r0, r5
 8001744:	f002 f94a 	bl	80039dc <HAL_TIM_PWM_Init>
 8001748:	b108      	cbz	r0, 800174e <main+0x20a>
 800174a:	b672      	cpsid	i
  while (1)
 800174c:	e7fe      	b.n	800174c <main+0x208>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 800174e:	2270      	movs	r2, #112	; 0x70
 8001750:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001754:	9008      	str	r0, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001756:	a906      	add	r1, sp, #24
 8001758:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 800175a:	e9cd 2306 	strd	r2, r3, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800175e:	f002 fe33 	bl	80043c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001762:	b108      	cbz	r0, 8001768 <main+0x224>
 8001764:	b672      	cpsid	i
  while (1)
 8001766:	e7fe      	b.n	8001766 <main+0x222>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001768:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800176c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001770:	4602      	mov	r2, r0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001772:	2660      	movs	r6, #96	; 0x60
 8001774:	2700      	movs	r7, #0
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001776:	9014      	str	r0, [sp, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001778:	a90e      	add	r1, sp, #56	; 0x38
 800177a:	4628      	mov	r0, r5
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800177c:	e9cd 670e 	strd	r6, r7, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001780:	f002 fcf0 	bl	8004164 <HAL_TIM_PWM_ConfigChannel>
 8001784:	b108      	cbz	r0, 800178a <main+0x246>
 8001786:	b672      	cpsid	i
  while (1)
 8001788:	e7fe      	b.n	8001788 <main+0x244>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800178a:	4642      	mov	r2, r8
 800178c:	4628      	mov	r0, r5
 800178e:	a90e      	add	r1, sp, #56	; 0x38
 8001790:	f002 fce8 	bl	8004164 <HAL_TIM_PWM_ConfigChannel>
 8001794:	b108      	cbz	r0, 800179a <main+0x256>
 8001796:	b672      	cpsid	i
  while (1)
 8001798:	e7fe      	b.n	8001798 <main+0x254>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800179a:	481e      	ldr	r0, [pc, #120]	; (8001814 <main+0x2d0>)
 800179c:	2208      	movs	r2, #8
 800179e:	a90e      	add	r1, sp, #56	; 0x38
 80017a0:	f002 fce0 	bl	8004164 <HAL_TIM_PWM_ConfigChannel>
 80017a4:	b108      	cbz	r0, 80017aa <main+0x266>
 80017a6:	b672      	cpsid	i
  while (1)
 80017a8:	e7fe      	b.n	80017a8 <main+0x264>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80017aa:	481a      	ldr	r0, [pc, #104]	; (8001814 <main+0x2d0>)
 80017ac:	a90e      	add	r1, sp, #56	; 0x38
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80017ae:	2470      	movs	r4, #112	; 0x70
 80017b0:	f44f 7500 	mov.w	r5, #512	; 0x200
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80017b4:	220c      	movs	r2, #12
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80017b6:	e9cd 450e 	strd	r4, r5, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80017ba:	f002 fcd3 	bl	8004164 <HAL_TIM_PWM_ConfigChannel>
 80017be:	4603      	mov	r3, r0
 80017c0:	b108      	cbz	r0, 80017c6 <main+0x282>
 80017c2:	b672      	cpsid	i
  while (1)
 80017c4:	e7fe      	b.n	80017c4 <main+0x280>
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80017c6:	9320      	str	r3, [sp, #128]	; 0x80
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 80017c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017cc:	2300      	movs	r3, #0
 80017ce:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
 80017d2:	2200      	movs	r2, #0
 80017d4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017d8:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
 80017dc:	2200      	movs	r2, #0
 80017de:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80017e2:	e9cd 231c 	strd	r2, r3, [sp, #112]	; 0x70
 80017e6:	f44f 6400 	mov.w	r4, #2048	; 0x800
 80017ea:	2200      	movs	r2, #0
 80017ec:	2303      	movs	r3, #3
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80017ee:	4809      	ldr	r0, [pc, #36]	; (8001814 <main+0x2d0>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 80017f0:	f44f 6580 	mov.w	r5, #1024	; 0x400
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80017f4:	a916      	add	r1, sp, #88	; 0x58
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 80017f6:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
 80017fa:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80017fe:	f002 fe3d 	bl	800447c <HAL_TIMEx_ConfigBreakDeadTime>
 8001802:	4604      	mov	r4, r0
 8001804:	b160      	cbz	r0, 8001820 <main+0x2dc>
 8001806:	b672      	cpsid	i
  while (1)
 8001808:	e7fe      	b.n	8001808 <main+0x2c4>
 800180a:	bf00      	nop
 800180c:	20000278 	.word	0x20000278
 8001810:	48000800 	.word	0x48000800
 8001814:	20000350 	.word	0x20000350
 8001818:	40012c00 	.word	0x40012c00
 800181c:	40021000 	.word	0x40021000
  HAL_TIM_MspPostInit(&htim1);
 8001820:	4849      	ldr	r0, [pc, #292]	; (8001948 <main+0x404>)
 8001822:	f000 f9a7 	bl	8001b74 <HAL_TIM_MspPostInit>
  huart2.Instance = USART2;
 8001826:	4b49      	ldr	r3, [pc, #292]	; (800194c <main+0x408>)
 8001828:	4a49      	ldr	r2, [pc, #292]	; (8001950 <main+0x40c>)
  huart2.Init.BaudRate = 2250000;
 800182a:	484a      	ldr	r0, [pc, #296]	; (8001954 <main+0x410>)
  huart2.Instance = USART2;
 800182c:	601a      	str	r2, [r3, #0]
  huart2.Init.OverSampling = UART_OVERSAMPLING_8;
 800182e:	f44f 4500 	mov.w	r5, #32768	; 0x8000
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8001832:	2120      	movs	r1, #32
  huart2.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8001834:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  huart2.Init.BaudRate = 2250000;
 8001838:	6058      	str	r0, [r3, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800183a:	260c      	movs	r6, #12
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_ENABLE;
 800183c:	f44f 6700 	mov.w	r7, #2048	; 0x800
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001840:	4618      	mov	r0, r3
  huart2.Init.Parity = UART_PARITY_NONE;
 8001842:	e9c3 4403 	strd	r4, r4, [r3, #12]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001846:	609c      	str	r4, [r3, #8]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001848:	619c      	str	r4, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_8;
 800184a:	61dd      	str	r5, [r3, #28]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 800184c:	6259      	str	r1, [r3, #36]	; 0x24
  huart2.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 800184e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001850:	615e      	str	r6, [r3, #20]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_ENABLE;
 8001852:	621f      	str	r7, [r3, #32]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001854:	f003 f85a 	bl	800490c <HAL_UART_Init>
 8001858:	b108      	cbz	r0, 800185e <main+0x31a>
 800185a:	b672      	cpsid	i
  while (1)
 800185c:	e7fe      	b.n	800185c <main+0x318>
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800185e:	4c3e      	ldr	r4, [pc, #248]	; (8001958 <main+0x414>)
  hadc2.Instance = ADC2;
 8001860:	4a3e      	ldr	r2, [pc, #248]	; (800195c <main+0x418>)
  ADC_ChannelConfTypeDef sConfig = {0};
 8001862:	9016      	str	r0, [sp, #88]	; 0x58
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001864:	f44f 7380 	mov.w	r3, #256	; 0x100
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001868:	f04f 0801 	mov.w	r8, #1
  ADC_ChannelConfTypeDef sConfig = {0};
 800186c:	e9cd 0017 	strd	r0, r0, [sp, #92]	; 0x5c
 8001870:	e9cd 0019 	strd	r0, r0, [sp, #100]	; 0x64
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001874:	e9c4 0001 	strd	r0, r0, [r4, #4]
  hadc2.Init.NbrOfConversion = 2;
 8001878:	2102      	movs	r1, #2
  ADC_ChannelConfTypeDef sConfig = {0};
 800187a:	901b      	str	r0, [sp, #108]	; 0x6c
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800187c:	f884 0020 	strb.w	r0, [r4, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001880:	62e0      	str	r0, [r4, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001882:	f884 0030 	strb.w	r0, [r4, #48]	; 0x30
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001886:	60e0      	str	r0, [r4, #12]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001888:	6360      	str	r0, [r4, #52]	; 0x34
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800188a:	f04f 0904 	mov.w	r9, #4
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800188e:	4620      	mov	r0, r4
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001890:	8323      	strh	r3, [r4, #24]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001892:	e9c4 8904 	strd	r8, r9, [r4, #16]
  hadc2.Init.NbrOfConversion = 2;
 8001896:	61e1      	str	r1, [r4, #28]
  hadc2.Instance = ADC2;
 8001898:	6022      	str	r2, [r4, #0]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800189a:	f8c4 8028 	str.w	r8, [r4, #40]	; 0x28
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800189e:	f000 fb41 	bl	8001f24 <HAL_ADC_Init>
 80018a2:	b108      	cbz	r0, 80018a8 <main+0x364>
 80018a4:	b672      	cpsid	i
  while (1)
 80018a6:	e7fe      	b.n	80018a6 <main+0x362>
  sConfig.Channel = ADC_CHANNEL_4;
 80018a8:	2204      	movs	r2, #4
 80018aa:	2301      	movs	r3, #1
 80018ac:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80018b0:	a916      	add	r1, sp, #88	; 0x58
  sConfig.Channel = ADC_CHANNEL_4;
 80018b2:	2200      	movs	r2, #0
 80018b4:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80018b6:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_4;
 80018b8:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
 80018bc:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80018c0:	f000 fd7e 	bl	80023c0 <HAL_ADC_ConfigChannel>
 80018c4:	b108      	cbz	r0, 80018ca <main+0x386>
 80018c6:	b672      	cpsid	i
  while (1)
 80018c8:	e7fe      	b.n	80018c8 <main+0x384>
  sConfig.Channel = ADC_CHANNEL_9;
 80018ca:	2209      	movs	r2, #9
 80018cc:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80018ce:	a916      	add	r1, sp, #88	; 0x58
 80018d0:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_9;
 80018d2:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80018d6:	f000 fd73 	bl	80023c0 <HAL_ADC_ConfigChannel>
 80018da:	4605      	mov	r5, r0
 80018dc:	b108      	cbz	r0, 80018e2 <main+0x39e>
 80018de:	b672      	cpsid	i
  while (1)
 80018e0:	e7fe      	b.n	80018e0 <main+0x39c>
  HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80018e2:	4602      	mov	r2, r0
 80018e4:	4601      	mov	r1, r0
 80018e6:	201b      	movs	r0, #27
 80018e8:	f000 ffce 	bl	8002888 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80018ec:	201b      	movs	r0, #27
 80018ee:	f001 f803 	bl	80028f8 <HAL_NVIC_EnableIRQ>
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80018f2:	4629      	mov	r1, r5
 80018f4:	481a      	ldr	r0, [pc, #104]	; (8001960 <main+0x41c>)
 80018f6:	f000 fd17 	bl	8002328 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 80018fa:	4629      	mov	r1, r5
 80018fc:	4620      	mov	r0, r4
 80018fe:	f000 fd13 	bl	8002328 <HAL_ADCEx_Calibration_Start>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, 1);
 8001902:	4818      	ldr	r0, [pc, #96]	; (8001964 <main+0x420>)
 8001904:	4642      	mov	r2, r8
 8001906:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800190a:	f001 f99f 	bl	8002c4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, 1);
 800190e:	4815      	ldr	r0, [pc, #84]	; (8001964 <main+0x420>)
 8001910:	4642      	mov	r2, r8
 8001912:	4639      	mov	r1, r7
 8001914:	f001 f99a 	bl	8002c4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, 1);
 8001918:	4642      	mov	r2, r8
 800191a:	4812      	ldr	r0, [pc, #72]	; (8001964 <main+0x420>)
 800191c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001920:	f001 f994 	bl	8002c4c <HAL_GPIO_WritePin>
	HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_4);
 8001924:	4631      	mov	r1, r6
 8001926:	4808      	ldr	r0, [pc, #32]	; (8001948 <main+0x404>)
 8001928:	f002 f986 	bl	8003c38 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800192c:	4629      	mov	r1, r5
 800192e:	4806      	ldr	r0, [pc, #24]	; (8001948 <main+0x404>)
 8001930:	f002 f8e8 	bl	8003b04 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001934:	4649      	mov	r1, r9
 8001936:	4804      	ldr	r0, [pc, #16]	; (8001948 <main+0x404>)
 8001938:	f002 f8e4 	bl	8003b04 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800193c:	4802      	ldr	r0, [pc, #8]	; (8001948 <main+0x404>)
 800193e:	2108      	movs	r1, #8
 8001940:	f002 f8e0 	bl	8003b04 <HAL_TIM_PWM_Start>
  while (1)
 8001944:	e7fe      	b.n	8001944 <main+0x400>
 8001946:	bf00      	nop
 8001948:	20000350 	.word	0x20000350
 800194c:	2000039c 	.word	0x2000039c
 8001950:	40004400 	.word	0x40004400
 8001954:	00225510 	.word	0x00225510
 8001958:	20000228 	.word	0x20000228
 800195c:	50000100 	.word	0x50000100
 8001960:	20000278 	.word	0x20000278
 8001964:	48000800 	.word	0x48000800

08001968 <Error_Handler>:
 8001968:	b672      	cpsid	i
  while (1)
 800196a:	e7fe      	b.n	800196a <Error_Handler+0x2>

0800196c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800196c:	4b0b      	ldr	r3, [pc, #44]	; (800199c <HAL_MspInit+0x30>)
 800196e:	699a      	ldr	r2, [r3, #24]
 8001970:	f042 0201 	orr.w	r2, r2, #1
 8001974:	619a      	str	r2, [r3, #24]
 8001976:	699a      	ldr	r2, [r3, #24]
{
 8001978:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800197a:	f002 0201 	and.w	r2, r2, #1
 800197e:	9200      	str	r2, [sp, #0]
 8001980:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001982:	69da      	ldr	r2, [r3, #28]
 8001984:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001988:	61da      	str	r2, [r3, #28]
 800198a:	69db      	ldr	r3, [r3, #28]
 800198c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001990:	9301      	str	r3, [sp, #4]
 8001992:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8001994:	2004      	movs	r0, #4
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001996:	b002      	add	sp, #8
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8001998:	f000 bf62 	b.w	8002860 <HAL_NVIC_SetPriorityGrouping>
 800199c:	40021000 	.word	0x40021000

080019a0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80019a0:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 80019a2:	6802      	ldr	r2, [r0, #0]
{
 80019a4:	b08c      	sub	sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a6:	2300      	movs	r3, #0
  if(hadc->Instance==ADC1)
 80019a8:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ac:	e9cd 3306 	strd	r3, r3, [sp, #24]
 80019b0:	e9cd 3308 	strd	r3, r3, [sp, #32]
{
 80019b4:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b6:	930a      	str	r3, [sp, #40]	; 0x28
  if(hadc->Instance==ADC1)
 80019b8:	d04a      	beq.n	8001a50 <HAL_ADC_MspInit+0xb0>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 80019ba:	4b4a      	ldr	r3, [pc, #296]	; (8001ae4 <HAL_ADC_MspInit+0x144>)
 80019bc:	429a      	cmp	r2, r3
 80019be:	d001      	beq.n	80019c4 <HAL_ADC_MspInit+0x24>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80019c0:	b00c      	add	sp, #48	; 0x30
 80019c2:	bd70      	pop	{r4, r5, r6, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 80019c4:	4a48      	ldr	r2, [pc, #288]	; (8001ae8 <HAL_ADC_MspInit+0x148>)
 80019c6:	6813      	ldr	r3, [r2, #0]
 80019c8:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80019ca:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 80019cc:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80019ce:	d07a      	beq.n	8001ac6 <HAL_ADC_MspInit+0x126>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019d0:	4b46      	ldr	r3, [pc, #280]	; (8001aec <HAL_ADC_MspInit+0x14c>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019d2:	4847      	ldr	r0, [pc, #284]	; (8001af0 <HAL_ADC_MspInit+0x150>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019d4:	695a      	ldr	r2, [r3, #20]
    hdma_adc2.Instance = DMA2_Channel1;
 80019d6:	4d47      	ldr	r5, [pc, #284]	; (8001af4 <HAL_ADC_MspInit+0x154>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019d8:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80019dc:	615a      	str	r2, [r3, #20]
 80019de:	695a      	ldr	r2, [r3, #20]
 80019e0:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 80019e4:	9204      	str	r2, [sp, #16]
 80019e6:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019e8:	695a      	ldr	r2, [r3, #20]
 80019ea:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80019ee:	615a      	str	r2, [r3, #20]
 80019f0:	695b      	ldr	r3, [r3, #20]
 80019f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019f6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80019f8:	2208      	movs	r2, #8
 80019fa:	2303      	movs	r3, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019fc:	9905      	ldr	r1, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fe:	2600      	movs	r6, #0
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a00:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001a02:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a06:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a08:	f001 f824 	bl	8002a54 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001a0c:	2303      	movs	r3, #3
 8001a0e:	2280      	movs	r2, #128	; 0x80
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a10:	a906      	add	r1, sp, #24
 8001a12:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001a16:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1a:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a1c:	f001 f81a 	bl	8002a54 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Channel1;
 8001a20:	4b35      	ldr	r3, [pc, #212]	; (8001af8 <HAL_ADC_MspInit+0x158>)
 8001a22:	602b      	str	r3, [r5, #0]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8001a24:	2080      	movs	r0, #128	; 0x80
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001a26:	f44f 7100 	mov.w	r1, #512	; 0x200
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001a2a:	f44f 6200 	mov.w	r2, #2048	; 0x800
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8001a2e:	2320      	movs	r3, #32
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8001a30:	60e8      	str	r0, [r5, #12]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001a32:	e9c5 1204 	strd	r1, r2, [r5, #16]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a36:	606e      	str	r6, [r5, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a38:	60ae      	str	r6, [r5, #8]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8001a3a:	61ee      	str	r6, [r5, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8001a3c:	4628      	mov	r0, r5
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8001a3e:	61ab      	str	r3, [r5, #24]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8001a40:	f000 ff82 	bl	8002948 <HAL_DMA_Init>
 8001a44:	2800      	cmp	r0, #0
 8001a46:	d149      	bne.n	8001adc <HAL_ADC_MspInit+0x13c>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8001a48:	63a5      	str	r5, [r4, #56]	; 0x38
 8001a4a:	626c      	str	r4, [r5, #36]	; 0x24
}
 8001a4c:	b00c      	add	sp, #48	; 0x30
 8001a4e:	bd70      	pop	{r4, r5, r6, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001a50:	4a25      	ldr	r2, [pc, #148]	; (8001ae8 <HAL_ADC_MspInit+0x148>)
 8001a52:	6813      	ldr	r3, [r2, #0]
 8001a54:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001a56:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001a58:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001a5a:	d029      	beq.n	8001ab0 <HAL_ADC_MspInit+0x110>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a5c:	4b23      	ldr	r3, [pc, #140]	; (8001aec <HAL_ADC_MspInit+0x14c>)
    HAL_GPIO_Init(M1_CURR_AMPL_V_GPIO_Port, &GPIO_InitStruct);
 8001a5e:	4824      	ldr	r0, [pc, #144]	; (8001af0 <HAL_ADC_MspInit+0x150>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a60:	695a      	ldr	r2, [r3, #20]
    hdma_adc1.Instance = DMA1_Channel1;
 8001a62:	4d26      	ldr	r5, [pc, #152]	; (8001afc <HAL_ADC_MspInit+0x15c>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a64:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001a68:	615a      	str	r2, [r3, #20]
 8001a6a:	695a      	ldr	r2, [r3, #20]
 8001a6c:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8001a70:	9201      	str	r2, [sp, #4]
 8001a72:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a74:	695a      	ldr	r2, [r3, #20]
 8001a76:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001a7a:	615a      	str	r2, [r3, #20]
 8001a7c:	695b      	ldr	r3, [r3, #20]
 8001a7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a82:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = M1_CURR_AMPL_V_Pin;
 8001a84:	2202      	movs	r2, #2
 8001a86:	2303      	movs	r3, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a88:	9902      	ldr	r1, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8a:	2600      	movs	r6, #0
    HAL_GPIO_Init(M1_CURR_AMPL_V_GPIO_Port, &GPIO_InitStruct);
 8001a8c:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = M1_CURR_AMPL_V_Pin;
 8001a8e:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a92:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(M1_CURR_AMPL_V_GPIO_Port, &GPIO_InitStruct);
 8001a94:	f000 ffde 	bl	8002a54 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_CURR_AMPL_U_Pin;
 8001a98:	2303      	movs	r3, #3
 8001a9a:	2201      	movs	r2, #1
    HAL_GPIO_Init(M1_CURR_AMPL_U_GPIO_Port, &GPIO_InitStruct);
 8001a9c:	a906      	add	r1, sp, #24
 8001a9e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_AMPL_U_Pin;
 8001aa2:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa6:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(M1_CURR_AMPL_U_GPIO_Port, &GPIO_InitStruct);
 8001aa8:	f000 ffd4 	bl	8002a54 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 8001aac:	4b14      	ldr	r3, [pc, #80]	; (8001b00 <HAL_ADC_MspInit+0x160>)
 8001aae:	e7b8      	b.n	8001a22 <HAL_ADC_MspInit+0x82>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001ab0:	4b0e      	ldr	r3, [pc, #56]	; (8001aec <HAL_ADC_MspInit+0x14c>)
 8001ab2:	695a      	ldr	r2, [r3, #20]
 8001ab4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001ab8:	615a      	str	r2, [r3, #20]
 8001aba:	695b      	ldr	r3, [r3, #20]
 8001abc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ac0:	9300      	str	r3, [sp, #0]
 8001ac2:	9b00      	ldr	r3, [sp, #0]
 8001ac4:	e7ca      	b.n	8001a5c <HAL_ADC_MspInit+0xbc>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001ac6:	4b09      	ldr	r3, [pc, #36]	; (8001aec <HAL_ADC_MspInit+0x14c>)
 8001ac8:	695a      	ldr	r2, [r3, #20]
 8001aca:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001ace:	615a      	str	r2, [r3, #20]
 8001ad0:	695b      	ldr	r3, [r3, #20]
 8001ad2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ad6:	9303      	str	r3, [sp, #12]
 8001ad8:	9b03      	ldr	r3, [sp, #12]
 8001ada:	e779      	b.n	80019d0 <HAL_ADC_MspInit+0x30>
      Error_Handler();
 8001adc:	f7ff ff44 	bl	8001968 <Error_Handler>
 8001ae0:	e7b2      	b.n	8001a48 <HAL_ADC_MspInit+0xa8>
 8001ae2:	bf00      	nop
 8001ae4:	50000100 	.word	0x50000100
 8001ae8:	2000012c 	.word	0x2000012c
 8001aec:	40021000 	.word	0x40021000
 8001af0:	48000800 	.word	0x48000800
 8001af4:	20000420 	.word	0x20000420
 8001af8:	40020408 	.word	0x40020408
 8001afc:	2000030c 	.word	0x2000030c
 8001b00:	40020008 	.word	0x40020008

08001b04 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b04:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_base->Instance==TIM1)
 8001b06:	6801      	ldr	r1, [r0, #0]
 8001b08:	4a19      	ldr	r2, [pc, #100]	; (8001b70 <HAL_TIM_Base_MspInit+0x6c>)
{
 8001b0a:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b0c:	2300      	movs	r3, #0
  if(htim_base->Instance==TIM1)
 8001b0e:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b10:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8001b14:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8001b18:	9306      	str	r3, [sp, #24]
  if(htim_base->Instance==TIM1)
 8001b1a:	d001      	beq.n	8001b20 <HAL_TIM_Base_MspInit+0x1c>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001b1c:	b008      	add	sp, #32
 8001b1e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b20:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001b24:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Alternate = GPIO_AF12_TIM1;
 8001b28:	200c      	movs	r0, #12
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b2a:	699a      	ldr	r2, [r3, #24]
 8001b2c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001b30:	619a      	str	r2, [r3, #24]
 8001b32:	699a      	ldr	r2, [r3, #24]
 8001b34:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8001b38:	9200      	str	r2, [sp, #0]
 8001b3a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b3c:	695a      	ldr	r2, [r3, #20]
 8001b3e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001b42:	615a      	str	r2, [r3, #20]
 8001b44:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Alternate = GPIO_AF12_TIM1;
 8001b46:	9006      	str	r0, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b4c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = M1_OCP_Pin;
 8001b4e:	2201      	movs	r2, #1
 8001b50:	2300      	movs	r3, #0
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 8001b52:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = M1_OCP_Pin;
 8001b54:	f44f 6400 	mov.w	r4, #2048	; 0x800
 8001b58:	2502      	movs	r5, #2
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 8001b5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_OCP_Pin;
 8001b5e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8001b62:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b66:	9e01      	ldr	r6, [sp, #4]
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 8001b68:	f000 ff74 	bl	8002a54 <HAL_GPIO_Init>
}
 8001b6c:	b008      	add	sp, #32
 8001b6e:	bd70      	pop	{r4, r5, r6, pc}
 8001b70:	40012c00 	.word	0x40012c00

08001b74 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b74:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM1)
 8001b76:	6801      	ldr	r1, [r0, #0]
 8001b78:	4a15      	ldr	r2, [pc, #84]	; (8001bd0 <HAL_TIM_MspPostInit+0x5c>)
{
 8001b7a:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b7c:	2300      	movs	r3, #0
  if(htim->Instance==TIM1)
 8001b7e:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b80:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8001b84:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8001b88:	9306      	str	r3, [sp, #24]
  if(htim->Instance==TIM1)
 8001b8a:	d001      	beq.n	8001b90 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001b8c:	b008      	add	sp, #32
 8001b8e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b90:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001b94:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001b98:	2006      	movs	r0, #6
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b9a:	695a      	ldr	r2, [r3, #20]
 8001b9c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001ba0:	615a      	str	r2, [r3, #20]
 8001ba2:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001ba4:	9006      	str	r0, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ba6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001baa:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8001bac:	2202      	movs	r2, #2
 8001bae:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bb0:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8001bb2:	f44f 64e0 	mov.w	r4, #1792	; 0x700
 8001bb6:	2502      	movs	r5, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bb8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8001bbc:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8001bc0:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bc4:	9e01      	ldr	r6, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bc6:	f000 ff45 	bl	8002a54 <HAL_GPIO_Init>
}
 8001bca:	b008      	add	sp, #32
 8001bcc:	bd70      	pop	{r4, r5, r6, pc}
 8001bce:	bf00      	nop
 8001bd0:	40012c00 	.word	0x40012c00

08001bd4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001bd4:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART2)
 8001bd6:	6802      	ldr	r2, [r0, #0]
 8001bd8:	4b2e      	ldr	r3, [pc, #184]	; (8001c94 <HAL_UART_MspInit+0xc0>)
{
 8001bda:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bdc:	2400      	movs	r4, #0
  if(huart->Instance==USART2)
 8001bde:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be0:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8001be4:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8001be8:	9406      	str	r4, [sp, #24]
  if(huart->Instance==USART2)
 8001bea:	d001      	beq.n	8001bf0 <HAL_UART_MspInit+0x1c>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001bec:	b008      	add	sp, #32
 8001bee:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 8001bf0:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8001bf4:	4e28      	ldr	r6, [pc, #160]	; (8001c98 <HAL_UART_MspInit+0xc4>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8001bf6:	69da      	ldr	r2, [r3, #28]
 8001bf8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001bfc:	61da      	str	r2, [r3, #28]
 8001bfe:	69da      	ldr	r2, [r3, #28]
 8001c00:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001c04:	9200      	str	r2, [sp, #0]
 8001c06:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c08:	695a      	ldr	r2, [r3, #20]
 8001c0a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001c0e:	615a      	str	r2, [r3, #20]
 8001c10:	695b      	ldr	r3, [r3, #20]
 8001c12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c16:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8001c18:	220c      	movs	r2, #12
 8001c1a:	2302      	movs	r3, #2
 8001c1c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001c20:	2200      	movs	r2, #0
 8001c22:	2300      	movs	r3, #0
 8001c24:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c28:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c2a:	2307      	movs	r3, #7
 8001c2c:	4605      	mov	r5, r0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c2e:	9801      	ldr	r0, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c30:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c36:	f000 ff0d 	bl	8002a54 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8001c3a:	4918      	ldr	r1, [pc, #96]	; (8001c9c <HAL_UART_MspInit+0xc8>)
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c3c:	6074      	str	r4, [r6, #4]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001c3e:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001c40:	2320      	movs	r3, #32
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001c42:	4630      	mov	r0, r6
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c44:	e9c6 4404 	strd	r4, r4, [r6, #16]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c48:	60b4      	str	r4, [r6, #8]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001c4a:	61f4      	str	r4, [r6, #28]
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8001c4c:	6031      	str	r1, [r6, #0]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001c4e:	60f2      	str	r2, [r6, #12]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001c50:	61b3      	str	r3, [r6, #24]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001c52:	f000 fe79 	bl	8002948 <HAL_DMA_Init>
 8001c56:	b9b0      	cbnz	r0, 8001c86 <HAL_UART_MspInit+0xb2>
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8001c58:	4c11      	ldr	r4, [pc, #68]	; (8001ca0 <HAL_UART_MspInit+0xcc>)
 8001c5a:	4b12      	ldr	r3, [pc, #72]	; (8001ca4 <HAL_UART_MspInit+0xd0>)
 8001c5c:	6023      	str	r3, [r4, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c5e:	2110      	movs	r1, #16
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c60:	2300      	movs	r3, #0
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001c62:	2280      	movs	r2, #128	; 0x80
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001c64:	672e      	str	r6, [r5, #112]	; 0x70
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001c66:	4620      	mov	r0, r4
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c68:	e9c4 3202 	strd	r3, r2, [r4, #8]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c6c:	e9c4 3304 	strd	r3, r3, [r4, #16]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001c70:	e9c4 3306 	strd	r3, r3, [r4, #24]
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001c74:	6275      	str	r5, [r6, #36]	; 0x24
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c76:	6061      	str	r1, [r4, #4]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001c78:	f000 fe66 	bl	8002948 <HAL_DMA_Init>
 8001c7c:	b930      	cbnz	r0, 8001c8c <HAL_UART_MspInit+0xb8>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001c7e:	66ec      	str	r4, [r5, #108]	; 0x6c
 8001c80:	6265      	str	r5, [r4, #36]	; 0x24
}
 8001c82:	b008      	add	sp, #32
 8001c84:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8001c86:	f7ff fe6f 	bl	8001968 <Error_Handler>
 8001c8a:	e7e5      	b.n	8001c58 <HAL_UART_MspInit+0x84>
      Error_Handler();
 8001c8c:	f7ff fe6c 	bl	8001968 <Error_Handler>
 8001c90:	e7f5      	b.n	8001c7e <HAL_UART_MspInit+0xaa>
 8001c92:	bf00      	nop
 8001c94:	40004400 	.word	0x40004400
 8001c98:	200001e4 	.word	0x200001e4
 8001c9c:	4002006c 	.word	0x4002006c
 8001ca0:	200002c8 	.word	0x200002c8
 8001ca4:	40020080 	.word	0x40020080

08001ca8 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001ca8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 8001caa:	2201      	movs	r2, #1
 8001cac:	2120      	movs	r1, #32
 8001cae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cb2:	f000 ffcb 	bl	8002c4c <HAL_GPIO_WritePin>
    executeAll();
 8001cb6:	f7ff fbaf 	bl	8001418 <executeAll>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 8001cba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	2120      	movs	r1, #32
 8001cc2:	f000 ffc3 	bl	8002c4c <HAL_GPIO_WritePin>
  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001cc6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim1);
 8001cca:	4801      	ldr	r0, [pc, #4]	; (8001cd0 <TIM1_CC_IRQHandler+0x28>)
 8001ccc:	f002 b940 	b.w	8003f50 <HAL_TIM_IRQHandler>
 8001cd0:	20000350 	.word	0x20000350

08001cd4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001cd4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
  startStop();
 8001cd6:	f7ff fb95 	bl	8001404 <startStop>
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001cda:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001cde:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001ce2:	f000 bfbb 	b.w	8002c5c <HAL_GPIO_EXTI_IRQHandler>
 8001ce6:	bf00      	nop

08001ce8 <SystemInit>:
  */
void SystemInit(void)
{
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ce8:	4a03      	ldr	r2, [pc, #12]	; (8001cf8 <SystemInit+0x10>)
 8001cea:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001cee:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001cf2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cf6:	4770      	bx	lr
 8001cf8:	e000ed00 	.word	0xe000ed00

08001cfc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001cfc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d34 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d00:	480d      	ldr	r0, [pc, #52]	; (8001d38 <LoopForever+0x6>)
  ldr r1, =_edata
 8001d02:	490e      	ldr	r1, [pc, #56]	; (8001d3c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d04:	4a0e      	ldr	r2, [pc, #56]	; (8001d40 <LoopForever+0xe>)
  movs r3, #0
 8001d06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d08:	e002      	b.n	8001d10 <LoopCopyDataInit>

08001d0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d0e:	3304      	adds	r3, #4

08001d10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d14:	d3f9      	bcc.n	8001d0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d16:	4a0b      	ldr	r2, [pc, #44]	; (8001d44 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d18:	4c0b      	ldr	r4, [pc, #44]	; (8001d48 <LoopForever+0x16>)
  movs r3, #0
 8001d1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d1c:	e001      	b.n	8001d22 <LoopFillZerobss>

08001d1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d20:	3204      	adds	r2, #4

08001d22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d24:	d3fb      	bcc.n	8001d1e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001d26:	f7ff ffdf 	bl	8001ce8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d2a:	f002 fe57 	bl	80049dc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d2e:	f7ff fc09 	bl	8001544 <main>

08001d32 <LoopForever>:

LoopForever:
    b LoopForever
 8001d32:	e7fe      	b.n	8001d32 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001d34:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001d38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d3c:	200000e8 	.word	0x200000e8
  ldr r2, =_sidata
 8001d40:	08004a90 	.word	0x08004a90
  ldr r2, =_sbss
 8001d44:	200000e8 	.word	0x200000e8
  ldr r4, =_ebss
 8001d48:	20000468 	.word	0x20000468

08001d4c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d4c:	e7fe      	b.n	8001d4c <ADC1_2_IRQHandler>
	...

08001d50 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d50:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d52:	4a0e      	ldr	r2, [pc, #56]	; (8001d8c <HAL_InitTick+0x3c>)
 8001d54:	4b0e      	ldr	r3, [pc, #56]	; (8001d90 <HAL_InitTick+0x40>)
 8001d56:	7812      	ldrb	r2, [r2, #0]
 8001d58:	681b      	ldr	r3, [r3, #0]
{
 8001d5a:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d5c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001d60:	fbb0 f0f2 	udiv	r0, r0, r2
 8001d64:	fbb3 f0f0 	udiv	r0, r3, r0
 8001d68:	f000 fdd4 	bl	8002914 <HAL_SYSTICK_Config>
 8001d6c:	b908      	cbnz	r0, 8001d72 <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d6e:	2d0f      	cmp	r5, #15
 8001d70:	d901      	bls.n	8001d76 <HAL_InitTick+0x26>
    return HAL_ERROR;
 8001d72:	2001      	movs	r0, #1
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
}
 8001d74:	bd38      	pop	{r3, r4, r5, pc}
 8001d76:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d78:	4602      	mov	r2, r0
 8001d7a:	4629      	mov	r1, r5
 8001d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d80:	f000 fd82 	bl	8002888 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d84:	4b03      	ldr	r3, [pc, #12]	; (8001d94 <HAL_InitTick+0x44>)
 8001d86:	4620      	mov	r0, r4
 8001d88:	601d      	str	r5, [r3, #0]
}
 8001d8a:	bd38      	pop	{r3, r4, r5, pc}
 8001d8c:	200000e0 	.word	0x200000e0
 8001d90:	200000dc 	.word	0x200000dc
 8001d94:	200000e4 	.word	0x200000e4

08001d98 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d98:	4a07      	ldr	r2, [pc, #28]	; (8001db8 <HAL_Init+0x20>)
{
 8001d9a:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d9c:	6813      	ldr	r3, [r2, #0]
 8001d9e:	f043 0310 	orr.w	r3, r3, #16
 8001da2:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001da4:	2003      	movs	r0, #3
 8001da6:	f000 fd5b 	bl	8002860 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001daa:	2004      	movs	r0, #4
 8001dac:	f7ff ffd0 	bl	8001d50 <HAL_InitTick>
  HAL_MspInit();
 8001db0:	f7ff fddc 	bl	800196c <HAL_MspInit>
}
 8001db4:	2000      	movs	r0, #0
 8001db6:	bd08      	pop	{r3, pc}
 8001db8:	40022000 	.word	0x40022000

08001dbc <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8001dbc:	4b01      	ldr	r3, [pc, #4]	; (8001dc4 <HAL_GetTick+0x8>)
 8001dbe:	6818      	ldr	r0, [r3, #0]
}
 8001dc0:	4770      	bx	lr
 8001dc2:	bf00      	nop
 8001dc4:	20000464 	.word	0x20000464

08001dc8 <HAL_ADC_ConvCpltCallback>:
 8001dc8:	4770      	bx	lr
 8001dca:	bf00      	nop

08001dcc <HAL_ADC_ConvHalfCpltCallback>:
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop

08001dd0 <HAL_ADC_ErrorCallback>:
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop

08001dd4 <ADC_Disable>:
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001dd4:	6802      	ldr	r2, [r0, #0]
{
 8001dd6:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001dd8:	6893      	ldr	r3, [r2, #8]
 8001dda:	f003 0303 	and.w	r3, r3, #3
 8001dde:	2b01      	cmp	r3, #1
 8001de0:	d001      	beq.n	8001de6 <ADC_Disable+0x12>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001de2:	2000      	movs	r0, #0
}
 8001de4:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001de6:	6811      	ldr	r1, [r2, #0]
 8001de8:	07cc      	lsls	r4, r1, #31
 8001dea:	d5fa      	bpl.n	8001de2 <ADC_Disable+0xe>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001dec:	6891      	ldr	r1, [r2, #8]
 8001dee:	f001 010d 	and.w	r1, r1, #13
 8001df2:	2901      	cmp	r1, #1
 8001df4:	4604      	mov	r4, r0
 8001df6:	d009      	beq.n	8001e0c <ADC_Disable+0x38>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001df8:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001dfa:	f042 0210 	orr.w	r2, r2, #16
 8001dfe:	6402      	str	r2, [r0, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e00:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8001e02:	f042 0201 	orr.w	r2, r2, #1
      return HAL_ERROR;
 8001e06:	4618      	mov	r0, r3
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e08:	6462      	str	r2, [r4, #68]	; 0x44
}
 8001e0a:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_ADC_DISABLE(hadc);
 8001e0c:	6893      	ldr	r3, [r2, #8]
 8001e0e:	2103      	movs	r1, #3
 8001e10:	f043 0302 	orr.w	r3, r3, #2
 8001e14:	6093      	str	r3, [r2, #8]
 8001e16:	6011      	str	r1, [r2, #0]
    tickstart = HAL_GetTick();
 8001e18:	f7ff ffd0 	bl	8001dbc <HAL_GetTick>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001e1c:	6823      	ldr	r3, [r4, #0]
 8001e1e:	689b      	ldr	r3, [r3, #8]
 8001e20:	07d9      	lsls	r1, r3, #31
    tickstart = HAL_GetTick();
 8001e22:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001e24:	d403      	bmi.n	8001e2e <ADC_Disable+0x5a>
 8001e26:	e7dc      	b.n	8001de2 <ADC_Disable+0xe>
 8001e28:	689b      	ldr	r3, [r3, #8]
 8001e2a:	07db      	lsls	r3, r3, #31
 8001e2c:	d5d9      	bpl.n	8001de2 <ADC_Disable+0xe>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001e2e:	f7ff ffc5 	bl	8001dbc <HAL_GetTick>
 8001e32:	1b40      	subs	r0, r0, r5
 8001e34:	2802      	cmp	r0, #2
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001e36:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001e38:	d9f6      	bls.n	8001e28 <ADC_Disable+0x54>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001e3a:	689a      	ldr	r2, [r3, #8]
 8001e3c:	07d2      	lsls	r2, r2, #31
 8001e3e:	d5f3      	bpl.n	8001e28 <ADC_Disable+0x54>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e40:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001e42:	f043 0310 	orr.w	r3, r3, #16
 8001e46:	6423      	str	r3, [r4, #64]	; 0x40
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e48:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001e4a:	f043 0301 	orr.w	r3, r3, #1
 8001e4e:	6463      	str	r3, [r4, #68]	; 0x44
          return HAL_ERROR;
 8001e50:	2001      	movs	r0, #1
}
 8001e52:	bd38      	pop	{r3, r4, r5, pc}

08001e54 <ADC_Enable>:
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001e54:	6802      	ldr	r2, [r0, #0]
{
 8001e56:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001e58:	6893      	ldr	r3, [r2, #8]
 8001e5a:	f003 0303 	and.w	r3, r3, #3
 8001e5e:	2b01      	cmp	r3, #1
{
 8001e60:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001e62:	d026      	beq.n	8001eb2 <ADC_Enable+0x5e>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001e64:	6891      	ldr	r1, [r2, #8]
 8001e66:	4b15      	ldr	r3, [pc, #84]	; (8001ebc <ADC_Enable+0x68>)
 8001e68:	4219      	tst	r1, r3
 8001e6a:	d009      	beq.n	8001e80 <ADC_Enable+0x2c>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e6c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001e6e:	f043 0310 	orr.w	r3, r3, #16
 8001e72:	6423      	str	r3, [r4, #64]	; 0x40
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e74:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001e76:	f043 0301 	orr.w	r3, r3, #1
 8001e7a:	6463      	str	r3, [r4, #68]	; 0x44
          return HAL_ERROR;
 8001e7c:	2001      	movs	r0, #1
}
 8001e7e:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 8001e80:	6893      	ldr	r3, [r2, #8]
 8001e82:	f043 0301 	orr.w	r3, r3, #1
 8001e86:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();  
 8001e88:	f7ff ff98 	bl	8001dbc <HAL_GetTick>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001e8c:	6823      	ldr	r3, [r4, #0]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	07d9      	lsls	r1, r3, #31
    tickstart = HAL_GetTick();  
 8001e92:	4605      	mov	r5, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001e94:	d40b      	bmi.n	8001eae <ADC_Enable+0x5a>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001e96:	f7ff ff91 	bl	8001dbc <HAL_GetTick>
 8001e9a:	1b43      	subs	r3, r0, r5
 8001e9c:	2b02      	cmp	r3, #2
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001e9e:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001ea0:	d902      	bls.n	8001ea8 <ADC_Enable+0x54>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	07d2      	lsls	r2, r2, #31
 8001ea6:	d5e1      	bpl.n	8001e6c <ADC_Enable+0x18>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	07db      	lsls	r3, r3, #31
 8001eac:	d5f3      	bpl.n	8001e96 <ADC_Enable+0x42>
  return HAL_OK;
 8001eae:	2000      	movs	r0, #0
}
 8001eb0:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001eb2:	6813      	ldr	r3, [r2, #0]
 8001eb4:	07d8      	lsls	r0, r3, #31
 8001eb6:	d5d5      	bpl.n	8001e64 <ADC_Enable+0x10>
  return HAL_OK;
 8001eb8:	2000      	movs	r0, #0
 8001eba:	e7f9      	b.n	8001eb0 <ADC_Enable+0x5c>
 8001ebc:	8000003f 	.word	0x8000003f

08001ec0 <ADC_DMAError>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001ec0:	6a40      	ldr	r0, [r0, #36]	; 0x24
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001ec2:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001ec4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ec8:	6403      	str	r3, [r0, #64]	; 0x40
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001eca:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001ecc:	f043 0304 	orr.w	r3, r3, #4
 8001ed0:	6443      	str	r3, [r0, #68]	; 0x44
      HAL_ADC_ErrorCallback(hadc);
 8001ed2:	f7ff bf7d 	b.w	8001dd0 <HAL_ADC_ErrorCallback>
 8001ed6:	bf00      	nop

08001ed8 <ADC_DMAHalfConvCplt>:
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001ed8:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8001eda:	f7ff bf77 	b.w	8001dcc <HAL_ADC_ConvHalfCpltCallback>
 8001ede:	bf00      	nop

08001ee0 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001ee0:	6a43      	ldr	r3, [r0, #36]	; 0x24
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001ee2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ee4:	f012 0f50 	tst.w	r2, #80	; 0x50
 8001ee8:	d118      	bne.n	8001f1c <ADC_DMAConvCplt+0x3c>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001eea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001eec:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001eee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001ef2:	641a      	str	r2, [r3, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001ef4:	68ca      	ldr	r2, [r1, #12]
 8001ef6:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8001efa:	d10c      	bne.n	8001f16 <ADC_DMAConvCplt+0x36>
 8001efc:	7e5a      	ldrb	r2, [r3, #25]
 8001efe:	b952      	cbnz	r2, 8001f16 <ADC_DMAConvCplt+0x36>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001f00:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f02:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001f06:	641a      	str	r2, [r3, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f08:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f0a:	04d2      	lsls	r2, r2, #19
 8001f0c:	d403      	bmi.n	8001f16 <ADC_DMAConvCplt+0x36>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f0e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f10:	f042 0201 	orr.w	r2, r2, #1
 8001f14:	641a      	str	r2, [r3, #64]	; 0x40
      HAL_ADC_ConvCpltCallback(hadc);
 8001f16:	4618      	mov	r0, r3
 8001f18:	f7ff bf56 	b.w	8001dc8 <HAL_ADC_ConvCpltCallback>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001f1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f20:	4718      	bx	r3
 8001f22:	bf00      	nop

08001f24 <HAL_ADC_Init>:
{
 8001f24:	b570      	push	{r4, r5, r6, lr}
 8001f26:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	9301      	str	r3, [sp, #4]
  if(hadc == NULL)
 8001f2c:	2800      	cmp	r0, #0
 8001f2e:	f000 809d 	beq.w	800206c <HAL_ADC_Init+0x148>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f32:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001f34:	f013 0310 	ands.w	r3, r3, #16
 8001f38:	4604      	mov	r4, r0
 8001f3a:	d118      	bne.n	8001f6e <HAL_ADC_Init+0x4a>
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001f3c:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8001f3e:	2d00      	cmp	r5, #0
 8001f40:	f000 8097 	beq.w	8002072 <HAL_ADC_Init+0x14e>
 8001f44:	6822      	ldr	r2, [r4, #0]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001f46:	6891      	ldr	r1, [r2, #8]
 8001f48:	00cd      	lsls	r5, r1, #3
 8001f4a:	f140 8083 	bpl.w	8002054 <HAL_ADC_Init+0x130>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001f4e:	6891      	ldr	r1, [r2, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001f50:	0088      	lsls	r0, r1, #2
 8001f52:	d47f      	bmi.n	8002054 <HAL_ADC_Init+0x130>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001f54:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001f56:	06c9      	lsls	r1, r1, #27
 8001f58:	d400      	bmi.n	8001f5c <HAL_ADC_Init+0x38>
 8001f5a:	b163      	cbz	r3, 8001f76 <HAL_ADC_Init+0x52>
    ADC_STATE_CLR_SET(hadc->State,
 8001f5c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001f5e:	f023 0312 	bic.w	r3, r3, #18
 8001f62:	f043 0310 	orr.w	r3, r3, #16
    tmp_hal_status = HAL_ERROR; 
 8001f66:	2001      	movs	r0, #1
    ADC_STATE_CLR_SET(hadc->State,
 8001f68:	6423      	str	r3, [r4, #64]	; 0x40
}
 8001f6a:	b002      	add	sp, #8
 8001f6c:	bd70      	pop	{r4, r5, r6, pc}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001f6e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001f70:	06da      	lsls	r2, r3, #27
 8001f72:	d4f3      	bmi.n	8001f5c <HAL_ADC_Init+0x38>
 8001f74:	6802      	ldr	r2, [r0, #0]
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001f76:	6890      	ldr	r0, [r2, #8]
      (tmp_hal_status == HAL_OK)                                &&
 8001f78:	f010 0004 	ands.w	r0, r0, #4
 8001f7c:	d1ee      	bne.n	8001f5c <HAL_ADC_Init+0x38>
    ADC_STATE_CLR_SET(hadc->State,
 8001f7e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001f80:	f421 7181 	bic.w	r1, r1, #258	; 0x102
 8001f84:	f041 0102 	orr.w	r1, r1, #2
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f88:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
    ADC_STATE_CLR_SET(hadc->State,
 8001f8c:	6421      	str	r1, [r4, #64]	; 0x40
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f8e:	f000 80e3 	beq.w	8002158 <HAL_ADC_Init+0x234>
 8001f92:	4b87      	ldr	r3, [pc, #540]	; (80021b0 <HAL_ADC_Init+0x28c>)
 8001f94:	429a      	cmp	r2, r3
 8001f96:	f000 80e7 	beq.w	8002168 <HAL_ADC_Init+0x244>
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001f9a:	4986      	ldr	r1, [pc, #536]	; (80021b4 <HAL_ADC_Init+0x290>)
 8001f9c:	428a      	cmp	r2, r1
 8001f9e:	d075      	beq.n	800208c <HAL_ADC_Init+0x168>
 8001fa0:	4b85      	ldr	r3, [pc, #532]	; (80021b8 <HAL_ADC_Init+0x294>)
 8001fa2:	429a      	cmp	r2, r3
 8001fa4:	d073      	beq.n	800208e <HAL_ADC_Init+0x16a>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001fa6:	6893      	ldr	r3, [r2, #8]
 8001fa8:	f003 0303 	and.w	r3, r3, #3
 8001fac:	2b01      	cmp	r3, #1
 8001fae:	f000 80ed 	beq.w	800218c <HAL_ADC_Init+0x268>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001fb2:	4d82      	ldr	r5, [pc, #520]	; (80021bc <HAL_ADC_Init+0x298>)
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001fb4:	68ab      	ldr	r3, [r5, #8]
 8001fb6:	6861      	ldr	r1, [r4, #4]
 8001fb8:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001fbc:	430b      	orrs	r3, r1
 8001fbe:	60ab      	str	r3, [r5, #8]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001fc0:	e9d4 3102 	ldrd	r3, r1, [r4, #8]
 8001fc4:	6b66      	ldr	r6, [r4, #52]	; 0x34
 8001fc6:	7e65      	ldrb	r5, [r4, #25]
 8001fc8:	430b      	orrs	r3, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001fca:	f894 1020 	ldrb.w	r1, [r4, #32]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001fce:	2e01      	cmp	r6, #1
 8001fd0:	bf18      	it	ne
 8001fd2:	f44f 5080 	movne.w	r0, #4096	; 0x1000
 8001fd6:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001fda:	2901      	cmp	r1, #1
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001fdc:	ea43 0300 	orr.w	r3, r3, r0
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001fe0:	f000 8095 	beq.w	800210e <HAL_ADC_Init+0x1ea>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001fe4:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8001fe6:	2901      	cmp	r1, #1
 8001fe8:	d00d      	beq.n	8002006 <HAL_ADC_Init+0xe2>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001fea:	4872      	ldr	r0, [pc, #456]	; (80021b4 <HAL_ADC_Init+0x290>)
 8001fec:	4282      	cmp	r2, r0
 8001fee:	f000 809e 	beq.w	800212e <HAL_ADC_Init+0x20a>
 8001ff2:	f500 7080 	add.w	r0, r0, #256	; 0x100
 8001ff6:	4282      	cmp	r2, r0
 8001ff8:	f000 8099 	beq.w	800212e <HAL_ADC_Init+0x20a>
 8001ffc:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 8002000:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8002002:	4303      	orrs	r3, r0
 8002004:	430b      	orrs	r3, r1
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002006:	6891      	ldr	r1, [r2, #8]
 8002008:	f011 0f0c 	tst.w	r1, #12
 800200c:	d10c      	bne.n	8002028 <HAL_ADC_Init+0x104>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800200e:	68d1      	ldr	r1, [r2, #12]
 8002010:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 8002014:	f021 0102 	bic.w	r1, r1, #2
 8002018:	60d1      	str	r1, [r2, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 800201a:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
 800201e:	7e20      	ldrb	r0, [r4, #24]
 8002020:	0049      	lsls	r1, r1, #1
 8002022:	ea41 3180 	orr.w	r1, r1, r0, lsl #14
 8002026:	430b      	orrs	r3, r1
    MODIFY_REG(hadc->Instance->CFGR,
 8002028:	68d5      	ldr	r5, [r2, #12]
 800202a:	4965      	ldr	r1, [pc, #404]	; (80021c0 <HAL_ADC_Init+0x29c>)
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800202c:	6920      	ldr	r0, [r4, #16]
    MODIFY_REG(hadc->Instance->CFGR,
 800202e:	4029      	ands	r1, r5
 8002030:	430b      	orrs	r3, r1
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002032:	2801      	cmp	r0, #1
    MODIFY_REG(hadc->Instance->CFGR,
 8002034:	60d3      	str	r3, [r2, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002036:	d072      	beq.n	800211e <HAL_ADC_Init+0x1fa>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002038:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800203a:	f023 030f 	bic.w	r3, r3, #15
 800203e:	6313      	str	r3, [r2, #48]	; 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 8002040:	2000      	movs	r0, #0
 8002042:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8002044:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002046:	f023 0303 	bic.w	r3, r3, #3
 800204a:	f043 0301 	orr.w	r3, r3, #1
 800204e:	6423      	str	r3, [r4, #64]	; 0x40
}
 8002050:	b002      	add	sp, #8
 8002052:	bd70      	pop	{r4, r5, r6, pc}
      ADC_STATE_CLR_SET(hadc->State,
 8002054:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002056:	f023 0312 	bic.w	r3, r3, #18
 800205a:	f043 0310 	orr.w	r3, r3, #16
 800205e:	6423      	str	r3, [r4, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002060:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002062:	f043 0301 	orr.w	r3, r3, #1
 8002066:	6463      	str	r3, [r4, #68]	; 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002068:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800206a:	e777      	b.n	8001f5c <HAL_ADC_Init+0x38>
    return HAL_ERROR;
 800206c:	2001      	movs	r0, #1
}
 800206e:	b002      	add	sp, #8
 8002070:	bd70      	pop	{r4, r5, r6, pc}
      hadc->InjectionConfig.ContextQueue = 0U;
 8002072:	e9c0 5512 	strd	r5, r5, [r0, #72]	; 0x48
      ADC_CLEAR_ERRORCODE(hadc);
 8002076:	6445      	str	r5, [r0, #68]	; 0x44
      hadc->Lock = HAL_UNLOCKED;
 8002078:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
    HAL_ADC_MspInit(hadc);
 800207c:	f7ff fc90 	bl	80019a0 <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002080:	6822      	ldr	r2, [r4, #0]
 8002082:	6893      	ldr	r3, [r2, #8]
 8002084:	00db      	lsls	r3, r3, #3
 8002086:	d511      	bpl.n	80020ac <HAL_ADC_Init+0x188>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002088:	462b      	mov	r3, r5
 800208a:	e75c      	b.n	8001f46 <HAL_ADC_Init+0x22>
 800208c:	494a      	ldr	r1, [pc, #296]	; (80021b8 <HAL_ADC_Init+0x294>)
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800208e:	4d4b      	ldr	r5, [pc, #300]	; (80021bc <HAL_ADC_Init+0x298>)
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002090:	6893      	ldr	r3, [r2, #8]
 8002092:	f003 0303 	and.w	r3, r3, #3
 8002096:	2b01      	cmp	r3, #1
 8002098:	d061      	beq.n	800215e <HAL_ADC_Init+0x23a>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800209a:	688b      	ldr	r3, [r1, #8]
 800209c:	f003 0303 	and.w	r3, r3, #3
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d187      	bne.n	8001fb4 <HAL_ADC_Init+0x90>
 80020a4:	680b      	ldr	r3, [r1, #0]
 80020a6:	07db      	lsls	r3, r3, #31
 80020a8:	d48a      	bmi.n	8001fc0 <HAL_ADC_Init+0x9c>
 80020aa:	e783      	b.n	8001fb4 <HAL_ADC_Init+0x90>
        tmp_hal_status = ADC_Disable(hadc);
 80020ac:	4620      	mov	r0, r4
 80020ae:	f7ff fe91 	bl	8001dd4 <ADC_Disable>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80020b2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80020b4:	06d6      	lsls	r6, r2, #27
        tmp_hal_status = ADC_Disable(hadc);
 80020b6:	4603      	mov	r3, r0
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80020b8:	f53f af44 	bmi.w	8001f44 <HAL_ADC_Init+0x20>
 80020bc:	2800      	cmp	r0, #0
 80020be:	f47f af41 	bne.w	8001f44 <HAL_ADC_Init+0x20>
          ADC_STATE_CLR_SET(hadc->State,
 80020c2:	6c20      	ldr	r0, [r4, #64]	; 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80020c4:	6822      	ldr	r2, [r4, #0]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80020c6:	493f      	ldr	r1, [pc, #252]	; (80021c4 <HAL_ADC_Init+0x2a0>)
 80020c8:	4d3f      	ldr	r5, [pc, #252]	; (80021c8 <HAL_ADC_Init+0x2a4>)
 80020ca:	6809      	ldr	r1, [r1, #0]
          ADC_STATE_CLR_SET(hadc->State,
 80020cc:	f420 5088 	bic.w	r0, r0, #4352	; 0x1100
 80020d0:	f020 0002 	bic.w	r0, r0, #2
 80020d4:	f040 0002 	orr.w	r0, r0, #2
 80020d8:	6420      	str	r0, [r4, #64]	; 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80020da:	6890      	ldr	r0, [r2, #8]
 80020dc:	f020 5040 	bic.w	r0, r0, #805306368	; 0x30000000
 80020e0:	6090      	str	r0, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80020e2:	fba5 0101 	umull	r0, r1, r5, r1
 80020e6:	0c89      	lsrs	r1, r1, #18
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80020e8:	6890      	ldr	r0, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80020ea:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80020ee:	0049      	lsls	r1, r1, #1
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80020f0:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 80020f4:	6090      	str	r0, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80020f6:	9101      	str	r1, [sp, #4]
          while(wait_loop_index != 0U)
 80020f8:	9901      	ldr	r1, [sp, #4]
 80020fa:	2900      	cmp	r1, #0
 80020fc:	f43f af23 	beq.w	8001f46 <HAL_ADC_Init+0x22>
            wait_loop_index--;
 8002100:	9901      	ldr	r1, [sp, #4]
 8002102:	3901      	subs	r1, #1
 8002104:	9101      	str	r1, [sp, #4]
          while(wait_loop_index != 0U)
 8002106:	9901      	ldr	r1, [sp, #4]
 8002108:	2900      	cmp	r1, #0
 800210a:	d1f9      	bne.n	8002100 <HAL_ADC_Init+0x1dc>
 800210c:	e71b      	b.n	8001f46 <HAL_ADC_Init+0x22>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800210e:	bb7d      	cbnz	r5, 8002170 <HAL_ADC_Init+0x24c>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8002110:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002112:	3901      	subs	r1, #1
 8002114:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8002118:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800211c:	e762      	b.n	8001fe4 <HAL_ADC_Init+0xc0>
      MODIFY_REG(hadc->Instance->SQR1                     ,
 800211e:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002120:	69e3      	ldr	r3, [r4, #28]
 8002122:	f021 010f 	bic.w	r1, r1, #15
 8002126:	3b01      	subs	r3, #1
 8002128:	430b      	orrs	r3, r1
 800212a:	6313      	str	r3, [r2, #48]	; 0x30
 800212c:	e788      	b.n	8002040 <HAL_ADC_Init+0x11c>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800212e:	f5b1 7f30 	cmp.w	r1, #704	; 0x2c0
 8002132:	d028      	beq.n	8002186 <HAL_ADC_Init+0x262>
 8002134:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8002138:	d02d      	beq.n	8002196 <HAL_ADC_Init+0x272>
 800213a:	f5b1 7fe0 	cmp.w	r1, #448	; 0x1c0
 800213e:	d02d      	beq.n	800219c <HAL_ADC_Init+0x278>
 8002140:	f5b1 5f8a 	cmp.w	r1, #4416	; 0x1140
 8002144:	d02d      	beq.n	80021a2 <HAL_ADC_Init+0x27e>
 8002146:	f5b1 5f84 	cmp.w	r1, #4224	; 0x1080
 800214a:	d02d      	beq.n	80021a8 <HAL_ADC_Init+0x284>
 800214c:	f5b1 5f86 	cmp.w	r1, #4288	; 0x10c0
 8002150:	bf08      	it	eq
 8002152:	f44f 71c0 	moveq.w	r1, #384	; 0x180
 8002156:	e753      	b.n	8002000 <HAL_ADC_Init+0xdc>
 8002158:	4915      	ldr	r1, [pc, #84]	; (80021b0 <HAL_ADC_Init+0x28c>)
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800215a:	4d1c      	ldr	r5, [pc, #112]	; (80021cc <HAL_ADC_Init+0x2a8>)
 800215c:	e798      	b.n	8002090 <HAL_ADC_Init+0x16c>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800215e:	6813      	ldr	r3, [r2, #0]
 8002160:	07de      	lsls	r6, r3, #31
 8002162:	f53f af2d 	bmi.w	8001fc0 <HAL_ADC_Init+0x9c>
 8002166:	e798      	b.n	800209a <HAL_ADC_Init+0x176>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002168:	4d18      	ldr	r5, [pc, #96]	; (80021cc <HAL_ADC_Init+0x2a8>)
 800216a:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 800216e:	e78f      	b.n	8002090 <HAL_ADC_Init+0x16c>
        ADC_STATE_CLR_SET(hadc->State,
 8002170:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8002172:	f021 0122 	bic.w	r1, r1, #34	; 0x22
 8002176:	f041 0120 	orr.w	r1, r1, #32
 800217a:	6421      	str	r1, [r4, #64]	; 0x40
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800217c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800217e:	f041 0101 	orr.w	r1, r1, #1
 8002182:	6461      	str	r1, [r4, #68]	; 0x44
 8002184:	e72e      	b.n	8001fe4 <HAL_ADC_Init+0xc0>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002186:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 800218a:	e739      	b.n	8002000 <HAL_ADC_Init+0xdc>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800218c:	6813      	ldr	r3, [r2, #0]
 800218e:	07db      	lsls	r3, r3, #31
 8002190:	f53f af16 	bmi.w	8001fc0 <HAL_ADC_Init+0x9c>
 8002194:	e70d      	b.n	8001fb2 <HAL_ADC_Init+0x8e>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002196:	f44f 7130 	mov.w	r1, #704	; 0x2c0
 800219a:	e731      	b.n	8002000 <HAL_ADC_Init+0xdc>
 800219c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021a0:	e72e      	b.n	8002000 <HAL_ADC_Init+0xdc>
 80021a2:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 80021a6:	e72b      	b.n	8002000 <HAL_ADC_Init+0xdc>
 80021a8:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80021ac:	e728      	b.n	8002000 <HAL_ADC_Init+0xdc>
 80021ae:	bf00      	nop
 80021b0:	50000100 	.word	0x50000100
 80021b4:	50000400 	.word	0x50000400
 80021b8:	50000500 	.word	0x50000500
 80021bc:	50000700 	.word	0x50000700
 80021c0:	fff0c007 	.word	0xfff0c007
 80021c4:	200000dc 	.word	0x200000dc
 80021c8:	431bde83 	.word	0x431bde83
 80021cc:	50000300 	.word	0x50000300

080021d0 <HAL_ADC_Start_DMA>:
{
 80021d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021d2:	4604      	mov	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80021d4:	6800      	ldr	r0, [r0, #0]
 80021d6:	6885      	ldr	r5, [r0, #8]
 80021d8:	076d      	lsls	r5, r5, #29
 80021da:	d478      	bmi.n	80022ce <HAL_ADC_Start_DMA+0xfe>
    __HAL_LOCK(hadc);
 80021dc:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	d074      	beq.n	80022ce <HAL_ADC_Start_DMA+0xfe>
 80021e4:	2301      	movs	r3, #1
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 80021e6:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 80021ea:	460f      	mov	r7, r1
 80021ec:	4616      	mov	r6, r2
    __HAL_LOCK(hadc);
 80021ee:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 80021f2:	d00f      	beq.n	8002214 <HAL_ADC_Start_DMA+0x44>
 80021f4:	4b45      	ldr	r3, [pc, #276]	; (800230c <HAL_ADC_Start_DMA+0x13c>)
 80021f6:	4298      	cmp	r0, r3
 80021f8:	d00c      	beq.n	8002214 <HAL_ADC_Start_DMA+0x44>
 80021fa:	4b45      	ldr	r3, [pc, #276]	; (8002310 <HAL_ADC_Start_DMA+0x140>)
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	f013 0f1f 	tst.w	r3, #31
 8002202:	bf0c      	ite	eq
 8002204:	2301      	moveq	r3, #1
 8002206:	2300      	movne	r3, #0
 8002208:	b96b      	cbnz	r3, 8002226 <HAL_ADC_Start_DMA+0x56>
      __HAL_UNLOCK(hadc);
 800220a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      tmp_hal_status = HAL_ERROR;
 800220e:	2501      	movs	r5, #1
}
 8002210:	4628      	mov	r0, r5
 8002212:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8002214:	4b3f      	ldr	r3, [pc, #252]	; (8002314 <HAL_ADC_Start_DMA+0x144>)
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	f013 0f1f 	tst.w	r3, #31
 800221c:	bf0c      	ite	eq
 800221e:	2301      	moveq	r3, #1
 8002220:	2300      	movne	r3, #0
 8002222:	2b00      	cmp	r3, #0
 8002224:	d0f1      	beq.n	800220a <HAL_ADC_Start_DMA+0x3a>
      tmp_hal_status = ADC_Enable(hadc);
 8002226:	4620      	mov	r0, r4
 8002228:	f7ff fe14 	bl	8001e54 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 800222c:	4605      	mov	r5, r0
 800222e:	2800      	cmp	r0, #0
 8002230:	d150      	bne.n	80022d4 <HAL_ADC_Start_DMA+0x104>
        ADC_STATE_CLR_SET(hadc->State,
 8002232:	6c23      	ldr	r3, [r4, #64]	; 0x40
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002234:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 8002236:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800223a:	f023 0301 	bic.w	r3, r3, #1
 800223e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002242:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
        ADC_STATE_CLR_SET(hadc->State,
 8002246:	6423      	str	r3, [r4, #64]	; 0x40
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002248:	d056      	beq.n	80022f8 <HAL_ADC_Start_DMA+0x128>
 800224a:	4b30      	ldr	r3, [pc, #192]	; (800230c <HAL_ADC_Start_DMA+0x13c>)
 800224c:	4299      	cmp	r1, r3
 800224e:	d045      	beq.n	80022dc <HAL_ADC_Start_DMA+0x10c>
 8002250:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	06d8      	lsls	r0, r3, #27
 8002258:	d050      	beq.n	80022fc <HAL_ADC_Start_DMA+0x12c>
 800225a:	4a2f      	ldr	r2, [pc, #188]	; (8002318 <HAL_ADC_Start_DMA+0x148>)
 800225c:	4291      	cmp	r1, r2
 800225e:	d04d      	beq.n	80022fc <HAL_ADC_Start_DMA+0x12c>
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002260:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002262:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002266:	6423      	str	r3, [r4, #64]	; 0x40
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002268:	68d3      	ldr	r3, [r2, #12]
 800226a:	f3c3 6340 	ubfx	r3, r3, #25, #1
 800226e:	b12b      	cbz	r3, 800227c <HAL_ADC_Start_DMA+0xac>
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002270:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002272:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002276:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800227a:	6423      	str	r3, [r4, #64]	; 0x40
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800227c:	6c23      	ldr	r3, [r4, #64]	; 0x40
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800227e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002280:	4a26      	ldr	r2, [pc, #152]	; (800231c <HAL_ADC_Start_DMA+0x14c>)
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002282:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002286:	bf1c      	itt	ne
 8002288:	6c63      	ldrne	r3, [r4, #68]	; 0x44
 800228a:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc);
 800228e:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hadc);
 8002290:	f04f 0c00 	mov.w	ip, #0
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002294:	4b22      	ldr	r3, [pc, #136]	; (8002320 <HAL_ADC_Start_DMA+0x150>)
        __HAL_UNLOCK(hadc);
 8002296:	f884 c03c 	strb.w	ip, [r4, #60]	; 0x3c
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800229a:	6282      	str	r2, [r0, #40]	; 0x28
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800229c:	62c3      	str	r3, [r0, #44]	; 0x2c
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800229e:	4a21      	ldr	r2, [pc, #132]	; (8002324 <HAL_ADC_Start_DMA+0x154>)
 80022a0:	6302      	str	r2, [r0, #48]	; 0x30
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80022a2:	231c      	movs	r3, #28
 80022a4:	600b      	str	r3, [r1, #0]
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80022a6:	684b      	ldr	r3, [r1, #4]
 80022a8:	f043 0310 	orr.w	r3, r3, #16
 80022ac:	604b      	str	r3, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80022ae:	68cb      	ldr	r3, [r1, #12]
 80022b0:	f043 0c01 	orr.w	ip, r3, #1
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80022b4:	463a      	mov	r2, r7
 80022b6:	4633      	mov	r3, r6
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80022b8:	f8c1 c00c 	str.w	ip, [r1, #12]
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80022bc:	3140      	adds	r1, #64	; 0x40
 80022be:	f000 fb87 	bl	80029d0 <HAL_DMA_Start_IT>
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80022c2:	6822      	ldr	r2, [r4, #0]
 80022c4:	6893      	ldr	r3, [r2, #8]
 80022c6:	f043 0304 	orr.w	r3, r3, #4
 80022ca:	6093      	str	r3, [r2, #8]
 80022cc:	e7a0      	b.n	8002210 <HAL_ADC_Start_DMA+0x40>
    tmp_hal_status = HAL_BUSY;
 80022ce:	2502      	movs	r5, #2
}
 80022d0:	4628      	mov	r0, r5
 80022d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        __HAL_UNLOCK(hadc);
 80022d4:	2300      	movs	r3, #0
 80022d6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 80022da:	e799      	b.n	8002210 <HAL_ADC_Start_DMA+0x40>
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80022dc:	4b0d      	ldr	r3, [pc, #52]	; (8002314 <HAL_ADC_Start_DMA+0x144>)
 80022de:	689b      	ldr	r3, [r3, #8]
 80022e0:	06db      	lsls	r3, r3, #27
 80022e2:	d00b      	beq.n	80022fc <HAL_ADC_Start_DMA+0x12c>
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022e4:	6c23      	ldr	r3, [r4, #64]	; 0x40
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80022e6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80022ee:	6423      	str	r3, [r4, #64]	; 0x40
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80022f0:	68d3      	ldr	r3, [r2, #12]
 80022f2:	f3c3 6340 	ubfx	r3, r3, #25, #1
 80022f6:	e7ba      	b.n	800226e <HAL_ADC_Start_DMA+0x9e>
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80022f8:	4b06      	ldr	r3, [pc, #24]	; (8002314 <HAL_ADC_Start_DMA+0x144>)
 80022fa:	689b      	ldr	r3, [r3, #8]
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022fc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80022fe:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8002302:	6423      	str	r3, [r4, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002304:	68cb      	ldr	r3, [r1, #12]
 8002306:	019a      	lsls	r2, r3, #6
 8002308:	d5b8      	bpl.n	800227c <HAL_ADC_Start_DMA+0xac>
 800230a:	e7b1      	b.n	8002270 <HAL_ADC_Start_DMA+0xa0>
 800230c:	50000100 	.word	0x50000100
 8002310:	50000700 	.word	0x50000700
 8002314:	50000300 	.word	0x50000300
 8002318:	50000400 	.word	0x50000400
 800231c:	08001ee1 	.word	0x08001ee1
 8002320:	08001ed9 	.word	0x08001ed9
 8002324:	08001ec1 	.word	0x08001ec1

08002328 <HAL_ADCEx_Calibration_Start>:
{
 8002328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 800232a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800232e:	2b01      	cmp	r3, #1
 8002330:	d036      	beq.n	80023a0 <HAL_ADCEx_Calibration_Start+0x78>
 8002332:	2701      	movs	r7, #1
 8002334:	f880 703c 	strb.w	r7, [r0, #60]	; 0x3c
  tmp_hal_status = ADC_Disable(hadc);
 8002338:	4604      	mov	r4, r0
 800233a:	460d      	mov	r5, r1
 800233c:	f7ff fd4a 	bl	8001dd4 <ADC_Disable>
  if (tmp_hal_status == HAL_OK)
 8002340:	4606      	mov	r6, r0
 8002342:	bb40      	cbnz	r0, 8002396 <HAL_ADCEx_Calibration_Start+0x6e>
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8002344:	6823      	ldr	r3, [r4, #0]
    hadc->State = HAL_ADC_STATE_READY;
 8002346:	6427      	str	r7, [r4, #64]	; 0x40
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8002348:	689a      	ldr	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800234a:	42bd      	cmp	r5, r7
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 800234c:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8002350:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002352:	d103      	bne.n	800235c <HAL_ADCEx_Calibration_Start+0x34>
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 8002354:	689a      	ldr	r2, [r3, #8]
 8002356:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800235a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR |= ADC_CR_ADCAL;
 800235c:	689a      	ldr	r2, [r3, #8]
 800235e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002362:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();  
 8002364:	f7ff fd2a 	bl	8001dbc <HAL_GetTick>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002368:	6823      	ldr	r3, [r4, #0]
 800236a:	689b      	ldr	r3, [r3, #8]
 800236c:	2b00      	cmp	r3, #0
    tickstart = HAL_GetTick();  
 800236e:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002370:	da0b      	bge.n	800238a <HAL_ADCEx_Calibration_Start+0x62>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002372:	f7ff fd23 	bl	8001dbc <HAL_GetTick>
 8002376:	1b43      	subs	r3, r0, r5
 8002378:	2b0a      	cmp	r3, #10
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800237a:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800237c:	d902      	bls.n	8002384 <HAL_ADCEx_Calibration_Start+0x5c>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800237e:	689a      	ldr	r2, [r3, #8]
 8002380:	2a00      	cmp	r2, #0
 8002382:	db10      	blt.n	80023a6 <HAL_ADCEx_Calibration_Start+0x7e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	2b00      	cmp	r3, #0
 8002388:	dbf3      	blt.n	8002372 <HAL_ADCEx_Calibration_Start+0x4a>
    ADC_STATE_CLR_SET(hadc->State,
 800238a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800238c:	f023 0303 	bic.w	r3, r3, #3
 8002390:	f043 0301 	orr.w	r3, r3, #1
 8002394:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8002396:	2300      	movs	r3, #0
 8002398:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800239c:	4630      	mov	r0, r6
 800239e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hadc);
 80023a0:	2602      	movs	r6, #2
}
 80023a2:	4630      	mov	r0, r6
 80023a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          ADC_STATE_CLR_SET(hadc->State,
 80023a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
          __HAL_UNLOCK(hadc);
 80023a8:	2200      	movs	r2, #0
          ADC_STATE_CLR_SET(hadc->State,
 80023aa:	f023 0312 	bic.w	r3, r3, #18
 80023ae:	f043 0310 	orr.w	r3, r3, #16
          return HAL_ERROR;
 80023b2:	2601      	movs	r6, #1
          __HAL_UNLOCK(hadc);
 80023b4:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
          ADC_STATE_CLR_SET(hadc->State,
 80023b8:	6423      	str	r3, [r4, #64]	; 0x40
}
 80023ba:	4630      	mov	r0, r6
 80023bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80023be:	bf00      	nop

080023c0 <HAL_ADC_ConfigChannel>:
{
 80023c0:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hadc);
 80023c2:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80023c6:	68cc      	ldr	r4, [r1, #12]
{
 80023c8:	b082      	sub	sp, #8
 80023ca:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 80023cc:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0U;
 80023ce:	f04f 0000 	mov.w	r0, #0
 80023d2:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 80023d4:	f000 80fe 	beq.w	80025d4 <HAL_ADC_ConfigChannel+0x214>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80023d8:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 80023da:	2001      	movs	r0, #1
 80023dc:	f883 003c 	strb.w	r0, [r3, #60]	; 0x3c
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80023e0:	6895      	ldr	r5, [r2, #8]
 80023e2:	076d      	lsls	r5, r5, #29
 80023e4:	d436      	bmi.n	8002454 <HAL_ADC_ConfigChannel+0x94>
    if (sConfig->Rank < 5U)
 80023e6:	6848      	ldr	r0, [r1, #4]
 80023e8:	2804      	cmp	r0, #4
 80023ea:	f200 8088 	bhi.w	80024fe <HAL_ADC_ConfigChannel+0x13e>
      MODIFY_REG(hadc->Instance->SQR1,
 80023ee:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80023f2:	6b16      	ldr	r6, [r2, #48]	; 0x30
 80023f4:	680d      	ldr	r5, [r1, #0]
 80023f6:	0040      	lsls	r0, r0, #1
 80023f8:	271f      	movs	r7, #31
 80023fa:	4087      	lsls	r7, r0
 80023fc:	ea26 0607 	bic.w	r6, r6, r7
 8002400:	fa05 f000 	lsl.w	r0, r5, r0
 8002404:	4330      	orrs	r0, r6
 8002406:	6310      	str	r0, [r2, #48]	; 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002408:	6890      	ldr	r0, [r2, #8]
 800240a:	f010 0f0c 	tst.w	r0, #12
 800240e:	d134      	bne.n	800247a <HAL_ADC_ConfigChannel+0xba>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002410:	2d09      	cmp	r5, #9
 8002412:	f200 8089 	bhi.w	8002528 <HAL_ADC_ConfigChannel+0x168>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002416:	6950      	ldr	r0, [r2, #20]
 8002418:	688e      	ldr	r6, [r1, #8]
 800241a:	eb05 0c45 	add.w	ip, r5, r5, lsl #1
 800241e:	2707      	movs	r7, #7
 8002420:	fa07 f70c 	lsl.w	r7, r7, ip
 8002424:	ea20 0007 	bic.w	r0, r0, r7
 8002428:	fa06 f60c 	lsl.w	r6, r6, ip
 800242c:	4330      	orrs	r0, r6
 800242e:	6150      	str	r0, [r2, #20]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002430:	e9d1 6704 	ldrd	r6, r7, [r1, #16]
 8002434:	68d0      	ldr	r0, [r2, #12]
 8002436:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 800243a:	0040      	lsls	r0, r0, #1
 800243c:	3e01      	subs	r6, #1
 800243e:	fa07 f000 	lsl.w	r0, r7, r0
    switch (sConfig->OffsetNumber)
 8002442:	2e03      	cmp	r6, #3
 8002444:	f200 8142 	bhi.w	80026cc <HAL_ADC_ConfigChannel+0x30c>
 8002448:	e8df f016 	tbh	[pc, r6, lsl #1]
 800244c:	0105000e 	.word	0x0105000e
 8002450:	00f100fb 	.word	0x00f100fb
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002454:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002456:	f042 0220 	orr.w	r2, r2, #32
 800245a:	641a      	str	r2, [r3, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 800245c:	2200      	movs	r2, #0
 800245e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8002462:	b002      	add	sp, #8
 8002464:	bcf0      	pop	{r4, r5, r6, r7}
 8002466:	4770      	bx	lr
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002468:	6e17      	ldr	r7, [r2, #96]	; 0x60
 800246a:	4eae      	ldr	r6, [pc, #696]	; (8002724 <HAL_ADC_ConfigChannel+0x364>)
 800246c:	403e      	ands	r6, r7
 800246e:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 8002472:	4330      	orrs	r0, r6
 8002474:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8002478:	6610      	str	r0, [r2, #96]	; 0x60
  if (ADC_IS_ENABLE(hadc) == RESET)
 800247a:	6890      	ldr	r0, [r2, #8]
 800247c:	f000 0003 	and.w	r0, r0, #3
 8002480:	2801      	cmp	r0, #1
 8002482:	f000 80a2 	beq.w	80025ca <HAL_ADC_ConfigChannel+0x20a>
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002486:	2c01      	cmp	r4, #1
 8002488:	f000 80a8 	beq.w	80025dc <HAL_ADC_ConfigChannel+0x21c>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800248c:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 8002490:	2001      	movs	r0, #1
 8002492:	40a8      	lsls	r0, r5
 8002494:	ea21 0100 	bic.w	r1, r1, r0
 8002498:	f8c2 10b0 	str.w	r1, [r2, #176]	; 0xb0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800249c:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80024a0:	d073      	beq.n	800258a <HAL_ADC_ConfigChannel+0x1ca>
 80024a2:	49a1      	ldr	r1, [pc, #644]	; (8002728 <HAL_ADC_ConfigChannel+0x368>)
 80024a4:	428a      	cmp	r2, r1
 80024a6:	d070      	beq.n	800258a <HAL_ADC_ConfigChannel+0x1ca>
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80024a8:	2d10      	cmp	r5, #16
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80024aa:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80024ae:	d06f      	beq.n	8002590 <HAL_ADC_ConfigChannel+0x1d0>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80024b0:	2d11      	cmp	r5, #17
 80024b2:	f040 80aa 	bne.w	800260a <HAL_ADC_ConfigChannel+0x24a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80024b6:	6888      	ldr	r0, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80024b8:	01c4      	lsls	r4, r0, #7
 80024ba:	d46c      	bmi.n	8002596 <HAL_ADC_ConfigChannel+0x1d6>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80024bc:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80024c0:	f000 80d3 	beq.w	800266a <HAL_ADC_ConfigChannel+0x2aa>
 80024c4:	4898      	ldr	r0, [pc, #608]	; (8002728 <HAL_ADC_ConfigChannel+0x368>)
 80024c6:	4282      	cmp	r2, r0
 80024c8:	d067      	beq.n	800259a <HAL_ADC_ConfigChannel+0x1da>
 80024ca:	4c98      	ldr	r4, [pc, #608]	; (800272c <HAL_ADC_ConfigChannel+0x36c>)
 80024cc:	42a2      	cmp	r2, r4
 80024ce:	f000 80f7 	beq.w	80026c0 <HAL_ADC_ConfigChannel+0x300>
 80024d2:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 80024d6:	4282      	cmp	r2, r0
 80024d8:	d061      	beq.n	800259e <HAL_ADC_ConfigChannel+0x1de>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80024da:	6890      	ldr	r0, [r2, #8]
 80024dc:	f000 0003 	and.w	r0, r0, #3
 80024e0:	2801      	cmp	r0, #1
 80024e2:	f000 80ef 	beq.w	80026c4 <HAL_ADC_ConfigChannel+0x304>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80024e6:	2d10      	cmp	r5, #16
 80024e8:	d055      	beq.n	8002596 <HAL_ADC_ConfigChannel+0x1d6>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80024ea:	2d11      	cmp	r5, #17
 80024ec:	d053      	beq.n	8002596 <HAL_ADC_ConfigChannel+0x1d6>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80024ee:	2d12      	cmp	r5, #18
 80024f0:	d151      	bne.n	8002596 <HAL_ADC_ConfigChannel+0x1d6>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80024f2:	688a      	ldr	r2, [r1, #8]
 80024f4:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80024f8:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024fa:	2000      	movs	r0, #0
 80024fc:	e7ae      	b.n	800245c <HAL_ADC_ConfigChannel+0x9c>
    else if (sConfig->Rank < 10U)
 80024fe:	2809      	cmp	r0, #9
 8002500:	d921      	bls.n	8002546 <HAL_ADC_ConfigChannel+0x186>
    else if (sConfig->Rank < 15U)
 8002502:	280e      	cmp	r0, #14
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002504:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002508:	ea4f 0040 	mov.w	r0, r0, lsl #1
    else if (sConfig->Rank < 15U)
 800250c:	f200 8083 	bhi.w	8002616 <HAL_ADC_ConfigChannel+0x256>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002510:	6b96      	ldr	r6, [r2, #56]	; 0x38
 8002512:	680d      	ldr	r5, [r1, #0]
 8002514:	383c      	subs	r0, #60	; 0x3c
 8002516:	271f      	movs	r7, #31
 8002518:	4087      	lsls	r7, r0
 800251a:	ea26 0607 	bic.w	r6, r6, r7
 800251e:	fa05 f000 	lsl.w	r0, r5, r0
 8002522:	4330      	orrs	r0, r6
 8002524:	6390      	str	r0, [r2, #56]	; 0x38
 8002526:	e76f      	b.n	8002408 <HAL_ADC_ConfigChannel+0x48>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002528:	eb05 0745 	add.w	r7, r5, r5, lsl #1
 800252c:	6990      	ldr	r0, [r2, #24]
 800252e:	688e      	ldr	r6, [r1, #8]
 8002530:	3f1e      	subs	r7, #30
 8002532:	f04f 0c07 	mov.w	ip, #7
 8002536:	fa0c fc07 	lsl.w	ip, ip, r7
 800253a:	ea20 000c 	bic.w	r0, r0, ip
 800253e:	40be      	lsls	r6, r7
 8002540:	4330      	orrs	r0, r6
 8002542:	6190      	str	r0, [r2, #24]
 8002544:	e774      	b.n	8002430 <HAL_ADC_ConfigChannel+0x70>
      MODIFY_REG(hadc->Instance->SQR2,
 8002546:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800254a:	0040      	lsls	r0, r0, #1
 800254c:	6b56      	ldr	r6, [r2, #52]	; 0x34
 800254e:	680d      	ldr	r5, [r1, #0]
 8002550:	381e      	subs	r0, #30
 8002552:	271f      	movs	r7, #31
 8002554:	4087      	lsls	r7, r0
 8002556:	ea26 0607 	bic.w	r6, r6, r7
 800255a:	fa05 f000 	lsl.w	r0, r5, r0
 800255e:	4330      	orrs	r0, r6
 8002560:	6350      	str	r0, [r2, #52]	; 0x34
 8002562:	e751      	b.n	8002408 <HAL_ADC_ConfigChannel+0x48>
        MODIFY_REG(hadc->Instance->SMPR1,
 8002564:	1c68      	adds	r0, r5, #1
 8002566:	688e      	ldr	r6, [r1, #8]
 8002568:	6954      	ldr	r4, [r2, #20]
 800256a:	eb00 0140 	add.w	r1, r0, r0, lsl #1
 800256e:	2707      	movs	r7, #7
 8002570:	408f      	lsls	r7, r1
 8002572:	fa06 f001 	lsl.w	r0, r6, r1
 8002576:	ea24 0107 	bic.w	r1, r4, r7
 800257a:	4301      	orrs	r1, r0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800257c:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
        MODIFY_REG(hadc->Instance->SMPR1,
 8002580:	6151      	str	r1, [r2, #20]
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002582:	d008      	beq.n	8002596 <HAL_ADC_ConfigChannel+0x1d6>
 8002584:	4968      	ldr	r1, [pc, #416]	; (8002728 <HAL_ADC_ConfigChannel+0x368>)
 8002586:	428a      	cmp	r2, r1
 8002588:	d105      	bne.n	8002596 <HAL_ADC_ConfigChannel+0x1d6>
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800258a:	2d10      	cmp	r5, #16
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800258c:	4968      	ldr	r1, [pc, #416]	; (8002730 <HAL_ADC_ConfigChannel+0x370>)
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800258e:	d18f      	bne.n	80024b0 <HAL_ADC_ConfigChannel+0xf0>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002590:	6888      	ldr	r0, [r1, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002592:	0206      	lsls	r6, r0, #8
 8002594:	d592      	bpl.n	80024bc <HAL_ADC_ConfigChannel+0xfc>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002596:	2000      	movs	r0, #0
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002598:	e760      	b.n	800245c <HAL_ADC_ConfigChannel+0x9c>
 800259a:	f04f 44a0 	mov.w	r4, #1342177280	; 0x50000000
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800259e:	6890      	ldr	r0, [r2, #8]
 80025a0:	f000 0003 	and.w	r0, r0, #3
 80025a4:	2801      	cmp	r0, #1
 80025a6:	d062      	beq.n	800266e <HAL_ADC_ConfigChannel+0x2ae>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80025a8:	68a0      	ldr	r0, [r4, #8]
 80025aa:	f000 0003 	and.w	r0, r0, #3
 80025ae:	2801      	cmp	r0, #1
 80025b0:	d066      	beq.n	8002680 <HAL_ADC_ConfigChannel+0x2c0>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80025b2:	2d10      	cmp	r5, #16
 80025b4:	d068      	beq.n	8002688 <HAL_ADC_ConfigChannel+0x2c8>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80025b6:	2d11      	cmp	r5, #17
 80025b8:	d199      	bne.n	80024ee <HAL_ADC_ConfigChannel+0x12e>
 80025ba:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80025be:	d1ea      	bne.n	8002596 <HAL_ADC_ConfigChannel+0x1d6>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80025c0:	688a      	ldr	r2, [r1, #8]
 80025c2:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80025c6:	608a      	str	r2, [r1, #8]
 80025c8:	e7e5      	b.n	8002596 <HAL_ADC_ConfigChannel+0x1d6>
  if (ADC_IS_ENABLE(hadc) == RESET)
 80025ca:	6810      	ldr	r0, [r2, #0]
 80025cc:	07c7      	lsls	r7, r0, #31
 80025ce:	f57f af5a 	bpl.w	8002486 <HAL_ADC_ConfigChannel+0xc6>
 80025d2:	e7e0      	b.n	8002596 <HAL_ADC_ConfigChannel+0x1d6>
  __HAL_LOCK(hadc);
 80025d4:	2002      	movs	r0, #2
}
 80025d6:	b002      	add	sp, #8
 80025d8:	bcf0      	pop	{r4, r5, r6, r7}
 80025da:	4770      	bx	lr
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80025dc:	f8d2 00b0 	ldr.w	r0, [r2, #176]	; 0xb0
 80025e0:	40ac      	lsls	r4, r5
 80025e2:	4304      	orrs	r4, r0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80025e4:	2d09      	cmp	r5, #9
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80025e6:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80025ea:	d9bb      	bls.n	8002564 <HAL_ADC_ConfigChannel+0x1a4>
        MODIFY_REG(hadc->Instance->SMPR2,
 80025ec:	eb05 0045 	add.w	r0, r5, r5, lsl #1
 80025f0:	688e      	ldr	r6, [r1, #8]
 80025f2:	6994      	ldr	r4, [r2, #24]
 80025f4:	f1a0 011b 	sub.w	r1, r0, #27
 80025f8:	2707      	movs	r7, #7
 80025fa:	408f      	lsls	r7, r1
 80025fc:	fa06 f001 	lsl.w	r0, r6, r1
 8002600:	ea24 0107 	bic.w	r1, r4, r7
 8002604:	4301      	orrs	r1, r0
 8002606:	6191      	str	r1, [r2, #24]
 8002608:	e748      	b.n	800249c <HAL_ADC_ConfigChannel+0xdc>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800260a:	2d12      	cmp	r5, #18
 800260c:	d1c3      	bne.n	8002596 <HAL_ADC_ConfigChannel+0x1d6>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 800260e:	6888      	ldr	r0, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002610:	0240      	lsls	r0, r0, #9
 8002612:	d4c0      	bmi.n	8002596 <HAL_ADC_ConfigChannel+0x1d6>
 8002614:	e752      	b.n	80024bc <HAL_ADC_ConfigChannel+0xfc>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002616:	6bd6      	ldr	r6, [r2, #60]	; 0x3c
 8002618:	680d      	ldr	r5, [r1, #0]
 800261a:	385a      	subs	r0, #90	; 0x5a
 800261c:	271f      	movs	r7, #31
 800261e:	4087      	lsls	r7, r0
 8002620:	ea26 0607 	bic.w	r6, r6, r7
 8002624:	fa05 f000 	lsl.w	r0, r5, r0
 8002628:	4330      	orrs	r0, r6
 800262a:	63d0      	str	r0, [r2, #60]	; 0x3c
 800262c:	e6ec      	b.n	8002408 <HAL_ADC_ConfigChannel+0x48>
      MODIFY_REG(hadc->Instance->OFR4               ,
 800262e:	6ed7      	ldr	r7, [r2, #108]	; 0x6c
 8002630:	4e3c      	ldr	r6, [pc, #240]	; (8002724 <HAL_ADC_ConfigChannel+0x364>)
 8002632:	403e      	ands	r6, r7
 8002634:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 8002638:	4330      	orrs	r0, r6
 800263a:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800263e:	66d0      	str	r0, [r2, #108]	; 0x6c
      break;
 8002640:	e71b      	b.n	800247a <HAL_ADC_ConfigChannel+0xba>
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002642:	6e97      	ldr	r7, [r2, #104]	; 0x68
 8002644:	4e37      	ldr	r6, [pc, #220]	; (8002724 <HAL_ADC_ConfigChannel+0x364>)
 8002646:	403e      	ands	r6, r7
 8002648:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 800264c:	4330      	orrs	r0, r6
 800264e:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8002652:	6690      	str	r0, [r2, #104]	; 0x68
      break;
 8002654:	e711      	b.n	800247a <HAL_ADC_ConfigChannel+0xba>
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002656:	6e57      	ldr	r7, [r2, #100]	; 0x64
 8002658:	4e32      	ldr	r6, [pc, #200]	; (8002724 <HAL_ADC_ConfigChannel+0x364>)
 800265a:	403e      	ands	r6, r7
 800265c:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 8002660:	4330      	orrs	r0, r6
 8002662:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8002666:	6650      	str	r0, [r2, #100]	; 0x64
      break;
 8002668:	e707      	b.n	800247a <HAL_ADC_ConfigChannel+0xba>
 800266a:	4c2f      	ldr	r4, [pc, #188]	; (8002728 <HAL_ADC_ConfigChannel+0x368>)
 800266c:	e797      	b.n	800259e <HAL_ADC_ConfigChannel+0x1de>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800266e:	6810      	ldr	r0, [r2, #0]
 8002670:	07c6      	lsls	r6, r0, #31
 8002672:	d599      	bpl.n	80025a8 <HAL_ADC_ConfigChannel+0x1e8>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002674:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002676:	f042 0220 	orr.w	r2, r2, #32
 800267a:	641a      	str	r2, [r3, #64]	; 0x40
        tmp_hal_status = HAL_ERROR;
 800267c:	2001      	movs	r0, #1
 800267e:	e6ed      	b.n	800245c <HAL_ADC_ConfigChannel+0x9c>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002680:	6820      	ldr	r0, [r4, #0]
 8002682:	07c0      	lsls	r0, r0, #31
 8002684:	d4f6      	bmi.n	8002674 <HAL_ADC_ConfigChannel+0x2b4>
 8002686:	e794      	b.n	80025b2 <HAL_ADC_ConfigChannel+0x1f2>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002688:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 800268c:	d183      	bne.n	8002596 <HAL_ADC_ConfigChannel+0x1d6>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800268e:	4a29      	ldr	r2, [pc, #164]	; (8002734 <HAL_ADC_ConfigChannel+0x374>)
 8002690:	4c29      	ldr	r4, [pc, #164]	; (8002738 <HAL_ADC_ConfigChannel+0x378>)
 8002692:	6812      	ldr	r2, [r2, #0]
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002694:	6888      	ldr	r0, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002696:	fba4 4202 	umull	r4, r2, r4, r2
 800269a:	0c92      	lsrs	r2, r2, #18
 800269c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80026a0:	0052      	lsls	r2, r2, #1
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80026a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80026a6:	6088      	str	r0, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80026a8:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 80026aa:	9a01      	ldr	r2, [sp, #4]
 80026ac:	2a00      	cmp	r2, #0
 80026ae:	f43f af72 	beq.w	8002596 <HAL_ADC_ConfigChannel+0x1d6>
            wait_loop_index--;
 80026b2:	9a01      	ldr	r2, [sp, #4]
 80026b4:	3a01      	subs	r2, #1
 80026b6:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 80026b8:	9a01      	ldr	r2, [sp, #4]
 80026ba:	2a00      	cmp	r2, #0
 80026bc:	d1f9      	bne.n	80026b2 <HAL_ADC_ConfigChannel+0x2f2>
 80026be:	e76a      	b.n	8002596 <HAL_ADC_ConfigChannel+0x1d6>
 80026c0:	4c1e      	ldr	r4, [pc, #120]	; (800273c <HAL_ADC_ConfigChannel+0x37c>)
 80026c2:	e76c      	b.n	800259e <HAL_ADC_ConfigChannel+0x1de>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80026c4:	6812      	ldr	r2, [r2, #0]
 80026c6:	07d7      	lsls	r7, r2, #31
 80026c8:	d4d4      	bmi.n	8002674 <HAL_ADC_ConfigChannel+0x2b4>
 80026ca:	e70c      	b.n	80024e6 <HAL_ADC_ConfigChannel+0x126>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80026cc:	6e10      	ldr	r0, [r2, #96]	; 0x60
 80026ce:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80026d2:	ebb0 6f85 	cmp.w	r0, r5, lsl #26
 80026d6:	ea4f 6685 	mov.w	r6, r5, lsl #26
 80026da:	d014      	beq.n	8002706 <HAL_ADC_ConfigChannel+0x346>
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80026dc:	6e50      	ldr	r0, [r2, #100]	; 0x64
 80026de:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80026e2:	4286      	cmp	r6, r0
 80026e4:	d014      	beq.n	8002710 <HAL_ADC_ConfigChannel+0x350>
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80026e6:	6e90      	ldr	r0, [r2, #104]	; 0x68
 80026e8:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80026ec:	4286      	cmp	r6, r0
 80026ee:	d014      	beq.n	800271a <HAL_ADC_ConfigChannel+0x35a>
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80026f0:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 80026f2:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80026f6:	4286      	cmp	r6, r0
 80026f8:	f47f aebf 	bne.w	800247a <HAL_ADC_ConfigChannel+0xba>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80026fc:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 80026fe:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8002702:	66d0      	str	r0, [r2, #108]	; 0x6c
 8002704:	e6b9      	b.n	800247a <HAL_ADC_ConfigChannel+0xba>
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002706:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8002708:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800270c:	6610      	str	r0, [r2, #96]	; 0x60
 800270e:	e7e5      	b.n	80026dc <HAL_ADC_ConfigChannel+0x31c>
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002710:	6e50      	ldr	r0, [r2, #100]	; 0x64
 8002712:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8002716:	6650      	str	r0, [r2, #100]	; 0x64
 8002718:	e7e5      	b.n	80026e6 <HAL_ADC_ConfigChannel+0x326>
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 800271a:	6e90      	ldr	r0, [r2, #104]	; 0x68
 800271c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8002720:	6690      	str	r0, [r2, #104]	; 0x68
 8002722:	e7e5      	b.n	80026f0 <HAL_ADC_ConfigChannel+0x330>
 8002724:	83fff000 	.word	0x83fff000
 8002728:	50000100 	.word	0x50000100
 800272c:	50000400 	.word	0x50000400
 8002730:	50000300 	.word	0x50000300
 8002734:	200000dc 	.word	0x200000dc
 8002738:	431bde83 	.word	0x431bde83
 800273c:	50000500 	.word	0x50000500

08002740 <HAL_ADCEx_MultiModeConfigChannel>:
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002740:	6803      	ldr	r3, [r0, #0]
 8002742:	4a43      	ldr	r2, [pc, #268]	; (8002850 <HAL_ADCEx_MultiModeConfigChannel+0x110>)
 8002744:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 8002748:	b4f0      	push	{r4, r5, r6, r7}
  if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800274a:	680d      	ldr	r5, [r1, #0]
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800274c:	d00e      	beq.n	800276c <HAL_ADCEx_MultiModeConfigChannel+0x2c>
 800274e:	4293      	cmp	r3, r2
 8002750:	d00a      	beq.n	8002768 <HAL_ADCEx_MultiModeConfigChannel+0x28>
 8002752:	f502 7240 	add.w	r2, r2, #768	; 0x300
 8002756:	4293      	cmp	r3, r2
 8002758:	d049      	beq.n	80027ee <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800275a:	4c3e      	ldr	r4, [pc, #248]	; (8002854 <HAL_ADCEx_MultiModeConfigChannel+0x114>)
 800275c:	42a3      	cmp	r3, r4
 800275e:	d005      	beq.n	800276c <HAL_ADCEx_MultiModeConfigChannel+0x2c>
    return HAL_ERROR;
 8002760:	2301      	movs	r3, #1
} 
 8002762:	4618      	mov	r0, r3
 8002764:	bcf0      	pop	{r4, r5, r6, r7}
 8002766:	4770      	bx	lr
 8002768:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
  __HAL_LOCK(hadc);
 800276c:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 8002770:	2c01      	cmp	r4, #1
 8002772:	d041      	beq.n	80027f8 <HAL_ADCEx_MultiModeConfigChannel+0xb8>
 8002774:	2401      	movs	r4, #1
 8002776:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 800277a:	689c      	ldr	r4, [r3, #8]
 800277c:	0766      	lsls	r6, r4, #29
 800277e:	d50a      	bpl.n	8002796 <HAL_ADCEx_MultiModeConfigChannel+0x56>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002780:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002782:	f043 0320 	orr.w	r3, r3, #32
 8002786:	6403      	str	r3, [r0, #64]	; 0x40
    tmp_hal_status = HAL_ERROR;
 8002788:	2301      	movs	r3, #1
  __HAL_UNLOCK(hadc);
 800278a:	2200      	movs	r2, #0
 800278c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
} 
 8002790:	bcf0      	pop	{r4, r5, r6, r7}
 8002792:	4618      	mov	r0, r3
 8002794:	4770      	bx	lr
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002796:	6894      	ldr	r4, [r2, #8]
 8002798:	0764      	lsls	r4, r4, #29
 800279a:	d4f1      	bmi.n	8002780 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800279c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80027a0:	d044      	beq.n	800282c <HAL_ADCEx_MultiModeConfigChannel+0xec>
 80027a2:	4f2b      	ldr	r7, [pc, #172]	; (8002850 <HAL_ADCEx_MultiModeConfigChannel+0x110>)
 80027a4:	4c2c      	ldr	r4, [pc, #176]	; (8002858 <HAL_ADCEx_MultiModeConfigChannel+0x118>)
 80027a6:	4e2d      	ldr	r6, [pc, #180]	; (800285c <HAL_ADCEx_MultiModeConfigChannel+0x11c>)
 80027a8:	42bb      	cmp	r3, r7
 80027aa:	bf18      	it	ne
 80027ac:	4634      	movne	r4, r6
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80027ae:	b33d      	cbz	r5, 8002800 <HAL_ADCEx_MultiModeConfigChannel+0xc0>
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80027b0:	68a7      	ldr	r7, [r4, #8]
 80027b2:	f890 c030 	ldrb.w	ip, [r0, #48]	; 0x30
 80027b6:	684e      	ldr	r6, [r1, #4]
 80027b8:	f427 4760 	bic.w	r7, r7, #57344	; 0xe000
 80027bc:	ea46 364c 	orr.w	r6, r6, ip, lsl #13
 80027c0:	433e      	orrs	r6, r7
 80027c2:	60a6      	str	r6, [r4, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80027c4:	689e      	ldr	r6, [r3, #8]
 80027c6:	f006 0603 	and.w	r6, r6, #3
 80027ca:	2e01      	cmp	r6, #1
 80027cc:	d03c      	beq.n	8002848 <HAL_ADCEx_MultiModeConfigChannel+0x108>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80027ce:	6893      	ldr	r3, [r2, #8]
 80027d0:	f003 0303 	and.w	r3, r3, #3
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d02f      	beq.n	8002838 <HAL_ADCEx_MultiModeConfigChannel+0xf8>
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80027d8:	68a2      	ldr	r2, [r4, #8]
 80027da:	688b      	ldr	r3, [r1, #8]
 80027dc:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 80027e0:	431d      	orrs	r5, r3
 80027e2:	f022 020f 	bic.w	r2, r2, #15
 80027e6:	4315      	orrs	r5, r2
 80027e8:	60a5      	str	r5, [r4, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027ea:	2300      	movs	r3, #0
 80027ec:	e7cd      	b.n	800278a <HAL_ADCEx_MultiModeConfigChannel+0x4a>
  __HAL_LOCK(hadc);
 80027ee:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 80027f2:	4a18      	ldr	r2, [pc, #96]	; (8002854 <HAL_ADCEx_MultiModeConfigChannel+0x114>)
 80027f4:	2c01      	cmp	r4, #1
 80027f6:	d1bd      	bne.n	8002774 <HAL_ADCEx_MultiModeConfigChannel+0x34>
 80027f8:	2302      	movs	r3, #2
} 
 80027fa:	4618      	mov	r0, r3
 80027fc:	bcf0      	pop	{r4, r5, r6, r7}
 80027fe:	4770      	bx	lr
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002800:	68a1      	ldr	r1, [r4, #8]
 8002802:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 8002806:	60a1      	str	r1, [r4, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002808:	6899      	ldr	r1, [r3, #8]
 800280a:	f001 0103 	and.w	r1, r1, #3
 800280e:	2901      	cmp	r1, #1
 8002810:	d016      	beq.n	8002840 <HAL_ADCEx_MultiModeConfigChannel+0x100>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002812:	6893      	ldr	r3, [r2, #8]
 8002814:	f003 0303 	and.w	r3, r3, #3
 8002818:	2b01      	cmp	r3, #1
 800281a:	d009      	beq.n	8002830 <HAL_ADCEx_MultiModeConfigChannel+0xf0>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 800281c:	68a3      	ldr	r3, [r4, #8]
 800281e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002822:	f023 030f 	bic.w	r3, r3, #15
 8002826:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002828:	2300      	movs	r3, #0
 800282a:	e7ae      	b.n	800278a <HAL_ADCEx_MultiModeConfigChannel+0x4a>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800282c:	4c0a      	ldr	r4, [pc, #40]	; (8002858 <HAL_ADCEx_MultiModeConfigChannel+0x118>)
 800282e:	e7be      	b.n	80027ae <HAL_ADCEx_MultiModeConfigChannel+0x6e>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002830:	6813      	ldr	r3, [r2, #0]
 8002832:	07db      	lsls	r3, r3, #31
 8002834:	d4d9      	bmi.n	80027ea <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8002836:	e7f1      	b.n	800281c <HAL_ADCEx_MultiModeConfigChannel+0xdc>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002838:	6813      	ldr	r3, [r2, #0]
 800283a:	07de      	lsls	r6, r3, #31
 800283c:	d4d5      	bmi.n	80027ea <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 800283e:	e7cb      	b.n	80027d8 <HAL_ADCEx_MultiModeConfigChannel+0x98>
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	07d9      	lsls	r1, r3, #31
 8002844:	d4d1      	bmi.n	80027ea <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8002846:	e7e4      	b.n	8002812 <HAL_ADCEx_MultiModeConfigChannel+0xd2>
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	07df      	lsls	r7, r3, #31
 800284c:	d5bf      	bpl.n	80027ce <HAL_ADCEx_MultiModeConfigChannel+0x8e>
 800284e:	e7cc      	b.n	80027ea <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8002850:	50000100 	.word	0x50000100
 8002854:	50000500 	.word	0x50000500
 8002858:	50000300 	.word	0x50000300
 800285c:	50000700 	.word	0x50000700

08002860 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002860:	4908      	ldr	r1, [pc, #32]	; (8002884 <HAL_NVIC_SetPriorityGrouping+0x24>)
 8002862:	68ca      	ldr	r2, [r1, #12]
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002864:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002866:	0200      	lsls	r0, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002868:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
 800286c:	4022      	ands	r2, r4
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800286e:	f400 63e0 	and.w	r3, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002872:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002874:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002878:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800287c:	f85d 4b04 	ldr.w	r4, [sp], #4
  SCB->AIRCR =  reg_value;
 8002880:	60cb      	str	r3, [r1, #12]
 8002882:	4770      	bx	lr
 8002884:	e000ed00 	.word	0xe000ed00

08002888 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002888:	4b19      	ldr	r3, [pc, #100]	; (80028f0 <HAL_NVIC_SetPriority+0x68>)
 800288a:	68db      	ldr	r3, [r3, #12]
 800288c:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002890:	b430      	push	{r4, r5}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002892:	f1c3 0507 	rsb	r5, r3, #7
 8002896:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002898:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800289c:	bf28      	it	cs
 800289e:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028a0:	2c06      	cmp	r4, #6
 80028a2:	d919      	bls.n	80028d8 <HAL_NVIC_SetPriority+0x50>
 80028a4:	3b03      	subs	r3, #3
 80028a6:	f04f 34ff 	mov.w	r4, #4294967295
 80028aa:	409c      	lsls	r4, r3
 80028ac:	ea22 0204 	bic.w	r2, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028b0:	f04f 34ff 	mov.w	r4, #4294967295
 80028b4:	40ac      	lsls	r4, r5
 80028b6:	ea21 0104 	bic.w	r1, r1, r4
 80028ba:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80028bc:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028be:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 80028c2:	db0c      	blt.n	80028de <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028c4:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80028c8:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80028cc:	0109      	lsls	r1, r1, #4
 80028ce:	b2c9      	uxtb	r1, r1
 80028d0:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80028d4:	bc30      	pop	{r4, r5}
 80028d6:	4770      	bx	lr
 80028d8:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028da:	4613      	mov	r3, r2
 80028dc:	e7e8      	b.n	80028b0 <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028de:	4b05      	ldr	r3, [pc, #20]	; (80028f4 <HAL_NVIC_SetPriority+0x6c>)
 80028e0:	f000 000f 	and.w	r0, r0, #15
 80028e4:	0109      	lsls	r1, r1, #4
 80028e6:	4403      	add	r3, r0
 80028e8:	b2c9      	uxtb	r1, r1
 80028ea:	7619      	strb	r1, [r3, #24]
 80028ec:	bc30      	pop	{r4, r5}
 80028ee:	4770      	bx	lr
 80028f0:	e000ed00 	.word	0xe000ed00
 80028f4:	e000ecfc 	.word	0xe000ecfc

080028f8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80028f8:	2800      	cmp	r0, #0
 80028fa:	db07      	blt.n	800290c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028fc:	f000 011f 	and.w	r1, r0, #31
 8002900:	4a03      	ldr	r2, [pc, #12]	; (8002910 <HAL_NVIC_EnableIRQ+0x18>)
 8002902:	0940      	lsrs	r0, r0, #5
 8002904:	2301      	movs	r3, #1
 8002906:	408b      	lsls	r3, r1
 8002908:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800290c:	4770      	bx	lr
 800290e:	bf00      	nop
 8002910:	e000e100 	.word	0xe000e100

08002914 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002914:	3801      	subs	r0, #1
 8002916:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800291a:	d20e      	bcs.n	800293a <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800291c:	4b08      	ldr	r3, [pc, #32]	; (8002940 <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800291e:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002920:	4c08      	ldr	r4, [pc, #32]	; (8002944 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002922:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002924:	20f0      	movs	r0, #240	; 0xf0
 8002926:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800292a:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800292c:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800292e:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002930:	609a      	str	r2, [r3, #8]
   return SysTick_Config(TicksNumb);
}
 8002932:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002936:	6019      	str	r1, [r3, #0]
 8002938:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800293a:	2001      	movs	r0, #1
 800293c:	4770      	bx	lr
 800293e:	bf00      	nop
 8002940:	e000e010 	.word	0xe000e010
 8002944:	e000ed00 	.word	0xe000ed00

08002948 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
  uint32_t tmp = 0U;
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002948:	2800      	cmp	r0, #0
 800294a:	d034      	beq.n	80029b6 <HAL_DMA_Init+0x6e>
{ 
 800294c:	b430      	push	{r4, r5}
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800294e:	e9d0 2501 	ldrd	r2, r5, [r0, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002952:	e9d0 4103 	ldrd	r4, r1, [r0, #12]
 8002956:	4603      	mov	r3, r0
  tmp |=  hdma->Init.Direction        |
 8002958:	432a      	orrs	r2, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800295a:	4322      	orrs	r2, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800295c:	e9d3 4505 	ldrd	r4, r5, [r3, #20]
  tmp = hdma->Instance->CCR;
 8002960:	6800      	ldr	r0, [r0, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002962:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002964:	4322      	orrs	r2, r4
  tmp = hdma->Instance->CCR;
 8002966:	6801      	ldr	r1, [r0, #0]
          hdma->Init.Mode                | hdma->Init.Priority;
 8002968:	69dc      	ldr	r4, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800296a:	432a      	orrs	r2, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 800296c:	4322      	orrs	r2, r4
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800296e:	f421 517f 	bic.w	r1, r1, #16320	; 0x3fc0
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002972:	4c12      	ldr	r4, [pc, #72]	; (80029bc <HAL_DMA_Init+0x74>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002974:	f021 0130 	bic.w	r1, r1, #48	; 0x30
  tmp |=  hdma->Init.Direction        |
 8002978:	430a      	orrs	r2, r1
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800297a:	42a0      	cmp	r0, r4
  hdma->Instance->CCR = tmp;  
 800297c:	6002      	str	r2, [r0, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800297e:	d910      	bls.n	80029a2 <HAL_DMA_Init+0x5a>
    hdma->DmaBaseAddress = DMA1;
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002980:	4a0f      	ldr	r2, [pc, #60]	; (80029c0 <HAL_DMA_Init+0x78>)
 8002982:	4910      	ldr	r1, [pc, #64]	; (80029c4 <HAL_DMA_Init+0x7c>)
    hdma->DmaBaseAddress = DMA2;
 8002984:	4c10      	ldr	r4, [pc, #64]	; (80029c8 <HAL_DMA_Init+0x80>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002986:	4402      	add	r2, r0
 8002988:	fba1 1202 	umull	r1, r2, r1, r2
 800298c:	0912      	lsrs	r2, r2, #4
 800298e:	0092      	lsls	r2, r2, #2
  hdma->Lock = HAL_UNLOCKED;
 8002990:	f44f 7180 	mov.w	r1, #256	; 0x100
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002994:	2000      	movs	r0, #0
  hdma->Lock = HAL_UNLOCKED;
 8002996:	8419      	strh	r1, [r3, #32]
 8002998:	e9c3 420f 	strd	r4, r2, [r3, #60]	; 0x3c
}  
 800299c:	bc30      	pop	{r4, r5}
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800299e:	6398      	str	r0, [r3, #56]	; 0x38
}  
 80029a0:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80029a2:	4a0a      	ldr	r2, [pc, #40]	; (80029cc <HAL_DMA_Init+0x84>)
 80029a4:	4907      	ldr	r1, [pc, #28]	; (80029c4 <HAL_DMA_Init+0x7c>)
 80029a6:	4402      	add	r2, r0
 80029a8:	fba1 1202 	umull	r1, r2, r1, r2
 80029ac:	0912      	lsrs	r2, r2, #4
    hdma->DmaBaseAddress = DMA1;
 80029ae:	f2a4 4407 	subw	r4, r4, #1031	; 0x407
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80029b2:	0092      	lsls	r2, r2, #2
    hdma->DmaBaseAddress = DMA1;
 80029b4:	e7ec      	b.n	8002990 <HAL_DMA_Init+0x48>
    return HAL_ERROR;
 80029b6:	2001      	movs	r0, #1
}  
 80029b8:	4770      	bx	lr
 80029ba:	bf00      	nop
 80029bc:	40020407 	.word	0x40020407
 80029c0:	bffdfbf8 	.word	0xbffdfbf8
 80029c4:	cccccccd 	.word	0xcccccccd
 80029c8:	40020400 	.word	0x40020400
 80029cc:	bffdfff8 	.word	0xbffdfff8

080029d0 <HAL_DMA_Start_IT>:
{
 80029d0:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdma);
 80029d2:	f890 4020 	ldrb.w	r4, [r0, #32]
 80029d6:	2c01      	cmp	r4, #1
 80029d8:	d039      	beq.n	8002a4e <HAL_DMA_Start_IT+0x7e>
  if(HAL_DMA_STATE_READY == hdma->State)
 80029da:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 80029de:	2401      	movs	r4, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 80029e0:	42a5      	cmp	r5, r4
  __HAL_LOCK(hdma);
 80029e2:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 80029e6:	d005      	beq.n	80029f4 <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma); 
 80029e8:	2300      	movs	r3, #0
 80029ea:	f880 3020 	strb.w	r3, [r0, #32]
} 
 80029ee:	bcf0      	pop	{r4, r5, r6, r7}
    status = HAL_BUSY;
 80029f0:	2002      	movs	r0, #2
} 
 80029f2:	4770      	bx	lr
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80029f4:	6804      	ldr	r4, [r0, #0]
  	hdma->State = HAL_DMA_STATE_BUSY;
 80029f6:	2702      	movs	r7, #2
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029f8:	2600      	movs	r6, #0
  	hdma->State = HAL_DMA_STATE_BUSY;
 80029fa:	f880 7021 	strb.w	r7, [r0, #33]	; 0x21
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029fe:	6386      	str	r6, [r0, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002a00:	6826      	ldr	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002a02:	6bc7      	ldr	r7, [r0, #60]	; 0x3c
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002a04:	f026 0c01 	bic.w	ip, r6, #1
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002a08:	6c06      	ldr	r6, [r0, #64]	; 0x40
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002a0a:	f8c4 c000 	str.w	ip, [r4]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002a0e:	40b5      	lsls	r5, r6
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a10:	6846      	ldr	r6, [r0, #4]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002a12:	607d      	str	r5, [r7, #4]
  hdma->Instance->CNDTR = DataLength;
 8002a14:	6063      	str	r3, [r4, #4]
    if(NULL != hdma->XferHalfCpltCallback )
 8002a16:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a18:	2e10      	cmp	r6, #16
    hdma->Instance->CPAR = DstAddress;
 8002a1a:	bf0b      	itete	eq
 8002a1c:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 8002a1e:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8002a20:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 8002a22:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8002a24:	b153      	cbz	r3, 8002a3c <HAL_DMA_Start_IT+0x6c>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002a26:	6823      	ldr	r3, [r4, #0]
 8002a28:	f043 030e 	orr.w	r3, r3, #14
 8002a2c:	6023      	str	r3, [r4, #0]
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8002a2e:	6823      	ldr	r3, [r4, #0]
 8002a30:	f043 0301 	orr.w	r3, r3, #1
 8002a34:	6023      	str	r3, [r4, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8002a36:	2000      	movs	r0, #0
} 
 8002a38:	bcf0      	pop	{r4, r5, r6, r7}
 8002a3a:	4770      	bx	lr
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002a3c:	6823      	ldr	r3, [r4, #0]
 8002a3e:	f043 030a 	orr.w	r3, r3, #10
 8002a42:	6023      	str	r3, [r4, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002a44:	6823      	ldr	r3, [r4, #0]
 8002a46:	f023 0304 	bic.w	r3, r3, #4
 8002a4a:	6023      	str	r3, [r4, #0]
 8002a4c:	e7ef      	b.n	8002a2e <HAL_DMA_Start_IT+0x5e>
  __HAL_LOCK(hdma);
 8002a4e:	2002      	movs	r0, #2
} 
 8002a50:	bcf0      	pop	{r4, r5, r6, r7}
 8002a52:	4770      	bx	lr

08002a54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a58:	680c      	ldr	r4, [r1, #0]
{
 8002a5a:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a5c:	2c00      	cmp	r4, #0
 8002a5e:	f000 8084 	beq.w	8002b6a <HAL_GPIO_Init+0x116>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a62:	f8df b1e4 	ldr.w	fp, [pc, #484]	; 8002c48 <HAL_GPIO_Init+0x1f4>
  uint32_t position = 0x00u;
 8002a66:	2300      	movs	r3, #0
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002a68:	f04f 0a01 	mov.w	sl, #1
 8002a6c:	4688      	mov	r8, r1
 8002a6e:	fa0a fc03 	lsl.w	ip, sl, r3
    if (iocurrent != 0x00u)
 8002a72:	ea1c 0904 	ands.w	r9, ip, r4
 8002a76:	d074      	beq.n	8002b62 <HAL_GPIO_Init+0x10e>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a78:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8002a7c:	f005 0203 	and.w	r2, r5, #3
 8002a80:	1e51      	subs	r1, r2, #1
 8002a82:	2901      	cmp	r1, #1
 8002a84:	ea4f 0743 	mov.w	r7, r3, lsl #1
 8002a88:	d972      	bls.n	8002b70 <HAL_GPIO_Init+0x11c>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a8a:	2a03      	cmp	r2, #3
 8002a8c:	f040 80b0 	bne.w	8002bf0 <HAL_GPIO_Init+0x19c>
 8002a90:	40ba      	lsls	r2, r7
 8002a92:	43d1      	mvns	r1, r2
 8002a94:	9100      	str	r1, [sp, #0]
      temp = GPIOx->MODER;
 8002a96:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002a98:	9900      	ldr	r1, [sp, #0]
 8002a9a:	4039      	ands	r1, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002a9c:	430a      	orrs	r2, r1
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002a9e:	f415 3f40 	tst.w	r5, #196608	; 0x30000
      GPIOx->MODER = temp;
 8002aa2:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002aa4:	d05d      	beq.n	8002b62 <HAL_GPIO_Init+0x10e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002aa6:	4961      	ldr	r1, [pc, #388]	; (8002c2c <HAL_GPIO_Init+0x1d8>)
 8002aa8:	698a      	ldr	r2, [r1, #24]
 8002aaa:	f042 0201 	orr.w	r2, r2, #1
 8002aae:	618a      	str	r2, [r1, #24]
 8002ab0:	698a      	ldr	r2, [r1, #24]
 8002ab2:	f023 0603 	bic.w	r6, r3, #3
 8002ab6:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8002aba:	f002 0201 	and.w	r2, r2, #1
 8002abe:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 8002ac2:	9203      	str	r2, [sp, #12]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002ac4:	f003 0103 	and.w	r1, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ac8:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 8002aca:	68b7      	ldr	r7, [r6, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002acc:	0089      	lsls	r1, r1, #2
 8002ace:	220f      	movs	r2, #15
 8002ad0:	408a      	lsls	r2, r1
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002ad2:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002ad6:	ea27 0202 	bic.w	r2, r7, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002ada:	d01b      	beq.n	8002b14 <HAL_GPIO_Init+0xc0>
 8002adc:	4f54      	ldr	r7, [pc, #336]	; (8002c30 <HAL_GPIO_Init+0x1dc>)
 8002ade:	42b8      	cmp	r0, r7
 8002ae0:	f000 8090 	beq.w	8002c04 <HAL_GPIO_Init+0x1b0>
 8002ae4:	4f53      	ldr	r7, [pc, #332]	; (8002c34 <HAL_GPIO_Init+0x1e0>)
 8002ae6:	42b8      	cmp	r0, r7
 8002ae8:	f000 8090 	beq.w	8002c0c <HAL_GPIO_Init+0x1b8>
 8002aec:	4f52      	ldr	r7, [pc, #328]	; (8002c38 <HAL_GPIO_Init+0x1e4>)
 8002aee:	42b8      	cmp	r0, r7
 8002af0:	f000 8083 	beq.w	8002bfa <HAL_GPIO_Init+0x1a6>
 8002af4:	4f51      	ldr	r7, [pc, #324]	; (8002c3c <HAL_GPIO_Init+0x1e8>)
 8002af6:	42b8      	cmp	r0, r7
 8002af8:	f000 808d 	beq.w	8002c16 <HAL_GPIO_Init+0x1c2>
 8002afc:	4f50      	ldr	r7, [pc, #320]	; (8002c40 <HAL_GPIO_Init+0x1ec>)
 8002afe:	42b8      	cmp	r0, r7
 8002b00:	f000 808e 	beq.w	8002c20 <HAL_GPIO_Init+0x1cc>
 8002b04:	4f4f      	ldr	r7, [pc, #316]	; (8002c44 <HAL_GPIO_Init+0x1f0>)
 8002b06:	42b8      	cmp	r0, r7
 8002b08:	bf0c      	ite	eq
 8002b0a:	2706      	moveq	r7, #6
 8002b0c:	2707      	movne	r7, #7
 8002b0e:	fa07 f101 	lsl.w	r1, r7, r1
 8002b12:	430a      	orrs	r2, r1
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002b14:	60b2      	str	r2, [r6, #8]
        temp = EXTI->IMR;
 8002b16:	f8db 2000 	ldr.w	r2, [fp]
        temp &= ~(iocurrent);
 8002b1a:	ea6f 0609 	mvn.w	r6, r9
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002b1e:	03e9      	lsls	r1, r5, #15
        temp &= ~(iocurrent);
 8002b20:	bf54      	ite	pl
 8002b22:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 8002b24:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->IMR = temp;
 8002b28:	f8cb 2000 	str.w	r2, [fp]

        temp = EXTI->EMR;
 8002b2c:	f8db 1004 	ldr.w	r1, [fp, #4]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002b30:	03aa      	lsls	r2, r5, #14
        temp &= ~(iocurrent);
 8002b32:	bf54      	ite	pl
 8002b34:	4031      	andpl	r1, r6
        {
          temp |= iocurrent;
 8002b36:	ea49 0101 	orrmi.w	r1, r9, r1
        }
        EXTI->EMR = temp;
 8002b3a:	f8cb 1004 	str.w	r1, [fp, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b3e:	f8db 1008 	ldr.w	r1, [fp, #8]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002b42:	02ef      	lsls	r7, r5, #11
        temp &= ~(iocurrent);
 8002b44:	bf54      	ite	pl
 8002b46:	4031      	andpl	r1, r6
        {
          temp |= iocurrent;
 8002b48:	ea49 0101 	orrmi.w	r1, r9, r1
        }
        EXTI->RTSR = temp;
 8002b4c:	f8cb 1008 	str.w	r1, [fp, #8]

        temp = EXTI->FTSR;
 8002b50:	f8db 200c 	ldr.w	r2, [fp, #12]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002b54:	02a9      	lsls	r1, r5, #10
        temp &= ~(iocurrent);
 8002b56:	bf54      	ite	pl
 8002b58:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 8002b5a:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->FTSR = temp;
 8002b5e:	f8cb 200c 	str.w	r2, [fp, #12]
      }
    }

    position++;
 8002b62:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b64:	fa34 f203 	lsrs.w	r2, r4, r3
 8002b68:	d181      	bne.n	8002a6e <HAL_GPIO_Init+0x1a>
  }
}
 8002b6a:	b005      	add	sp, #20
 8002b6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 8002b70:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002b72:	2103      	movs	r1, #3
 8002b74:	40b9      	lsls	r1, r7
 8002b76:	ea26 0e01 	bic.w	lr, r6, r1
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002b7a:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8002b7e:	40be      	lsls	r6, r7
 8002b80:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->OSPEEDR = temp;
 8002b84:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8002b86:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b8a:	f3c5 1600 	ubfx	r6, r5, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b8e:	ea2e 0c0c 	bic.w	ip, lr, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b92:	409e      	lsls	r6, r3
 8002b94:	ea46 060c 	orr.w	r6, r6, ip
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002b98:	43c9      	mvns	r1, r1
 8002b9a:	9100      	str	r1, [sp, #0]
        GPIOx->OTYPER = temp;
 8002b9c:	6046      	str	r6, [r0, #4]
        temp = GPIOx->PUPDR;
 8002b9e:	68c6      	ldr	r6, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002ba0:	ea06 0c01 	and.w	ip, r6, r1
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002ba4:	f8d8 6008 	ldr.w	r6, [r8, #8]
 8002ba8:	40be      	lsls	r6, r7
 8002baa:	ea46 060c 	orr.w	r6, r6, ip
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bae:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8002bb0:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bb2:	d001      	beq.n	8002bb8 <HAL_GPIO_Init+0x164>
 8002bb4:	40ba      	lsls	r2, r7
 8002bb6:	e76e      	b.n	8002a96 <HAL_GPIO_Init+0x42>
        temp = GPIOx->AFR[position >> 3u];
 8002bb8:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
 8002bbc:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002bc0:	f003 0c07 	and.w	ip, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8002bc4:	f8de 1020 	ldr.w	r1, [lr, #32]
 8002bc8:	9101      	str	r1, [sp, #4]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002bca:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8002bce:	210f      	movs	r1, #15
 8002bd0:	fa01 f60c 	lsl.w	r6, r1, ip
 8002bd4:	9901      	ldr	r1, [sp, #4]
 8002bd6:	ea21 0606 	bic.w	r6, r1, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002bda:	f8d8 1010 	ldr.w	r1, [r8, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002bde:	9601      	str	r6, [sp, #4]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002be0:	fa01 f60c 	lsl.w	r6, r1, ip
 8002be4:	9901      	ldr	r1, [sp, #4]
 8002be6:	430e      	orrs	r6, r1
        GPIOx->AFR[position >> 3u] = temp;
 8002be8:	40ba      	lsls	r2, r7
 8002bea:	f8ce 6020 	str.w	r6, [lr, #32]
 8002bee:	e752      	b.n	8002a96 <HAL_GPIO_Init+0x42>
 8002bf0:	2103      	movs	r1, #3
 8002bf2:	40b9      	lsls	r1, r7
 8002bf4:	43c9      	mvns	r1, r1
 8002bf6:	9100      	str	r1, [sp, #0]
 8002bf8:	e7d1      	b.n	8002b9e <HAL_GPIO_Init+0x14a>
 8002bfa:	2703      	movs	r7, #3
 8002bfc:	fa07 f101 	lsl.w	r1, r7, r1
 8002c00:	430a      	orrs	r2, r1
 8002c02:	e787      	b.n	8002b14 <HAL_GPIO_Init+0xc0>
 8002c04:	fa0a f101 	lsl.w	r1, sl, r1
 8002c08:	430a      	orrs	r2, r1
 8002c0a:	e783      	b.n	8002b14 <HAL_GPIO_Init+0xc0>
 8002c0c:	2702      	movs	r7, #2
 8002c0e:	fa07 f101 	lsl.w	r1, r7, r1
 8002c12:	430a      	orrs	r2, r1
 8002c14:	e77e      	b.n	8002b14 <HAL_GPIO_Init+0xc0>
 8002c16:	2704      	movs	r7, #4
 8002c18:	fa07 f101 	lsl.w	r1, r7, r1
 8002c1c:	430a      	orrs	r2, r1
 8002c1e:	e779      	b.n	8002b14 <HAL_GPIO_Init+0xc0>
 8002c20:	2705      	movs	r7, #5
 8002c22:	fa07 f101 	lsl.w	r1, r7, r1
 8002c26:	430a      	orrs	r2, r1
 8002c28:	e774      	b.n	8002b14 <HAL_GPIO_Init+0xc0>
 8002c2a:	bf00      	nop
 8002c2c:	40021000 	.word	0x40021000
 8002c30:	48000400 	.word	0x48000400
 8002c34:	48000800 	.word	0x48000800
 8002c38:	48000c00 	.word	0x48000c00
 8002c3c:	48001000 	.word	0x48001000
 8002c40:	48001400 	.word	0x48001400
 8002c44:	48001800 	.word	0x48001800
 8002c48:	40010400 	.word	0x40010400

08002c4c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c4c:	b10a      	cbz	r2, 8002c52 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002c4e:	6181      	str	r1, [r0, #24]
 8002c50:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002c52:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8002c54:	4770      	bx	lr
 8002c56:	bf00      	nop

08002c58 <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002c58:	4770      	bx	lr
 8002c5a:	bf00      	nop

08002c5c <HAL_GPIO_EXTI_IRQHandler>:
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002c5c:	4a04      	ldr	r2, [pc, #16]	; (8002c70 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8002c5e:	6951      	ldr	r1, [r2, #20]
 8002c60:	4201      	tst	r1, r0
 8002c62:	d100      	bne.n	8002c66 <HAL_GPIO_EXTI_IRQHandler+0xa>
 8002c64:	4770      	bx	lr
{
 8002c66:	b508      	push	{r3, lr}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002c68:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002c6a:	f7ff fff5 	bl	8002c58 <HAL_GPIO_EXTI_Callback>
}
 8002c6e:	bd08      	pop	{r3, pc}
 8002c70:	40010400 	.word	0x40010400

08002c74 <HAL_RCC_OscConfig>:
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c74:	2800      	cmp	r0, #0
 8002c76:	f000 827f 	beq.w	8003178 <HAL_RCC_OscConfig+0x504>
{
 8002c7a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c7e:	6803      	ldr	r3, [r0, #0]
 8002c80:	07df      	lsls	r7, r3, #31
{
 8002c82:	b083      	sub	sp, #12
 8002c84:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c86:	d53d      	bpl.n	8002d04 <HAL_RCC_OscConfig+0x90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002c88:	49c1      	ldr	r1, [pc, #772]	; (8002f90 <HAL_RCC_OscConfig+0x31c>)
 8002c8a:	684a      	ldr	r2, [r1, #4]
 8002c8c:	f002 020c 	and.w	r2, r2, #12
 8002c90:	2a04      	cmp	r2, #4
 8002c92:	f000 815f 	beq.w	8002f54 <HAL_RCC_OscConfig+0x2e0>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002c96:	684a      	ldr	r2, [r1, #4]
 8002c98:	f002 020c 	and.w	r2, r2, #12
 8002c9c:	2a08      	cmp	r2, #8
 8002c9e:	f000 8152 	beq.w	8002f46 <HAL_RCC_OscConfig+0x2d2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ca2:	6863      	ldr	r3, [r4, #4]
 8002ca4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ca8:	f000 816b 	beq.w	8002f82 <HAL_RCC_OscConfig+0x30e>
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	f000 819a 	beq.w	8002fe6 <HAL_RCC_OscConfig+0x372>
 8002cb2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002cb6:	f000 82bc 	beq.w	8003232 <HAL_RCC_OscConfig+0x5be>
 8002cba:	4bb5      	ldr	r3, [pc, #724]	; (8002f90 <HAL_RCC_OscConfig+0x31c>)
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002cc2:	601a      	str	r2, [r3, #0]
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002cca:	601a      	str	r2, [r3, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ccc:	f7ff f876 	bl	8001dbc <HAL_GetTick>
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cd0:	4faf      	ldr	r7, [pc, #700]	; (8002f90 <HAL_RCC_OscConfig+0x31c>)
        tickstart = HAL_GetTick();
 8002cd2:	4605      	mov	r5, r0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cd4:	f44f 3800 	mov.w	r8, #131072	; 0x20000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cd8:	2601      	movs	r6, #1
 8002cda:	e005      	b.n	8002ce8 <HAL_RCC_OscConfig+0x74>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002cdc:	f7ff f86e 	bl	8001dbc <HAL_GetTick>
 8002ce0:	1b40      	subs	r0, r0, r5
 8002ce2:	2864      	cmp	r0, #100	; 0x64
 8002ce4:	f200 817b 	bhi.w	8002fde <HAL_RCC_OscConfig+0x36a>
 8002ce8:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cec:	683a      	ldr	r2, [r7, #0]
 8002cee:	fa98 f3a8 	rbit	r3, r8
 8002cf2:	fab3 f383 	clz	r3, r3
 8002cf6:	f003 031f 	and.w	r3, r3, #31
 8002cfa:	fa06 f303 	lsl.w	r3, r6, r3
 8002cfe:	4213      	tst	r3, r2
 8002d00:	d0ec      	beq.n	8002cdc <HAL_RCC_OscConfig+0x68>
 8002d02:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d04:	079e      	lsls	r6, r3, #30
 8002d06:	d542      	bpl.n	8002d8e <HAL_RCC_OscConfig+0x11a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002d08:	4aa1      	ldr	r2, [pc, #644]	; (8002f90 <HAL_RCC_OscConfig+0x31c>)
 8002d0a:	6851      	ldr	r1, [r2, #4]
 8002d0c:	f011 0f0c 	tst.w	r1, #12
 8002d10:	f000 80cf 	beq.w	8002eb2 <HAL_RCC_OscConfig+0x23e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002d14:	6851      	ldr	r1, [r2, #4]
 8002d16:	f001 010c 	and.w	r1, r1, #12
 8002d1a:	2908      	cmp	r1, #8
 8002d1c:	f000 80c2 	beq.w	8002ea4 <HAL_RCC_OscConfig+0x230>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d20:	68e2      	ldr	r2, [r4, #12]
 8002d22:	2a00      	cmp	r2, #0
 8002d24:	f000 81b8 	beq.w	8003098 <HAL_RCC_OscConfig+0x424>
 8002d28:	2201      	movs	r2, #1
 8002d2a:	fa92 f3a2 	rbit	r3, r2
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d2e:	fab3 f383 	clz	r3, r3
 8002d32:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002d36:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002d3a:	009b      	lsls	r3, r3, #2
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d3c:	4617      	mov	r7, r2
        __HAL_RCC_HSI_ENABLE();
 8002d3e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002d40:	f7ff f83c 	bl	8001dbc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d44:	4e92      	ldr	r6, [pc, #584]	; (8002f90 <HAL_RCC_OscConfig+0x31c>)
        tickstart = HAL_GetTick();
 8002d46:	4605      	mov	r5, r0
 8002d48:	f04f 0802 	mov.w	r8, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d4c:	e005      	b.n	8002d5a <HAL_RCC_OscConfig+0xe6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d4e:	f7ff f835 	bl	8001dbc <HAL_GetTick>
 8002d52:	1b40      	subs	r0, r0, r5
 8002d54:	2802      	cmp	r0, #2
 8002d56:	f200 8142 	bhi.w	8002fde <HAL_RCC_OscConfig+0x36a>
 8002d5a:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d5e:	6832      	ldr	r2, [r6, #0]
 8002d60:	fa98 f3a8 	rbit	r3, r8
 8002d64:	fab3 f383 	clz	r3, r3
 8002d68:	f003 031f 	and.w	r3, r3, #31
 8002d6c:	fa07 f303 	lsl.w	r3, r7, r3
 8002d70:	4213      	tst	r3, r2
 8002d72:	d0ec      	beq.n	8002d4e <HAL_RCC_OscConfig+0xda>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d74:	6831      	ldr	r1, [r6, #0]
 8002d76:	22f8      	movs	r2, #248	; 0xf8
 8002d78:	fa92 f2a2 	rbit	r2, r2
 8002d7c:	6923      	ldr	r3, [r4, #16]
 8002d7e:	fab2 f282 	clz	r2, r2
 8002d82:	f021 01f8 	bic.w	r1, r1, #248	; 0xf8
 8002d86:	4093      	lsls	r3, r2
 8002d88:	430b      	orrs	r3, r1
 8002d8a:	6033      	str	r3, [r6, #0]
 8002d8c:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d8e:	071d      	lsls	r5, r3, #28
 8002d90:	d421      	bmi.n	8002dd6 <HAL_RCC_OscConfig+0x162>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d92:	0758      	lsls	r0, r3, #29
 8002d94:	d54e      	bpl.n	8002e34 <HAL_RCC_OscConfig+0x1c0>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d96:	4b7e      	ldr	r3, [pc, #504]	; (8002f90 <HAL_RCC_OscConfig+0x31c>)
 8002d98:	69da      	ldr	r2, [r3, #28]
 8002d9a:	00d1      	lsls	r1, r2, #3
 8002d9c:	f140 80c7 	bpl.w	8002f2e <HAL_RCC_OscConfig+0x2ba>
    FlagStatus       pwrclkchanged = RESET;
 8002da0:	f04f 0800 	mov.w	r8, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002da4:	4d7b      	ldr	r5, [pc, #492]	; (8002f94 <HAL_RCC_OscConfig+0x320>)
 8002da6:	682b      	ldr	r3, [r5, #0]
 8002da8:	05da      	lsls	r2, r3, #23
 8002daa:	f140 8108 	bpl.w	8002fbe <HAL_RCC_OscConfig+0x34a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002dae:	68a3      	ldr	r3, [r4, #8]
 8002db0:	2b01      	cmp	r3, #1
 8002db2:	f000 8197 	beq.w	80030e4 <HAL_RCC_OscConfig+0x470>
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	f000 8138 	beq.w	800302c <HAL_RCC_OscConfig+0x3b8>
 8002dbc:	2b05      	cmp	r3, #5
 8002dbe:	4b74      	ldr	r3, [pc, #464]	; (8002f90 <HAL_RCC_OscConfig+0x31c>)
 8002dc0:	6a1a      	ldr	r2, [r3, #32]
 8002dc2:	f000 81d1 	beq.w	8003168 <HAL_RCC_OscConfig+0x4f4>
 8002dc6:	f022 0201 	bic.w	r2, r2, #1
 8002dca:	621a      	str	r2, [r3, #32]
 8002dcc:	6a1a      	ldr	r2, [r3, #32]
 8002dce:	f022 0204 	bic.w	r2, r2, #4
 8002dd2:	621a      	str	r2, [r3, #32]
 8002dd4:	e18b      	b.n	80030ee <HAL_RCC_OscConfig+0x47a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002dd6:	6962      	ldr	r2, [r4, #20]
 8002dd8:	2a00      	cmp	r2, #0
 8002dda:	f000 8081 	beq.w	8002ee0 <HAL_RCC_OscConfig+0x26c>
 8002dde:	2201      	movs	r2, #1
 8002de0:	fa92 f1a2 	rbit	r1, r2
      __HAL_RCC_LSI_ENABLE();
 8002de4:	4b6c      	ldr	r3, [pc, #432]	; (8002f98 <HAL_RCC_OscConfig+0x324>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002de6:	4f6a      	ldr	r7, [pc, #424]	; (8002f90 <HAL_RCC_OscConfig+0x31c>)
      __HAL_RCC_LSI_ENABLE();
 8002de8:	fab1 f181 	clz	r1, r1
 8002dec:	440b      	add	r3, r1
 8002dee:	009b      	lsls	r3, r3, #2
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002df0:	4616      	mov	r6, r2
      __HAL_RCC_LSI_ENABLE();
 8002df2:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002df4:	f7fe ffe2 	bl	8001dbc <HAL_GetTick>
 8002df8:	f04f 0802 	mov.w	r8, #2
 8002dfc:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dfe:	e005      	b.n	8002e0c <HAL_RCC_OscConfig+0x198>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e00:	f7fe ffdc 	bl	8001dbc <HAL_GetTick>
 8002e04:	1b40      	subs	r0, r0, r5
 8002e06:	2802      	cmp	r0, #2
 8002e08:	f200 80e9 	bhi.w	8002fde <HAL_RCC_OscConfig+0x36a>
 8002e0c:	fa98 f3a8 	rbit	r3, r8
 8002e10:	fa98 f3a8 	rbit	r3, r8
 8002e14:	fa98 f3a8 	rbit	r3, r8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e1a:	fa98 f3a8 	rbit	r3, r8
 8002e1e:	fab3 f383 	clz	r3, r3
 8002e22:	f003 031f 	and.w	r3, r3, #31
 8002e26:	fa06 f303 	lsl.w	r3, r6, r3
 8002e2a:	4213      	tst	r3, r2
 8002e2c:	d0e8      	beq.n	8002e00 <HAL_RCC_OscConfig+0x18c>
 8002e2e:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e30:	0758      	lsls	r0, r3, #29
 8002e32:	d4b0      	bmi.n	8002d96 <HAL_RCC_OscConfig+0x122>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e34:	69a0      	ldr	r0, [r4, #24]
 8002e36:	b388      	cbz	r0, 8002e9c <HAL_RCC_OscConfig+0x228>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e38:	4d55      	ldr	r5, [pc, #340]	; (8002f90 <HAL_RCC_OscConfig+0x31c>)
 8002e3a:	686b      	ldr	r3, [r5, #4]
 8002e3c:	f003 030c 	and.w	r3, r3, #12
 8002e40:	2b08      	cmp	r3, #8
 8002e42:	f000 8179 	beq.w	8003138 <HAL_RCC_OscConfig+0x4c4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e46:	2802      	cmp	r0, #2
 8002e48:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002e4c:	f000 8196 	beq.w	800317c <HAL_RCC_OscConfig+0x508>
 8002e50:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e54:	fab3 f383 	clz	r3, r3
 8002e58:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002e5c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002e60:	009b      	lsls	r3, r3, #2
 8002e62:	2200      	movs	r2, #0
 8002e64:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e66:	f7fe ffa9 	bl	8001dbc <HAL_GetTick>
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e6a:	462c      	mov	r4, r5
 8002e6c:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
        tickstart = HAL_GetTick();
 8002e70:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e72:	2601      	movs	r6, #1
 8002e74:	e005      	b.n	8002e82 <HAL_RCC_OscConfig+0x20e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e76:	f7fe ffa1 	bl	8001dbc <HAL_GetTick>
 8002e7a:	1b40      	subs	r0, r0, r5
 8002e7c:	2802      	cmp	r0, #2
 8002e7e:	f200 80ae 	bhi.w	8002fde <HAL_RCC_OscConfig+0x36a>
 8002e82:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e86:	6822      	ldr	r2, [r4, #0]
 8002e88:	fa97 f3a7 	rbit	r3, r7
 8002e8c:	fab3 f383 	clz	r3, r3
 8002e90:	f003 031f 	and.w	r3, r3, #31
 8002e94:	fa06 f303 	lsl.w	r3, r6, r3
 8002e98:	4213      	tst	r3, r2
 8002e9a:	d1ec      	bne.n	8002e76 <HAL_RCC_OscConfig+0x202>
        }
      }
    }
  }

  return HAL_OK;
 8002e9c:	2000      	movs	r0, #0
}
 8002e9e:	b003      	add	sp, #12
 8002ea0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002ea4:	6852      	ldr	r2, [r2, #4]
 8002ea6:	f402 32c0 	and.w	r2, r2, #98304	; 0x18000
 8002eaa:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8002eae:	f47f af37 	bne.w	8002d20 <HAL_RCC_OscConfig+0xac>
 8002eb2:	2202      	movs	r2, #2
 8002eb4:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002eb8:	4935      	ldr	r1, [pc, #212]	; (8002f90 <HAL_RCC_OscConfig+0x31c>)
 8002eba:	6808      	ldr	r0, [r1, #0]
 8002ebc:	fa92 f2a2 	rbit	r2, r2
 8002ec0:	fab2 f282 	clz	r2, r2
 8002ec4:	f002 021f 	and.w	r2, r2, #31
 8002ec8:	2101      	movs	r1, #1
 8002eca:	fa01 f202 	lsl.w	r2, r1, r2
 8002ece:	4202      	tst	r2, r0
 8002ed0:	d064      	beq.n	8002f9c <HAL_RCC_OscConfig+0x328>
 8002ed2:	68e2      	ldr	r2, [r4, #12]
 8002ed4:	428a      	cmp	r2, r1
 8002ed6:	d061      	beq.n	8002f9c <HAL_RCC_OscConfig+0x328>
        return HAL_ERROR;
 8002ed8:	2001      	movs	r0, #1
}
 8002eda:	b003      	add	sp, #12
 8002edc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002ee0:	2501      	movs	r5, #1
 8002ee2:	fa95 f1a5 	rbit	r1, r5
      __HAL_RCC_LSI_DISABLE();
 8002ee6:	4b2c      	ldr	r3, [pc, #176]	; (8002f98 <HAL_RCC_OscConfig+0x324>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ee8:	4f29      	ldr	r7, [pc, #164]	; (8002f90 <HAL_RCC_OscConfig+0x31c>)
      __HAL_RCC_LSI_DISABLE();
 8002eea:	fab1 f181 	clz	r1, r1
 8002eee:	440b      	add	r3, r1
 8002ef0:	009b      	lsls	r3, r3, #2
 8002ef2:	f04f 0802 	mov.w	r8, #2
 8002ef6:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002ef8:	f7fe ff60 	bl	8001dbc <HAL_GetTick>
 8002efc:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002efe:	e004      	b.n	8002f0a <HAL_RCC_OscConfig+0x296>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f00:	f7fe ff5c 	bl	8001dbc <HAL_GetTick>
 8002f04:	1b80      	subs	r0, r0, r6
 8002f06:	2802      	cmp	r0, #2
 8002f08:	d869      	bhi.n	8002fde <HAL_RCC_OscConfig+0x36a>
 8002f0a:	fa98 f3a8 	rbit	r3, r8
 8002f0e:	fa98 f3a8 	rbit	r3, r8
 8002f12:	fa98 f3a8 	rbit	r3, r8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f18:	fa98 f3a8 	rbit	r3, r8
 8002f1c:	fab3 f383 	clz	r3, r3
 8002f20:	f003 031f 	and.w	r3, r3, #31
 8002f24:	fa05 f303 	lsl.w	r3, r5, r3
 8002f28:	4213      	tst	r3, r2
 8002f2a:	d1e9      	bne.n	8002f00 <HAL_RCC_OscConfig+0x28c>
 8002f2c:	e77f      	b.n	8002e2e <HAL_RCC_OscConfig+0x1ba>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f2e:	69da      	ldr	r2, [r3, #28]
 8002f30:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002f34:	61da      	str	r2, [r3, #28]
 8002f36:	69db      	ldr	r3, [r3, #28]
 8002f38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f3c:	9301      	str	r3, [sp, #4]
 8002f3e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002f40:	f04f 0801 	mov.w	r8, #1
 8002f44:	e72e      	b.n	8002da4 <HAL_RCC_OscConfig+0x130>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002f46:	684a      	ldr	r2, [r1, #4]
 8002f48:	f402 32c0 	and.w	r2, r2, #98304	; 0x18000
 8002f4c:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8002f50:	f47f aea7 	bne.w	8002ca2 <HAL_RCC_OscConfig+0x2e>
 8002f54:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002f58:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f5c:	490c      	ldr	r1, [pc, #48]	; (8002f90 <HAL_RCC_OscConfig+0x31c>)
 8002f5e:	6808      	ldr	r0, [r1, #0]
 8002f60:	fa92 f2a2 	rbit	r2, r2
 8002f64:	fab2 f282 	clz	r2, r2
 8002f68:	f002 021f 	and.w	r2, r2, #31
 8002f6c:	2101      	movs	r1, #1
 8002f6e:	fa01 f202 	lsl.w	r2, r1, r2
 8002f72:	4202      	tst	r2, r0
 8002f74:	f43f aec6 	beq.w	8002d04 <HAL_RCC_OscConfig+0x90>
 8002f78:	6862      	ldr	r2, [r4, #4]
 8002f7a:	2a00      	cmp	r2, #0
 8002f7c:	f47f aec2 	bne.w	8002d04 <HAL_RCC_OscConfig+0x90>
 8002f80:	e7aa      	b.n	8002ed8 <HAL_RCC_OscConfig+0x264>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f82:	4a03      	ldr	r2, [pc, #12]	; (8002f90 <HAL_RCC_OscConfig+0x31c>)
 8002f84:	6813      	ldr	r3, [r2, #0]
 8002f86:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f8a:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f8c:	e69e      	b.n	8002ccc <HAL_RCC_OscConfig+0x58>
 8002f8e:	bf00      	nop
 8002f90:	40021000 	.word	0x40021000
 8002f94:	40007000 	.word	0x40007000
 8002f98:	10908120 	.word	0x10908120
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f9c:	4dab      	ldr	r5, [pc, #684]	; (800324c <HAL_RCC_OscConfig+0x5d8>)
 8002f9e:	21f8      	movs	r1, #248	; 0xf8
 8002fa0:	6828      	ldr	r0, [r5, #0]
 8002fa2:	fa91 f1a1 	rbit	r1, r1
 8002fa6:	6922      	ldr	r2, [r4, #16]
 8002fa8:	fab1 f181 	clz	r1, r1
 8002fac:	f020 00f8 	bic.w	r0, r0, #248	; 0xf8
 8002fb0:	408a      	lsls	r2, r1
 8002fb2:	4302      	orrs	r2, r0
 8002fb4:	602a      	str	r2, [r5, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fb6:	071d      	lsls	r5, r3, #28
 8002fb8:	f57f aeeb 	bpl.w	8002d92 <HAL_RCC_OscConfig+0x11e>
 8002fbc:	e70b      	b.n	8002dd6 <HAL_RCC_OscConfig+0x162>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002fbe:	682b      	ldr	r3, [r5, #0]
 8002fc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fc4:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002fc6:	f7fe fef9 	bl	8001dbc <HAL_GetTick>
 8002fca:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fcc:	682b      	ldr	r3, [r5, #0]
 8002fce:	05db      	lsls	r3, r3, #23
 8002fd0:	f53f aeed 	bmi.w	8002dae <HAL_RCC_OscConfig+0x13a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fd4:	f7fe fef2 	bl	8001dbc <HAL_GetTick>
 8002fd8:	1b80      	subs	r0, r0, r6
 8002fda:	2864      	cmp	r0, #100	; 0x64
 8002fdc:	d9f6      	bls.n	8002fcc <HAL_RCC_OscConfig+0x358>
            return HAL_TIMEOUT;
 8002fde:	2003      	movs	r0, #3
}
 8002fe0:	b003      	add	sp, #12
 8002fe2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fe6:	4d99      	ldr	r5, [pc, #612]	; (800324c <HAL_RCC_OscConfig+0x5d8>)
 8002fe8:	682b      	ldr	r3, [r5, #0]
 8002fea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fee:	602b      	str	r3, [r5, #0]
 8002ff0:	682b      	ldr	r3, [r5, #0]
 8002ff2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ff6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002ff8:	f7fe fee0 	bl	8001dbc <HAL_GetTick>
 8002ffc:	f44f 3800 	mov.w	r8, #131072	; 0x20000
 8003000:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003002:	2701      	movs	r7, #1
 8003004:	e004      	b.n	8003010 <HAL_RCC_OscConfig+0x39c>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003006:	f7fe fed9 	bl	8001dbc <HAL_GetTick>
 800300a:	1b80      	subs	r0, r0, r6
 800300c:	2864      	cmp	r0, #100	; 0x64
 800300e:	d8e6      	bhi.n	8002fde <HAL_RCC_OscConfig+0x36a>
 8003010:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003014:	682a      	ldr	r2, [r5, #0]
 8003016:	fa98 f3a8 	rbit	r3, r8
 800301a:	fab3 f383 	clz	r3, r3
 800301e:	f003 031f 	and.w	r3, r3, #31
 8003022:	fa07 f303 	lsl.w	r3, r7, r3
 8003026:	4213      	tst	r3, r2
 8003028:	d1ed      	bne.n	8003006 <HAL_RCC_OscConfig+0x392>
 800302a:	e66a      	b.n	8002d02 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800302c:	4d87      	ldr	r5, [pc, #540]	; (800324c <HAL_RCC_OscConfig+0x5d8>)
 800302e:	6a2b      	ldr	r3, [r5, #32]
 8003030:	f023 0301 	bic.w	r3, r3, #1
 8003034:	622b      	str	r3, [r5, #32]
 8003036:	6a2b      	ldr	r3, [r5, #32]
 8003038:	f023 0304 	bic.w	r3, r3, #4
 800303c:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 800303e:	f7fe febd 	bl	8001dbc <HAL_GetTick>
 8003042:	f04f 0902 	mov.w	r9, #2
 8003046:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003048:	2701      	movs	r7, #1
 800304a:	e013      	b.n	8003074 <HAL_RCC_OscConfig+0x400>
 800304c:	fa99 f3a9 	rbit	r3, r9
 8003050:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8003052:	fa99 f3a9 	rbit	r3, r9
 8003056:	fab3 f383 	clz	r3, r3
 800305a:	f003 031f 	and.w	r3, r3, #31
 800305e:	fa07 f303 	lsl.w	r3, r7, r3
 8003062:	4213      	tst	r3, r2
 8003064:	d00e      	beq.n	8003084 <HAL_RCC_OscConfig+0x410>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003066:	f7fe fea9 	bl	8001dbc <HAL_GetTick>
 800306a:	f241 3388 	movw	r3, #5000	; 0x1388
 800306e:	1b80      	subs	r0, r0, r6
 8003070:	4298      	cmp	r0, r3
 8003072:	d8b4      	bhi.n	8002fde <HAL_RCC_OscConfig+0x36a>
 8003074:	fa99 f3a9 	rbit	r3, r9
 8003078:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800307c:	2b00      	cmp	r3, #0
 800307e:	d0e5      	beq.n	800304c <HAL_RCC_OscConfig+0x3d8>
 8003080:	6a2a      	ldr	r2, [r5, #32]
 8003082:	e7e6      	b.n	8003052 <HAL_RCC_OscConfig+0x3de>
    if(pwrclkchanged == SET)
 8003084:	f1b8 0f00 	cmp.w	r8, #0
 8003088:	f43f aed4 	beq.w	8002e34 <HAL_RCC_OscConfig+0x1c0>
      __HAL_RCC_PWR_CLK_DISABLE();
 800308c:	4a6f      	ldr	r2, [pc, #444]	; (800324c <HAL_RCC_OscConfig+0x5d8>)
 800308e:	69d3      	ldr	r3, [r2, #28]
 8003090:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003094:	61d3      	str	r3, [r2, #28]
 8003096:	e6cd      	b.n	8002e34 <HAL_RCC_OscConfig+0x1c0>
 8003098:	2501      	movs	r5, #1
 800309a:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_DISABLE();
 800309e:	fab3 f383 	clz	r3, r3
 80030a2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80030a6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80030aa:	009b      	lsls	r3, r3, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030ac:	4f67      	ldr	r7, [pc, #412]	; (800324c <HAL_RCC_OscConfig+0x5d8>)
        __HAL_RCC_HSI_DISABLE();
 80030ae:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80030b0:	f7fe fe84 	bl	8001dbc <HAL_GetTick>
 80030b4:	f04f 0802 	mov.w	r8, #2
 80030b8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030ba:	e004      	b.n	80030c6 <HAL_RCC_OscConfig+0x452>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80030bc:	f7fe fe7e 	bl	8001dbc <HAL_GetTick>
 80030c0:	1b80      	subs	r0, r0, r6
 80030c2:	2802      	cmp	r0, #2
 80030c4:	d88b      	bhi.n	8002fde <HAL_RCC_OscConfig+0x36a>
 80030c6:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030ca:	683a      	ldr	r2, [r7, #0]
 80030cc:	fa98 f3a8 	rbit	r3, r8
 80030d0:	fab3 f383 	clz	r3, r3
 80030d4:	f003 031f 	and.w	r3, r3, #31
 80030d8:	fa05 f303 	lsl.w	r3, r5, r3
 80030dc:	4213      	tst	r3, r2
 80030de:	d1ed      	bne.n	80030bc <HAL_RCC_OscConfig+0x448>
 80030e0:	6823      	ldr	r3, [r4, #0]
 80030e2:	e654      	b.n	8002d8e <HAL_RCC_OscConfig+0x11a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030e4:	4a59      	ldr	r2, [pc, #356]	; (800324c <HAL_RCC_OscConfig+0x5d8>)
 80030e6:	6a13      	ldr	r3, [r2, #32]
 80030e8:	f043 0301 	orr.w	r3, r3, #1
 80030ec:	6213      	str	r3, [r2, #32]
      tickstart = HAL_GetTick();
 80030ee:	f7fe fe65 	bl	8001dbc <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030f2:	4f56      	ldr	r7, [pc, #344]	; (800324c <HAL_RCC_OscConfig+0x5d8>)
      tickstart = HAL_GetTick();
 80030f4:	4605      	mov	r5, r0
 80030f6:	f04f 0902 	mov.w	r9, #2
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030fa:	2601      	movs	r6, #1
 80030fc:	e014      	b.n	8003128 <HAL_RCC_OscConfig+0x4b4>
 80030fe:	fa99 f3a9 	rbit	r3, r9
 8003102:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003104:	fa99 f3a9 	rbit	r3, r9
 8003108:	fab3 f383 	clz	r3, r3
 800310c:	f003 031f 	and.w	r3, r3, #31
 8003110:	fa06 f303 	lsl.w	r3, r6, r3
 8003114:	4213      	tst	r3, r2
 8003116:	d1b5      	bne.n	8003084 <HAL_RCC_OscConfig+0x410>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003118:	f7fe fe50 	bl	8001dbc <HAL_GetTick>
 800311c:	f241 3388 	movw	r3, #5000	; 0x1388
 8003120:	1b40      	subs	r0, r0, r5
 8003122:	4298      	cmp	r0, r3
 8003124:	f63f af5b 	bhi.w	8002fde <HAL_RCC_OscConfig+0x36a>
 8003128:	fa99 f3a9 	rbit	r3, r9
 800312c:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003130:	2b00      	cmp	r3, #0
 8003132:	d0e4      	beq.n	80030fe <HAL_RCC_OscConfig+0x48a>
 8003134:	6a3a      	ldr	r2, [r7, #32]
 8003136:	e7e5      	b.n	8003104 <HAL_RCC_OscConfig+0x490>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003138:	2801      	cmp	r0, #1
 800313a:	f43f aeb0 	beq.w	8002e9e <HAL_RCC_OscConfig+0x22a>
        pll_config = RCC->CFGR;
 800313e:	686a      	ldr	r2, [r5, #4]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003140:	69e1      	ldr	r1, [r4, #28]
        pll_config2 = RCC->CFGR2;
 8003142:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003144:	f402 30c0 	and.w	r0, r2, #98304	; 0x18000
 8003148:	4288      	cmp	r0, r1
 800314a:	f47f aec5 	bne.w	8002ed8 <HAL_RCC_OscConfig+0x264>
 800314e:	6a21      	ldr	r1, [r4, #32]
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003150:	f402 1270 	and.w	r2, r2, #3932160	; 0x3c0000
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003154:	428a      	cmp	r2, r1
 8003156:	f47f aebf 	bne.w	8002ed8 <HAL_RCC_OscConfig+0x264>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800315a:	6a60      	ldr	r0, [r4, #36]	; 0x24
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 800315c:	f003 030f 	and.w	r3, r3, #15
        return HAL_ERROR;
 8003160:	1a18      	subs	r0, r3, r0
 8003162:	bf18      	it	ne
 8003164:	2001      	movne	r0, #1
 8003166:	e69a      	b.n	8002e9e <HAL_RCC_OscConfig+0x22a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003168:	f042 0204 	orr.w	r2, r2, #4
 800316c:	621a      	str	r2, [r3, #32]
 800316e:	6a1a      	ldr	r2, [r3, #32]
 8003170:	f042 0201 	orr.w	r2, r2, #1
 8003174:	621a      	str	r2, [r3, #32]
 8003176:	e7ba      	b.n	80030ee <HAL_RCC_OscConfig+0x47a>
    return HAL_ERROR;
 8003178:	2001      	movs	r0, #1
}
 800317a:	4770      	bx	lr
 800317c:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8003180:	fab3 f383 	clz	r3, r3
 8003184:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003188:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	2200      	movs	r2, #0
 8003190:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003192:	f7fe fe13 	bl	8001dbc <HAL_GetTick>
 8003196:	f04f 7800 	mov.w	r8, #33554432	; 0x2000000
 800319a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800319c:	2701      	movs	r7, #1
 800319e:	e005      	b.n	80031ac <HAL_RCC_OscConfig+0x538>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031a0:	f7fe fe0c 	bl	8001dbc <HAL_GetTick>
 80031a4:	1b80      	subs	r0, r0, r6
 80031a6:	2802      	cmp	r0, #2
 80031a8:	f63f af19 	bhi.w	8002fde <HAL_RCC_OscConfig+0x36a>
 80031ac:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031b0:	682a      	ldr	r2, [r5, #0]
 80031b2:	fa98 f3a8 	rbit	r3, r8
 80031b6:	fab3 f383 	clz	r3, r3
 80031ba:	f003 031f 	and.w	r3, r3, #31
 80031be:	fa07 f303 	lsl.w	r3, r7, r3
 80031c2:	4213      	tst	r3, r2
 80031c4:	d1ec      	bne.n	80031a0 <HAL_RCC_OscConfig+0x52c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031c6:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80031c8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80031ca:	f023 030f 	bic.w	r3, r3, #15
 80031ce:	4313      	orrs	r3, r2
 80031d0:	62eb      	str	r3, [r5, #44]	; 0x2c
 80031d2:	e9d4 1307 	ldrd	r1, r3, [r4, #28]
 80031d6:	686a      	ldr	r2, [r5, #4]
 80031d8:	430b      	orrs	r3, r1
 80031da:	f422 1276 	bic.w	r2, r2, #4030464	; 0x3d8000
 80031de:	4313      	orrs	r3, r2
 80031e0:	606b      	str	r3, [r5, #4]
 80031e2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80031e6:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 80031ea:	fab3 f383 	clz	r3, r3
 80031ee:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80031f2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80031f6:	009b      	lsls	r3, r3, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80031f8:	4e14      	ldr	r6, [pc, #80]	; (800324c <HAL_RCC_OscConfig+0x5d8>)
        __HAL_RCC_PLL_ENABLE();
 80031fa:	601f      	str	r7, [r3, #0]
        tickstart = HAL_GetTick();
 80031fc:	f7fe fdde 	bl	8001dbc <HAL_GetTick>
 8003200:	f04f 7800 	mov.w	r8, #33554432	; 0x2000000
 8003204:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003206:	2501      	movs	r5, #1
 8003208:	e005      	b.n	8003216 <HAL_RCC_OscConfig+0x5a2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800320a:	f7fe fdd7 	bl	8001dbc <HAL_GetTick>
 800320e:	1b00      	subs	r0, r0, r4
 8003210:	2802      	cmp	r0, #2
 8003212:	f63f aee4 	bhi.w	8002fde <HAL_RCC_OscConfig+0x36a>
 8003216:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800321a:	6832      	ldr	r2, [r6, #0]
 800321c:	fa98 f3a8 	rbit	r3, r8
 8003220:	fab3 f383 	clz	r3, r3
 8003224:	f003 031f 	and.w	r3, r3, #31
 8003228:	fa05 f303 	lsl.w	r3, r5, r3
 800322c:	4213      	tst	r3, r2
 800322e:	d0ec      	beq.n	800320a <HAL_RCC_OscConfig+0x596>
 8003230:	e634      	b.n	8002e9c <HAL_RCC_OscConfig+0x228>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003232:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003236:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003240:	601a      	str	r2, [r3, #0]
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003248:	601a      	str	r2, [r3, #0]
 800324a:	e53f      	b.n	8002ccc <HAL_RCC_OscConfig+0x58>
 800324c:	40021000 	.word	0x40021000

08003250 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart = 0U;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003250:	2800      	cmp	r0, #0
 8003252:	f000 80c4 	beq.w	80033de <HAL_RCC_ClockConfig+0x18e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003256:	4a6d      	ldr	r2, [pc, #436]	; (800340c <HAL_RCC_ClockConfig+0x1bc>)
 8003258:	6813      	ldr	r3, [r2, #0]
 800325a:	f003 0307 	and.w	r3, r3, #7
 800325e:	428b      	cmp	r3, r1
{
 8003260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003264:	460d      	mov	r5, r1
 8003266:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003268:	d20c      	bcs.n	8003284 <HAL_RCC_ClockConfig+0x34>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800326a:	6813      	ldr	r3, [r2, #0]
 800326c:	f023 0307 	bic.w	r3, r3, #7
 8003270:	430b      	orrs	r3, r1
 8003272:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003274:	6813      	ldr	r3, [r2, #0]
 8003276:	f003 0307 	and.w	r3, r3, #7
 800327a:	428b      	cmp	r3, r1
 800327c:	d002      	beq.n	8003284 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 800327e:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
  
  return HAL_OK;
}
 8003280:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003284:	6823      	ldr	r3, [r4, #0]
 8003286:	0798      	lsls	r0, r3, #30
 8003288:	d506      	bpl.n	8003298 <HAL_RCC_ClockConfig+0x48>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800328a:	4961      	ldr	r1, [pc, #388]	; (8003410 <HAL_RCC_ClockConfig+0x1c0>)
 800328c:	68a0      	ldr	r0, [r4, #8]
 800328e:	684a      	ldr	r2, [r1, #4]
 8003290:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003294:	4302      	orrs	r2, r0
 8003296:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003298:	07d9      	lsls	r1, r3, #31
 800329a:	d52f      	bpl.n	80032fc <HAL_RCC_ClockConfig+0xac>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800329c:	6861      	ldr	r1, [r4, #4]
 800329e:	2901      	cmp	r1, #1
 80032a0:	f000 809f 	beq.w	80033e2 <HAL_RCC_ClockConfig+0x192>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032a4:	2902      	cmp	r1, #2
 80032a6:	f000 8087 	beq.w	80033b8 <HAL_RCC_ClockConfig+0x168>
 80032aa:	2202      	movs	r2, #2
 80032ac:	fa92 f3a2 	rbit	r3, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032b0:	4b57      	ldr	r3, [pc, #348]	; (8003410 <HAL_RCC_ClockConfig+0x1c0>)
 80032b2:	6818      	ldr	r0, [r3, #0]
 80032b4:	fa92 f2a2 	rbit	r2, r2
 80032b8:	fab2 f282 	clz	r2, r2
 80032bc:	f002 021f 	and.w	r2, r2, #31
 80032c0:	2301      	movs	r3, #1
 80032c2:	fa03 f202 	lsl.w	r2, r3, r2
 80032c6:	4202      	tst	r2, r0
 80032c8:	d0d9      	beq.n	800327e <HAL_RCC_ClockConfig+0x2e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80032ca:	4e51      	ldr	r6, [pc, #324]	; (8003410 <HAL_RCC_ClockConfig+0x1c0>)
 80032cc:	6873      	ldr	r3, [r6, #4]
 80032ce:	f023 0303 	bic.w	r3, r3, #3
 80032d2:	430b      	orrs	r3, r1
 80032d4:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80032d6:	f7fe fd71 	bl	8001dbc <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032da:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80032de:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032e0:	e005      	b.n	80032ee <HAL_RCC_ClockConfig+0x9e>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032e2:	f7fe fd6b 	bl	8001dbc <HAL_GetTick>
 80032e6:	1bc0      	subs	r0, r0, r7
 80032e8:	4540      	cmp	r0, r8
 80032ea:	f200 808c 	bhi.w	8003406 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032ee:	6873      	ldr	r3, [r6, #4]
 80032f0:	6862      	ldr	r2, [r4, #4]
 80032f2:	f003 030c 	and.w	r3, r3, #12
 80032f6:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80032fa:	d1f2      	bne.n	80032e2 <HAL_RCC_ClockConfig+0x92>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80032fc:	4a43      	ldr	r2, [pc, #268]	; (800340c <HAL_RCC_ClockConfig+0x1bc>)
 80032fe:	6813      	ldr	r3, [r2, #0]
 8003300:	f003 0307 	and.w	r3, r3, #7
 8003304:	42ab      	cmp	r3, r5
 8003306:	d909      	bls.n	800331c <HAL_RCC_ClockConfig+0xcc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003308:	6813      	ldr	r3, [r2, #0]
 800330a:	f023 0307 	bic.w	r3, r3, #7
 800330e:	432b      	orrs	r3, r5
 8003310:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003312:	6813      	ldr	r3, [r2, #0]
 8003314:	f003 0307 	and.w	r3, r3, #7
 8003318:	42ab      	cmp	r3, r5
 800331a:	d1b0      	bne.n	800327e <HAL_RCC_ClockConfig+0x2e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800331c:	6823      	ldr	r3, [r4, #0]
 800331e:	075a      	lsls	r2, r3, #29
 8003320:	d506      	bpl.n	8003330 <HAL_RCC_ClockConfig+0xe0>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003322:	493b      	ldr	r1, [pc, #236]	; (8003410 <HAL_RCC_ClockConfig+0x1c0>)
 8003324:	68e0      	ldr	r0, [r4, #12]
 8003326:	684a      	ldr	r2, [r1, #4]
 8003328:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800332c:	4302      	orrs	r2, r0
 800332e:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003330:	071b      	lsls	r3, r3, #28
 8003332:	d507      	bpl.n	8003344 <HAL_RCC_ClockConfig+0xf4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003334:	4a36      	ldr	r2, [pc, #216]	; (8003410 <HAL_RCC_ClockConfig+0x1c0>)
 8003336:	6921      	ldr	r1, [r4, #16]
 8003338:	6853      	ldr	r3, [r2, #4]
 800333a:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800333e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003342:	6053      	str	r3, [r2, #4]
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8003344:	4a32      	ldr	r2, [pc, #200]	; (8003410 <HAL_RCC_ClockConfig+0x1c0>)
 8003346:	6853      	ldr	r3, [r2, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003348:	f003 010c 	and.w	r1, r3, #12
 800334c:	2908      	cmp	r1, #8
 800334e:	d017      	beq.n	8003380 <HAL_RCC_ClockConfig+0x130>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003350:	4930      	ldr	r1, [pc, #192]	; (8003414 <HAL_RCC_ClockConfig+0x1c4>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003352:	4b2f      	ldr	r3, [pc, #188]	; (8003410 <HAL_RCC_ClockConfig+0x1c0>)
 8003354:	22f0      	movs	r2, #240	; 0xf0
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	fa92 f2a2 	rbit	r2, r2
 800335c:	fab2 f282 	clz	r2, r2
 8003360:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003364:	40d3      	lsrs	r3, r2
 8003366:	4a2c      	ldr	r2, [pc, #176]	; (8003418 <HAL_RCC_ClockConfig+0x1c8>)
  HAL_InitTick (uwTickPrio);
 8003368:	482c      	ldr	r0, [pc, #176]	; (800341c <HAL_RCC_ClockConfig+0x1cc>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800336a:	5cd3      	ldrb	r3, [r2, r3]
 800336c:	4a2c      	ldr	r2, [pc, #176]	; (8003420 <HAL_RCC_ClockConfig+0x1d0>)
  HAL_InitTick (uwTickPrio);
 800336e:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003370:	fa21 f303 	lsr.w	r3, r1, r3
 8003374:	6013      	str	r3, [r2, #0]
  HAL_InitTick (uwTickPrio);
 8003376:	f7fe fceb 	bl	8001d50 <HAL_InitTick>
  return HAL_OK;
 800337a:	2000      	movs	r0, #0
}
 800337c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003380:	f44f 1170 	mov.w	r1, #3932160	; 0x3c0000
 8003384:	fa91 f1a1 	rbit	r1, r1
 8003388:	200f      	movs	r0, #15
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800338a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800338c:	fab1 f181 	clz	r1, r1
 8003390:	fa90 f0a0 	rbit	r0, r0
 8003394:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003398:	40cb      	lsrs	r3, r1
 800339a:	4922      	ldr	r1, [pc, #136]	; (8003424 <HAL_RCC_ClockConfig+0x1d4>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800339c:	4c22      	ldr	r4, [pc, #136]	; (8003428 <HAL_RCC_ClockConfig+0x1d8>)
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800339e:	5ccb      	ldrb	r3, [r1, r3]
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80033a0:	491c      	ldr	r1, [pc, #112]	; (8003414 <HAL_RCC_ClockConfig+0x1c4>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80033a2:	fab0 f080 	clz	r0, r0
 80033a6:	f002 020f 	and.w	r2, r2, #15
 80033aa:	40c2      	lsrs	r2, r0
 80033ac:	5ca2      	ldrb	r2, [r4, r2]
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80033ae:	fbb1 f1f2 	udiv	r1, r1, r2
 80033b2:	fb03 f101 	mul.w	r1, r3, r1
 80033b6:	e7cc      	b.n	8003352 <HAL_RCC_ClockConfig+0x102>
 80033b8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80033bc:	fa93 f2a3 	rbit	r2, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033c0:	4a13      	ldr	r2, [pc, #76]	; (8003410 <HAL_RCC_ClockConfig+0x1c0>)
 80033c2:	6810      	ldr	r0, [r2, #0]
 80033c4:	fa93 f3a3 	rbit	r3, r3
 80033c8:	fab3 f383 	clz	r3, r3
 80033cc:	f003 031f 	and.w	r3, r3, #31
 80033d0:	2201      	movs	r2, #1
 80033d2:	fa02 f303 	lsl.w	r3, r2, r3
 80033d6:	4203      	tst	r3, r0
 80033d8:	f47f af77 	bne.w	80032ca <HAL_RCC_ClockConfig+0x7a>
 80033dc:	e74f      	b.n	800327e <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 80033de:	2001      	movs	r0, #1
}
 80033e0:	4770      	bx	lr
 80033e2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80033e6:	fa92 f3a2 	rbit	r3, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033ea:	4b09      	ldr	r3, [pc, #36]	; (8003410 <HAL_RCC_ClockConfig+0x1c0>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	fa92 f2a2 	rbit	r2, r2
 80033f2:	fab2 f282 	clz	r2, r2
 80033f6:	f002 021f 	and.w	r2, r2, #31
 80033fa:	fa01 f202 	lsl.w	r2, r1, r2
 80033fe:	421a      	tst	r2, r3
 8003400:	f47f af63 	bne.w	80032ca <HAL_RCC_ClockConfig+0x7a>
 8003404:	e73b      	b.n	800327e <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 8003406:	2003      	movs	r0, #3
 8003408:	e73a      	b.n	8003280 <HAL_RCC_ClockConfig+0x30>
 800340a:	bf00      	nop
 800340c:	40022000 	.word	0x40022000
 8003410:	40021000 	.word	0x40021000
 8003414:	007a1200 	.word	0x007a1200
 8003418:	08004a4c 	.word	0x08004a4c
 800341c:	200000e4 	.word	0x200000e4
 8003420:	200000dc 	.word	0x200000dc
 8003424:	08004a64 	.word	0x08004a64
 8003428:	08004a74 	.word	0x08004a74

0800342c <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 800342c:	4a12      	ldr	r2, [pc, #72]	; (8003478 <HAL_RCC_GetSysClockFreq+0x4c>)
 800342e:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8003430:	f003 010c 	and.w	r1, r3, #12
 8003434:	2908      	cmp	r1, #8
 8003436:	d001      	beq.n	800343c <HAL_RCC_GetSysClockFreq+0x10>
      sysclockfreq = HSE_VALUE;
 8003438:	4810      	ldr	r0, [pc, #64]	; (800347c <HAL_RCC_GetSysClockFreq+0x50>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800343a:	4770      	bx	lr
{
 800343c:	b430      	push	{r4, r5}
 800343e:	f44f 1070 	mov.w	r0, #3932160	; 0x3c0000
 8003442:	fa90 f0a0 	rbit	r0, r0
 8003446:	210f      	movs	r1, #15
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003448:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800344a:	fab0 f080 	clz	r0, r0
 800344e:	fa91 f1a1 	rbit	r1, r1
 8003452:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003456:	40c3      	lsrs	r3, r0
 8003458:	4809      	ldr	r0, [pc, #36]	; (8003480 <HAL_RCC_GetSysClockFreq+0x54>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800345a:	4d0a      	ldr	r5, [pc, #40]	; (8003484 <HAL_RCC_GetSysClockFreq+0x58>)
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800345c:	5cc0      	ldrb	r0, [r0, r3]
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800345e:	4c07      	ldr	r4, [pc, #28]	; (800347c <HAL_RCC_GetSysClockFreq+0x50>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003460:	fab1 f181 	clz	r1, r1
 8003464:	f002 030f 	and.w	r3, r2, #15
 8003468:	40cb      	lsrs	r3, r1
 800346a:	5ceb      	ldrb	r3, [r5, r3]
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800346c:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8003470:	bc30      	pop	{r4, r5}
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003472:	fb00 f003 	mul.w	r0, r0, r3
}
 8003476:	4770      	bx	lr
 8003478:	40021000 	.word	0x40021000
 800347c:	007a1200 	.word	0x007a1200
 8003480:	08004a64 	.word	0x08004a64
 8003484:	08004a74 	.word	0x08004a74

08003488 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003488:	4b08      	ldr	r3, [pc, #32]	; (80034ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800348a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	fa92 f2a2 	rbit	r2, r2
 8003494:	fab2 f282 	clz	r2, r2
 8003498:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800349c:	4904      	ldr	r1, [pc, #16]	; (80034b0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800349e:	40d3      	lsrs	r3, r2
  return SystemCoreClock;
 80034a0:	4a04      	ldr	r2, [pc, #16]	; (80034b4 <HAL_RCC_GetPCLK1Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80034a2:	5ccb      	ldrb	r3, [r1, r3]
 80034a4:	6810      	ldr	r0, [r2, #0]
}    
 80034a6:	40d8      	lsrs	r0, r3
 80034a8:	4770      	bx	lr
 80034aa:	bf00      	nop
 80034ac:	40021000 	.word	0x40021000
 80034b0:	08004a5c 	.word	0x08004a5c
 80034b4:	200000dc 	.word	0x200000dc

080034b8 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80034b8:	4b08      	ldr	r3, [pc, #32]	; (80034dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80034ba:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	fa92 f2a2 	rbit	r2, r2
 80034c4:	fab2 f282 	clz	r2, r2
 80034c8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80034cc:	4904      	ldr	r1, [pc, #16]	; (80034e0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80034ce:	40d3      	lsrs	r3, r2
  return SystemCoreClock;
 80034d0:	4a04      	ldr	r2, [pc, #16]	; (80034e4 <HAL_RCC_GetPCLK2Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80034d2:	5ccb      	ldrb	r3, [r1, r3]
 80034d4:	6810      	ldr	r0, [r2, #0]
} 
 80034d6:	40d8      	lsrs	r0, r3
 80034d8:	4770      	bx	lr
 80034da:	bf00      	nop
 80034dc:	40021000 	.word	0x40021000
 80034e0:	08004a5c 	.word	0x08004a5c
 80034e4:	200000dc 	.word	0x200000dc

080034e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80034ec:	6803      	ldr	r3, [r0, #0]
 80034ee:	03d9      	lsls	r1, r3, #15
{
 80034f0:	b083      	sub	sp, #12
 80034f2:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80034f4:	d53d      	bpl.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x8a>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034f6:	4ba1      	ldr	r3, [pc, #644]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80034f8:	69da      	ldr	r2, [r3, #28]
 80034fa:	00d2      	lsls	r2, r2, #3
 80034fc:	f140 80f6 	bpl.w	80036ec <HAL_RCCEx_PeriphCLKConfig+0x204>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003500:	4d9f      	ldr	r5, [pc, #636]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8003502:	682b      	ldr	r3, [r5, #0]
 8003504:	05df      	lsls	r7, r3, #23
  FlagStatus       pwrclkchanged = RESET;
 8003506:	f04f 0600 	mov.w	r6, #0
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800350a:	f140 80ff 	bpl.w	800370c <HAL_RCCEx_PeriphCLKConfig+0x224>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800350e:	4d9b      	ldr	r5, [pc, #620]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8003510:	6a2b      	ldr	r3, [r5, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003512:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8003516:	d01f      	beq.n	8003558 <HAL_RCCEx_PeriphCLKConfig+0x70>
 8003518:	6861      	ldr	r1, [r4, #4]
 800351a:	f401 7240 	and.w	r2, r1, #768	; 0x300
 800351e:	429a      	cmp	r2, r3
 8003520:	d01b      	beq.n	800355a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003522:	6a29      	ldr	r1, [r5, #32]
 8003524:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003528:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 800352c:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003530:	f8df c250 	ldr.w	ip, [pc, #592]	; 8003784 <HAL_RCCEx_PeriphCLKConfig+0x29c>
 8003534:	fab2 f282 	clz	r2, r2
 8003538:	4462      	add	r2, ip
 800353a:	0092      	lsls	r2, r2, #2
 800353c:	2701      	movs	r7, #1
 800353e:	6017      	str	r7, [r2, #0]
 8003540:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003544:	fab3 f383 	clz	r3, r3
 8003548:	4463      	add	r3, ip
 800354a:	009b      	lsls	r3, r3, #2
 800354c:	2200      	movs	r2, #0
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800354e:	07c9      	lsls	r1, r1, #31
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003550:	601a      	str	r2, [r3, #0]
      RCC->BDCR = temp_reg;
 8003552:	6228      	str	r0, [r5, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003554:	f100 80ee 	bmi.w	8003734 <HAL_RCCEx_PeriphCLKConfig+0x24c>
 8003558:	6861      	ldr	r1, [r4, #4]
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800355a:	4a88      	ldr	r2, [pc, #544]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800355c:	6a13      	ldr	r3, [r2, #32]
 800355e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003562:	430b      	orrs	r3, r1
 8003564:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003566:	b11e      	cbz	r6, 8003570 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003568:	69d3      	ldr	r3, [r2, #28]
 800356a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800356e:	61d3      	str	r3, [r2, #28]
 8003570:	6823      	ldr	r3, [r4, #0]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003572:	07da      	lsls	r2, r3, #31
 8003574:	d506      	bpl.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003576:	4981      	ldr	r1, [pc, #516]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8003578:	68a0      	ldr	r0, [r4, #8]
 800357a:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 800357c:	f022 0203 	bic.w	r2, r2, #3
 8003580:	4302      	orrs	r2, r0
 8003582:	630a      	str	r2, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003584:	079f      	lsls	r7, r3, #30
 8003586:	d506      	bpl.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0xae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003588:	497c      	ldr	r1, [pc, #496]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800358a:	68e0      	ldr	r0, [r4, #12]
 800358c:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 800358e:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8003592:	4302      	orrs	r2, r0
 8003594:	630a      	str	r2, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003596:	075e      	lsls	r6, r3, #29
 8003598:	d506      	bpl.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800359a:	4978      	ldr	r1, [pc, #480]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800359c:	6920      	ldr	r0, [r4, #16]
 800359e:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80035a0:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 80035a4:	4302      	orrs	r2, r0
 80035a6:	630a      	str	r2, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80035a8:	069d      	lsls	r5, r3, #26
 80035aa:	d506      	bpl.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0xd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80035ac:	4973      	ldr	r1, [pc, #460]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80035ae:	69e0      	ldr	r0, [r4, #28]
 80035b0:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80035b2:	f022 0210 	bic.w	r2, r2, #16
 80035b6:	4302      	orrs	r2, r0
 80035b8:	630a      	str	r2, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80035ba:	0398      	lsls	r0, r3, #14
 80035bc:	d506      	bpl.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0xe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80035be:	496f      	ldr	r1, [pc, #444]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80035c0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80035c2:	684a      	ldr	r2, [r1, #4]
 80035c4:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 80035c8:	4302      	orrs	r2, r0
 80035ca:	604a      	str	r2, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80035cc:	0659      	lsls	r1, r3, #25
 80035ce:	d506      	bpl.n	80035de <HAL_RCCEx_PeriphCLKConfig+0xf6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80035d0:	496a      	ldr	r1, [pc, #424]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80035d2:	6a20      	ldr	r0, [r4, #32]
 80035d4:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80035d6:	f022 0220 	bic.w	r2, r2, #32
 80035da:	4302      	orrs	r2, r0
 80035dc:	630a      	str	r2, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80035de:	035a      	lsls	r2, r3, #13
 80035e0:	d506      	bpl.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80035e2:	4966      	ldr	r1, [pc, #408]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80035e4:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80035e6:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80035e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035ec:	4302      	orrs	r2, r0
 80035ee:	630a      	str	r2, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80035f0:	071f      	lsls	r7, r3, #28
 80035f2:	d506      	bpl.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80035f4:	4961      	ldr	r1, [pc, #388]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80035f6:	6960      	ldr	r0, [r4, #20]
 80035f8:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80035fa:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80035fe:	4302      	orrs	r2, r0
 8003600:	630a      	str	r2, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003602:	06de      	lsls	r6, r3, #27
 8003604:	d506      	bpl.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003606:	495d      	ldr	r1, [pc, #372]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8003608:	69a0      	ldr	r0, [r4, #24]
 800360a:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 800360c:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8003610:	4302      	orrs	r2, r0
 8003612:	630a      	str	r2, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003614:	059d      	lsls	r5, r3, #22
 8003616:	d506      	bpl.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003618:	4958      	ldr	r1, [pc, #352]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800361a:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800361c:	684a      	ldr	r2, [r1, #4]
 800361e:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8003622:	4302      	orrs	r2, r0
 8003624:	604a      	str	r2, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003626:	0618      	lsls	r0, r3, #24
 8003628:	d506      	bpl.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x150>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800362a:	4954      	ldr	r1, [pc, #336]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800362c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800362e:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8003630:	f422 72f8 	bic.w	r2, r2, #496	; 0x1f0
 8003634:	4302      	orrs	r2, r0
 8003636:	62ca      	str	r2, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003638:	05d9      	lsls	r1, r3, #23
 800363a:	d506      	bpl.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800363c:	494f      	ldr	r1, [pc, #316]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800363e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8003640:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8003642:	f422 5278 	bic.w	r2, r2, #15872	; 0x3e00
 8003646:	4302      	orrs	r2, r0
 8003648:	62ca      	str	r2, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800364a:	04da      	lsls	r2, r3, #19
 800364c:	d506      	bpl.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x174>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800364e:	494b      	ldr	r1, [pc, #300]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8003650:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003652:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8003654:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003658:	4302      	orrs	r2, r0
 800365a:	630a      	str	r2, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800365c:	049f      	lsls	r7, r3, #18
 800365e:	d506      	bpl.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x186>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003660:	4946      	ldr	r1, [pc, #280]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8003662:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8003664:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8003666:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800366a:	4302      	orrs	r2, r0
 800366c:	630a      	str	r2, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 800366e:	02de      	lsls	r6, r3, #11
 8003670:	d506      	bpl.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8003672:	4942      	ldr	r1, [pc, #264]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8003674:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003676:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8003678:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800367c:	4302      	orrs	r2, r0
 800367e:	630a      	str	r2, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8003680:	029d      	lsls	r5, r3, #10
 8003682:	d506      	bpl.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8003684:	493d      	ldr	r1, [pc, #244]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8003686:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8003688:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 800368a:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 800368e:	4302      	orrs	r2, r0
 8003690:	630a      	str	r2, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003692:	0258      	lsls	r0, r3, #9
 8003694:	d506      	bpl.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003696:	4939      	ldr	r1, [pc, #228]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8003698:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800369a:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 800369c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036a0:	4302      	orrs	r2, r0
 80036a2:	630a      	str	r2, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80036a4:	0219      	lsls	r1, r3, #8
 80036a6:	d506      	bpl.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80036a8:	4934      	ldr	r1, [pc, #208]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80036aa:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80036ac:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80036ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80036b2:	4302      	orrs	r2, r0
 80036b4:	630a      	str	r2, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 80036b6:	01da      	lsls	r2, r3, #7
 80036b8:	d506      	bpl.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80036ba:	4930      	ldr	r1, [pc, #192]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80036bc:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80036be:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80036c0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80036c4:	4302      	orrs	r2, r0
 80036c6:	630a      	str	r2, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 80036c8:	f013 7300 	ands.w	r3, r3, #33554432	; 0x2000000
 80036cc:	d103      	bne.n	80036d6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80036ce:	4618      	mov	r0, r3
}
 80036d0:	b003      	add	sp, #12
 80036d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 80036d6:	4a29      	ldr	r2, [pc, #164]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80036d8:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80036da:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80036dc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80036e0:	430b      	orrs	r3, r1
  return HAL_OK;
 80036e2:	2000      	movs	r0, #0
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 80036e4:	6313      	str	r3, [r2, #48]	; 0x30
}
 80036e6:	b003      	add	sp, #12
 80036e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 80036ec:	69da      	ldr	r2, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036ee:	4d24      	ldr	r5, [pc, #144]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x298>)
      __HAL_RCC_PWR_CLK_ENABLE();
 80036f0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80036f4:	61da      	str	r2, [r3, #28]
 80036f6:	69db      	ldr	r3, [r3, #28]
 80036f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036fc:	9301      	str	r3, [sp, #4]
 80036fe:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003700:	682b      	ldr	r3, [r5, #0]
 8003702:	05df      	lsls	r7, r3, #23
      pwrclkchanged = SET;
 8003704:	f04f 0601 	mov.w	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003708:	f53f af01 	bmi.w	800350e <HAL_RCCEx_PeriphCLKConfig+0x26>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800370c:	682b      	ldr	r3, [r5, #0]
 800370e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003712:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8003714:	f7fe fb52 	bl	8001dbc <HAL_GetTick>
 8003718:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800371a:	682b      	ldr	r3, [r5, #0]
 800371c:	05d8      	lsls	r0, r3, #23
 800371e:	f53f aef6 	bmi.w	800350e <HAL_RCCEx_PeriphCLKConfig+0x26>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003722:	f7fe fb4b 	bl	8001dbc <HAL_GetTick>
 8003726:	1bc0      	subs	r0, r0, r7
 8003728:	2864      	cmp	r0, #100	; 0x64
 800372a:	d9f6      	bls.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x232>
          return HAL_TIMEOUT;
 800372c:	2003      	movs	r0, #3
}
 800372e:	b003      	add	sp, #12
 8003730:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        tickstart = HAL_GetTick();
 8003734:	f7fe fb42 	bl	8001dbc <HAL_GetTick>
 8003738:	f04f 0902 	mov.w	r9, #2
 800373c:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800373e:	e015      	b.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x284>
 8003740:	fa99 f3a9 	rbit	r3, r9
 8003744:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8003746:	fa99 f3a9 	rbit	r3, r9
 800374a:	fab3 f383 	clz	r3, r3
 800374e:	f003 031f 	and.w	r3, r3, #31
 8003752:	fa07 f303 	lsl.w	r3, r7, r3
 8003756:	4213      	tst	r3, r2
 8003758:	f47f aefe 	bne.w	8003558 <HAL_RCCEx_PeriphCLKConfig+0x70>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800375c:	f7fe fb2e 	bl	8001dbc <HAL_GetTick>
 8003760:	f241 3388 	movw	r3, #5000	; 0x1388
 8003764:	eba0 0008 	sub.w	r0, r0, r8
 8003768:	4298      	cmp	r0, r3
 800376a:	d8df      	bhi.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x244>
 800376c:	fa99 f3a9 	rbit	r3, r9
 8003770:	fa99 f3a9 	rbit	r3, r9
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003774:	2b00      	cmp	r3, #0
 8003776:	d0e3      	beq.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x258>
 8003778:	6a2a      	ldr	r2, [r5, #32]
 800377a:	e7e4      	b.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x25e>
 800377c:	40021000 	.word	0x40021000
 8003780:	40007000 	.word	0x40007000
 8003784:	10908100 	.word	0x10908100

08003788 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003788:	6a03      	ldr	r3, [r0, #32]
 800378a:	f023 0301 	bic.w	r3, r3, #1
 800378e:	6203      	str	r3, [r0, #32]
{
 8003790:	b4f0      	push	{r4, r5, r6, r7}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003792:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003794:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003796:	6982      	ldr	r2, [r0, #24]
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003798:	4f1a      	ldr	r7, [pc, #104]	; (8003804 <TIM_OC1_SetConfig+0x7c>)
  tmpccer |= OC_Config->OCPolarity;
 800379a:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 800379c:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800379e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC1P;
 80037a2:	f023 0302 	bic.w	r3, r3, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80037a6:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80037aa:	42b8      	cmp	r0, r7
  tmpccer |= OC_Config->OCPolarity;
 80037ac:	ea43 0305 	orr.w	r3, r3, r5
  tmpccmrx |= OC_Config->OCMode;
 80037b0:	ea42 0204 	orr.w	r2, r2, r4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80037b4:	d012      	beq.n	80037dc <TIM_OC1_SetConfig+0x54>
 80037b6:	4c14      	ldr	r4, [pc, #80]	; (8003808 <TIM_OC1_SetConfig+0x80>)
 80037b8:	42a0      	cmp	r0, r4
 80037ba:	d00f      	beq.n	80037dc <TIM_OC1_SetConfig+0x54>
 80037bc:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 80037c0:	42a0      	cmp	r0, r4
 80037c2:	d00b      	beq.n	80037dc <TIM_OC1_SetConfig+0x54>
 80037c4:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80037c8:	42a0      	cmp	r0, r4
 80037ca:	d007      	beq.n	80037dc <TIM_OC1_SetConfig+0x54>
 80037cc:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80037d0:	42a0      	cmp	r0, r4
 80037d2:	d003      	beq.n	80037dc <TIM_OC1_SetConfig+0x54>
 80037d4:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80037d8:	42a0      	cmp	r0, r4
 80037da:	d10b      	bne.n	80037f4 <TIM_OC1_SetConfig+0x6c>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80037dc:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80037de:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80037e2:	4323      	orrs	r3, r4
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80037e4:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80037e8:	f426 7640 	bic.w	r6, r6, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80037ec:	432c      	orrs	r4, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 80037ee:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80037f2:	4326      	orrs	r6, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80037f4:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80037f6:	6046      	str	r6, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80037f8:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 80037fa:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR1 = OC_Config->Pulse;
 80037fc:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;
 80037fe:	6203      	str	r3, [r0, #32]
}
 8003800:	4770      	bx	lr
 8003802:	bf00      	nop
 8003804:	40012c00 	.word	0x40012c00
 8003808:	40013400 	.word	0x40013400

0800380c <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800380c:	6a03      	ldr	r3, [r0, #32]
 800380e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003812:	6203      	str	r3, [r0, #32]
{
 8003814:	b4f0      	push	{r4, r5, r6, r7}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003816:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003818:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800381a:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800381c:	4f21      	ldr	r7, [pc, #132]	; (80038a4 <TIM_OC3_SetConfig+0x98>)
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800381e:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 8003820:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003822:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC3P;
 8003826:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800382a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800382e:	42b8      	cmp	r0, r7
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003830:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 8003834:	ea42 0204 	orr.w	r2, r2, r4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003838:	d016      	beq.n	8003868 <TIM_OC3_SetConfig+0x5c>
 800383a:	4c1b      	ldr	r4, [pc, #108]	; (80038a8 <TIM_OC3_SetConfig+0x9c>)
 800383c:	42a0      	cmp	r0, r4
 800383e:	d013      	beq.n	8003868 <TIM_OC3_SetConfig+0x5c>
 8003840:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 8003844:	42a0      	cmp	r0, r4
 8003846:	d024      	beq.n	8003892 <TIM_OC3_SetConfig+0x86>
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003848:	4c18      	ldr	r4, [pc, #96]	; (80038ac <TIM_OC3_SetConfig+0xa0>)
 800384a:	42a0      	cmp	r0, r4
 800384c:	d013      	beq.n	8003876 <TIM_OC3_SetConfig+0x6a>
 800384e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003852:	42a0      	cmp	r0, r4
 8003854:	d00f      	beq.n	8003876 <TIM_OC3_SetConfig+0x6a>
 8003856:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800385a:	42a0      	cmp	r0, r4
 800385c:	d00b      	beq.n	8003876 <TIM_OC3_SetConfig+0x6a>
 800385e:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8003862:	42a0      	cmp	r0, r4
 8003864:	d10e      	bne.n	8003884 <TIM_OC3_SetConfig+0x78>
 8003866:	e006      	b.n	8003876 <TIM_OC3_SetConfig+0x6a>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003868:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 800386a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800386e:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8003872:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003876:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800387a:	f426 5640 	bic.w	r6, r6, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800387e:	432c      	orrs	r4, r5
 8003880:	ea46 1604 	orr.w	r6, r6, r4, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003884:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8003886:	6046      	str	r6, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003888:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 800388a:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR3 = OC_Config->Pulse;
 800388c:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 800388e:	6203      	str	r3, [r0, #32]
}
 8003890:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003892:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8003894:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003898:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 800389c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038a0:	e7d2      	b.n	8003848 <TIM_OC3_SetConfig+0x3c>
 80038a2:	bf00      	nop
 80038a4:	40012c00 	.word	0x40012c00
 80038a8:	40013400 	.word	0x40013400
 80038ac:	40014000 	.word	0x40014000

080038b0 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80038b0:	2800      	cmp	r0, #0
 80038b2:	f000 8085 	beq.w	80039c0 <HAL_TIM_Base_Init+0x110>
{
 80038b6:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80038b8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80038bc:	4604      	mov	r4, r0
 80038be:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d074      	beq.n	80039b0 <HAL_TIM_Base_Init+0x100>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038c6:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80038c8:	4941      	ldr	r1, [pc, #260]	; (80039d0 <HAL_TIM_Base_Init+0x120>)
  htim->State = HAL_TIM_STATE_BUSY;
 80038ca:	2302      	movs	r3, #2
 80038cc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80038d0:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 80038d2:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80038d4:	d058      	beq.n	8003988 <HAL_TIM_Base_Init+0xd8>
 80038d6:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80038da:	d028      	beq.n	800392e <HAL_TIM_Base_Init+0x7e>
 80038dc:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 80038e0:	428a      	cmp	r2, r1
 80038e2:	d024      	beq.n	800392e <HAL_TIM_Base_Init+0x7e>
 80038e4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80038e8:	428a      	cmp	r2, r1
 80038ea:	d020      	beq.n	800392e <HAL_TIM_Base_Init+0x7e>
 80038ec:	f501 3196 	add.w	r1, r1, #76800	; 0x12c00
 80038f0:	428a      	cmp	r2, r1
 80038f2:	d049      	beq.n	8003988 <HAL_TIM_Base_Init+0xd8>
 80038f4:	f501 51e0 	add.w	r1, r1, #7168	; 0x1c00
 80038f8:	428a      	cmp	r2, r1
 80038fa:	d063      	beq.n	80039c4 <HAL_TIM_Base_Init+0x114>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80038fc:	4935      	ldr	r1, [pc, #212]	; (80039d4 <HAL_TIM_Base_Init+0x124>)
 80038fe:	428a      	cmp	r2, r1
 8003900:	d05b      	beq.n	80039ba <HAL_TIM_Base_Init+0x10a>
 8003902:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003906:	428a      	cmp	r2, r1
 8003908:	d057      	beq.n	80039ba <HAL_TIM_Base_Init+0x10a>
 800390a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800390e:	428a      	cmp	r2, r1
 8003910:	d053      	beq.n	80039ba <HAL_TIM_Base_Init+0x10a>
 8003912:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003916:	428a      	cmp	r2, r1
 8003918:	d04f      	beq.n	80039ba <HAL_TIM_Base_Init+0x10a>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800391a:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800391c:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 800391e:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003920:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003924:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8003926:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003928:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800392a:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800392c:	e010      	b.n	8003950 <HAL_TIM_Base_Init+0xa0>
    tmpcr1 |= Structure->CounterMode;
 800392e:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003930:	6925      	ldr	r5, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003932:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003934:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003938:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 800393a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800393e:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003940:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003942:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003946:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8003948:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800394a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800394c:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800394e:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8003950:	2301      	movs	r3, #1
 8003952:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003954:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003958:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800395c:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003960:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003964:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8003968:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800396c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003970:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003974:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003978:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800397c:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8003980:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003984:	2000      	movs	r0, #0
}
 8003986:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8003988:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800398a:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800398c:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800398e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003992:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 8003994:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003998:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800399a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800399e:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 80039a0:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039a2:	68e3      	ldr	r3, [r4, #12]
 80039a4:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80039a6:	6863      	ldr	r3, [r4, #4]
 80039a8:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80039aa:	6963      	ldr	r3, [r4, #20]
 80039ac:	6313      	str	r3, [r2, #48]	; 0x30
 80039ae:	e7cf      	b.n	8003950 <HAL_TIM_Base_Init+0xa0>
    htim->Lock = HAL_UNLOCKED;
 80039b0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80039b4:	f7fe f8a6 	bl	8001b04 <HAL_TIM_Base_MspInit>
 80039b8:	e785      	b.n	80038c6 <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039ba:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039bc:	69a1      	ldr	r1, [r4, #24]
 80039be:	e7e9      	b.n	8003994 <HAL_TIM_Base_Init+0xe4>
    return HAL_ERROR;
 80039c0:	2001      	movs	r0, #1
}
 80039c2:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 80039c4:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80039c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80039ca:	430b      	orrs	r3, r1
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80039cc:	e796      	b.n	80038fc <HAL_TIM_Base_Init+0x4c>
 80039ce:	bf00      	nop
 80039d0:	40012c00 	.word	0x40012c00
 80039d4:	40014000 	.word	0x40014000

080039d8 <HAL_TIM_PWM_MspInit>:
 80039d8:	4770      	bx	lr
 80039da:	bf00      	nop

080039dc <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 80039dc:	2800      	cmp	r0, #0
 80039de:	f000 8085 	beq.w	8003aec <HAL_TIM_PWM_Init+0x110>
{
 80039e2:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80039e4:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80039e8:	4604      	mov	r4, r0
 80039ea:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d074      	beq.n	8003adc <HAL_TIM_PWM_Init+0x100>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039f2:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80039f4:	4941      	ldr	r1, [pc, #260]	; (8003afc <HAL_TIM_PWM_Init+0x120>)
  htim->State = HAL_TIM_STATE_BUSY;
 80039f6:	2302      	movs	r3, #2
 80039f8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80039fc:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 80039fe:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a00:	d058      	beq.n	8003ab4 <HAL_TIM_PWM_Init+0xd8>
 8003a02:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8003a06:	d028      	beq.n	8003a5a <HAL_TIM_PWM_Init+0x7e>
 8003a08:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8003a0c:	428a      	cmp	r2, r1
 8003a0e:	d024      	beq.n	8003a5a <HAL_TIM_PWM_Init+0x7e>
 8003a10:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003a14:	428a      	cmp	r2, r1
 8003a16:	d020      	beq.n	8003a5a <HAL_TIM_PWM_Init+0x7e>
 8003a18:	f501 3196 	add.w	r1, r1, #76800	; 0x12c00
 8003a1c:	428a      	cmp	r2, r1
 8003a1e:	d049      	beq.n	8003ab4 <HAL_TIM_PWM_Init+0xd8>
 8003a20:	f501 51e0 	add.w	r1, r1, #7168	; 0x1c00
 8003a24:	428a      	cmp	r2, r1
 8003a26:	d063      	beq.n	8003af0 <HAL_TIM_PWM_Init+0x114>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a28:	4935      	ldr	r1, [pc, #212]	; (8003b00 <HAL_TIM_PWM_Init+0x124>)
 8003a2a:	428a      	cmp	r2, r1
 8003a2c:	d05b      	beq.n	8003ae6 <HAL_TIM_PWM_Init+0x10a>
 8003a2e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003a32:	428a      	cmp	r2, r1
 8003a34:	d057      	beq.n	8003ae6 <HAL_TIM_PWM_Init+0x10a>
 8003a36:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003a3a:	428a      	cmp	r2, r1
 8003a3c:	d053      	beq.n	8003ae6 <HAL_TIM_PWM_Init+0x10a>
 8003a3e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003a42:	428a      	cmp	r2, r1
 8003a44:	d04f      	beq.n	8003ae6 <HAL_TIM_PWM_Init+0x10a>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a46:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a48:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8003a4a:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a4c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a50:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8003a52:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a54:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003a56:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a58:	e010      	b.n	8003a7c <HAL_TIM_PWM_Init+0xa0>
    tmpcr1 |= Structure->CounterMode;
 8003a5a:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a5c:	6925      	ldr	r5, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a5e:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003a64:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a6a:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a6c:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a72:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8003a74:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8003a76:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a78:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003a7a:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a80:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a84:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003a88:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003a8c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003a90:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8003a94:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003a98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a9c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003aa0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003aa4:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8003aa8:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8003aac:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003ab0:	2000      	movs	r0, #0
}
 8003ab2:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8003ab4:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ab6:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ab8:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003aba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003abe:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ac0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ac4:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ac6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003aca:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8003acc:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ace:	68e3      	ldr	r3, [r4, #12]
 8003ad0:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003ad2:	6863      	ldr	r3, [r4, #4]
 8003ad4:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8003ad6:	6963      	ldr	r3, [r4, #20]
 8003ad8:	6313      	str	r3, [r2, #48]	; 0x30
 8003ada:	e7cf      	b.n	8003a7c <HAL_TIM_PWM_Init+0xa0>
    htim->Lock = HAL_UNLOCKED;
 8003adc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8003ae0:	f7ff ff7a 	bl	80039d8 <HAL_TIM_PWM_MspInit>
 8003ae4:	e785      	b.n	80039f2 <HAL_TIM_PWM_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ae6:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ae8:	69a1      	ldr	r1, [r4, #24]
 8003aea:	e7e9      	b.n	8003ac0 <HAL_TIM_PWM_Init+0xe4>
    return HAL_ERROR;
 8003aec:	2001      	movs	r0, #1
}
 8003aee:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8003af0:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003af2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003af6:	430b      	orrs	r3, r1
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003af8:	e796      	b.n	8003a28 <HAL_TIM_PWM_Init+0x4c>
 8003afa:	bf00      	nop
 8003afc:	40012c00 	.word	0x40012c00
 8003b00:	40014000 	.word	0x40014000

08003b04 <HAL_TIM_PWM_Start>:
 8003b04:	2900      	cmp	r1, #0
 8003b06:	d154      	bne.n	8003bb2 <HAL_TIM_PWM_Start+0xae>
 8003b08:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	d15a      	bne.n	8003bc6 <HAL_TIM_PWM_Start+0xc2>
 8003b10:	2302      	movs	r3, #2
 8003b12:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 8003b16:	6803      	ldr	r3, [r0, #0]
 8003b18:	2201      	movs	r2, #1
 8003b1a:	6a18      	ldr	r0, [r3, #32]
 8003b1c:	f001 011f 	and.w	r1, r1, #31
 8003b20:	fa02 f101 	lsl.w	r1, r2, r1
 8003b24:	ea20 0001 	bic.w	r0, r0, r1
 8003b28:	b410      	push	{r4}
 8003b2a:	6218      	str	r0, [r3, #32]
 8003b2c:	6a1a      	ldr	r2, [r3, #32]
 8003b2e:	4c3e      	ldr	r4, [pc, #248]	; (8003c28 <HAL_TIM_PWM_Start+0x124>)
 8003b30:	4311      	orrs	r1, r2
 8003b32:	42a3      	cmp	r3, r4
 8003b34:	6219      	str	r1, [r3, #32]
 8003b36:	d056      	beq.n	8003be6 <HAL_TIM_PWM_Start+0xe2>
 8003b38:	4a3c      	ldr	r2, [pc, #240]	; (8003c2c <HAL_TIM_PWM_Start+0x128>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d00f      	beq.n	8003b5e <HAL_TIM_PWM_Start+0x5a>
 8003b3e:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d00b      	beq.n	8003b5e <HAL_TIM_PWM_Start+0x5a>
 8003b46:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d007      	beq.n	8003b5e <HAL_TIM_PWM_Start+0x5a>
 8003b4e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d003      	beq.n	8003b5e <HAL_TIM_PWM_Start+0x5a>
 8003b56:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d103      	bne.n	8003b66 <HAL_TIM_PWM_Start+0x62>
 8003b5e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b60:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b64:	645a      	str	r2, [r3, #68]	; 0x44
 8003b66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b6a:	d012      	beq.n	8003b92 <HAL_TIM_PWM_Start+0x8e>
 8003b6c:	4a30      	ldr	r2, [pc, #192]	; (8003c30 <HAL_TIM_PWM_Start+0x12c>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d00f      	beq.n	8003b92 <HAL_TIM_PWM_Start+0x8e>
 8003b72:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d00b      	beq.n	8003b92 <HAL_TIM_PWM_Start+0x8e>
 8003b7a:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d007      	beq.n	8003b92 <HAL_TIM_PWM_Start+0x8e>
 8003b82:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d003      	beq.n	8003b92 <HAL_TIM_PWM_Start+0x8e>
 8003b8a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d107      	bne.n	8003ba2 <HAL_TIM_PWM_Start+0x9e>
 8003b92:	6899      	ldr	r1, [r3, #8]
 8003b94:	4a27      	ldr	r2, [pc, #156]	; (8003c34 <HAL_TIM_PWM_Start+0x130>)
 8003b96:	400a      	ands	r2, r1
 8003b98:	2a06      	cmp	r2, #6
 8003b9a:	d016      	beq.n	8003bca <HAL_TIM_PWM_Start+0xc6>
 8003b9c:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8003ba0:	d013      	beq.n	8003bca <HAL_TIM_PWM_Start+0xc6>
 8003ba2:	681a      	ldr	r2, [r3, #0]
 8003ba4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003ba8:	f042 0201 	orr.w	r2, r2, #1
 8003bac:	2000      	movs	r0, #0
 8003bae:	601a      	str	r2, [r3, #0]
 8003bb0:	4770      	bx	lr
 8003bb2:	2904      	cmp	r1, #4
 8003bb4:	d01c      	beq.n	8003bf0 <HAL_TIM_PWM_Start+0xec>
 8003bb6:	2908      	cmp	r1, #8
 8003bb8:	d022      	beq.n	8003c00 <HAL_TIM_PWM_Start+0xfc>
 8003bba:	290c      	cmp	r1, #12
 8003bbc:	d109      	bne.n	8003bd2 <HAL_TIM_PWM_Start+0xce>
 8003bbe:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8003bc2:	2b01      	cmp	r3, #1
 8003bc4:	d024      	beq.n	8003c10 <HAL_TIM_PWM_Start+0x10c>
 8003bc6:	2001      	movs	r0, #1
 8003bc8:	4770      	bx	lr
 8003bca:	2000      	movs	r0, #0
 8003bcc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003bd0:	4770      	bx	lr
 8003bd2:	2910      	cmp	r1, #16
 8003bd4:	d020      	beq.n	8003c18 <HAL_TIM_PWM_Start+0x114>
 8003bd6:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 8003bda:	2b01      	cmp	r3, #1
 8003bdc:	d1f3      	bne.n	8003bc6 <HAL_TIM_PWM_Start+0xc2>
 8003bde:	2302      	movs	r3, #2
 8003be0:	f880 3043 	strb.w	r3, [r0, #67]	; 0x43
 8003be4:	e797      	b.n	8003b16 <HAL_TIM_PWM_Start+0x12>
 8003be6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003be8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003bec:	645a      	str	r2, [r3, #68]	; 0x44
 8003bee:	e7d0      	b.n	8003b92 <HAL_TIM_PWM_Start+0x8e>
 8003bf0:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 8003bf4:	2b01      	cmp	r3, #1
 8003bf6:	d1e6      	bne.n	8003bc6 <HAL_TIM_PWM_Start+0xc2>
 8003bf8:	2302      	movs	r3, #2
 8003bfa:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 8003bfe:	e78a      	b.n	8003b16 <HAL_TIM_PWM_Start+0x12>
 8003c00:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8003c04:	2b01      	cmp	r3, #1
 8003c06:	d1de      	bne.n	8003bc6 <HAL_TIM_PWM_Start+0xc2>
 8003c08:	2302      	movs	r3, #2
 8003c0a:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 8003c0e:	e782      	b.n	8003b16 <HAL_TIM_PWM_Start+0x12>
 8003c10:	2302      	movs	r3, #2
 8003c12:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 8003c16:	e77e      	b.n	8003b16 <HAL_TIM_PWM_Start+0x12>
 8003c18:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d1d2      	bne.n	8003bc6 <HAL_TIM_PWM_Start+0xc2>
 8003c20:	2302      	movs	r3, #2
 8003c22:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
 8003c26:	e776      	b.n	8003b16 <HAL_TIM_PWM_Start+0x12>
 8003c28:	40012c00 	.word	0x40012c00
 8003c2c:	40013400 	.word	0x40013400
 8003c30:	40000400 	.word	0x40000400
 8003c34:	00010007 	.word	0x00010007

08003c38 <HAL_TIM_PWM_Start_IT>:
 8003c38:	2900      	cmp	r1, #0
 8003c3a:	d15a      	bne.n	8003cf2 <HAL_TIM_PWM_Start_IT+0xba>
 8003c3c:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8003c40:	2b01      	cmp	r3, #1
 8003c42:	d160      	bne.n	8003d06 <HAL_TIM_PWM_Start_IT+0xce>
 8003c44:	2302      	movs	r3, #2
 8003c46:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 8003c4a:	6803      	ldr	r3, [r0, #0]
 8003c4c:	68da      	ldr	r2, [r3, #12]
 8003c4e:	f042 0202 	orr.w	r2, r2, #2
 8003c52:	60da      	str	r2, [r3, #12]
 8003c54:	6a18      	ldr	r0, [r3, #32]
 8003c56:	2201      	movs	r2, #1
 8003c58:	f001 011f 	and.w	r1, r1, #31
 8003c5c:	fa02 f101 	lsl.w	r1, r2, r1
 8003c60:	ea20 0001 	bic.w	r0, r0, r1
 8003c64:	b410      	push	{r4}
 8003c66:	6218      	str	r0, [r3, #32]
 8003c68:	6a1a      	ldr	r2, [r3, #32]
 8003c6a:	4c58      	ldr	r4, [pc, #352]	; (8003dcc <HAL_TIM_PWM_Start_IT+0x194>)
 8003c6c:	4311      	orrs	r1, r2
 8003c6e:	42a3      	cmp	r3, r4
 8003c70:	6219      	str	r1, [r3, #32]
 8003c72:	f000 809c 	beq.w	8003dae <HAL_TIM_PWM_Start_IT+0x176>
 8003c76:	4a56      	ldr	r2, [pc, #344]	; (8003dd0 <HAL_TIM_PWM_Start_IT+0x198>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d00f      	beq.n	8003c9c <HAL_TIM_PWM_Start_IT+0x64>
 8003c7c:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d00b      	beq.n	8003c9c <HAL_TIM_PWM_Start_IT+0x64>
 8003c84:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d007      	beq.n	8003c9c <HAL_TIM_PWM_Start_IT+0x64>
 8003c8c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d003      	beq.n	8003c9c <HAL_TIM_PWM_Start_IT+0x64>
 8003c94:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d103      	bne.n	8003ca4 <HAL_TIM_PWM_Start_IT+0x6c>
 8003c9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c9e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003ca2:	645a      	str	r2, [r3, #68]	; 0x44
 8003ca4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ca8:	d012      	beq.n	8003cd0 <HAL_TIM_PWM_Start_IT+0x98>
 8003caa:	4a4a      	ldr	r2, [pc, #296]	; (8003dd4 <HAL_TIM_PWM_Start_IT+0x19c>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d00f      	beq.n	8003cd0 <HAL_TIM_PWM_Start_IT+0x98>
 8003cb0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d00b      	beq.n	8003cd0 <HAL_TIM_PWM_Start_IT+0x98>
 8003cb8:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d007      	beq.n	8003cd0 <HAL_TIM_PWM_Start_IT+0x98>
 8003cc0:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d003      	beq.n	8003cd0 <HAL_TIM_PWM_Start_IT+0x98>
 8003cc8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d107      	bne.n	8003ce0 <HAL_TIM_PWM_Start_IT+0xa8>
 8003cd0:	6899      	ldr	r1, [r3, #8]
 8003cd2:	4a41      	ldr	r2, [pc, #260]	; (8003dd8 <HAL_TIM_PWM_Start_IT+0x1a0>)
 8003cd4:	400a      	ands	r2, r1
 8003cd6:	2a06      	cmp	r2, #6
 8003cd8:	d018      	beq.n	8003d0c <HAL_TIM_PWM_Start_IT+0xd4>
 8003cda:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8003cde:	d015      	beq.n	8003d0c <HAL_TIM_PWM_Start_IT+0xd4>
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003ce6:	f042 0201 	orr.w	r2, r2, #1
 8003cea:	601a      	str	r2, [r3, #0]
 8003cec:	2300      	movs	r3, #0
 8003cee:	4618      	mov	r0, r3
 8003cf0:	4770      	bx	lr
 8003cf2:	2904      	cmp	r1, #4
 8003cf4:	d04e      	beq.n	8003d94 <HAL_TIM_PWM_Start_IT+0x15c>
 8003cf6:	2908      	cmp	r1, #8
 8003cf8:	d03f      	beq.n	8003d7a <HAL_TIM_PWM_Start_IT+0x142>
 8003cfa:	290c      	cmp	r1, #12
 8003cfc:	d10b      	bne.n	8003d16 <HAL_TIM_PWM_Start_IT+0xde>
 8003cfe:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8003d02:	2b01      	cmp	r3, #1
 8003d04:	d030      	beq.n	8003d68 <HAL_TIM_PWM_Start_IT+0x130>
 8003d06:	2301      	movs	r3, #1
 8003d08:	4618      	mov	r0, r3
 8003d0a:	4770      	bx	lr
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003d14:	4770      	bx	lr
 8003d16:	2910      	cmp	r1, #16
 8003d18:	d04e      	beq.n	8003db8 <HAL_TIM_PWM_Start_IT+0x180>
 8003d1a:	f890 2043 	ldrb.w	r2, [r0, #67]	; 0x43
 8003d1e:	2a01      	cmp	r2, #1
 8003d20:	b2d3      	uxtb	r3, r2
 8003d22:	d1f0      	bne.n	8003d06 <HAL_TIM_PWM_Start_IT+0xce>
 8003d24:	2202      	movs	r2, #2
 8003d26:	f880 2043 	strb.w	r2, [r0, #67]	; 0x43
 8003d2a:	290c      	cmp	r1, #12
 8003d2c:	d8ec      	bhi.n	8003d08 <HAL_TIM_PWM_Start_IT+0xd0>
 8003d2e:	a201      	add	r2, pc, #4	; (adr r2, 8003d34 <HAL_TIM_PWM_Start_IT+0xfc>)
 8003d30:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
 8003d34:	08003c4b 	.word	0x08003c4b
 8003d38:	08003d09 	.word	0x08003d09
 8003d3c:	08003d09 	.word	0x08003d09
 8003d40:	08003d09 	.word	0x08003d09
 8003d44:	08003da3 	.word	0x08003da3
 8003d48:	08003d09 	.word	0x08003d09
 8003d4c:	08003d09 	.word	0x08003d09
 8003d50:	08003d09 	.word	0x08003d09
 8003d54:	08003d89 	.word	0x08003d89
 8003d58:	08003d09 	.word	0x08003d09
 8003d5c:	08003d09 	.word	0x08003d09
 8003d60:	08003d09 	.word	0x08003d09
 8003d64:	08003d6f 	.word	0x08003d6f
 8003d68:	2302      	movs	r3, #2
 8003d6a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 8003d6e:	6803      	ldr	r3, [r0, #0]
 8003d70:	68da      	ldr	r2, [r3, #12]
 8003d72:	f042 0210 	orr.w	r2, r2, #16
 8003d76:	60da      	str	r2, [r3, #12]
 8003d78:	e76c      	b.n	8003c54 <HAL_TIM_PWM_Start_IT+0x1c>
 8003d7a:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8003d7e:	2b01      	cmp	r3, #1
 8003d80:	d1c1      	bne.n	8003d06 <HAL_TIM_PWM_Start_IT+0xce>
 8003d82:	2302      	movs	r3, #2
 8003d84:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 8003d88:	6803      	ldr	r3, [r0, #0]
 8003d8a:	68da      	ldr	r2, [r3, #12]
 8003d8c:	f042 0208 	orr.w	r2, r2, #8
 8003d90:	60da      	str	r2, [r3, #12]
 8003d92:	e75f      	b.n	8003c54 <HAL_TIM_PWM_Start_IT+0x1c>
 8003d94:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 8003d98:	2b01      	cmp	r3, #1
 8003d9a:	d1b4      	bne.n	8003d06 <HAL_TIM_PWM_Start_IT+0xce>
 8003d9c:	2302      	movs	r3, #2
 8003d9e:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 8003da2:	6803      	ldr	r3, [r0, #0]
 8003da4:	68da      	ldr	r2, [r3, #12]
 8003da6:	f042 0204 	orr.w	r2, r2, #4
 8003daa:	60da      	str	r2, [r3, #12]
 8003dac:	e752      	b.n	8003c54 <HAL_TIM_PWM_Start_IT+0x1c>
 8003dae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003db0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003db4:	645a      	str	r2, [r3, #68]	; 0x44
 8003db6:	e78b      	b.n	8003cd0 <HAL_TIM_PWM_Start_IT+0x98>
 8003db8:	f890 2042 	ldrb.w	r2, [r0, #66]	; 0x42
 8003dbc:	2a01      	cmp	r2, #1
 8003dbe:	b2d3      	uxtb	r3, r2
 8003dc0:	d1a1      	bne.n	8003d06 <HAL_TIM_PWM_Start_IT+0xce>
 8003dc2:	2202      	movs	r2, #2
 8003dc4:	f880 2042 	strb.w	r2, [r0, #66]	; 0x42
 8003dc8:	e79e      	b.n	8003d08 <HAL_TIM_PWM_Start_IT+0xd0>
 8003dca:	bf00      	nop
 8003dcc:	40012c00 	.word	0x40012c00
 8003dd0:	40013400 	.word	0x40013400
 8003dd4:	40000400 	.word	0x40000400
 8003dd8:	00010007 	.word	0x00010007

08003ddc <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8003ddc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003de0:	2b01      	cmp	r3, #1
 8003de2:	d074      	beq.n	8003ece <HAL_TIM_ConfigClockSource+0xf2>
 8003de4:	4602      	mov	r2, r0
{
 8003de6:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 8003de8:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 8003dea:	6814      	ldr	r4, [r2, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8003dec:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  __HAL_LOCK(htim);
 8003df0:	2001      	movs	r0, #1
 8003df2:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8003df6:	68a6      	ldr	r6, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8003df8:	680b      	ldr	r3, [r1, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003dfa:	4d4f      	ldr	r5, [pc, #316]	; (8003f38 <HAL_TIM_ConfigClockSource+0x15c>)
  switch (sClockSourceConfig->ClockSource)
 8003dfc:	2b60      	cmp	r3, #96	; 0x60
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003dfe:	ea05 0506 	and.w	r5, r5, r6
  htim->Instance->SMCR = tmpsmcr;
 8003e02:	60a5      	str	r5, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8003e04:	d065      	beq.n	8003ed2 <HAL_TIM_ConfigClockSource+0xf6>
 8003e06:	d824      	bhi.n	8003e52 <HAL_TIM_ConfigClockSource+0x76>
 8003e08:	2b40      	cmp	r3, #64	; 0x40
 8003e0a:	d07c      	beq.n	8003f06 <HAL_TIM_ConfigClockSource+0x12a>
 8003e0c:	d94b      	bls.n	8003ea6 <HAL_TIM_ConfigClockSource+0xca>
 8003e0e:	2b50      	cmp	r3, #80	; 0x50
 8003e10:	d117      	bne.n	8003e42 <HAL_TIM_ConfigClockSource+0x66>
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e12:	6a25      	ldr	r5, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e14:	6a26      	ldr	r6, [r4, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e16:	6848      	ldr	r0, [r1, #4]
 8003e18:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e1a:	f026 0601 	bic.w	r6, r6, #1
 8003e1e:	6226      	str	r6, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e20:	69a3      	ldr	r3, [r4, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e22:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e26:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 8003e2a:	4301      	orrs	r1, r0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e2c:	ea43 1307 	orr.w	r3, r3, r7, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e30:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8003e32:	6221      	str	r1, [r4, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003e34:	68a3      	ldr	r3, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e3a:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e3e:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003e40:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003e42:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 8003e44:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8003e46:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003e4a:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 8003e4e:	bcf0      	pop	{r4, r5, r6, r7}
 8003e50:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8003e52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e56:	d038      	beq.n	8003eca <HAL_TIM_ConfigClockSource+0xee>
 8003e58:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e5c:	d110      	bne.n	8003e80 <HAL_TIM_ConfigClockSource+0xa4>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e5e:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
 8003e62:	68c8      	ldr	r0, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 8003e64:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e66:	432b      	orrs	r3, r5
 8003e68:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e6c:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e70:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e72:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003e74:	68a3      	ldr	r3, [r4, #8]
 8003e76:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e7a:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003e7c:	2000      	movs	r0, #0
      break;
 8003e7e:	e7e0      	b.n	8003e42 <HAL_TIM_ConfigClockSource+0x66>
  switch (sClockSourceConfig->ClockSource)
 8003e80:	2b70      	cmp	r3, #112	; 0x70
 8003e82:	d1de      	bne.n	8003e42 <HAL_TIM_ConfigClockSource+0x66>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e84:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
 8003e88:	68c8      	ldr	r0, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 8003e8a:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e8c:	432b      	orrs	r3, r5
 8003e8e:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e92:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e96:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8003e98:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 8003e9a:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003e9c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8003ea0:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003ea2:	2000      	movs	r0, #0
      break;
 8003ea4:	e7cd      	b.n	8003e42 <HAL_TIM_ConfigClockSource+0x66>
  switch (sClockSourceConfig->ClockSource)
 8003ea6:	2b20      	cmp	r3, #32
 8003ea8:	d002      	beq.n	8003eb0 <HAL_TIM_ConfigClockSource+0xd4>
 8003eaa:	d90a      	bls.n	8003ec2 <HAL_TIM_ConfigClockSource+0xe6>
 8003eac:	2b30      	cmp	r3, #48	; 0x30
 8003eae:	d1c8      	bne.n	8003e42 <HAL_TIM_ConfigClockSource+0x66>
  tmpsmcr = TIMx->SMCR;
 8003eb0:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003eb2:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003eb6:	430b      	orrs	r3, r1
 8003eb8:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8003ebc:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003ebe:	2000      	movs	r0, #0
}
 8003ec0:	e7bf      	b.n	8003e42 <HAL_TIM_ConfigClockSource+0x66>
  switch (sClockSourceConfig->ClockSource)
 8003ec2:	f033 0110 	bics.w	r1, r3, #16
 8003ec6:	d1bc      	bne.n	8003e42 <HAL_TIM_ConfigClockSource+0x66>
 8003ec8:	e7f2      	b.n	8003eb0 <HAL_TIM_ConfigClockSource+0xd4>
  HAL_StatusTypeDef status = HAL_OK;
 8003eca:	2000      	movs	r0, #0
 8003ecc:	e7b9      	b.n	8003e42 <HAL_TIM_ConfigClockSource+0x66>
  __HAL_LOCK(htim);
 8003ece:	2002      	movs	r0, #2
}
 8003ed0:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ed2:	6a20      	ldr	r0, [r4, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003ed4:	684d      	ldr	r5, [r1, #4]
 8003ed6:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ed8:	f020 0010 	bic.w	r0, r0, #16
 8003edc:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ede:	69a1      	ldr	r1, [r4, #24]
  tmpccer = TIMx->CCER;
 8003ee0:	6a23      	ldr	r3, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ee2:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003ee6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8003eea:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003eee:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8003ef2:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 8003ef4:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8003ef6:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ef8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003efc:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8003f00:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003f02:	2000      	movs	r0, #0
}
 8003f04:	e79d      	b.n	8003e42 <HAL_TIM_ConfigClockSource+0x66>
  tmpccer = TIMx->CCER;
 8003f06:	6a25      	ldr	r5, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f08:	6a26      	ldr	r6, [r4, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f0a:	6848      	ldr	r0, [r1, #4]
 8003f0c:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f0e:	f026 0601 	bic.w	r6, r6, #1
 8003f12:	6226      	str	r6, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f14:	69a3      	ldr	r3, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003f16:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003f1a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 8003f1e:	4301      	orrs	r1, r0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003f20:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8003f24:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8003f26:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8003f28:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003f2e:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8003f32:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003f34:	2000      	movs	r0, #0
}
 8003f36:	e784      	b.n	8003e42 <HAL_TIM_ConfigClockSource+0x66>
 8003f38:	fffe0088 	.word	0xfffe0088

08003f3c <HAL_TIM_PeriodElapsedCallback>:
 8003f3c:	4770      	bx	lr
 8003f3e:	bf00      	nop

08003f40 <HAL_TIM_OC_DelayElapsedCallback>:
 8003f40:	4770      	bx	lr
 8003f42:	bf00      	nop

08003f44 <HAL_TIM_IC_CaptureCallback>:
 8003f44:	4770      	bx	lr
 8003f46:	bf00      	nop

08003f48 <HAL_TIM_PWM_PulseFinishedCallback>:
 8003f48:	4770      	bx	lr
 8003f4a:	bf00      	nop

08003f4c <HAL_TIM_TriggerCallback>:
 8003f4c:	4770      	bx	lr
 8003f4e:	bf00      	nop

08003f50 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003f50:	6803      	ldr	r3, [r0, #0]
 8003f52:	691a      	ldr	r2, [r3, #16]
 8003f54:	0791      	lsls	r1, r2, #30
{
 8003f56:	b510      	push	{r4, lr}
 8003f58:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003f5a:	d502      	bpl.n	8003f62 <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003f5c:	68da      	ldr	r2, [r3, #12]
 8003f5e:	0792      	lsls	r2, r2, #30
 8003f60:	d468      	bmi.n	8004034 <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003f62:	691a      	ldr	r2, [r3, #16]
 8003f64:	0752      	lsls	r2, r2, #29
 8003f66:	d502      	bpl.n	8003f6e <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003f68:	68da      	ldr	r2, [r3, #12]
 8003f6a:	0750      	lsls	r0, r2, #29
 8003f6c:	d44f      	bmi.n	800400e <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003f6e:	691a      	ldr	r2, [r3, #16]
 8003f70:	0711      	lsls	r1, r2, #28
 8003f72:	d502      	bpl.n	8003f7a <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003f74:	68da      	ldr	r2, [r3, #12]
 8003f76:	0712      	lsls	r2, r2, #28
 8003f78:	d437      	bmi.n	8003fea <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003f7a:	691a      	ldr	r2, [r3, #16]
 8003f7c:	06d0      	lsls	r0, r2, #27
 8003f7e:	d502      	bpl.n	8003f86 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003f80:	68da      	ldr	r2, [r3, #12]
 8003f82:	06d1      	lsls	r1, r2, #27
 8003f84:	d41e      	bmi.n	8003fc4 <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003f86:	691a      	ldr	r2, [r3, #16]
 8003f88:	07d2      	lsls	r2, r2, #31
 8003f8a:	d502      	bpl.n	8003f92 <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003f8c:	68da      	ldr	r2, [r3, #12]
 8003f8e:	07d0      	lsls	r0, r2, #31
 8003f90:	d469      	bmi.n	8004066 <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003f92:	691a      	ldr	r2, [r3, #16]
 8003f94:	0611      	lsls	r1, r2, #24
 8003f96:	d502      	bpl.n	8003f9e <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003f98:	68da      	ldr	r2, [r3, #12]
 8003f9a:	0612      	lsls	r2, r2, #24
 8003f9c:	d46b      	bmi.n	8004076 <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003f9e:	691a      	ldr	r2, [r3, #16]
 8003fa0:	05d0      	lsls	r0, r2, #23
 8003fa2:	d502      	bpl.n	8003faa <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003fa4:	68da      	ldr	r2, [r3, #12]
 8003fa6:	0611      	lsls	r1, r2, #24
 8003fa8:	d46d      	bmi.n	8004086 <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003faa:	691a      	ldr	r2, [r3, #16]
 8003fac:	0652      	lsls	r2, r2, #25
 8003fae:	d502      	bpl.n	8003fb6 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003fb0:	68da      	ldr	r2, [r3, #12]
 8003fb2:	0650      	lsls	r0, r2, #25
 8003fb4:	d46f      	bmi.n	8004096 <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003fb6:	691a      	ldr	r2, [r3, #16]
 8003fb8:	0691      	lsls	r1, r2, #26
 8003fba:	d502      	bpl.n	8003fc2 <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003fbc:	68da      	ldr	r2, [r3, #12]
 8003fbe:	0692      	lsls	r2, r2, #26
 8003fc0:	d449      	bmi.n	8004056 <HAL_TIM_IRQHandler+0x106>
}
 8003fc2:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003fc4:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003fc8:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003fca:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003fcc:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003fce:	69db      	ldr	r3, [r3, #28]
 8003fd0:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8003fd4:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003fd6:	d16f      	bne.n	80040b8 <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fd8:	f7ff ffb2 	bl	8003f40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fdc:	4620      	mov	r0, r4
 8003fde:	f7ff ffb3 	bl	8003f48 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	6823      	ldr	r3, [r4, #0]
 8003fe6:	7722      	strb	r2, [r4, #28]
 8003fe8:	e7cd      	b.n	8003f86 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003fea:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003fee:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003ff0:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ff2:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ff4:	69db      	ldr	r3, [r3, #28]
 8003ff6:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8003ff8:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ffa:	d15a      	bne.n	80040b2 <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ffc:	f7ff ffa0 	bl	8003f40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004000:	4620      	mov	r0, r4
 8004002:	f7ff ffa1 	bl	8003f48 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004006:	2200      	movs	r2, #0
 8004008:	6823      	ldr	r3, [r4, #0]
 800400a:	7722      	strb	r2, [r4, #28]
 800400c:	e7b5      	b.n	8003f7a <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800400e:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004012:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004014:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004016:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004018:	699b      	ldr	r3, [r3, #24]
 800401a:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800401e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004020:	d144      	bne.n	80040ac <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004022:	f7ff ff8d 	bl	8003f40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004026:	4620      	mov	r0, r4
 8004028:	f7ff ff8e 	bl	8003f48 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800402c:	2200      	movs	r2, #0
 800402e:	6823      	ldr	r3, [r4, #0]
 8004030:	7722      	strb	r2, [r4, #28]
 8004032:	e79c      	b.n	8003f6e <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004034:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004038:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800403a:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800403c:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800403e:	699b      	ldr	r3, [r3, #24]
 8004040:	0799      	lsls	r1, r3, #30
 8004042:	d130      	bne.n	80040a6 <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004044:	f7ff ff7c 	bl	8003f40 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004048:	4620      	mov	r0, r4
 800404a:	f7ff ff7d 	bl	8003f48 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800404e:	2200      	movs	r2, #0
 8004050:	6823      	ldr	r3, [r4, #0]
 8004052:	7722      	strb	r2, [r4, #28]
 8004054:	e785      	b.n	8003f62 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004056:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 800405a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800405c:	611a      	str	r2, [r3, #16]
}
 800405e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8004062:	f000 ba53 	b.w	800450c <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004066:	f06f 0201 	mvn.w	r2, #1
 800406a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800406c:	4620      	mov	r0, r4
 800406e:	f7ff ff65 	bl	8003f3c <HAL_TIM_PeriodElapsedCallback>
 8004072:	6823      	ldr	r3, [r4, #0]
 8004074:	e78d      	b.n	8003f92 <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004076:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800407a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800407c:	4620      	mov	r0, r4
 800407e:	f000 fa47 	bl	8004510 <HAL_TIMEx_BreakCallback>
 8004082:	6823      	ldr	r3, [r4, #0]
 8004084:	e78b      	b.n	8003f9e <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004086:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800408a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800408c:	4620      	mov	r0, r4
 800408e:	f000 fa41 	bl	8004514 <HAL_TIMEx_Break2Callback>
 8004092:	6823      	ldr	r3, [r4, #0]
 8004094:	e789      	b.n	8003faa <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004096:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800409a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800409c:	4620      	mov	r0, r4
 800409e:	f7ff ff55 	bl	8003f4c <HAL_TIM_TriggerCallback>
 80040a2:	6823      	ldr	r3, [r4, #0]
 80040a4:	e787      	b.n	8003fb6 <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 80040a6:	f7ff ff4d 	bl	8003f44 <HAL_TIM_IC_CaptureCallback>
 80040aa:	e7d0      	b.n	800404e <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 80040ac:	f7ff ff4a 	bl	8003f44 <HAL_TIM_IC_CaptureCallback>
 80040b0:	e7bc      	b.n	800402c <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 80040b2:	f7ff ff47 	bl	8003f44 <HAL_TIM_IC_CaptureCallback>
 80040b6:	e7a6      	b.n	8004006 <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 80040b8:	f7ff ff44 	bl	8003f44 <HAL_TIM_IC_CaptureCallback>
 80040bc:	e791      	b.n	8003fe2 <HAL_TIM_IRQHandler+0x92>
 80040be:	bf00      	nop

080040c0 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80040c0:	6a03      	ldr	r3, [r0, #32]
 80040c2:	f023 0310 	bic.w	r3, r3, #16
 80040c6:	6203      	str	r3, [r0, #32]
{
 80040c8:	b4f0      	push	{r4, r5, r6, r7}
  tmpccer = TIMx->CCER;
 80040ca:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80040cc:	6846      	ldr	r6, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80040ce:	6982      	ldr	r2, [r0, #24]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80040d0:	4f21      	ldr	r7, [pc, #132]	; (8004158 <TIM_OC2_SetConfig+0x98>)
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80040d2:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80040d4:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80040d6:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC2P;
 80040da:	f023 0320 	bic.w	r3, r3, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80040de:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80040e2:	42b8      	cmp	r0, r7
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80040e4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80040e8:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80040ec:	d016      	beq.n	800411c <TIM_OC2_SetConfig+0x5c>
 80040ee:	4c1b      	ldr	r4, [pc, #108]	; (800415c <TIM_OC2_SetConfig+0x9c>)
 80040f0:	42a0      	cmp	r0, r4
 80040f2:	d013      	beq.n	800411c <TIM_OC2_SetConfig+0x5c>
 80040f4:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 80040f8:	42a0      	cmp	r0, r4
 80040fa:	d024      	beq.n	8004146 <TIM_OC2_SetConfig+0x86>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040fc:	4c18      	ldr	r4, [pc, #96]	; (8004160 <TIM_OC2_SetConfig+0xa0>)
 80040fe:	42a0      	cmp	r0, r4
 8004100:	d013      	beq.n	800412a <TIM_OC2_SetConfig+0x6a>
 8004102:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8004106:	42a0      	cmp	r0, r4
 8004108:	d00f      	beq.n	800412a <TIM_OC2_SetConfig+0x6a>
 800410a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800410e:	42a0      	cmp	r0, r4
 8004110:	d00b      	beq.n	800412a <TIM_OC2_SetConfig+0x6a>
 8004112:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8004116:	42a0      	cmp	r0, r4
 8004118:	d10e      	bne.n	8004138 <TIM_OC2_SetConfig+0x78>
 800411a:	e006      	b.n	800412a <TIM_OC2_SetConfig+0x6a>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800411c:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 800411e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004122:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8004126:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800412a:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800412e:	f426 6640 	bic.w	r6, r6, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004132:	432c      	orrs	r4, r5
 8004134:	ea46 0684 	orr.w	r6, r6, r4, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 8004138:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800413a:	6046      	str	r6, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800413c:	6182      	str	r2, [r0, #24]
}
 800413e:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR2 = OC_Config->Pulse;
 8004140:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8004142:	6203      	str	r3, [r0, #32]
}
 8004144:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004146:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8004148:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800414c:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8004150:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004154:	e7d2      	b.n	80040fc <TIM_OC2_SetConfig+0x3c>
 8004156:	bf00      	nop
 8004158:	40012c00 	.word	0x40012c00
 800415c:	40013400 	.word	0x40013400
 8004160:	40014000 	.word	0x40014000

08004164 <HAL_TIM_PWM_ConfigChannel>:
{
 8004164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8004166:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800416a:	2b01      	cmp	r3, #1
 800416c:	f000 8128 	beq.w	80043c0 <HAL_TIM_PWM_ConfigChannel+0x25c>
 8004170:	2301      	movs	r3, #1
 8004172:	4604      	mov	r4, r0
 8004174:	460d      	mov	r5, r1
 8004176:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 800417a:	2a14      	cmp	r2, #20
 800417c:	d816      	bhi.n	80041ac <HAL_TIM_PWM_ConfigChannel+0x48>
 800417e:	e8df f012 	tbh	[pc, r2, lsl #1]
 8004182:	005f      	.short	0x005f
 8004184:	00150015 	.word	0x00150015
 8004188:	00710015 	.word	0x00710015
 800418c:	00150015 	.word	0x00150015
 8004190:	00840015 	.word	0x00840015
 8004194:	00150015 	.word	0x00150015
 8004198:	00960015 	.word	0x00960015
 800419c:	00150015 	.word	0x00150015
 80041a0:	00db0015 	.word	0x00db0015
 80041a4:	00150015 	.word	0x00150015
 80041a8:	001a0015 	.word	0x001a0015
  __HAL_LOCK(htim);
 80041ac:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 80041ae:	2300      	movs	r3, #0
 80041b0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80041b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80041b6:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80041b8:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80041bc:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80041be:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041c0:	4e80      	ldr	r6, [pc, #512]	; (80043c4 <HAL_TIM_PWM_ConfigChannel+0x260>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80041c2:	f420 1080 	bic.w	r0, r0, #1048576	; 0x100000
 80041c6:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 80041c8:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80041ca:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 80041cc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80041ce:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80041d2:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80041d6:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041da:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80041dc:	ea41 510c 	orr.w	r1, r1, ip, lsl #20
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80041e0:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041e4:	d013      	beq.n	800420e <HAL_TIM_PWM_ConfigChannel+0xaa>
 80041e6:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80041ea:	42b3      	cmp	r3, r6
 80041ec:	d00f      	beq.n	800420e <HAL_TIM_PWM_ConfigChannel+0xaa>
 80041ee:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 80041f2:	42b3      	cmp	r3, r6
 80041f4:	d00b      	beq.n	800420e <HAL_TIM_PWM_ConfigChannel+0xaa>
 80041f6:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80041fa:	42b3      	cmp	r3, r6
 80041fc:	d007      	beq.n	800420e <HAL_TIM_PWM_ConfigChannel+0xaa>
 80041fe:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004202:	42b3      	cmp	r3, r6
 8004204:	d003      	beq.n	800420e <HAL_TIM_PWM_ConfigChannel+0xaa>
 8004206:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800420a:	42b3      	cmp	r3, r6
 800420c:	d104      	bne.n	8004218 <HAL_TIM_PWM_ConfigChannel+0xb4>
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800420e:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004210:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004214:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  TIMx->CCR6 = OC_Config->Pulse;
 8004218:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 800421a:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 800421c:	655a      	str	r2, [r3, #84]	; 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 800421e:	65de      	str	r6, [r3, #92]	; 0x5c
  TIMx->CCER = tmpccer;
 8004220:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004222:	6d59      	ldr	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004224:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004226:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800422a:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800422c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800422e:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8004232:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004234:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004236:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800423a:	655a      	str	r2, [r3, #84]	; 0x54
  HAL_StatusTypeDef status = HAL_OK;
 800423c:	2000      	movs	r0, #0
      break;
 800423e:	e7b6      	b.n	80041ae <HAL_TIM_PWM_ConfigChannel+0x4a>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004240:	6800      	ldr	r0, [r0, #0]
 8004242:	f7ff faa1 	bl	8003788 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004246:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004248:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800424a:	6999      	ldr	r1, [r3, #24]
 800424c:	f041 0108 	orr.w	r1, r1, #8
 8004250:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004252:	6999      	ldr	r1, [r3, #24]
 8004254:	f021 0104 	bic.w	r1, r1, #4
 8004258:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800425a:	699a      	ldr	r2, [r3, #24]
 800425c:	4302      	orrs	r2, r0
 800425e:	619a      	str	r2, [r3, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8004260:	2000      	movs	r0, #0
      break;
 8004262:	e7a4      	b.n	80041ae <HAL_TIM_PWM_ConfigChannel+0x4a>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004264:	6800      	ldr	r0, [r0, #0]
 8004266:	f7ff ff2b 	bl	80040c0 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800426a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800426c:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800426e:	6999      	ldr	r1, [r3, #24]
 8004270:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8004274:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004276:	6999      	ldr	r1, [r3, #24]
 8004278:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800427c:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800427e:	699a      	ldr	r2, [r3, #24]
 8004280:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8004284:	619a      	str	r2, [r3, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8004286:	2000      	movs	r0, #0
      break;
 8004288:	e791      	b.n	80041ae <HAL_TIM_PWM_ConfigChannel+0x4a>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800428a:	6800      	ldr	r0, [r0, #0]
 800428c:	f7ff fabe 	bl	800380c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004290:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004292:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004294:	69d9      	ldr	r1, [r3, #28]
 8004296:	f041 0108 	orr.w	r1, r1, #8
 800429a:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800429c:	69d9      	ldr	r1, [r3, #28]
 800429e:	f021 0104 	bic.w	r1, r1, #4
 80042a2:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80042a4:	69da      	ldr	r2, [r3, #28]
 80042a6:	4302      	orrs	r2, r0
 80042a8:	61da      	str	r2, [r3, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80042aa:	2000      	movs	r0, #0
      break;
 80042ac:	e77f      	b.n	80041ae <HAL_TIM_PWM_ConfigChannel+0x4a>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80042ae:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80042b0:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80042b4:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80042b6:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042b8:	4e42      	ldr	r6, [pc, #264]	; (80043c4 <HAL_TIM_PWM_ConfigChannel+0x260>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80042ba:	f420 5080 	bic.w	r0, r0, #4096	; 0x1000
 80042be:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 80042c0:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80042c2:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 80042c4:	69da      	ldr	r2, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80042c6:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC4P;
 80042ca:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80042ce:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042d2:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80042d4:	ea41 310c 	orr.w	r1, r1, ip, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80042d8:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042dc:	d013      	beq.n	8004306 <HAL_TIM_PWM_ConfigChannel+0x1a2>
 80042de:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80042e2:	42b3      	cmp	r3, r6
 80042e4:	d00f      	beq.n	8004306 <HAL_TIM_PWM_ConfigChannel+0x1a2>
 80042e6:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 80042ea:	42b3      	cmp	r3, r6
 80042ec:	d00b      	beq.n	8004306 <HAL_TIM_PWM_ConfigChannel+0x1a2>
 80042ee:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80042f2:	42b3      	cmp	r3, r6
 80042f4:	d007      	beq.n	8004306 <HAL_TIM_PWM_ConfigChannel+0x1a2>
 80042f6:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80042fa:	42b3      	cmp	r3, r6
 80042fc:	d003      	beq.n	8004306 <HAL_TIM_PWM_ConfigChannel+0x1a2>
 80042fe:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8004302:	42b3      	cmp	r3, r6
 8004304:	d104      	bne.n	8004310 <HAL_TIM_PWM_ConfigChannel+0x1ac>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004306:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004308:	f420 4080 	bic.w	r0, r0, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800430c:	ea40 1086 	orr.w	r0, r0, r6, lsl #6
  TIMx->CCR4 = OC_Config->Pulse;
 8004310:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 8004312:	6058      	str	r0, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8004314:	61da      	str	r2, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8004316:	641e      	str	r6, [r3, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8004318:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800431a:	69d9      	ldr	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800431c:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800431e:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8004322:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004324:	69d9      	ldr	r1, [r3, #28]
 8004326:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800432a:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800432c:	69da      	ldr	r2, [r3, #28]
 800432e:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8004332:	61da      	str	r2, [r3, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8004334:	2000      	movs	r0, #0
      break;
 8004336:	e73a      	b.n	80041ae <HAL_TIM_PWM_ConfigChannel+0x4a>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004338:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800433a:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800433e:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 8004340:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004342:	4e20      	ldr	r6, [pc, #128]	; (80043c4 <HAL_TIM_PWM_ConfigChannel+0x260>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004344:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 8004348:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 800434a:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800434c:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800434e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004350:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC5P;
 8004354:	f421 3100 	bic.w	r1, r1, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004358:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800435c:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800435e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
  tmpccmrx |= OC_Config->OCMode;
 8004362:	ea42 0207 	orr.w	r2, r2, r7
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004366:	d013      	beq.n	8004390 <HAL_TIM_PWM_ConfigChannel+0x22c>
 8004368:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800436c:	42b3      	cmp	r3, r6
 800436e:	d00f      	beq.n	8004390 <HAL_TIM_PWM_ConfigChannel+0x22c>
 8004370:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8004374:	42b3      	cmp	r3, r6
 8004376:	d00b      	beq.n	8004390 <HAL_TIM_PWM_ConfigChannel+0x22c>
 8004378:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800437c:	42b3      	cmp	r3, r6
 800437e:	d007      	beq.n	8004390 <HAL_TIM_PWM_ConfigChannel+0x22c>
 8004380:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004384:	42b3      	cmp	r3, r6
 8004386:	d003      	beq.n	8004390 <HAL_TIM_PWM_ConfigChannel+0x22c>
 8004388:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800438c:	42b3      	cmp	r3, r6
 800438e:	d104      	bne.n	800439a <HAL_TIM_PWM_ConfigChannel+0x236>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004390:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004392:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004396:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CCR5 = OC_Config->Pulse;
 800439a:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 800439c:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 800439e:	655a      	str	r2, [r3, #84]	; 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 80043a0:	659e      	str	r6, [r3, #88]	; 0x58
  TIMx->CCER = tmpccer;
 80043a2:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80043a4:	6d59      	ldr	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80043a6:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80043a8:	f041 0108 	orr.w	r1, r1, #8
 80043ac:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80043ae:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80043b0:	f021 0104 	bic.w	r1, r1, #4
 80043b4:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80043b6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80043b8:	4302      	orrs	r2, r0
 80043ba:	655a      	str	r2, [r3, #84]	; 0x54
  HAL_StatusTypeDef status = HAL_OK;
 80043bc:	2000      	movs	r0, #0
      break;
 80043be:	e6f6      	b.n	80041ae <HAL_TIM_PWM_ConfigChannel+0x4a>
  __HAL_LOCK(htim);
 80043c0:	2002      	movs	r0, #2
}
 80043c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80043c4:	40012c00 	.word	0x40012c00

080043c8 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80043c8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80043cc:	2b01      	cmp	r3, #1
 80043ce:	d04e      	beq.n	800446e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
{
 80043d0:	b470      	push	{r4, r5, r6}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80043d2:	6803      	ldr	r3, [r0, #0]
  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80043d4:	4c27      	ldr	r4, [pc, #156]	; (8004474 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
  htim->State = HAL_TIM_STATE_BUSY;
 80043d6:	2202      	movs	r2, #2
 80043d8:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80043dc:	42a3      	cmp	r3, r4
  tmpcr2 = htim->Instance->CR2;
 80043de:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 80043e0:	689d      	ldr	r5, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80043e2:	d03a      	beq.n	800445a <HAL_TIMEx_MasterConfigSynchronization+0x92>
 80043e4:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80043e8:	42a3      	cmp	r3, r4
 80043ea:	d02c      	beq.n	8004446 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80043ec:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 80043f0:	42a3      	cmp	r3, r4
 80043f2:	d028      	beq.n	8004446 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80043f4:	680c      	ldr	r4, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 80043f6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80043fa:	4322      	orrs	r2, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80043fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004402:	d012      	beq.n	800442a <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8004404:	4a1c      	ldr	r2, [pc, #112]	; (8004478 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d00f      	beq.n	800442a <HAL_TIMEx_MasterConfigSynchronization+0x62>
 800440a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800440e:	4293      	cmp	r3, r2
 8004410:	d00b      	beq.n	800442a <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8004412:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8004416:	4293      	cmp	r3, r2
 8004418:	d007      	beq.n	800442a <HAL_TIMEx_MasterConfigSynchronization+0x62>
 800441a:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800441e:	4293      	cmp	r3, r2
 8004420:	d003      	beq.n	800442a <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8004422:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004426:	4293      	cmp	r3, r2
 8004428:	d104      	bne.n	8004434 <HAL_TIMEx_MasterConfigSynchronization+0x6c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800442a:	688a      	ldr	r2, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800442c:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004430:	4315      	orrs	r5, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004432:	609d      	str	r5, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8004434:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8004436:	2201      	movs	r2, #1
 8004438:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800443c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 8004440:	bc70      	pop	{r4, r5, r6}
  return HAL_OK;
 8004442:	4618      	mov	r0, r3
}
 8004444:	4770      	bx	lr
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004446:	e9d1 4600 	ldrd	r4, r6, [r1]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800444a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800444e:	4332      	orrs	r2, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8004450:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004454:	4322      	orrs	r2, r4
  htim->Instance->CR2 = tmpcr2;
 8004456:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004458:	e7d1      	b.n	80043fe <HAL_TIMEx_MasterConfigSynchronization+0x36>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800445a:	e9d1 4600 	ldrd	r4, r6, [r1]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800445e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004462:	4332      	orrs	r2, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8004464:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004468:	4322      	orrs	r2, r4
  htim->Instance->CR2 = tmpcr2;
 800446a:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800446c:	e7dd      	b.n	800442a <HAL_TIMEx_MasterConfigSynchronization+0x62>
  __HAL_LOCK(htim);
 800446e:	2002      	movs	r0, #2
}
 8004470:	4770      	bx	lr
 8004472:	bf00      	nop
 8004474:	40012c00 	.word	0x40012c00
 8004478:	40000400 	.word	0x40000400

0800447c <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800447c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004480:	2b01      	cmp	r3, #1
 8004482:	d03f      	beq.n	8004504 <HAL_TIMEx_ConfigBreakDeadTime+0x88>
{
 8004484:	b430      	push	{r4, r5}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004486:	e9d1 5302 	ldrd	r5, r3, [r1, #8]
 800448a:	4602      	mov	r2, r0
 800448c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004490:	e9d1 0400 	ldrd	r0, r4, [r1]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004494:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004496:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800449a:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800449c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80044a0:	e9d1 5404 	ldrd	r5, r4, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80044a4:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80044a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80044aa:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80044ac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80044b0:	6a88      	ldr	r0, [r1, #40]	; 0x28
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80044b2:	698d      	ldr	r5, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80044b4:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80044b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80044ba:	4303      	orrs	r3, r0
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80044bc:	4c12      	ldr	r4, [pc, #72]	; (8004508 <HAL_TIMEx_ConfigBreakDeadTime+0x8c>)
 80044be:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80044c0:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80044c4:	42a0      	cmp	r0, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80044c6:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80044ca:	d007      	beq.n	80044dc <HAL_TIMEx_ConfigBreakDeadTime+0x60>
 80044cc:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80044d0:	42a0      	cmp	r0, r4
 80044d2:	d003      	beq.n	80044dc <HAL_TIMEx_ConfigBreakDeadTime+0x60>
 80044d4:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 80044d8:	42a0      	cmp	r0, r4
 80044da:	d10c      	bne.n	80044f6 <HAL_TIMEx_ConfigBreakDeadTime+0x7a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80044dc:	6a4d      	ldr	r5, [r1, #36]	; 0x24
 80044de:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80044e2:	e9d1 4107 	ldrd	r4, r1, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80044e6:	ea43 5305 	orr.w	r3, r3, r5, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80044ea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80044ee:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80044f0:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80044f4:	430b      	orrs	r3, r1
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 80044f6:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 80044f8:	6443      	str	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(htim);
 80044fa:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c

  return HAL_OK;
 80044fe:	4608      	mov	r0, r1
}
 8004500:	bc30      	pop	{r4, r5}
 8004502:	4770      	bx	lr
  __HAL_LOCK(htim);
 8004504:	2002      	movs	r0, #2
}
 8004506:	4770      	bx	lr
 8004508:	40012c00 	.word	0x40012c00

0800450c <HAL_TIMEx_CommutCallback>:
 800450c:	4770      	bx	lr
 800450e:	bf00      	nop

08004510 <HAL_TIMEx_BreakCallback>:
 8004510:	4770      	bx	lr
 8004512:	bf00      	nop

08004514 <HAL_TIMEx_Break2Callback>:
 8004514:	4770      	bx	lr
 8004516:	bf00      	nop

08004518 <UART_SetConfig>:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004518:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800451a:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800451c:	498b      	ldr	r1, [pc, #556]	; (800474c <UART_SetConfig+0x234>)
{
 800451e:	b570      	push	{r4, r5, r6, lr}
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004520:	6905      	ldr	r5, [r0, #16]
 8004522:	6946      	ldr	r6, [r0, #20]
{
 8004524:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004526:	432b      	orrs	r3, r5
 8004528:	69c0      	ldr	r0, [r0, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800452a:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800452c:	4333      	orrs	r3, r6
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800452e:	4029      	ands	r1, r5
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004530:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004532:	430b      	orrs	r3, r1
 8004534:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004536:	6851      	ldr	r1, [r2, #4]
 8004538:	68e5      	ldr	r5, [r4, #12]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800453a:	69a3      	ldr	r3, [r4, #24]

  tmpreg |= huart->Init.OneBitSampling;
 800453c:	6a26      	ldr	r6, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800453e:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 8004542:	4329      	orrs	r1, r5
 8004544:	6051      	str	r1, [r2, #4]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004546:	6891      	ldr	r1, [r2, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004548:	4d81      	ldr	r5, [pc, #516]	; (8004750 <UART_SetConfig+0x238>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800454a:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
  tmpreg |= huart->Init.OneBitSampling;
 800454e:	4333      	orrs	r3, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004550:	430b      	orrs	r3, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004552:	42aa      	cmp	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004554:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004556:	d036      	beq.n	80045c6 <UART_SetConfig+0xae>
 8004558:	4b7e      	ldr	r3, [pc, #504]	; (8004754 <UART_SetConfig+0x23c>)
 800455a:	429a      	cmp	r2, r3
 800455c:	d010      	beq.n	8004580 <UART_SetConfig+0x68>
 800455e:	4b7e      	ldr	r3, [pc, #504]	; (8004758 <UART_SetConfig+0x240>)
 8004560:	429a      	cmp	r2, r3
 8004562:	f000 80c9 	beq.w	80046f8 <UART_SetConfig+0x1e0>
 8004566:	4b7d      	ldr	r3, [pc, #500]	; (800475c <UART_SetConfig+0x244>)
 8004568:	429a      	cmp	r2, r3
 800456a:	f000 80da 	beq.w	8004722 <UART_SetConfig+0x20a>
 800456e:	4b7c      	ldr	r3, [pc, #496]	; (8004760 <UART_SetConfig+0x248>)
 8004570:	429a      	cmp	r2, r3
 8004572:	f000 8084 	beq.w	800467e <UART_SetConfig+0x166>
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004576:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8004578:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800457c:	2001      	movs	r0, #1

  return ret;
}
 800457e:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004580:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8004584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004586:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800458a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800458e:	d05b      	beq.n	8004648 <UART_SetConfig+0x130>
 8004590:	d811      	bhi.n	80045b6 <UART_SetConfig+0x9e>
 8004592:	2b00      	cmp	r3, #0
 8004594:	d07c      	beq.n	8004690 <UART_SetConfig+0x178>
 8004596:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800459a:	d1ec      	bne.n	8004576 <UART_SetConfig+0x5e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800459c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80045a0:	f000 8086 	beq.w	80046b0 <UART_SetConfig+0x198>
        pclk = HAL_RCC_GetSysClockFreq();
 80045a4:	f7fe ff42 	bl	800342c <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 80045a8:	2800      	cmp	r0, #0
 80045aa:	d152      	bne.n	8004652 <UART_SetConfig+0x13a>
  huart->RxISR = NULL;
 80045ac:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 80045ae:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64
 80045b2:	2000      	movs	r0, #0
}
 80045b4:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80045b6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80045ba:	d1dc      	bne.n	8004576 <UART_SetConfig+0x5e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80045bc:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80045c0:	d06c      	beq.n	800469c <UART_SetConfig+0x184>
 80045c2:	4868      	ldr	r0, [pc, #416]	; (8004764 <UART_SetConfig+0x24c>)
 80045c4:	e045      	b.n	8004652 <UART_SetConfig+0x13a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80045c6:	4b68      	ldr	r3, [pc, #416]	; (8004768 <UART_SetConfig+0x250>)
 80045c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ca:	f003 0303 	and.w	r3, r3, #3
 80045ce:	3b01      	subs	r3, #1
 80045d0:	2b02      	cmp	r3, #2
 80045d2:	d91c      	bls.n	800460e <UART_SetConfig+0xf6>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80045d4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80045d8:	d14e      	bne.n	8004678 <UART_SetConfig+0x160>
        pclk = HAL_RCC_GetPCLK2Freq();
 80045da:	f7fe ff6d 	bl	80034b8 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 80045de:	2800      	cmp	r0, #0
 80045e0:	d0e4      	beq.n	80045ac <UART_SetConfig+0x94>
 80045e2:	0040      	lsls	r0, r0, #1
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80045e4:	6863      	ldr	r3, [r4, #4]
 80045e6:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80045ea:	fbb0 f0f3 	udiv	r0, r0, r3
 80045ee:	b283      	uxth	r3, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80045f0:	f1a3 0110 	sub.w	r1, r3, #16
 80045f4:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80045f8:	4291      	cmp	r1, r2
 80045fa:	d8bc      	bhi.n	8004576 <UART_SetConfig+0x5e>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80045fc:	f020 000f 	bic.w	r0, r0, #15
        huart->Instance->BRR = brrtemp;
 8004600:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004602:	b280      	uxth	r0, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004604:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8004608:	4318      	orrs	r0, r3
 800460a:	60d0      	str	r0, [r2, #12]
 800460c:	e7ce      	b.n	80045ac <UART_SetConfig+0x94>
 800460e:	4a57      	ldr	r2, [pc, #348]	; (800476c <UART_SetConfig+0x254>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004610:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8004614:	5cd3      	ldrb	r3, [r2, r3]
 8004616:	d056      	beq.n	80046c6 <UART_SetConfig+0x1ae>
    switch (clocksource)
 8004618:	2b08      	cmp	r3, #8
 800461a:	d8ac      	bhi.n	8004576 <UART_SetConfig+0x5e>
 800461c:	a201      	add	r2, pc, #4	; (adr r2, 8004624 <UART_SetConfig+0x10c>)
 800461e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004622:	bf00      	nop
 8004624:	08004697 	.word	0x08004697
 8004628:	08004679 	.word	0x08004679
 800462c:	080045c3 	.word	0x080045c3
 8004630:	08004577 	.word	0x08004577
 8004634:	080045a5 	.word	0x080045a5
 8004638:	08004577 	.word	0x08004577
 800463c:	08004577 	.word	0x08004577
 8004640:	08004577 	.word	0x08004577
 8004644:	0800464f 	.word	0x0800464f
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004648:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800464c:	d02d      	beq.n	80046aa <UART_SetConfig+0x192>
        pclk = (uint32_t) LSE_VALUE;
 800464e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004652:	6863      	ldr	r3, [r4, #4]
 8004654:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8004658:	fbb0 f3f3 	udiv	r3, r0, r3
 800465c:	b29b      	uxth	r3, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800465e:	f1a3 0110 	sub.w	r1, r3, #16
 8004662:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8004666:	4291      	cmp	r1, r2
 8004668:	d885      	bhi.n	8004576 <UART_SetConfig+0x5e>
        huart->Instance->BRR = usartdiv;
 800466a:	6822      	ldr	r2, [r4, #0]
 800466c:	60d3      	str	r3, [r2, #12]
  huart->RxISR = NULL;
 800466e:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8004670:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64
 8004674:	2000      	movs	r0, #0
}
 8004676:	bd70      	pop	{r4, r5, r6, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 8004678:	f7fe ff1e 	bl	80034b8 <HAL_RCC_GetPCLK2Freq>
        break;
 800467c:	e794      	b.n	80045a8 <UART_SetConfig+0x90>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800467e:	4b3a      	ldr	r3, [pc, #232]	; (8004768 <UART_SetConfig+0x250>)
 8004680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004682:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8004686:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800468a:	d0dd      	beq.n	8004648 <UART_SetConfig+0x130>
 800468c:	d816      	bhi.n	80046bc <UART_SetConfig+0x1a4>
 800468e:	b93b      	cbnz	r3, 80046a0 <UART_SetConfig+0x188>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004690:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8004694:	d00f      	beq.n	80046b6 <UART_SetConfig+0x19e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004696:	f7fe fef7 	bl	8003488 <HAL_RCC_GetPCLK1Freq>
        break;
 800469a:	e785      	b.n	80045a8 <UART_SetConfig+0x90>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800469c:	4834      	ldr	r0, [pc, #208]	; (8004770 <UART_SetConfig+0x258>)
 800469e:	e7a1      	b.n	80045e4 <UART_SetConfig+0xcc>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80046a0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80046a4:	f43f af7a 	beq.w	800459c <UART_SetConfig+0x84>
 80046a8:	e765      	b.n	8004576 <UART_SetConfig+0x5e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80046aa:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80046ae:	e799      	b.n	80045e4 <UART_SetConfig+0xcc>
        pclk = HAL_RCC_GetSysClockFreq();
 80046b0:	f7fe febc 	bl	800342c <HAL_RCC_GetSysClockFreq>
        break;
 80046b4:	e793      	b.n	80045de <UART_SetConfig+0xc6>
        pclk = HAL_RCC_GetPCLK1Freq();
 80046b6:	f7fe fee7 	bl	8003488 <HAL_RCC_GetPCLK1Freq>
        break;
 80046ba:	e790      	b.n	80045de <UART_SetConfig+0xc6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80046bc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80046c0:	f43f af7c 	beq.w	80045bc <UART_SetConfig+0xa4>
 80046c4:	e757      	b.n	8004576 <UART_SetConfig+0x5e>
    switch (clocksource)
 80046c6:	2b08      	cmp	r3, #8
 80046c8:	f63f af55 	bhi.w	8004576 <UART_SetConfig+0x5e>
 80046cc:	a201      	add	r2, pc, #4	; (adr r2, 80046d4 <UART_SetConfig+0x1bc>)
 80046ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046d2:	bf00      	nop
 80046d4:	080046b7 	.word	0x080046b7
 80046d8:	080045db 	.word	0x080045db
 80046dc:	0800469d 	.word	0x0800469d
 80046e0:	08004577 	.word	0x08004577
 80046e4:	080046b1 	.word	0x080046b1
 80046e8:	08004577 	.word	0x08004577
 80046ec:	08004577 	.word	0x08004577
 80046f0:	08004577 	.word	0x08004577
 80046f4:	080046ab 	.word	0x080046ab
  UART_GETCLOCKSOURCE(huart, clocksource);
 80046f8:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 80046fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046fe:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8004702:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004706:	d09f      	beq.n	8004648 <UART_SetConfig+0x130>
 8004708:	d806      	bhi.n	8004718 <UART_SetConfig+0x200>
 800470a:	2b00      	cmp	r3, #0
 800470c:	d0c0      	beq.n	8004690 <UART_SetConfig+0x178>
 800470e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004712:	f43f af43 	beq.w	800459c <UART_SetConfig+0x84>
 8004716:	e72e      	b.n	8004576 <UART_SetConfig+0x5e>
 8004718:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800471c:	f43f af4e 	beq.w	80045bc <UART_SetConfig+0xa4>
 8004720:	e729      	b.n	8004576 <UART_SetConfig+0x5e>
 8004722:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 8004726:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004728:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800472c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004730:	d08a      	beq.n	8004648 <UART_SetConfig+0x130>
 8004732:	d806      	bhi.n	8004742 <UART_SetConfig+0x22a>
 8004734:	2b00      	cmp	r3, #0
 8004736:	d0ab      	beq.n	8004690 <UART_SetConfig+0x178>
 8004738:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800473c:	f43f af2e 	beq.w	800459c <UART_SetConfig+0x84>
 8004740:	e719      	b.n	8004576 <UART_SetConfig+0x5e>
 8004742:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004746:	f43f af39 	beq.w	80045bc <UART_SetConfig+0xa4>
 800474a:	e714      	b.n	8004576 <UART_SetConfig+0x5e>
 800474c:	efff69f3 	.word	0xefff69f3
 8004750:	40013800 	.word	0x40013800
 8004754:	40004400 	.word	0x40004400
 8004758:	40004800 	.word	0x40004800
 800475c:	40004c00 	.word	0x40004c00
 8004760:	40005000 	.word	0x40005000
 8004764:	007a1200 	.word	0x007a1200
 8004768:	40021000 	.word	0x40021000
 800476c:	08004a84 	.word	0x08004a84
 8004770:	00f42400 	.word	0x00f42400

08004774 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004774:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004776:	07da      	lsls	r2, r3, #31
{
 8004778:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800477a:	d506      	bpl.n	800478a <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800477c:	6801      	ldr	r1, [r0, #0]
 800477e:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8004780:	684a      	ldr	r2, [r1, #4]
 8004782:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8004786:	4322      	orrs	r2, r4
 8004788:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800478a:	079c      	lsls	r4, r3, #30
 800478c:	d506      	bpl.n	800479c <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800478e:	6801      	ldr	r1, [r0, #0]
 8004790:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8004792:	684a      	ldr	r2, [r1, #4]
 8004794:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004798:	4322      	orrs	r2, r4
 800479a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800479c:	0759      	lsls	r1, r3, #29
 800479e:	d506      	bpl.n	80047ae <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80047a0:	6801      	ldr	r1, [r0, #0]
 80047a2:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80047a4:	684a      	ldr	r2, [r1, #4]
 80047a6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80047aa:	4322      	orrs	r2, r4
 80047ac:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80047ae:	071a      	lsls	r2, r3, #28
 80047b0:	d506      	bpl.n	80047c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80047b2:	6801      	ldr	r1, [r0, #0]
 80047b4:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80047b6:	684a      	ldr	r2, [r1, #4]
 80047b8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80047bc:	4322      	orrs	r2, r4
 80047be:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80047c0:	06dc      	lsls	r4, r3, #27
 80047c2:	d506      	bpl.n	80047d2 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80047c4:	6801      	ldr	r1, [r0, #0]
 80047c6:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80047c8:	688a      	ldr	r2, [r1, #8]
 80047ca:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80047ce:	4322      	orrs	r2, r4
 80047d0:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80047d2:	0699      	lsls	r1, r3, #26
 80047d4:	d506      	bpl.n	80047e4 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80047d6:	6801      	ldr	r1, [r0, #0]
 80047d8:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80047da:	688a      	ldr	r2, [r1, #8]
 80047dc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80047e0:	4322      	orrs	r2, r4
 80047e2:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80047e4:	065a      	lsls	r2, r3, #25
 80047e6:	d509      	bpl.n	80047fc <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80047e8:	6801      	ldr	r1, [r0, #0]
 80047ea:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80047ec:	684a      	ldr	r2, [r1, #4]
 80047ee:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80047f2:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80047f4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80047f8:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80047fa:	d00b      	beq.n	8004814 <UART_AdvFeatureConfig+0xa0>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80047fc:	061b      	lsls	r3, r3, #24
 80047fe:	d506      	bpl.n	800480e <UART_AdvFeatureConfig+0x9a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004800:	6802      	ldr	r2, [r0, #0]
 8004802:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8004804:	6853      	ldr	r3, [r2, #4]
 8004806:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800480a:	430b      	orrs	r3, r1
 800480c:	6053      	str	r3, [r2, #4]
  }
}
 800480e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004812:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004814:	684a      	ldr	r2, [r1, #4]
 8004816:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8004818:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800481c:	4322      	orrs	r2, r4
 800481e:	604a      	str	r2, [r1, #4]
 8004820:	e7ec      	b.n	80047fc <UART_AdvFeatureConfig+0x88>
 8004822:	bf00      	nop

08004824 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004824:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004828:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800482c:	6804      	ldr	r4, [r0, #0]
 800482e:	4607      	mov	r7, r0
 8004830:	460e      	mov	r6, r1
 8004832:	4615      	mov	r5, r2
 8004834:	4699      	mov	r9, r3
 8004836:	f1b8 3fff 	cmp.w	r8, #4294967295
 800483a:	d10a      	bne.n	8004852 <UART_WaitOnFlagUntilTimeout+0x2e>
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800483c:	69e3      	ldr	r3, [r4, #28]
 800483e:	ea36 0303 	bics.w	r3, r6, r3
 8004842:	bf0c      	ite	eq
 8004844:	2301      	moveq	r3, #1
 8004846:	2300      	movne	r3, #0
 8004848:	429d      	cmp	r5, r3
 800484a:	d0f7      	beq.n	800483c <UART_WaitOnFlagUntilTimeout+0x18>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 800484c:	2000      	movs	r0, #0
}
 800484e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004852:	69e3      	ldr	r3, [r4, #28]
 8004854:	ea36 0303 	bics.w	r3, r6, r3
 8004858:	bf0c      	ite	eq
 800485a:	2301      	moveq	r3, #1
 800485c:	2300      	movne	r3, #0
 800485e:	42ab      	cmp	r3, r5
 8004860:	d1f4      	bne.n	800484c <UART_WaitOnFlagUntilTimeout+0x28>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004862:	f7fd faab 	bl	8001dbc <HAL_GetTick>
 8004866:	eba0 0009 	sub.w	r0, r0, r9
 800486a:	4540      	cmp	r0, r8
 800486c:	d831      	bhi.n	80048d2 <UART_WaitOnFlagUntilTimeout+0xae>
 800486e:	f1b8 0f00 	cmp.w	r8, #0
 8004872:	d02e      	beq.n	80048d2 <UART_WaitOnFlagUntilTimeout+0xae>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004874:	683c      	ldr	r4, [r7, #0]
 8004876:	6823      	ldr	r3, [r4, #0]
 8004878:	0759      	lsls	r1, r3, #29
 800487a:	4622      	mov	r2, r4
 800487c:	d5db      	bpl.n	8004836 <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800487e:	69e3      	ldr	r3, [r4, #28]
 8004880:	051b      	lsls	r3, r3, #20
 8004882:	d5d8      	bpl.n	8004836 <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004884:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004888:	6223      	str	r3, [r4, #32]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800488a:	e854 3f00 	ldrex	r3, [r4]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800488e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004892:	e844 3100 	strex	r1, r3, [r4]
 8004896:	b139      	cbz	r1, 80048a8 <UART_WaitOnFlagUntilTimeout+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004898:	e852 3f00 	ldrex	r3, [r2]
 800489c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048a0:	e842 3100 	strex	r1, r3, [r2]
 80048a4:	2900      	cmp	r1, #0
 80048a6:	d1f7      	bne.n	8004898 <UART_WaitOnFlagUntilTimeout+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048a8:	f102 0308 	add.w	r3, r2, #8
 80048ac:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048b0:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048b4:	f102 0008 	add.w	r0, r2, #8
 80048b8:	e840 3100 	strex	r1, r3, [r0]
 80048bc:	2900      	cmp	r1, #0
 80048be:	d1f3      	bne.n	80048a8 <UART_WaitOnFlagUntilTimeout+0x84>
          huart->gState = HAL_UART_STATE_READY;
 80048c0:	2320      	movs	r3, #32
 80048c2:	67bb      	str	r3, [r7, #120]	; 0x78
          __HAL_UNLOCK(huart);
 80048c4:	f887 1074 	strb.w	r1, [r7, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80048c8:	67fb      	str	r3, [r7, #124]	; 0x7c
          return HAL_TIMEOUT;
 80048ca:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80048cc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
          return HAL_TIMEOUT;
 80048d0:	e7bd      	b.n	800484e <UART_WaitOnFlagUntilTimeout+0x2a>
 80048d2:	683a      	ldr	r2, [r7, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048d4:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80048d8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048dc:	e842 3100 	strex	r1, r3, [r2]
 80048e0:	2900      	cmp	r1, #0
 80048e2:	d1f7      	bne.n	80048d4 <UART_WaitOnFlagUntilTimeout+0xb0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048e4:	f102 0308 	add.w	r3, r2, #8
 80048e8:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048ec:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048f0:	f102 0008 	add.w	r0, r2, #8
 80048f4:	e840 3100 	strex	r1, r3, [r0]
 80048f8:	2900      	cmp	r1, #0
 80048fa:	d1f3      	bne.n	80048e4 <UART_WaitOnFlagUntilTimeout+0xc0>
        huart->gState = HAL_UART_STATE_READY;
 80048fc:	2320      	movs	r3, #32
 80048fe:	67bb      	str	r3, [r7, #120]	; 0x78
        __HAL_UNLOCK(huart);
 8004900:	f887 1074 	strb.w	r1, [r7, #116]	; 0x74
        return HAL_TIMEOUT;
 8004904:	2003      	movs	r0, #3
        huart->RxState = HAL_UART_STATE_READY;
 8004906:	67fb      	str	r3, [r7, #124]	; 0x7c
        return HAL_TIMEOUT;
 8004908:	e7a1      	b.n	800484e <UART_WaitOnFlagUntilTimeout+0x2a>
 800490a:	bf00      	nop

0800490c <HAL_UART_Init>:
  if (huart == NULL)
 800490c:	2800      	cmp	r0, #0
 800490e:	d062      	beq.n	80049d6 <HAL_UART_Init+0xca>
{
 8004910:	b570      	push	{r4, r5, r6, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 8004912:	6f83      	ldr	r3, [r0, #120]	; 0x78
{
 8004914:	b082      	sub	sp, #8
 8004916:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8004918:	2b00      	cmp	r3, #0
 800491a:	d049      	beq.n	80049b0 <HAL_UART_Init+0xa4>
  __HAL_UART_DISABLE(huart);
 800491c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800491e:	2324      	movs	r3, #36	; 0x24
 8004920:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 8004922:	6813      	ldr	r3, [r2, #0]
 8004924:	f023 0301 	bic.w	r3, r3, #1
 8004928:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800492a:	4620      	mov	r0, r4
 800492c:	f7ff fdf4 	bl	8004518 <UART_SetConfig>
 8004930:	2801      	cmp	r0, #1
 8004932:	d03a      	beq.n	80049aa <HAL_UART_Init+0x9e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004934:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004936:	2b00      	cmp	r3, #0
 8004938:	d133      	bne.n	80049a2 <HAL_UART_Init+0x96>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800493a:	6823      	ldr	r3, [r4, #0]
 800493c:	685a      	ldr	r2, [r3, #4]
 800493e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004942:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004944:	689a      	ldr	r2, [r3, #8]
 8004946:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800494a:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800494c:	6819      	ldr	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800494e:	2600      	movs	r6, #0
  __HAL_UART_ENABLE(huart);
 8004950:	f041 0101 	orr.w	r1, r1, #1
 8004954:	6019      	str	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004956:	f8c4 6080 	str.w	r6, [r4, #128]	; 0x80
  tickstart = HAL_GetTick();
 800495a:	f7fd fa2f 	bl	8001dbc <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800495e:	6823      	ldr	r3, [r4, #0]
 8004960:	681a      	ldr	r2, [r3, #0]
 8004962:	0712      	lsls	r2, r2, #28
  tickstart = HAL_GetTick();
 8004964:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004966:	d40c      	bmi.n	8004982 <HAL_UART_Init+0x76>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	075b      	lsls	r3, r3, #29
 800496c:	d425      	bmi.n	80049ba <HAL_UART_Init+0xae>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800496e:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8004970:	2220      	movs	r2, #32
 8004972:	67a2      	str	r2, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8004974:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8004978:	67e2      	str	r2, [r4, #124]	; 0x7c
  return HAL_OK;
 800497a:	4618      	mov	r0, r3
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800497c:	6623      	str	r3, [r4, #96]	; 0x60
}
 800497e:	b002      	add	sp, #8
 8004980:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004982:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004986:	9300      	str	r3, [sp, #0]
 8004988:	4632      	mov	r2, r6
 800498a:	4603      	mov	r3, r0
 800498c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004990:	4620      	mov	r0, r4
 8004992:	f7ff ff47 	bl	8004824 <UART_WaitOnFlagUntilTimeout>
 8004996:	b9e0      	cbnz	r0, 80049d2 <HAL_UART_Init+0xc6>
 8004998:	6823      	ldr	r3, [r4, #0]
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	075b      	lsls	r3, r3, #29
 800499e:	d40c      	bmi.n	80049ba <HAL_UART_Init+0xae>
 80049a0:	e7e5      	b.n	800496e <HAL_UART_Init+0x62>
    UART_AdvFeatureConfig(huart);
 80049a2:	4620      	mov	r0, r4
 80049a4:	f7ff fee6 	bl	8004774 <UART_AdvFeatureConfig>
 80049a8:	e7c7      	b.n	800493a <HAL_UART_Init+0x2e>
    return HAL_ERROR;
 80049aa:	2001      	movs	r0, #1
}
 80049ac:	b002      	add	sp, #8
 80049ae:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 80049b0:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    HAL_UART_MspInit(huart);
 80049b4:	f7fd f90e 	bl	8001bd4 <HAL_UART_MspInit>
 80049b8:	e7b0      	b.n	800491c <HAL_UART_Init+0x10>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80049ba:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 80049be:	9200      	str	r2, [sp, #0]
 80049c0:	462b      	mov	r3, r5
 80049c2:	2200      	movs	r2, #0
 80049c4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80049c8:	4620      	mov	r0, r4
 80049ca:	f7ff ff2b 	bl	8004824 <UART_WaitOnFlagUntilTimeout>
 80049ce:	2800      	cmp	r0, #0
 80049d0:	d0cd      	beq.n	800496e <HAL_UART_Init+0x62>
      return HAL_TIMEOUT;
 80049d2:	2003      	movs	r0, #3
 80049d4:	e7d3      	b.n	800497e <HAL_UART_Init+0x72>
    return HAL_ERROR;
 80049d6:	2001      	movs	r0, #1
}
 80049d8:	4770      	bx	lr
 80049da:	bf00      	nop

080049dc <__libc_init_array>:
 80049dc:	b570      	push	{r4, r5, r6, lr}
 80049de:	4d0d      	ldr	r5, [pc, #52]	; (8004a14 <__libc_init_array+0x38>)
 80049e0:	4c0d      	ldr	r4, [pc, #52]	; (8004a18 <__libc_init_array+0x3c>)
 80049e2:	1b64      	subs	r4, r4, r5
 80049e4:	10a4      	asrs	r4, r4, #2
 80049e6:	2600      	movs	r6, #0
 80049e8:	42a6      	cmp	r6, r4
 80049ea:	d109      	bne.n	8004a00 <__libc_init_array+0x24>
 80049ec:	4d0b      	ldr	r5, [pc, #44]	; (8004a1c <__libc_init_array+0x40>)
 80049ee:	4c0c      	ldr	r4, [pc, #48]	; (8004a20 <__libc_init_array+0x44>)
 80049f0:	f000 f820 	bl	8004a34 <_init>
 80049f4:	1b64      	subs	r4, r4, r5
 80049f6:	10a4      	asrs	r4, r4, #2
 80049f8:	2600      	movs	r6, #0
 80049fa:	42a6      	cmp	r6, r4
 80049fc:	d105      	bne.n	8004a0a <__libc_init_array+0x2e>
 80049fe:	bd70      	pop	{r4, r5, r6, pc}
 8004a00:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a04:	4798      	blx	r3
 8004a06:	3601      	adds	r6, #1
 8004a08:	e7ee      	b.n	80049e8 <__libc_init_array+0xc>
 8004a0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a0e:	4798      	blx	r3
 8004a10:	3601      	adds	r6, #1
 8004a12:	e7f2      	b.n	80049fa <__libc_init_array+0x1e>
 8004a14:	08004a88 	.word	0x08004a88
 8004a18:	08004a88 	.word	0x08004a88
 8004a1c:	08004a88 	.word	0x08004a88
 8004a20:	08004a8c 	.word	0x08004a8c

08004a24 <memset>:
 8004a24:	4402      	add	r2, r0
 8004a26:	4603      	mov	r3, r0
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d100      	bne.n	8004a2e <memset+0xa>
 8004a2c:	4770      	bx	lr
 8004a2e:	f803 1b01 	strb.w	r1, [r3], #1
 8004a32:	e7f9      	b.n	8004a28 <memset+0x4>

08004a34 <_init>:
 8004a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a36:	bf00      	nop
 8004a38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a3a:	bc08      	pop	{r3}
 8004a3c:	469e      	mov	lr, r3
 8004a3e:	4770      	bx	lr

08004a40 <_fini>:
 8004a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a42:	bf00      	nop
 8004a44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a46:	bc08      	pop	{r3}
 8004a48:	469e      	mov	lr, r3
 8004a4a:	4770      	bx	lr
