{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.398147",
   "Default View_TopLeft":"1746,-178",
   "ExpandedHierarchyInLayout":"",
   "PinnedBlocks":"",
   "PinnedPorts":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port Vp_Vn -pg 1 -lvl 0 -x -20 -y 140 -defaultsOSRD
preplace port Vaux0 -pg 1 -lvl 0 -x -20 -y 20 -defaultsOSRD
preplace port Vaux1 -pg 1 -lvl 0 -x -20 -y 40 -defaultsOSRD
preplace port Vaux9 -pg 1 -lvl 0 -x -20 -y 120 -defaultsOSRD
preplace port Vaux8 -pg 1 -lvl 0 -x -20 -y 60 -defaultsOSRD
preplace port DDR -pg 1 -lvl 14 -x 4630 -y 340 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 14 -x 4630 -y 360 -defaultsOSRD
preplace port port-id_adc_clk_p_i -pg 1 -lvl 0 -x -20 -y 950 -defaultsOSRD
preplace port port-id_adc_clk_n_i -pg 1 -lvl 0 -x -20 -y 970 -defaultsOSRD
preplace port port-id_adc_enc_p_o -pg 1 -lvl 14 -x 4630 -y 60 -defaultsOSRD
preplace port port-id_adc_enc_n_o -pg 1 -lvl 14 -x 4630 -y 40 -defaultsOSRD
preplace port port-id_adc_csn_o -pg 1 -lvl 14 -x 4630 -y 1030 -defaultsOSRD
preplace port port-id_dac_clk_o -pg 1 -lvl 14 -x 4630 -y 890 -defaultsOSRD
preplace port port-id_dac_rst_o -pg 1 -lvl 14 -x 4630 -y 910 -defaultsOSRD
preplace port port-id_dac_sel_o -pg 1 -lvl 14 -x 4630 -y 930 -defaultsOSRD
preplace port port-id_dac_wrt_o -pg 1 -lvl 14 -x 4630 -y 950 -defaultsOSRD
preplace portBus adc_dat_a_i -pg 1 -lvl 0 -x -20 -y 990 -defaultsOSRD
preplace portBus adc_dat_b_i -pg 1 -lvl 0 -x -20 -y 1010 -defaultsOSRD
preplace portBus dac_dat_o -pg 1 -lvl 14 -x 4630 -y 970 -defaultsOSRD
preplace portBus dac_pwm_o -pg 1 -lvl 14 -x 4630 -y 20 -defaultsOSRD
preplace portBus daisy_p_o -pg 1 -lvl 14 -x 4630 -y 80 -defaultsOSRD
preplace portBus daisy_n_o -pg 1 -lvl 14 -x 4630 -y 100 -defaultsOSRD
preplace portBus daisy_p_i -pg 1 -lvl 0 -x -20 -y 80 -defaultsOSRD
preplace portBus daisy_n_i -pg 1 -lvl 0 -x -20 -y 100 -defaultsOSRD
preplace portBus led_o -pg 1 -lvl 14 -x 4630 -y 640 -defaultsOSRD
preplace portBus exp_p_tri_io -pg 1 -lvl 0 -x -20 -y 730 -defaultsOSRD
preplace portBus exp_n_tri_io -pg 1 -lvl 0 -x -20 -y 160 -defaultsOSRD
preplace inst util_ds_buf_1 -pg 1 -lvl 12 -x 4120 -y 80 -defaultsOSRD
preplace inst util_ds_buf_2 -pg 1 -lvl 13 -x 4450 -y 80 -defaultsOSRD
preplace inst axis_red_pitaya_dac_0 -pg 1 -lvl 13 -x 4450 -y 930 -defaultsOSRD
preplace inst ADC -pg 1 -lvl 3 -x 970 -y 980 -defaultsOSRD
preplace inst Input_Processing -pg 1 -lvl 4 -x 1440 -y 690 -defaultsOSRD
preplace inst signal_split_0 -pg 1 -lvl 5 -x 1730 -y 690 -defaultsOSRD
preplace inst signal_split_2_0 -pg 1 -lvl 9 -x 3070 -y 620 -defaultsOSRD
preplace inst LED_Contoller_0 -pg 1 -lvl 13 -x 4450 -y 640 -defaultsOSRD
preplace inst PI_ctrl_0 -pg 1 -lvl 6 -x 2140 -y 750 -defaultsOSRD
preplace inst Selector_0 -pg 1 -lvl 10 -x 3440 -y 580 -defaultsOSRD
preplace inst Scan_0 -pg 1 -lvl 6 -x 2140 -y 510 -defaultsOSRD
preplace inst Voltage_Holder_0 -pg 1 -lvl 7 -x 2480 -y 900 -defaultsOSRD
preplace inst Voltage_Holder_1 -pg 1 -lvl 11 -x 3810 -y 860 -defaultsOSRD
preplace inst GPIOs -pg 1 -lvl 2 -x 560 -y 550 -defaultsOSRD
preplace inst Hivemind_0 -pg 1 -lvl 3 -x 970 -y 610 -defaultsOSRD
preplace inst Ramp_0 -pg 1 -lvl 6 -x 2140 -y 220 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 210 -y 380 -defaultsOSRD
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -x 210 -y 580 -defaultsOSRD
preplace inst Add_0 -pg 1 -lvl 8 -x 2790 -y 850 -defaultsOSRD
preplace inst signal_split_1 -pg 1 -lvl 7 -x 2480 -y 720 -defaultsOSRD
preplace inst signal_split_2_1 -pg 1 -lvl 9 -x 3070 -y 840 -defaultsOSRD
preplace inst B_Select_0 -pg 1 -lvl 11 -x 3810 -y 700 -defaultsOSRD
preplace inst Data_b_Pack_0 -pg 1 -lvl 12 -x 4120 -y 900 -defaultsOSRD
preplace netloc Hivemind_0_Hold_PID_Voltage_out 1 3 4 1230J 540 NJ 540 1900 660 2310J
preplace netloc Hivemind_0_PI_Config 1 3 3 1250J 550 NJ 550 1890
preplace netloc Hivemind_0_Ramp_count 1 3 3 1180 250 NJ 250 1900J
preplace netloc Hivemind_0_Ramp_cutoff 1 3 3 1170 180 NJ 180 NJ
preplace netloc Hivemind_0_Ramp_reset 1 3 3 1190 260 NJ 260 NJ
preplace netloc Hivemind_0_Scale_Config 1 3 1 1250 640n
preplace netloc Hivemind_0_Scan_Mode 1 3 3 1240J 520 NJ 520 1890
preplace netloc Hivemind_0_Scan_Overshoot 1 3 3 1290J 560 NJ 560 1940
preplace netloc Hivemind_0_Select_PID 1 3 10 1200J 400 NJ 400 NJ 400 NJ 400 NJ 400 NJ 400 3270 700 3610J 590 3970J 620 NJ
preplace netloc Hivemind_0_divider_signal 1 3 1 1270 500n
preplace netloc Hivemind_0_forwards_backwards_out 1 3 3 1210J 240 NJ 240 1890
preplace netloc Hivemind_0_lp_RC_a 1 3 1 N 660
preplace netloc Hivemind_0_lp_RC_b 1 3 1 1280 680n
preplace netloc Hivemind_0_lp_exp_a 1 3 1 1260 680n
preplace netloc Hivemind_0_lp_exp_b 1 3 1 N 720
preplace netloc Hivemind_0_ramp_on_off 1 3 3 1220J 230 NJ 230 1880
preplace netloc Hivemind_0_reset_min_max 1 3 3 1260J 530 NJ 530 1920
preplace netloc Hivemind_0_sample_and_hold 1 3 8 1220J 840 NJ 840 NJ 840 2330J 820 2630J 930 NJ 930 NJ 930 3660
preplace netloc LED_Contoller_0_LED_Signal 1 13 1 NJ 640
preplace netloc PI_ctrl_0_led 1 6 7 2320J 640 2650J 710 NJ 710 NJ 710 3600J 580 NJ 580 4290
preplace netloc Scan_0_Hold_Pulse 1 5 5 1930 350 2310 530 NJ 530 NJ 530 3240
preplace netloc adc_clk_n_i_1 1 0 3 NJ 970 NJ 970 NJ
preplace netloc adc_clk_p_i_1 1 0 3 NJ 950 NJ 950 NJ
preplace netloc adc_dat_a_i_1 1 0 3 NJ 990 NJ 990 NJ
preplace netloc adc_dat_b_i_1 1 0 3 NJ 1010 NJ 1010 NJ
preplace netloc axi_gpio_0_gpio_io_o 1 2 1 N 510
preplace netloc axi_gpio_10_gpio_io_o 1 2 1 740 590n
preplace netloc axi_gpio_11_gpio_io_o 1 2 4 710J 870 NJ 870 1570J 600 1950
preplace netloc axi_gpio_1_gpio_io_o 1 2 1 N 530
preplace netloc axi_gpio_2_gpio_io_o 1 2 1 N 550
preplace netloc axi_gpio_3_gpio_io_o 1 2 1 N 570
preplace netloc axi_gpio_4_gpio_io_o 1 2 1 710 590n
preplace netloc axi_gpio_5_gpio_io_o 1 2 1 N 630
preplace netloc axi_gpio_6_gpio_io_o 1 2 1 770 430n
preplace netloc axi_gpio_7_gpio_io_o 1 2 1 760 450n
preplace netloc axi_gpio_8_gpio_io_o 1 2 1 750 470n
preplace netloc axi_gpio_9_gpio_io_o 1 2 1 720 490n
preplace netloc axis_red_pitaya_adc_0_adc_clk 1 0 13 0 680 410 720 730 880 1300 850 NJ 850 1910 850 2320 810 2650 730 NJ 730 3280 730 3650 600 NJ 600 4270
preplace netloc axis_red_pitaya_adc_0_adc_csn 1 3 11 NJ 980 NJ 980 NJ 980 NJ 980 NJ 980 NJ 980 NJ 980 NJ 980 NJ 980 4270J 1030 NJ
preplace netloc axis_red_pitaya_dac_0_dac_clk 1 13 1 NJ 890
preplace netloc axis_red_pitaya_dac_0_dac_dat 1 13 1 NJ 970
preplace netloc axis_red_pitaya_dac_0_dac_rst 1 13 1 NJ 910
preplace netloc axis_red_pitaya_dac_0_dac_sel 1 13 1 NJ 930
preplace netloc axis_red_pitaya_dac_0_dac_wrt 1 13 1 NJ 950
preplace netloc clk_wiz_0_clk_out1 1 3 10 NJ 1000 NJ 1000 NJ 1000 NJ 1000 NJ 1000 NJ 1000 NJ 1000 NJ 1000 NJ 1000 4280
preplace netloc clk_wiz_0_locked 1 3 10 NJ 1020 NJ 1020 NJ 1020 NJ 1020 NJ 1020 NJ 1020 NJ 1020 NJ 1020 NJ 1020 4290
preplace netloc daisy_n_i_1 1 0 12 NJ 100 NJ 100 NJ 100 NJ 100 NJ 100 NJ 100 NJ 100 NJ 100 NJ 100 NJ 100 NJ 100 NJ
preplace netloc daisy_p_i_1 1 0 12 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ
preplace netloc exp_p_tri_io_1 1 0 3 NJ 730 NJ 730 NJ
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 10 480 410
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 1 420 570n
preplace netloc util_ds_buf_1_IBUF_OUT 1 12 1 N 80
preplace netloc util_ds_buf_2_OBUF_DS_N 1 13 1 NJ 100
preplace netloc util_ds_buf_2_OBUF_DS_P 1 13 1 NJ 80
preplace netloc GPIOs_gpio_io_o12 1 2 9 700 860 NJ 860 1580J 610 1920J 620 2310J 540 NJ 540 NJ 540 3220J 750 3660J
preplace netloc Input_Processing_M_AXIS 1 4 1 N 690
preplace netloc PI_ctrl_0_M_AXIS 1 6 1 2300 740n
preplace netloc Selector_0_M_AXIS 1 10 1 3590 580n
preplace netloc Voltage_Holder_0_M_AXIS 1 7 1 2640 850n
preplace netloc axis_red_pitaya_adc_0_M_AXIS 1 3 1 1290 620n
preplace netloc processing_system7_0_DDR 1 1 13 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ
preplace netloc processing_system7_0_FIXED_IO 1 1 13 NJ 360 NJ 360 NJ 360 NJ 360 NJ 360 NJ 360 NJ 360 NJ 360 NJ 360 NJ 360 NJ 360 NJ 360 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 420 380n
preplace netloc signal_split_0_M_AXIS_PORT1 1 5 1 1880 670n
preplace netloc signal_split_0_M_AXIS_PORT2 1 5 1 1930 460n
preplace netloc Ramp_0_m_axis 1 6 1 2330 220n
preplace netloc signal_split_1_M_AXIS_PORT1 1 7 3 2640J 550 NJ 550 N
preplace netloc signal_split_1_M_AXIS_PORT2 1 7 1 2640 720n
preplace netloc signal_split_1_M_AXIS_PORT3 1 7 4 NJ 740 NJ 740 NJ 740 3630
preplace netloc signal_split_0_M_AXIS_PORT3 1 5 4 1950 630 2320J 620 NJ 620 NJ
preplace netloc signal_split_2_0_M_AXIS_PORT1 1 9 1 3260 570n
preplace netloc signal_split_2_0_M_AXIS_PORT2 1 9 2 3230 690 3620J
preplace netloc signal_split_2_1_M_AXIS_PORT1 1 9 1 3250 530n
preplace netloc Add_0_M_AXIS 1 8 1 2920 840n
preplace netloc signal_split_2_1_M_AXIS_PORT2 1 9 2 3290 720 3640J
preplace netloc Voltage_Holder_1_M_AXIS 1 11 1 3960 860n
preplace netloc B_Select_0_M_AXIS 1 11 1 3970 700n
preplace netloc Data_b_Pack_0_M_AXIS 1 12 1 N 900
levelinfo -pg 1 -20 210 560 970 1440 1730 2140 2480 2790 3070 3440 3810 4120 4450 4630
pagesize -pg 1 -db -bbox -sgen -190 0 4790 1070
"
}
{
   "da_axi4_cnt":"22",
   "da_clkrst_cnt":"1",
   "da_ps7_cnt":"1"
}
