Fitter Status : Successful - Tue Jun 24 19:15:17 2025
Quartus Prime Version : 20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name : FP_VHDL
Top-level Entity Name : FP_VHDL
Family : MAX 10
Device : 10M50DAF484C7G
Timing Models : Final
Total logic elements : 3,967 / 49,760 ( 8 % )
    Total combinational functions : 3,674 / 49,760 ( 7 % )
    Dedicated logic registers : 814 / 49,760 ( 2 % )
Total registers : 814
Total pins : 41 / 360 ( 11 % )
Total virtual pins : 0
Total memory bits : 768 / 1,677,312 ( < 1 % )
Embedded Multiplier 9-bit elements : 0 / 288 ( 0 % )
Total PLLs : 1 / 4 ( 25 % )
UFM blocks : 0 / 1 ( 0 % )
ADC blocks : 1 / 2 ( 50 % )
