Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Sep 07 20:54:47 2016
| Host         : Compy-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AWGN_FINAL_timing_summary_routed.rpt -rpx AWGN_FINAL_timing_summary_routed.rpx
| Design       : AWGN_FINAL
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.349        0.000                      0                  772        0.053        0.000                      0                  772        4.650        0.000                       0                   391  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk         {0.000 5.000}      10.000          100.000         
  half_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.596        0.000                      0                   17        0.254        0.000                      0                   17        4.650        0.000                       0                     2  
  half_clk          2.663        0.000                      0                  771        0.053        0.000                      0                  771        9.600        0.000                       0                   389  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
half_clk      clk                 0.349        0.000                      0                   16        3.612        0.000                      0                   16  
clk           half_clk            0.596        0.000                      0                   16        3.594        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[9]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 2.669ns (52.433%)  route 2.422ns (47.567%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P29                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.707     0.707 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.541    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.661 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.616     4.277    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.308     4.585 r  out_select_reg/Q
                         net (fo=17, routed)          0.641     5.227    out_select
    SLICE_X41Y196        LUT3 (Prop_lut3_I2_O)        0.053     5.280 r  awgn_out_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.780     7.060    awgn_out_OBUF[9]
    M33                  OBUF (Prop_obuf_I_O)         2.308     9.368 r  awgn_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.368    awgn_out[9]
    M33                                                               r  awgn_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[10]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 2.671ns (53.384%)  route 2.333ns (46.616%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P29                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.707     0.707 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.541    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.661 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.616     4.277    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.308     4.585 r  out_select_reg/Q
                         net (fo=17, routed)          0.478     5.063    out_select
    SLICE_X40Y197        LUT3 (Prop_lut3_I2_O)        0.053     5.116 r  awgn_out_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.855     6.971    awgn_out_OBUF[10]
    M32                  OBUF (Prop_obuf_I_O)         2.310     9.281 r  awgn_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.281    awgn_out[10]
    M32                                                               r  awgn_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.281    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[15]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 2.647ns (53.046%)  route 2.343ns (46.954%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P29                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.707     0.707 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.541    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.661 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.616     4.277    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.308     4.585 r  out_select_reg/Q
                         net (fo=17, routed)          0.475     5.060    out_select
    SLICE_X41Y199        LUT3 (Prop_lut3_I2_O)        0.053     5.113 r  awgn_out_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.869     6.982    awgn_out_OBUF[15]
    U27                  OBUF (Prop_obuf_I_O)         2.286     9.268 r  awgn_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.268    awgn_out[15]
    U27                                                               r  awgn_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[4]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 2.663ns (53.449%)  route 2.319ns (46.551%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P29                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.707     0.707 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.541    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.661 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.616     4.277    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.308     4.585 r  out_select_reg/Q
                         net (fo=17, routed)          0.588     5.173    out_select
    SLICE_X40Y196        LUT3 (Prop_lut3_I2_O)        0.053     5.226 r  awgn_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.732     6.958    awgn_out_OBUF[4]
    U33                  OBUF (Prop_obuf_I_O)         2.302     9.260 r  awgn_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.260    awgn_out[4]
    U33                                                               r  awgn_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[3]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 2.663ns (53.805%)  route 2.286ns (46.195%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P29                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.707     0.707 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.541    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.661 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.616     4.277    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.308     4.585 r  out_select_reg/Q
                         net (fo=17, routed)          0.590     5.175    out_select
    SLICE_X40Y196        LUT3 (Prop_lut3_I2_O)        0.053     5.228 r  awgn_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.697     6.925    awgn_out_OBUF[3]
    T34                  OBUF (Prop_obuf_I_O)         2.302     9.227 r  awgn_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.227    awgn_out[3]
    T34                                                               r  awgn_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[0]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 2.773ns (56.474%)  route 2.137ns (43.526%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P29                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.707     0.707 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.541    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.661 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.616     4.277    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.308     4.585 r  out_select_reg/Q
                         net (fo=17, routed)          0.529     5.114    out_select
    SLICE_X40Y199        LUT3 (Prop_lut3_I2_O)        0.065     5.179 r  awgn_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.609     6.788    awgn_out_OBUF[0]
    U23                  OBUF (Prop_obuf_I_O)         2.400     9.188 r  awgn_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.188    awgn_out[0]
    U23                                                               r  awgn_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[12]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 2.652ns (54.127%)  route 2.248ns (45.873%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P29                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.707     0.707 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.541    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.661 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.616     4.277    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.308     4.585 r  out_select_reg/Q
                         net (fo=17, routed)          0.380     4.966    out_select
    SLICE_X41Y197        LUT3 (Prop_lut3_I2_O)        0.053     5.019 r  awgn_out_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.868     6.886    awgn_out_OBUF[12]
    P32                  OBUF (Prop_obuf_I_O)         2.291     9.177 r  awgn_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.177    awgn_out[12]
    P32                                                               r  awgn_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[8]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 2.661ns (54.323%)  route 2.238ns (45.677%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P29                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.707     0.707 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.541    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.661 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.616     4.277    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.308     4.585 r  out_select_reg/Q
                         net (fo=17, routed)          0.492     5.078    out_select
    SLICE_X41Y196        LUT3 (Prop_lut3_I2_O)        0.053     5.131 r  awgn_out_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.745     6.876    awgn_out_OBUF[8]
    T33                  OBUF (Prop_obuf_I_O)         2.300     9.176 r  awgn_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.176    awgn_out[8]
    T33                                                               r  awgn_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[14]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 2.626ns (53.634%)  route 2.270ns (46.366%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P29                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.707     0.707 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.541    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.661 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.616     4.277    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.308     4.585 r  out_select_reg/Q
                         net (fo=17, routed)          0.498     5.083    out_select
    SLICE_X43Y201        LUT3 (Prop_lut3_I2_O)        0.053     5.136 r  awgn_out_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.772     6.908    awgn_out_OBUF[14]
    U25                  OBUF (Prop_obuf_I_O)         2.265     9.173 r  awgn_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.173    awgn_out[14]
    U25                                                               r  awgn_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[6]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 2.668ns (54.528%)  route 2.225ns (45.472%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P29                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.707     0.707 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.541    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.661 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.616     4.277    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.308     4.585 r  out_select_reg/Q
                         net (fo=17, routed)          0.510     5.096    out_select
    SLICE_X40Y196        LUT3 (Prop_lut3_I2_O)        0.053     5.149 r  awgn_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.715     6.863    awgn_out_OBUF[6]
    N33                  OBUF (Prop_obuf_I_O)         2.307     9.170 r  awgn_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.170    awgn_out[6]
    N33                                                               r  awgn_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  0.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_select_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.146ns (42.855%)  route 0.195ns (57.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P29                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.108     0.108 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.821    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.847 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.673     1.520    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.118     1.638 f  out_select_reg/Q
                         net (fo=17, routed)          0.195     1.833    out_select
    SLICE_X40Y199        LUT1 (Prop_lut1_I0_O)        0.028     1.861 r  out_select_i_1/O
                         net (fo=1, routed)           0.000     1.861    out_select_i_1_n_0
    SLICE_X40Y199        FDRE                                         r  out_select_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P29                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.053    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.083 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.876     1.959    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
                         clock pessimism             -0.439     1.520    
    SLICE_X40Y199        FDRE (Hold_fdre_C_D)         0.087     1.607    out_select_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             3.594ns  (arrival time - required time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[2]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 1.282ns (61.793%)  route 0.792ns (38.207%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P29                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.108     0.108 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.821    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.847 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.673     1.520    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.118     1.638 r  out_select_reg/Q
                         net (fo=17, routed)          0.196     1.834    out_select
    SLICE_X40Y199        LUT3 (Prop_lut3_I2_O)        0.028     1.862 r  awgn_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.597     2.459    awgn_out_OBUF[2]
    R33                  OBUF (Prop_obuf_I_O)         1.136     3.594 r  awgn_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.594    awgn_out[2]
    R33                                                               r  awgn_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.594    
  -------------------------------------------------------------------
                         slack                                  3.594    

Slack (MET) :             3.603ns  (arrival time - required time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[1]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 1.287ns (61.780%)  route 0.796ns (38.220%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P29                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.108     0.108 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.821    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.847 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.673     1.520    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.118     1.638 r  out_select_reg/Q
                         net (fo=17, routed)          0.252     1.890    out_select
    SLICE_X40Y199        LUT3 (Prop_lut3_I2_O)        0.028     1.918 r  awgn_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.544     2.462    awgn_out_OBUF[1]
    P34                  OBUF (Prop_obuf_I_O)         1.141     3.603 r  awgn_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.603    awgn_out[1]
    P34                                                               r  awgn_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.603    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.615ns  (arrival time - required time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[7]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 1.280ns (61.120%)  route 0.814ns (38.880%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P29                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.108     0.108 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.821    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.847 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.673     1.520    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.118     1.638 r  out_select_reg/Q
                         net (fo=17, routed)          0.317     1.955    out_select
    SLICE_X45Y201        LUT3 (Prop_lut3_I2_O)        0.028     1.983 r  awgn_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.498     2.481    awgn_out_OBUF[7]
    R34                  OBUF (Prop_obuf_I_O)         1.134     3.615 r  awgn_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.615    awgn_out[7]
    R34                                                               r  awgn_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.623ns  (arrival time - required time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[13]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 1.240ns (58.976%)  route 0.863ns (41.024%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P29                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.108     0.108 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.821    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.847 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.673     1.520    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.118     1.638 r  out_select_reg/Q
                         net (fo=17, routed)          0.467     2.106    out_select
    SLICE_X47Y213        LUT3 (Prop_lut3_I2_O)        0.028     2.134 r  awgn_out_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.529    awgn_out_OBUF[13]
    T26                  OBUF (Prop_obuf_I_O)         1.094     3.623 r  awgn_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.623    awgn_out[13]
    T26                                                               r  awgn_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.623    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             3.628ns  (arrival time - required time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[0]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 1.304ns (61.878%)  route 0.803ns (38.122%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P29                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.108     0.108 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.821    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.847 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.673     1.520    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.118     1.638 r  out_select_reg/Q
                         net (fo=17, routed)          0.252     1.890    out_select
    SLICE_X40Y199        LUT3 (Prop_lut3_I2_O)        0.027     1.917 r  awgn_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.552     2.469    awgn_out_OBUF[0]
    U23                  OBUF (Prop_obuf_I_O)         1.159     3.628 r  awgn_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.628    awgn_out[0]
    U23                                                               r  awgn_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.628    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.642ns  (arrival time - required time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[11]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 1.273ns (60.005%)  route 0.849ns (39.995%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P29                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.108     0.108 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.821    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.847 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.673     1.520    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.118     1.638 r  out_select_reg/Q
                         net (fo=17, routed)          0.458     2.096    out_select
    SLICE_X46Y211        LUT3 (Prop_lut3_I2_O)        0.028     2.124 r  awgn_out_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.391     2.515    awgn_out_OBUF[11]
    N32                  OBUF (Prop_obuf_I_O)         1.127     3.642 r  awgn_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.642    awgn_out[11]
    N32                                                               r  awgn_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.642    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.670ns  (arrival time - required time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[14]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 1.245ns (57.903%)  route 0.905ns (42.097%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P29                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.108     0.108 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.821    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.847 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.673     1.520    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.118     1.638 r  out_select_reg/Q
                         net (fo=17, routed)          0.243     1.881    out_select
    SLICE_X43Y201        LUT3 (Prop_lut3_I2_O)        0.028     1.909 r  awgn_out_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.662     2.571    awgn_out_OBUF[14]
    U25                  OBUF (Prop_obuf_I_O)         1.099     3.670 r  awgn_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.670    awgn_out[14]
    U25                                                               r  awgn_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.670    
  -------------------------------------------------------------------
                         slack                                  3.670    

Slack (MET) :             3.680ns  (arrival time - required time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[5]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 1.286ns (59.549%)  route 0.873ns (40.451%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P29                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.108     0.108 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.821    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.847 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.673     1.520    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.118     1.638 r  out_select_reg/Q
                         net (fo=17, routed)          0.244     1.882    out_select
    SLICE_X40Y197        LUT3 (Prop_lut3_I2_O)        0.028     1.910 r  awgn_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.630     2.540    awgn_out_OBUF[5]
    N34                  OBUF (Prop_obuf_I_O)         1.140     3.680 r  awgn_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.680    awgn_out[5]
    N34                                                               r  awgn_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.680    
  -------------------------------------------------------------------
                         slack                                  3.680    

Slack (MET) :             3.689ns  (arrival time - required time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[12]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.271ns (58.604%)  route 0.898ns (41.396%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P29                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.108     0.108 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.821    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.847 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.673     1.520    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.118     1.638 r  out_select_reg/Q
                         net (fo=17, routed)          0.202     1.841    out_select
    SLICE_X41Y197        LUT3 (Prop_lut3_I2_O)        0.028     1.869 r  awgn_out_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.696     2.564    awgn_out_OBUF[12]
    P32                  OBUF (Prop_obuf_I_O)         1.125     3.689 r  awgn_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.689    awgn_out[12]
    P32                                                               r  awgn_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  3.689    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y17  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X40Y199   out_select_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X40Y199   out_select_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X40Y199   out_select_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X40Y199   out_select_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X40Y199   out_select_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  half_clk
  To Clock:  half_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 log_module/xx_bt__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            log_module/ye_temp_reg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (half_clk rise@20.000ns - half_clk rise@0.000ns)
  Data Path Delay:        17.276ns  (logic 13.095ns (75.797%)  route 4.181ns (24.203%))
  Logic Levels:           33  (CARRY4=26 DSP48E1=3 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.963ns = ( 23.963 - 20.000 ) 
    Source Clock Delay      (SCD):    4.341ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.671     4.341    log_module/half_clk_IBUF_BUFG
    DSP48_X2Y73          DSP48E1                                      r  log_module/xx_bt__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y73          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.564     7.905 r  log_module/xx_bt__2/PCOUT[47]
                         net (fo=1, routed)           0.000     7.905    log_module/xx_bt__2_n_106
    DSP48_X2Y74          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.286     9.191 r  log_module/xx_bt__3/P[2]
                         net (fo=2, routed)           1.162    10.353    log_module/p_2_in[19]
    SLICE_X31Y175        LUT2 (Prop_lut2_I0_O)        0.053    10.406 r  log_module/xxc2t_i_85/O
                         net (fo=1, routed)           0.000    10.406    log_module/xxc2t_i_85_n_0
    SLICE_X31Y175        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    10.639 r  log_module/xxc2t_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.639    log_module/xxc2t_i_80_n_0
    SLICE_X31Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.697 r  log_module/xxc2t_i_75/CO[3]
                         net (fo=1, routed)           0.000    10.697    log_module/xxc2t_i_75_n_0
    SLICE_X31Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.755 r  log_module/xxc2t_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.755    log_module/xxc2t_i_70_n_0
    SLICE_X31Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.813 r  log_module/xxc2t_i_65/CO[3]
                         net (fo=1, routed)           0.000    10.813    log_module/xxc2t_i_65_n_0
    SLICE_X31Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.871 r  log_module/xxc2t_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.871    log_module/xxc2t_i_60_n_0
    SLICE_X31Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.929 r  log_module/xxc2t_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.929    log_module/xxc2t_i_31_n_0
    SLICE_X31Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.987 r  log_module/xxc2t_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.987    log_module/xxc2t_i_22_n_0
    SLICE_X31Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.045 r  log_module/xxc2t_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.045    log_module/xxc2t_i_30_n_0
    SLICE_X31Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.103 r  log_module/xxc2t_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.103    log_module/xxc2t_i_29_n_0
    SLICE_X31Y184        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.316 r  log_module/xxc2t_i_28/O[1]
                         net (fo=1, routed)           0.455    11.771    log_module/p_0_in0_in[13]
    SLICE_X33Y184        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.476    12.247 r  log_module/xxc2t_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.247    log_module/xxc2t_i_2_n_0
    SLICE_X33Y185        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    12.386 r  log_module/xxc2t_i_1/O[0]
                         net (fo=1, routed)           0.503    12.888    log_module/xx_b[16]
    DSP48_X1Y75          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.523    16.411 r  log_module/xxc2t/PCOUT[47]
                         net (fo=1, routed)           0.000    16.411    log_module/xxc2t_n_106
    DSP48_X1Y76          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    17.697 f  log_module/xxc2t__0/P[0]
                         net (fo=1, routed)           0.733    18.430    log_module/xxc2t__0_n_105
    SLICE_X32Y185        LUT1 (Prop_lut1_I0_O)        0.053    18.483 r  log_module/ye_temp_reg[7]_i_15/O
                         net (fo=1, routed)           0.000    18.483    log_module/ye_temp_reg[7]_i_15_n_0
    SLICE_X32Y185        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    18.780 r  log_module/ye_temp_reg_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.780    log_module/ye_temp_reg_reg[7]_i_11_n_0
    SLICE_X32Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.840 r  log_module/ye_temp_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.840    log_module/ye_temp_reg_reg[11]_i_11_n_0
    SLICE_X32Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.900 r  log_module/ye_temp_reg_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.900    log_module/ye_temp_reg_reg[15]_i_11_n_0
    SLICE_X32Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.960 r  log_module/ye_temp_reg_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.960    log_module/ye_temp_reg_reg[19]_i_11_n_0
    SLICE_X32Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.020 r  log_module/ye_temp_reg_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.020    log_module/ye_temp_reg_reg[23]_i_11_n_0
    SLICE_X32Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.080 r  log_module/ye_temp_reg_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.080    log_module/ye_temp_reg_reg[31]_i_10_n_0
    SLICE_X32Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.140 r  log_module/ye_temp_reg_reg[35]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.140    log_module/ye_temp_reg_reg[35]_i_11_n_0
    SLICE_X32Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.200 r  log_module/ye_temp_reg_reg[39]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.200    log_module/ye_temp_reg_reg[39]_i_11_n_0
    SLICE_X32Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.260 r  log_module/ye_temp_reg_reg[43]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.260    log_module/ye_temp_reg_reg[43]_i_11_n_0
    SLICE_X32Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    19.395 r  log_module/ye_temp_reg_reg[59]_i_7/O[0]
                         net (fo=36, routed)          0.856    20.252    log_module/xxc2p[40]
    SLICE_X35Y189        LUT3 (Prop_lut3_I0_O)        0.166    20.418 r  log_module/ye_temp_reg[47]_i_2/O
                         net (fo=2, routed)           0.472    20.890    log_module/ye_temp_reg[47]_i_2_n_0
    SLICE_X35Y189        LUT4 (Prop_lut4_I3_O)        0.165    21.055 r  log_module/ye_temp_reg[47]_i_6/O
                         net (fo=1, routed)           0.000    21.055    log_module/ye_temp_reg[47]_i_6_n_0
    SLICE_X35Y189        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    21.288 r  log_module/ye_temp_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.288    log_module/ye_temp_reg_reg[47]_i_1_n_0
    SLICE_X35Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.346 r  log_module/ye_temp_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.346    log_module/ye_temp_reg_reg[51]_i_1_n_0
    SLICE_X35Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.404 r  log_module/ye_temp_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.404    log_module/ye_temp_reg_reg[55]_i_1_n_0
    SLICE_X35Y192        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    21.617 r  log_module/ye_temp_reg_reg[59]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.617    log_module/ye_temp[57]
    SLICE_X35Y192        FDRE                                         r  log_module/ye_temp_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                     20.000    20.000 r  
    R31                                               0.000    20.000 r  half_clk (IN)
                         net (fo=0)                   0.000    20.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.590    20.590 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.747    22.337    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    22.450 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.513    23.963    log_module/half_clk_IBUF_BUFG
    SLICE_X35Y192        FDRE                                         r  log_module/ye_temp_reg_reg[57]/C
                         clock pessimism              0.301    24.264    
                         clock uncertainty           -0.035    24.229    
    SLICE_X35Y192        FDRE (Setup_fdre_C_D)        0.051    24.280    log_module/ye_temp_reg_reg[57]
  -------------------------------------------------------------------
                         required time                         24.280    
                         arrival time                         -21.617    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.697ns  (required time - arrival time)
  Source:                 log_module/xx_bt__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            log_module/ye_temp_reg_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (half_clk rise@20.000ns - half_clk rise@0.000ns)
  Data Path Delay:        17.242ns  (logic 13.061ns (75.750%)  route 4.181ns (24.250%))
  Logic Levels:           33  (CARRY4=26 DSP48E1=3 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.963ns = ( 23.963 - 20.000 ) 
    Source Clock Delay      (SCD):    4.341ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.671     4.341    log_module/half_clk_IBUF_BUFG
    DSP48_X2Y73          DSP48E1                                      r  log_module/xx_bt__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y73          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.564     7.905 r  log_module/xx_bt__2/PCOUT[47]
                         net (fo=1, routed)           0.000     7.905    log_module/xx_bt__2_n_106
    DSP48_X2Y74          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.286     9.191 r  log_module/xx_bt__3/P[2]
                         net (fo=2, routed)           1.162    10.353    log_module/p_2_in[19]
    SLICE_X31Y175        LUT2 (Prop_lut2_I0_O)        0.053    10.406 r  log_module/xxc2t_i_85/O
                         net (fo=1, routed)           0.000    10.406    log_module/xxc2t_i_85_n_0
    SLICE_X31Y175        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    10.639 r  log_module/xxc2t_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.639    log_module/xxc2t_i_80_n_0
    SLICE_X31Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.697 r  log_module/xxc2t_i_75/CO[3]
                         net (fo=1, routed)           0.000    10.697    log_module/xxc2t_i_75_n_0
    SLICE_X31Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.755 r  log_module/xxc2t_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.755    log_module/xxc2t_i_70_n_0
    SLICE_X31Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.813 r  log_module/xxc2t_i_65/CO[3]
                         net (fo=1, routed)           0.000    10.813    log_module/xxc2t_i_65_n_0
    SLICE_X31Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.871 r  log_module/xxc2t_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.871    log_module/xxc2t_i_60_n_0
    SLICE_X31Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.929 r  log_module/xxc2t_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.929    log_module/xxc2t_i_31_n_0
    SLICE_X31Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.987 r  log_module/xxc2t_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.987    log_module/xxc2t_i_22_n_0
    SLICE_X31Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.045 r  log_module/xxc2t_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.045    log_module/xxc2t_i_30_n_0
    SLICE_X31Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.103 r  log_module/xxc2t_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.103    log_module/xxc2t_i_29_n_0
    SLICE_X31Y184        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.316 r  log_module/xxc2t_i_28/O[1]
                         net (fo=1, routed)           0.455    11.771    log_module/p_0_in0_in[13]
    SLICE_X33Y184        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.476    12.247 r  log_module/xxc2t_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.247    log_module/xxc2t_i_2_n_0
    SLICE_X33Y185        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    12.386 r  log_module/xxc2t_i_1/O[0]
                         net (fo=1, routed)           0.503    12.888    log_module/xx_b[16]
    DSP48_X1Y75          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.523    16.411 r  log_module/xxc2t/PCOUT[47]
                         net (fo=1, routed)           0.000    16.411    log_module/xxc2t_n_106
    DSP48_X1Y76          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    17.697 f  log_module/xxc2t__0/P[0]
                         net (fo=1, routed)           0.733    18.430    log_module/xxc2t__0_n_105
    SLICE_X32Y185        LUT1 (Prop_lut1_I0_O)        0.053    18.483 r  log_module/ye_temp_reg[7]_i_15/O
                         net (fo=1, routed)           0.000    18.483    log_module/ye_temp_reg[7]_i_15_n_0
    SLICE_X32Y185        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    18.780 r  log_module/ye_temp_reg_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.780    log_module/ye_temp_reg_reg[7]_i_11_n_0
    SLICE_X32Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.840 r  log_module/ye_temp_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.840    log_module/ye_temp_reg_reg[11]_i_11_n_0
    SLICE_X32Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.900 r  log_module/ye_temp_reg_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.900    log_module/ye_temp_reg_reg[15]_i_11_n_0
    SLICE_X32Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.960 r  log_module/ye_temp_reg_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.960    log_module/ye_temp_reg_reg[19]_i_11_n_0
    SLICE_X32Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.020 r  log_module/ye_temp_reg_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.020    log_module/ye_temp_reg_reg[23]_i_11_n_0
    SLICE_X32Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.080 r  log_module/ye_temp_reg_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.080    log_module/ye_temp_reg_reg[31]_i_10_n_0
    SLICE_X32Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.140 r  log_module/ye_temp_reg_reg[35]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.140    log_module/ye_temp_reg_reg[35]_i_11_n_0
    SLICE_X32Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.200 r  log_module/ye_temp_reg_reg[39]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.200    log_module/ye_temp_reg_reg[39]_i_11_n_0
    SLICE_X32Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.260 r  log_module/ye_temp_reg_reg[43]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.260    log_module/ye_temp_reg_reg[43]_i_11_n_0
    SLICE_X32Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    19.395 r  log_module/ye_temp_reg_reg[59]_i_7/O[0]
                         net (fo=36, routed)          0.856    20.252    log_module/xxc2p[40]
    SLICE_X35Y189        LUT3 (Prop_lut3_I0_O)        0.166    20.418 r  log_module/ye_temp_reg[47]_i_2/O
                         net (fo=2, routed)           0.472    20.890    log_module/ye_temp_reg[47]_i_2_n_0
    SLICE_X35Y189        LUT4 (Prop_lut4_I3_O)        0.165    21.055 r  log_module/ye_temp_reg[47]_i_6/O
                         net (fo=1, routed)           0.000    21.055    log_module/ye_temp_reg[47]_i_6_n_0
    SLICE_X35Y189        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    21.288 r  log_module/ye_temp_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.288    log_module/ye_temp_reg_reg[47]_i_1_n_0
    SLICE_X35Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.346 r  log_module/ye_temp_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.346    log_module/ye_temp_reg_reg[51]_i_1_n_0
    SLICE_X35Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.404 r  log_module/ye_temp_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.404    log_module/ye_temp_reg_reg[55]_i_1_n_0
    SLICE_X35Y192        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    21.583 r  log_module/ye_temp_reg_reg[59]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.583    log_module/ye_temp[59]
    SLICE_X35Y192        FDRE                                         r  log_module/ye_temp_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                     20.000    20.000 r  
    R31                                               0.000    20.000 r  half_clk (IN)
                         net (fo=0)                   0.000    20.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.590    20.590 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.747    22.337    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    22.450 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.513    23.963    log_module/half_clk_IBUF_BUFG
    SLICE_X35Y192        FDRE                                         r  log_module/ye_temp_reg_reg[59]/C
                         clock pessimism              0.301    24.264    
                         clock uncertainty           -0.035    24.229    
    SLICE_X35Y192        FDRE (Setup_fdre_C_D)        0.051    24.280    log_module/ye_temp_reg_reg[59]
  -------------------------------------------------------------------
                         required time                         24.280    
                         arrival time                         -21.583    
  -------------------------------------------------------------------
                         slack                                  2.697    

Slack (MET) :             2.721ns  (required time - arrival time)
  Source:                 log_module/xx_bt__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            log_module/ye_temp_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (half_clk rise@20.000ns - half_clk rise@0.000ns)
  Data Path Delay:        17.218ns  (logic 13.037ns (75.716%)  route 4.181ns (24.284%))
  Logic Levels:           32  (CARRY4=25 DSP48E1=3 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.963ns = ( 23.963 - 20.000 ) 
    Source Clock Delay      (SCD):    4.341ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.671     4.341    log_module/half_clk_IBUF_BUFG
    DSP48_X2Y73          DSP48E1                                      r  log_module/xx_bt__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y73          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.564     7.905 r  log_module/xx_bt__2/PCOUT[47]
                         net (fo=1, routed)           0.000     7.905    log_module/xx_bt__2_n_106
    DSP48_X2Y74          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.286     9.191 r  log_module/xx_bt__3/P[2]
                         net (fo=2, routed)           1.162    10.353    log_module/p_2_in[19]
    SLICE_X31Y175        LUT2 (Prop_lut2_I0_O)        0.053    10.406 r  log_module/xxc2t_i_85/O
                         net (fo=1, routed)           0.000    10.406    log_module/xxc2t_i_85_n_0
    SLICE_X31Y175        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    10.639 r  log_module/xxc2t_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.639    log_module/xxc2t_i_80_n_0
    SLICE_X31Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.697 r  log_module/xxc2t_i_75/CO[3]
                         net (fo=1, routed)           0.000    10.697    log_module/xxc2t_i_75_n_0
    SLICE_X31Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.755 r  log_module/xxc2t_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.755    log_module/xxc2t_i_70_n_0
    SLICE_X31Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.813 r  log_module/xxc2t_i_65/CO[3]
                         net (fo=1, routed)           0.000    10.813    log_module/xxc2t_i_65_n_0
    SLICE_X31Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.871 r  log_module/xxc2t_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.871    log_module/xxc2t_i_60_n_0
    SLICE_X31Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.929 r  log_module/xxc2t_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.929    log_module/xxc2t_i_31_n_0
    SLICE_X31Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.987 r  log_module/xxc2t_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.987    log_module/xxc2t_i_22_n_0
    SLICE_X31Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.045 r  log_module/xxc2t_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.045    log_module/xxc2t_i_30_n_0
    SLICE_X31Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.103 r  log_module/xxc2t_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.103    log_module/xxc2t_i_29_n_0
    SLICE_X31Y184        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.316 r  log_module/xxc2t_i_28/O[1]
                         net (fo=1, routed)           0.455    11.771    log_module/p_0_in0_in[13]
    SLICE_X33Y184        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.476    12.247 r  log_module/xxc2t_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.247    log_module/xxc2t_i_2_n_0
    SLICE_X33Y185        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    12.386 r  log_module/xxc2t_i_1/O[0]
                         net (fo=1, routed)           0.503    12.888    log_module/xx_b[16]
    DSP48_X1Y75          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.523    16.411 r  log_module/xxc2t/PCOUT[47]
                         net (fo=1, routed)           0.000    16.411    log_module/xxc2t_n_106
    DSP48_X1Y76          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    17.697 f  log_module/xxc2t__0/P[0]
                         net (fo=1, routed)           0.733    18.430    log_module/xxc2t__0_n_105
    SLICE_X32Y185        LUT1 (Prop_lut1_I0_O)        0.053    18.483 r  log_module/ye_temp_reg[7]_i_15/O
                         net (fo=1, routed)           0.000    18.483    log_module/ye_temp_reg[7]_i_15_n_0
    SLICE_X32Y185        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    18.780 r  log_module/ye_temp_reg_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.780    log_module/ye_temp_reg_reg[7]_i_11_n_0
    SLICE_X32Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.840 r  log_module/ye_temp_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.840    log_module/ye_temp_reg_reg[11]_i_11_n_0
    SLICE_X32Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.900 r  log_module/ye_temp_reg_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.900    log_module/ye_temp_reg_reg[15]_i_11_n_0
    SLICE_X32Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.960 r  log_module/ye_temp_reg_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.960    log_module/ye_temp_reg_reg[19]_i_11_n_0
    SLICE_X32Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.020 r  log_module/ye_temp_reg_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.020    log_module/ye_temp_reg_reg[23]_i_11_n_0
    SLICE_X32Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.080 r  log_module/ye_temp_reg_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.080    log_module/ye_temp_reg_reg[31]_i_10_n_0
    SLICE_X32Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.140 r  log_module/ye_temp_reg_reg[35]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.140    log_module/ye_temp_reg_reg[35]_i_11_n_0
    SLICE_X32Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.200 r  log_module/ye_temp_reg_reg[39]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.200    log_module/ye_temp_reg_reg[39]_i_11_n_0
    SLICE_X32Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.260 r  log_module/ye_temp_reg_reg[43]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.260    log_module/ye_temp_reg_reg[43]_i_11_n_0
    SLICE_X32Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    19.395 r  log_module/ye_temp_reg_reg[59]_i_7/O[0]
                         net (fo=36, routed)          0.856    20.252    log_module/xxc2p[40]
    SLICE_X35Y189        LUT3 (Prop_lut3_I0_O)        0.166    20.418 r  log_module/ye_temp_reg[47]_i_2/O
                         net (fo=2, routed)           0.472    20.890    log_module/ye_temp_reg[47]_i_2_n_0
    SLICE_X35Y189        LUT4 (Prop_lut4_I3_O)        0.165    21.055 r  log_module/ye_temp_reg[47]_i_6/O
                         net (fo=1, routed)           0.000    21.055    log_module/ye_temp_reg[47]_i_6_n_0
    SLICE_X35Y189        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    21.288 r  log_module/ye_temp_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.288    log_module/ye_temp_reg_reg[47]_i_1_n_0
    SLICE_X35Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.346 r  log_module/ye_temp_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.346    log_module/ye_temp_reg_reg[51]_i_1_n_0
    SLICE_X35Y191        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    21.559 r  log_module/ye_temp_reg_reg[55]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.559    log_module/ye_temp[53]
    SLICE_X35Y191        FDRE                                         r  log_module/ye_temp_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                     20.000    20.000 r  
    R31                                               0.000    20.000 r  half_clk (IN)
                         net (fo=0)                   0.000    20.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.590    20.590 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.747    22.337    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    22.450 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.513    23.963    log_module/half_clk_IBUF_BUFG
    SLICE_X35Y191        FDRE                                         r  log_module/ye_temp_reg_reg[53]/C
                         clock pessimism              0.301    24.264    
                         clock uncertainty           -0.035    24.229    
    SLICE_X35Y191        FDRE (Setup_fdre_C_D)        0.051    24.280    log_module/ye_temp_reg_reg[53]
  -------------------------------------------------------------------
                         required time                         24.280    
                         arrival time                         -21.559    
  -------------------------------------------------------------------
                         slack                                  2.721    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 log_module/xx_bt__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            log_module/ye_temp_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (half_clk rise@20.000ns - half_clk rise@0.000ns)
  Data Path Delay:        17.202ns  (logic 13.021ns (75.693%)  route 4.181ns (24.307%))
  Logic Levels:           33  (CARRY4=26 DSP48E1=3 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.963ns = ( 23.963 - 20.000 ) 
    Source Clock Delay      (SCD):    4.341ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.671     4.341    log_module/half_clk_IBUF_BUFG
    DSP48_X2Y73          DSP48E1                                      r  log_module/xx_bt__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y73          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.564     7.905 r  log_module/xx_bt__2/PCOUT[47]
                         net (fo=1, routed)           0.000     7.905    log_module/xx_bt__2_n_106
    DSP48_X2Y74          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.286     9.191 r  log_module/xx_bt__3/P[2]
                         net (fo=2, routed)           1.162    10.353    log_module/p_2_in[19]
    SLICE_X31Y175        LUT2 (Prop_lut2_I0_O)        0.053    10.406 r  log_module/xxc2t_i_85/O
                         net (fo=1, routed)           0.000    10.406    log_module/xxc2t_i_85_n_0
    SLICE_X31Y175        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    10.639 r  log_module/xxc2t_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.639    log_module/xxc2t_i_80_n_0
    SLICE_X31Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.697 r  log_module/xxc2t_i_75/CO[3]
                         net (fo=1, routed)           0.000    10.697    log_module/xxc2t_i_75_n_0
    SLICE_X31Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.755 r  log_module/xxc2t_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.755    log_module/xxc2t_i_70_n_0
    SLICE_X31Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.813 r  log_module/xxc2t_i_65/CO[3]
                         net (fo=1, routed)           0.000    10.813    log_module/xxc2t_i_65_n_0
    SLICE_X31Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.871 r  log_module/xxc2t_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.871    log_module/xxc2t_i_60_n_0
    SLICE_X31Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.929 r  log_module/xxc2t_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.929    log_module/xxc2t_i_31_n_0
    SLICE_X31Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.987 r  log_module/xxc2t_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.987    log_module/xxc2t_i_22_n_0
    SLICE_X31Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.045 r  log_module/xxc2t_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.045    log_module/xxc2t_i_30_n_0
    SLICE_X31Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.103 r  log_module/xxc2t_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.103    log_module/xxc2t_i_29_n_0
    SLICE_X31Y184        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.316 r  log_module/xxc2t_i_28/O[1]
                         net (fo=1, routed)           0.455    11.771    log_module/p_0_in0_in[13]
    SLICE_X33Y184        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.476    12.247 r  log_module/xxc2t_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.247    log_module/xxc2t_i_2_n_0
    SLICE_X33Y185        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    12.386 r  log_module/xxc2t_i_1/O[0]
                         net (fo=1, routed)           0.503    12.888    log_module/xx_b[16]
    DSP48_X1Y75          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.523    16.411 r  log_module/xxc2t/PCOUT[47]
                         net (fo=1, routed)           0.000    16.411    log_module/xxc2t_n_106
    DSP48_X1Y76          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    17.697 f  log_module/xxc2t__0/P[0]
                         net (fo=1, routed)           0.733    18.430    log_module/xxc2t__0_n_105
    SLICE_X32Y185        LUT1 (Prop_lut1_I0_O)        0.053    18.483 r  log_module/ye_temp_reg[7]_i_15/O
                         net (fo=1, routed)           0.000    18.483    log_module/ye_temp_reg[7]_i_15_n_0
    SLICE_X32Y185        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    18.780 r  log_module/ye_temp_reg_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.780    log_module/ye_temp_reg_reg[7]_i_11_n_0
    SLICE_X32Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.840 r  log_module/ye_temp_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.840    log_module/ye_temp_reg_reg[11]_i_11_n_0
    SLICE_X32Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.900 r  log_module/ye_temp_reg_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.900    log_module/ye_temp_reg_reg[15]_i_11_n_0
    SLICE_X32Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.960 r  log_module/ye_temp_reg_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.960    log_module/ye_temp_reg_reg[19]_i_11_n_0
    SLICE_X32Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.020 r  log_module/ye_temp_reg_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.020    log_module/ye_temp_reg_reg[23]_i_11_n_0
    SLICE_X32Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.080 r  log_module/ye_temp_reg_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.080    log_module/ye_temp_reg_reg[31]_i_10_n_0
    SLICE_X32Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.140 r  log_module/ye_temp_reg_reg[35]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.140    log_module/ye_temp_reg_reg[35]_i_11_n_0
    SLICE_X32Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.200 r  log_module/ye_temp_reg_reg[39]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.200    log_module/ye_temp_reg_reg[39]_i_11_n_0
    SLICE_X32Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.260 r  log_module/ye_temp_reg_reg[43]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.260    log_module/ye_temp_reg_reg[43]_i_11_n_0
    SLICE_X32Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    19.395 r  log_module/ye_temp_reg_reg[59]_i_7/O[0]
                         net (fo=36, routed)          0.856    20.252    log_module/xxc2p[40]
    SLICE_X35Y189        LUT3 (Prop_lut3_I0_O)        0.166    20.418 r  log_module/ye_temp_reg[47]_i_2/O
                         net (fo=2, routed)           0.472    20.890    log_module/ye_temp_reg[47]_i_2_n_0
    SLICE_X35Y189        LUT4 (Prop_lut4_I3_O)        0.165    21.055 r  log_module/ye_temp_reg[47]_i_6/O
                         net (fo=1, routed)           0.000    21.055    log_module/ye_temp_reg[47]_i_6_n_0
    SLICE_X35Y189        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    21.288 r  log_module/ye_temp_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.288    log_module/ye_temp_reg_reg[47]_i_1_n_0
    SLICE_X35Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.346 r  log_module/ye_temp_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.346    log_module/ye_temp_reg_reg[51]_i_1_n_0
    SLICE_X35Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.404 r  log_module/ye_temp_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.404    log_module/ye_temp_reg_reg[55]_i_1_n_0
    SLICE_X35Y192        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    21.543 r  log_module/ye_temp_reg_reg[59]_i_1/O[0]
                         net (fo=1, routed)           0.000    21.543    log_module/ye_temp[56]
    SLICE_X35Y192        FDRE                                         r  log_module/ye_temp_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                     20.000    20.000 r  
    R31                                               0.000    20.000 r  half_clk (IN)
                         net (fo=0)                   0.000    20.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.590    20.590 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.747    22.337    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    22.450 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.513    23.963    log_module/half_clk_IBUF_BUFG
    SLICE_X35Y192        FDRE                                         r  log_module/ye_temp_reg_reg[56]/C
                         clock pessimism              0.301    24.264    
                         clock uncertainty           -0.035    24.229    
    SLICE_X35Y192        FDRE (Setup_fdre_C_D)        0.051    24.280    log_module/ye_temp_reg_reg[56]
  -------------------------------------------------------------------
                         required time                         24.280    
                         arrival time                         -21.543    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 log_module/xx_bt__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            log_module/ye_temp_reg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (half_clk rise@20.000ns - half_clk rise@0.000ns)
  Data Path Delay:        17.199ns  (logic 13.018ns (75.689%)  route 4.181ns (24.311%))
  Logic Levels:           33  (CARRY4=26 DSP48E1=3 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.963ns = ( 23.963 - 20.000 ) 
    Source Clock Delay      (SCD):    4.341ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.671     4.341    log_module/half_clk_IBUF_BUFG
    DSP48_X2Y73          DSP48E1                                      r  log_module/xx_bt__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y73          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.564     7.905 r  log_module/xx_bt__2/PCOUT[47]
                         net (fo=1, routed)           0.000     7.905    log_module/xx_bt__2_n_106
    DSP48_X2Y74          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.286     9.191 r  log_module/xx_bt__3/P[2]
                         net (fo=2, routed)           1.162    10.353    log_module/p_2_in[19]
    SLICE_X31Y175        LUT2 (Prop_lut2_I0_O)        0.053    10.406 r  log_module/xxc2t_i_85/O
                         net (fo=1, routed)           0.000    10.406    log_module/xxc2t_i_85_n_0
    SLICE_X31Y175        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    10.639 r  log_module/xxc2t_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.639    log_module/xxc2t_i_80_n_0
    SLICE_X31Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.697 r  log_module/xxc2t_i_75/CO[3]
                         net (fo=1, routed)           0.000    10.697    log_module/xxc2t_i_75_n_0
    SLICE_X31Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.755 r  log_module/xxc2t_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.755    log_module/xxc2t_i_70_n_0
    SLICE_X31Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.813 r  log_module/xxc2t_i_65/CO[3]
                         net (fo=1, routed)           0.000    10.813    log_module/xxc2t_i_65_n_0
    SLICE_X31Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.871 r  log_module/xxc2t_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.871    log_module/xxc2t_i_60_n_0
    SLICE_X31Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.929 r  log_module/xxc2t_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.929    log_module/xxc2t_i_31_n_0
    SLICE_X31Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.987 r  log_module/xxc2t_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.987    log_module/xxc2t_i_22_n_0
    SLICE_X31Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.045 r  log_module/xxc2t_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.045    log_module/xxc2t_i_30_n_0
    SLICE_X31Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.103 r  log_module/xxc2t_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.103    log_module/xxc2t_i_29_n_0
    SLICE_X31Y184        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.316 r  log_module/xxc2t_i_28/O[1]
                         net (fo=1, routed)           0.455    11.771    log_module/p_0_in0_in[13]
    SLICE_X33Y184        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.476    12.247 r  log_module/xxc2t_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.247    log_module/xxc2t_i_2_n_0
    SLICE_X33Y185        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    12.386 r  log_module/xxc2t_i_1/O[0]
                         net (fo=1, routed)           0.503    12.888    log_module/xx_b[16]
    DSP48_X1Y75          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.523    16.411 r  log_module/xxc2t/PCOUT[47]
                         net (fo=1, routed)           0.000    16.411    log_module/xxc2t_n_106
    DSP48_X1Y76          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    17.697 f  log_module/xxc2t__0/P[0]
                         net (fo=1, routed)           0.733    18.430    log_module/xxc2t__0_n_105
    SLICE_X32Y185        LUT1 (Prop_lut1_I0_O)        0.053    18.483 r  log_module/ye_temp_reg[7]_i_15/O
                         net (fo=1, routed)           0.000    18.483    log_module/ye_temp_reg[7]_i_15_n_0
    SLICE_X32Y185        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    18.780 r  log_module/ye_temp_reg_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.780    log_module/ye_temp_reg_reg[7]_i_11_n_0
    SLICE_X32Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.840 r  log_module/ye_temp_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.840    log_module/ye_temp_reg_reg[11]_i_11_n_0
    SLICE_X32Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.900 r  log_module/ye_temp_reg_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.900    log_module/ye_temp_reg_reg[15]_i_11_n_0
    SLICE_X32Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.960 r  log_module/ye_temp_reg_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.960    log_module/ye_temp_reg_reg[19]_i_11_n_0
    SLICE_X32Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.020 r  log_module/ye_temp_reg_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.020    log_module/ye_temp_reg_reg[23]_i_11_n_0
    SLICE_X32Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.080 r  log_module/ye_temp_reg_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.080    log_module/ye_temp_reg_reg[31]_i_10_n_0
    SLICE_X32Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.140 r  log_module/ye_temp_reg_reg[35]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.140    log_module/ye_temp_reg_reg[35]_i_11_n_0
    SLICE_X32Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.200 r  log_module/ye_temp_reg_reg[39]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.200    log_module/ye_temp_reg_reg[39]_i_11_n_0
    SLICE_X32Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.260 r  log_module/ye_temp_reg_reg[43]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.260    log_module/ye_temp_reg_reg[43]_i_11_n_0
    SLICE_X32Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    19.395 r  log_module/ye_temp_reg_reg[59]_i_7/O[0]
                         net (fo=36, routed)          0.856    20.252    log_module/xxc2p[40]
    SLICE_X35Y189        LUT3 (Prop_lut3_I0_O)        0.166    20.418 r  log_module/ye_temp_reg[47]_i_2/O
                         net (fo=2, routed)           0.472    20.890    log_module/ye_temp_reg[47]_i_2_n_0
    SLICE_X35Y189        LUT4 (Prop_lut4_I3_O)        0.165    21.055 r  log_module/ye_temp_reg[47]_i_6/O
                         net (fo=1, routed)           0.000    21.055    log_module/ye_temp_reg[47]_i_6_n_0
    SLICE_X35Y189        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    21.288 r  log_module/ye_temp_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.288    log_module/ye_temp_reg_reg[47]_i_1_n_0
    SLICE_X35Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.346 r  log_module/ye_temp_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.346    log_module/ye_temp_reg_reg[51]_i_1_n_0
    SLICE_X35Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.404 r  log_module/ye_temp_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.404    log_module/ye_temp_reg_reg[55]_i_1_n_0
    SLICE_X35Y192        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    21.540 r  log_module/ye_temp_reg_reg[59]_i_1/O[2]
                         net (fo=1, routed)           0.000    21.540    log_module/ye_temp[58]
    SLICE_X35Y192        FDRE                                         r  log_module/ye_temp_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                     20.000    20.000 r  
    R31                                               0.000    20.000 r  half_clk (IN)
                         net (fo=0)                   0.000    20.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.590    20.590 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.747    22.337    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    22.450 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.513    23.963    log_module/half_clk_IBUF_BUFG
    SLICE_X35Y192        FDRE                                         r  log_module/ye_temp_reg_reg[58]/C
                         clock pessimism              0.301    24.264    
                         clock uncertainty           -0.035    24.229    
    SLICE_X35Y192        FDRE (Setup_fdre_C_D)        0.051    24.280    log_module/ye_temp_reg_reg[58]
  -------------------------------------------------------------------
                         required time                         24.280    
                         arrival time                         -21.540    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 log_module/xx_bt__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            log_module/ye_temp_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (half_clk rise@20.000ns - half_clk rise@0.000ns)
  Data Path Delay:        17.184ns  (logic 13.003ns (75.668%)  route 4.181ns (24.332%))
  Logic Levels:           32  (CARRY4=25 DSP48E1=3 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.963ns = ( 23.963 - 20.000 ) 
    Source Clock Delay      (SCD):    4.341ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.671     4.341    log_module/half_clk_IBUF_BUFG
    DSP48_X2Y73          DSP48E1                                      r  log_module/xx_bt__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y73          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.564     7.905 r  log_module/xx_bt__2/PCOUT[47]
                         net (fo=1, routed)           0.000     7.905    log_module/xx_bt__2_n_106
    DSP48_X2Y74          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.286     9.191 r  log_module/xx_bt__3/P[2]
                         net (fo=2, routed)           1.162    10.353    log_module/p_2_in[19]
    SLICE_X31Y175        LUT2 (Prop_lut2_I0_O)        0.053    10.406 r  log_module/xxc2t_i_85/O
                         net (fo=1, routed)           0.000    10.406    log_module/xxc2t_i_85_n_0
    SLICE_X31Y175        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    10.639 r  log_module/xxc2t_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.639    log_module/xxc2t_i_80_n_0
    SLICE_X31Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.697 r  log_module/xxc2t_i_75/CO[3]
                         net (fo=1, routed)           0.000    10.697    log_module/xxc2t_i_75_n_0
    SLICE_X31Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.755 r  log_module/xxc2t_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.755    log_module/xxc2t_i_70_n_0
    SLICE_X31Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.813 r  log_module/xxc2t_i_65/CO[3]
                         net (fo=1, routed)           0.000    10.813    log_module/xxc2t_i_65_n_0
    SLICE_X31Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.871 r  log_module/xxc2t_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.871    log_module/xxc2t_i_60_n_0
    SLICE_X31Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.929 r  log_module/xxc2t_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.929    log_module/xxc2t_i_31_n_0
    SLICE_X31Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.987 r  log_module/xxc2t_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.987    log_module/xxc2t_i_22_n_0
    SLICE_X31Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.045 r  log_module/xxc2t_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.045    log_module/xxc2t_i_30_n_0
    SLICE_X31Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.103 r  log_module/xxc2t_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.103    log_module/xxc2t_i_29_n_0
    SLICE_X31Y184        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.316 r  log_module/xxc2t_i_28/O[1]
                         net (fo=1, routed)           0.455    11.771    log_module/p_0_in0_in[13]
    SLICE_X33Y184        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.476    12.247 r  log_module/xxc2t_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.247    log_module/xxc2t_i_2_n_0
    SLICE_X33Y185        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    12.386 r  log_module/xxc2t_i_1/O[0]
                         net (fo=1, routed)           0.503    12.888    log_module/xx_b[16]
    DSP48_X1Y75          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.523    16.411 r  log_module/xxc2t/PCOUT[47]
                         net (fo=1, routed)           0.000    16.411    log_module/xxc2t_n_106
    DSP48_X1Y76          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    17.697 f  log_module/xxc2t__0/P[0]
                         net (fo=1, routed)           0.733    18.430    log_module/xxc2t__0_n_105
    SLICE_X32Y185        LUT1 (Prop_lut1_I0_O)        0.053    18.483 r  log_module/ye_temp_reg[7]_i_15/O
                         net (fo=1, routed)           0.000    18.483    log_module/ye_temp_reg[7]_i_15_n_0
    SLICE_X32Y185        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    18.780 r  log_module/ye_temp_reg_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.780    log_module/ye_temp_reg_reg[7]_i_11_n_0
    SLICE_X32Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.840 r  log_module/ye_temp_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.840    log_module/ye_temp_reg_reg[11]_i_11_n_0
    SLICE_X32Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.900 r  log_module/ye_temp_reg_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.900    log_module/ye_temp_reg_reg[15]_i_11_n_0
    SLICE_X32Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.960 r  log_module/ye_temp_reg_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.960    log_module/ye_temp_reg_reg[19]_i_11_n_0
    SLICE_X32Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.020 r  log_module/ye_temp_reg_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.020    log_module/ye_temp_reg_reg[23]_i_11_n_0
    SLICE_X32Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.080 r  log_module/ye_temp_reg_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.080    log_module/ye_temp_reg_reg[31]_i_10_n_0
    SLICE_X32Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.140 r  log_module/ye_temp_reg_reg[35]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.140    log_module/ye_temp_reg_reg[35]_i_11_n_0
    SLICE_X32Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.200 r  log_module/ye_temp_reg_reg[39]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.200    log_module/ye_temp_reg_reg[39]_i_11_n_0
    SLICE_X32Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.260 r  log_module/ye_temp_reg_reg[43]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.260    log_module/ye_temp_reg_reg[43]_i_11_n_0
    SLICE_X32Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    19.395 r  log_module/ye_temp_reg_reg[59]_i_7/O[0]
                         net (fo=36, routed)          0.856    20.252    log_module/xxc2p[40]
    SLICE_X35Y189        LUT3 (Prop_lut3_I0_O)        0.166    20.418 r  log_module/ye_temp_reg[47]_i_2/O
                         net (fo=2, routed)           0.472    20.890    log_module/ye_temp_reg[47]_i_2_n_0
    SLICE_X35Y189        LUT4 (Prop_lut4_I3_O)        0.165    21.055 r  log_module/ye_temp_reg[47]_i_6/O
                         net (fo=1, routed)           0.000    21.055    log_module/ye_temp_reg[47]_i_6_n_0
    SLICE_X35Y189        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    21.288 r  log_module/ye_temp_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.288    log_module/ye_temp_reg_reg[47]_i_1_n_0
    SLICE_X35Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.346 r  log_module/ye_temp_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.346    log_module/ye_temp_reg_reg[51]_i_1_n_0
    SLICE_X35Y191        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    21.525 r  log_module/ye_temp_reg_reg[55]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.525    log_module/ye_temp[55]
    SLICE_X35Y191        FDRE                                         r  log_module/ye_temp_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                     20.000    20.000 r  
    R31                                               0.000    20.000 r  half_clk (IN)
                         net (fo=0)                   0.000    20.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.590    20.590 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.747    22.337    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    22.450 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.513    23.963    log_module/half_clk_IBUF_BUFG
    SLICE_X35Y191        FDRE                                         r  log_module/ye_temp_reg_reg[55]/C
                         clock pessimism              0.301    24.264    
                         clock uncertainty           -0.035    24.229    
    SLICE_X35Y191        FDRE (Setup_fdre_C_D)        0.051    24.280    log_module/ye_temp_reg_reg[55]
  -------------------------------------------------------------------
                         required time                         24.280    
                         arrival time                         -21.525    
  -------------------------------------------------------------------
                         slack                                  2.755    

Slack (MET) :             2.778ns  (required time - arrival time)
  Source:                 log_module/xx_bt__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            log_module/ye_temp_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (half_clk rise@20.000ns - half_clk rise@0.000ns)
  Data Path Delay:        17.160ns  (logic 12.979ns (75.634%)  route 4.181ns (24.366%))
  Logic Levels:           31  (CARRY4=24 DSP48E1=3 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.962ns = ( 23.962 - 20.000 ) 
    Source Clock Delay      (SCD):    4.341ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.671     4.341    log_module/half_clk_IBUF_BUFG
    DSP48_X2Y73          DSP48E1                                      r  log_module/xx_bt__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y73          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.564     7.905 r  log_module/xx_bt__2/PCOUT[47]
                         net (fo=1, routed)           0.000     7.905    log_module/xx_bt__2_n_106
    DSP48_X2Y74          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.286     9.191 r  log_module/xx_bt__3/P[2]
                         net (fo=2, routed)           1.162    10.353    log_module/p_2_in[19]
    SLICE_X31Y175        LUT2 (Prop_lut2_I0_O)        0.053    10.406 r  log_module/xxc2t_i_85/O
                         net (fo=1, routed)           0.000    10.406    log_module/xxc2t_i_85_n_0
    SLICE_X31Y175        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    10.639 r  log_module/xxc2t_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.639    log_module/xxc2t_i_80_n_0
    SLICE_X31Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.697 r  log_module/xxc2t_i_75/CO[3]
                         net (fo=1, routed)           0.000    10.697    log_module/xxc2t_i_75_n_0
    SLICE_X31Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.755 r  log_module/xxc2t_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.755    log_module/xxc2t_i_70_n_0
    SLICE_X31Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.813 r  log_module/xxc2t_i_65/CO[3]
                         net (fo=1, routed)           0.000    10.813    log_module/xxc2t_i_65_n_0
    SLICE_X31Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.871 r  log_module/xxc2t_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.871    log_module/xxc2t_i_60_n_0
    SLICE_X31Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.929 r  log_module/xxc2t_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.929    log_module/xxc2t_i_31_n_0
    SLICE_X31Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.987 r  log_module/xxc2t_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.987    log_module/xxc2t_i_22_n_0
    SLICE_X31Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.045 r  log_module/xxc2t_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.045    log_module/xxc2t_i_30_n_0
    SLICE_X31Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.103 r  log_module/xxc2t_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.103    log_module/xxc2t_i_29_n_0
    SLICE_X31Y184        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.316 r  log_module/xxc2t_i_28/O[1]
                         net (fo=1, routed)           0.455    11.771    log_module/p_0_in0_in[13]
    SLICE_X33Y184        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.476    12.247 r  log_module/xxc2t_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.247    log_module/xxc2t_i_2_n_0
    SLICE_X33Y185        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    12.386 r  log_module/xxc2t_i_1/O[0]
                         net (fo=1, routed)           0.503    12.888    log_module/xx_b[16]
    DSP48_X1Y75          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.523    16.411 r  log_module/xxc2t/PCOUT[47]
                         net (fo=1, routed)           0.000    16.411    log_module/xxc2t_n_106
    DSP48_X1Y76          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    17.697 f  log_module/xxc2t__0/P[0]
                         net (fo=1, routed)           0.733    18.430    log_module/xxc2t__0_n_105
    SLICE_X32Y185        LUT1 (Prop_lut1_I0_O)        0.053    18.483 r  log_module/ye_temp_reg[7]_i_15/O
                         net (fo=1, routed)           0.000    18.483    log_module/ye_temp_reg[7]_i_15_n_0
    SLICE_X32Y185        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    18.780 r  log_module/ye_temp_reg_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.780    log_module/ye_temp_reg_reg[7]_i_11_n_0
    SLICE_X32Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.840 r  log_module/ye_temp_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.840    log_module/ye_temp_reg_reg[11]_i_11_n_0
    SLICE_X32Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.900 r  log_module/ye_temp_reg_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.900    log_module/ye_temp_reg_reg[15]_i_11_n_0
    SLICE_X32Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.960 r  log_module/ye_temp_reg_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.960    log_module/ye_temp_reg_reg[19]_i_11_n_0
    SLICE_X32Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.020 r  log_module/ye_temp_reg_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.020    log_module/ye_temp_reg_reg[23]_i_11_n_0
    SLICE_X32Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.080 r  log_module/ye_temp_reg_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.080    log_module/ye_temp_reg_reg[31]_i_10_n_0
    SLICE_X32Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.140 r  log_module/ye_temp_reg_reg[35]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.140    log_module/ye_temp_reg_reg[35]_i_11_n_0
    SLICE_X32Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.200 r  log_module/ye_temp_reg_reg[39]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.200    log_module/ye_temp_reg_reg[39]_i_11_n_0
    SLICE_X32Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.260 r  log_module/ye_temp_reg_reg[43]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.260    log_module/ye_temp_reg_reg[43]_i_11_n_0
    SLICE_X32Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    19.395 r  log_module/ye_temp_reg_reg[59]_i_7/O[0]
                         net (fo=36, routed)          0.856    20.252    log_module/xxc2p[40]
    SLICE_X35Y189        LUT3 (Prop_lut3_I0_O)        0.166    20.418 r  log_module/ye_temp_reg[47]_i_2/O
                         net (fo=2, routed)           0.472    20.890    log_module/ye_temp_reg[47]_i_2_n_0
    SLICE_X35Y189        LUT4 (Prop_lut4_I3_O)        0.165    21.055 r  log_module/ye_temp_reg[47]_i_6/O
                         net (fo=1, routed)           0.000    21.055    log_module/ye_temp_reg[47]_i_6_n_0
    SLICE_X35Y189        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    21.288 r  log_module/ye_temp_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.288    log_module/ye_temp_reg_reg[47]_i_1_n_0
    SLICE_X35Y190        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    21.501 r  log_module/ye_temp_reg_reg[51]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.501    log_module/ye_temp[49]
    SLICE_X35Y190        FDRE                                         r  log_module/ye_temp_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                     20.000    20.000 r  
    R31                                               0.000    20.000 r  half_clk (IN)
                         net (fo=0)                   0.000    20.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.590    20.590 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.747    22.337    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    22.450 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.512    23.962    log_module/half_clk_IBUF_BUFG
    SLICE_X35Y190        FDRE                                         r  log_module/ye_temp_reg_reg[49]/C
                         clock pessimism              0.301    24.263    
                         clock uncertainty           -0.035    24.228    
    SLICE_X35Y190        FDRE (Setup_fdre_C_D)        0.051    24.279    log_module/ye_temp_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         24.279    
                         arrival time                         -21.501    
  -------------------------------------------------------------------
                         slack                                  2.778    

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 log_module/xx_bt__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            log_module/ye_temp_reg_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (half_clk rise@20.000ns - half_clk rise@0.000ns)
  Data Path Delay:        17.144ns  (logic 12.963ns (75.611%)  route 4.181ns (24.389%))
  Logic Levels:           32  (CARRY4=25 DSP48E1=3 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.963ns = ( 23.963 - 20.000 ) 
    Source Clock Delay      (SCD):    4.341ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.671     4.341    log_module/half_clk_IBUF_BUFG
    DSP48_X2Y73          DSP48E1                                      r  log_module/xx_bt__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y73          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.564     7.905 r  log_module/xx_bt__2/PCOUT[47]
                         net (fo=1, routed)           0.000     7.905    log_module/xx_bt__2_n_106
    DSP48_X2Y74          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.286     9.191 r  log_module/xx_bt__3/P[2]
                         net (fo=2, routed)           1.162    10.353    log_module/p_2_in[19]
    SLICE_X31Y175        LUT2 (Prop_lut2_I0_O)        0.053    10.406 r  log_module/xxc2t_i_85/O
                         net (fo=1, routed)           0.000    10.406    log_module/xxc2t_i_85_n_0
    SLICE_X31Y175        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    10.639 r  log_module/xxc2t_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.639    log_module/xxc2t_i_80_n_0
    SLICE_X31Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.697 r  log_module/xxc2t_i_75/CO[3]
                         net (fo=1, routed)           0.000    10.697    log_module/xxc2t_i_75_n_0
    SLICE_X31Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.755 r  log_module/xxc2t_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.755    log_module/xxc2t_i_70_n_0
    SLICE_X31Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.813 r  log_module/xxc2t_i_65/CO[3]
                         net (fo=1, routed)           0.000    10.813    log_module/xxc2t_i_65_n_0
    SLICE_X31Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.871 r  log_module/xxc2t_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.871    log_module/xxc2t_i_60_n_0
    SLICE_X31Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.929 r  log_module/xxc2t_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.929    log_module/xxc2t_i_31_n_0
    SLICE_X31Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.987 r  log_module/xxc2t_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.987    log_module/xxc2t_i_22_n_0
    SLICE_X31Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.045 r  log_module/xxc2t_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.045    log_module/xxc2t_i_30_n_0
    SLICE_X31Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.103 r  log_module/xxc2t_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.103    log_module/xxc2t_i_29_n_0
    SLICE_X31Y184        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.316 r  log_module/xxc2t_i_28/O[1]
                         net (fo=1, routed)           0.455    11.771    log_module/p_0_in0_in[13]
    SLICE_X33Y184        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.476    12.247 r  log_module/xxc2t_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.247    log_module/xxc2t_i_2_n_0
    SLICE_X33Y185        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    12.386 r  log_module/xxc2t_i_1/O[0]
                         net (fo=1, routed)           0.503    12.888    log_module/xx_b[16]
    DSP48_X1Y75          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.523    16.411 r  log_module/xxc2t/PCOUT[47]
                         net (fo=1, routed)           0.000    16.411    log_module/xxc2t_n_106
    DSP48_X1Y76          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    17.697 f  log_module/xxc2t__0/P[0]
                         net (fo=1, routed)           0.733    18.430    log_module/xxc2t__0_n_105
    SLICE_X32Y185        LUT1 (Prop_lut1_I0_O)        0.053    18.483 r  log_module/ye_temp_reg[7]_i_15/O
                         net (fo=1, routed)           0.000    18.483    log_module/ye_temp_reg[7]_i_15_n_0
    SLICE_X32Y185        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    18.780 r  log_module/ye_temp_reg_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.780    log_module/ye_temp_reg_reg[7]_i_11_n_0
    SLICE_X32Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.840 r  log_module/ye_temp_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.840    log_module/ye_temp_reg_reg[11]_i_11_n_0
    SLICE_X32Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.900 r  log_module/ye_temp_reg_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.900    log_module/ye_temp_reg_reg[15]_i_11_n_0
    SLICE_X32Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.960 r  log_module/ye_temp_reg_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.960    log_module/ye_temp_reg_reg[19]_i_11_n_0
    SLICE_X32Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.020 r  log_module/ye_temp_reg_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.020    log_module/ye_temp_reg_reg[23]_i_11_n_0
    SLICE_X32Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.080 r  log_module/ye_temp_reg_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.080    log_module/ye_temp_reg_reg[31]_i_10_n_0
    SLICE_X32Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.140 r  log_module/ye_temp_reg_reg[35]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.140    log_module/ye_temp_reg_reg[35]_i_11_n_0
    SLICE_X32Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.200 r  log_module/ye_temp_reg_reg[39]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.200    log_module/ye_temp_reg_reg[39]_i_11_n_0
    SLICE_X32Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.260 r  log_module/ye_temp_reg_reg[43]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.260    log_module/ye_temp_reg_reg[43]_i_11_n_0
    SLICE_X32Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    19.395 r  log_module/ye_temp_reg_reg[59]_i_7/O[0]
                         net (fo=36, routed)          0.856    20.252    log_module/xxc2p[40]
    SLICE_X35Y189        LUT3 (Prop_lut3_I0_O)        0.166    20.418 r  log_module/ye_temp_reg[47]_i_2/O
                         net (fo=2, routed)           0.472    20.890    log_module/ye_temp_reg[47]_i_2_n_0
    SLICE_X35Y189        LUT4 (Prop_lut4_I3_O)        0.165    21.055 r  log_module/ye_temp_reg[47]_i_6/O
                         net (fo=1, routed)           0.000    21.055    log_module/ye_temp_reg[47]_i_6_n_0
    SLICE_X35Y189        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    21.288 r  log_module/ye_temp_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.288    log_module/ye_temp_reg_reg[47]_i_1_n_0
    SLICE_X35Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.346 r  log_module/ye_temp_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.346    log_module/ye_temp_reg_reg[51]_i_1_n_0
    SLICE_X35Y191        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    21.485 r  log_module/ye_temp_reg_reg[55]_i_1/O[0]
                         net (fo=1, routed)           0.000    21.485    log_module/ye_temp[52]
    SLICE_X35Y191        FDRE                                         r  log_module/ye_temp_reg_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                     20.000    20.000 r  
    R31                                               0.000    20.000 r  half_clk (IN)
                         net (fo=0)                   0.000    20.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.590    20.590 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.747    22.337    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    22.450 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.513    23.963    log_module/half_clk_IBUF_BUFG
    SLICE_X35Y191        FDRE                                         r  log_module/ye_temp_reg_reg[52]/C
                         clock pessimism              0.301    24.264    
                         clock uncertainty           -0.035    24.229    
    SLICE_X35Y191        FDRE (Setup_fdre_C_D)        0.051    24.280    log_module/ye_temp_reg_reg[52]
  -------------------------------------------------------------------
                         required time                         24.280    
                         arrival time                         -21.485    
  -------------------------------------------------------------------
                         slack                                  2.795    

Slack (MET) :             2.798ns  (required time - arrival time)
  Source:                 log_module/xx_bt__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            log_module/ye_temp_reg_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (half_clk rise@20.000ns - half_clk rise@0.000ns)
  Data Path Delay:        17.141ns  (logic 12.960ns (75.607%)  route 4.181ns (24.393%))
  Logic Levels:           32  (CARRY4=25 DSP48E1=3 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.963ns = ( 23.963 - 20.000 ) 
    Source Clock Delay      (SCD):    4.341ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.671     4.341    log_module/half_clk_IBUF_BUFG
    DSP48_X2Y73          DSP48E1                                      r  log_module/xx_bt__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y73          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.564     7.905 r  log_module/xx_bt__2/PCOUT[47]
                         net (fo=1, routed)           0.000     7.905    log_module/xx_bt__2_n_106
    DSP48_X2Y74          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.286     9.191 r  log_module/xx_bt__3/P[2]
                         net (fo=2, routed)           1.162    10.353    log_module/p_2_in[19]
    SLICE_X31Y175        LUT2 (Prop_lut2_I0_O)        0.053    10.406 r  log_module/xxc2t_i_85/O
                         net (fo=1, routed)           0.000    10.406    log_module/xxc2t_i_85_n_0
    SLICE_X31Y175        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    10.639 r  log_module/xxc2t_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.639    log_module/xxc2t_i_80_n_0
    SLICE_X31Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.697 r  log_module/xxc2t_i_75/CO[3]
                         net (fo=1, routed)           0.000    10.697    log_module/xxc2t_i_75_n_0
    SLICE_X31Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.755 r  log_module/xxc2t_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.755    log_module/xxc2t_i_70_n_0
    SLICE_X31Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.813 r  log_module/xxc2t_i_65/CO[3]
                         net (fo=1, routed)           0.000    10.813    log_module/xxc2t_i_65_n_0
    SLICE_X31Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.871 r  log_module/xxc2t_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.871    log_module/xxc2t_i_60_n_0
    SLICE_X31Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.929 r  log_module/xxc2t_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.929    log_module/xxc2t_i_31_n_0
    SLICE_X31Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.987 r  log_module/xxc2t_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.987    log_module/xxc2t_i_22_n_0
    SLICE_X31Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.045 r  log_module/xxc2t_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.045    log_module/xxc2t_i_30_n_0
    SLICE_X31Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.103 r  log_module/xxc2t_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.103    log_module/xxc2t_i_29_n_0
    SLICE_X31Y184        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.316 r  log_module/xxc2t_i_28/O[1]
                         net (fo=1, routed)           0.455    11.771    log_module/p_0_in0_in[13]
    SLICE_X33Y184        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.476    12.247 r  log_module/xxc2t_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.247    log_module/xxc2t_i_2_n_0
    SLICE_X33Y185        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    12.386 r  log_module/xxc2t_i_1/O[0]
                         net (fo=1, routed)           0.503    12.888    log_module/xx_b[16]
    DSP48_X1Y75          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.523    16.411 r  log_module/xxc2t/PCOUT[47]
                         net (fo=1, routed)           0.000    16.411    log_module/xxc2t_n_106
    DSP48_X1Y76          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    17.697 f  log_module/xxc2t__0/P[0]
                         net (fo=1, routed)           0.733    18.430    log_module/xxc2t__0_n_105
    SLICE_X32Y185        LUT1 (Prop_lut1_I0_O)        0.053    18.483 r  log_module/ye_temp_reg[7]_i_15/O
                         net (fo=1, routed)           0.000    18.483    log_module/ye_temp_reg[7]_i_15_n_0
    SLICE_X32Y185        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    18.780 r  log_module/ye_temp_reg_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.780    log_module/ye_temp_reg_reg[7]_i_11_n_0
    SLICE_X32Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.840 r  log_module/ye_temp_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.840    log_module/ye_temp_reg_reg[11]_i_11_n_0
    SLICE_X32Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.900 r  log_module/ye_temp_reg_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.900    log_module/ye_temp_reg_reg[15]_i_11_n_0
    SLICE_X32Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.960 r  log_module/ye_temp_reg_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.960    log_module/ye_temp_reg_reg[19]_i_11_n_0
    SLICE_X32Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.020 r  log_module/ye_temp_reg_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.020    log_module/ye_temp_reg_reg[23]_i_11_n_0
    SLICE_X32Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.080 r  log_module/ye_temp_reg_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.080    log_module/ye_temp_reg_reg[31]_i_10_n_0
    SLICE_X32Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.140 r  log_module/ye_temp_reg_reg[35]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.140    log_module/ye_temp_reg_reg[35]_i_11_n_0
    SLICE_X32Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.200 r  log_module/ye_temp_reg_reg[39]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.200    log_module/ye_temp_reg_reg[39]_i_11_n_0
    SLICE_X32Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.260 r  log_module/ye_temp_reg_reg[43]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.260    log_module/ye_temp_reg_reg[43]_i_11_n_0
    SLICE_X32Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    19.395 r  log_module/ye_temp_reg_reg[59]_i_7/O[0]
                         net (fo=36, routed)          0.856    20.252    log_module/xxc2p[40]
    SLICE_X35Y189        LUT3 (Prop_lut3_I0_O)        0.166    20.418 r  log_module/ye_temp_reg[47]_i_2/O
                         net (fo=2, routed)           0.472    20.890    log_module/ye_temp_reg[47]_i_2_n_0
    SLICE_X35Y189        LUT4 (Prop_lut4_I3_O)        0.165    21.055 r  log_module/ye_temp_reg[47]_i_6/O
                         net (fo=1, routed)           0.000    21.055    log_module/ye_temp_reg[47]_i_6_n_0
    SLICE_X35Y189        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    21.288 r  log_module/ye_temp_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.288    log_module/ye_temp_reg_reg[47]_i_1_n_0
    SLICE_X35Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.346 r  log_module/ye_temp_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.346    log_module/ye_temp_reg_reg[51]_i_1_n_0
    SLICE_X35Y191        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    21.482 r  log_module/ye_temp_reg_reg[55]_i_1/O[2]
                         net (fo=1, routed)           0.000    21.482    log_module/ye_temp[54]
    SLICE_X35Y191        FDRE                                         r  log_module/ye_temp_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                     20.000    20.000 r  
    R31                                               0.000    20.000 r  half_clk (IN)
                         net (fo=0)                   0.000    20.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.590    20.590 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.747    22.337    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    22.450 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.513    23.963    log_module/half_clk_IBUF_BUFG
    SLICE_X35Y191        FDRE                                         r  log_module/ye_temp_reg_reg[54]/C
                         clock pessimism              0.301    24.264    
                         clock uncertainty           -0.035    24.229    
    SLICE_X35Y191        FDRE (Setup_fdre_C_D)        0.051    24.280    log_module/ye_temp_reg_reg[54]
  -------------------------------------------------------------------
                         required time                         24.280    
                         arrival time                         -21.482    
  -------------------------------------------------------------------
                         slack                                  2.798    

Slack (MET) :             2.812ns  (required time - arrival time)
  Source:                 log_module/xx_bt__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            log_module/ye_temp_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (half_clk rise@20.000ns - half_clk rise@0.000ns)
  Data Path Delay:        17.126ns  (logic 12.945ns (75.585%)  route 4.181ns (24.415%))
  Logic Levels:           31  (CARRY4=24 DSP48E1=3 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.962ns = ( 23.962 - 20.000 ) 
    Source Clock Delay      (SCD):    4.341ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.671     4.341    log_module/half_clk_IBUF_BUFG
    DSP48_X2Y73          DSP48E1                                      r  log_module/xx_bt__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y73          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.564     7.905 r  log_module/xx_bt__2/PCOUT[47]
                         net (fo=1, routed)           0.000     7.905    log_module/xx_bt__2_n_106
    DSP48_X2Y74          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.286     9.191 r  log_module/xx_bt__3/P[2]
                         net (fo=2, routed)           1.162    10.353    log_module/p_2_in[19]
    SLICE_X31Y175        LUT2 (Prop_lut2_I0_O)        0.053    10.406 r  log_module/xxc2t_i_85/O
                         net (fo=1, routed)           0.000    10.406    log_module/xxc2t_i_85_n_0
    SLICE_X31Y175        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    10.639 r  log_module/xxc2t_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.639    log_module/xxc2t_i_80_n_0
    SLICE_X31Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.697 r  log_module/xxc2t_i_75/CO[3]
                         net (fo=1, routed)           0.000    10.697    log_module/xxc2t_i_75_n_0
    SLICE_X31Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.755 r  log_module/xxc2t_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.755    log_module/xxc2t_i_70_n_0
    SLICE_X31Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.813 r  log_module/xxc2t_i_65/CO[3]
                         net (fo=1, routed)           0.000    10.813    log_module/xxc2t_i_65_n_0
    SLICE_X31Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.871 r  log_module/xxc2t_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.871    log_module/xxc2t_i_60_n_0
    SLICE_X31Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.929 r  log_module/xxc2t_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.929    log_module/xxc2t_i_31_n_0
    SLICE_X31Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.987 r  log_module/xxc2t_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.987    log_module/xxc2t_i_22_n_0
    SLICE_X31Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.045 r  log_module/xxc2t_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.045    log_module/xxc2t_i_30_n_0
    SLICE_X31Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.103 r  log_module/xxc2t_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.103    log_module/xxc2t_i_29_n_0
    SLICE_X31Y184        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.316 r  log_module/xxc2t_i_28/O[1]
                         net (fo=1, routed)           0.455    11.771    log_module/p_0_in0_in[13]
    SLICE_X33Y184        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.476    12.247 r  log_module/xxc2t_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.247    log_module/xxc2t_i_2_n_0
    SLICE_X33Y185        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    12.386 r  log_module/xxc2t_i_1/O[0]
                         net (fo=1, routed)           0.503    12.888    log_module/xx_b[16]
    DSP48_X1Y75          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.523    16.411 r  log_module/xxc2t/PCOUT[47]
                         net (fo=1, routed)           0.000    16.411    log_module/xxc2t_n_106
    DSP48_X1Y76          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    17.697 f  log_module/xxc2t__0/P[0]
                         net (fo=1, routed)           0.733    18.430    log_module/xxc2t__0_n_105
    SLICE_X32Y185        LUT1 (Prop_lut1_I0_O)        0.053    18.483 r  log_module/ye_temp_reg[7]_i_15/O
                         net (fo=1, routed)           0.000    18.483    log_module/ye_temp_reg[7]_i_15_n_0
    SLICE_X32Y185        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    18.780 r  log_module/ye_temp_reg_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.780    log_module/ye_temp_reg_reg[7]_i_11_n_0
    SLICE_X32Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.840 r  log_module/ye_temp_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.840    log_module/ye_temp_reg_reg[11]_i_11_n_0
    SLICE_X32Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.900 r  log_module/ye_temp_reg_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.900    log_module/ye_temp_reg_reg[15]_i_11_n_0
    SLICE_X32Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.960 r  log_module/ye_temp_reg_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.960    log_module/ye_temp_reg_reg[19]_i_11_n_0
    SLICE_X32Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.020 r  log_module/ye_temp_reg_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.020    log_module/ye_temp_reg_reg[23]_i_11_n_0
    SLICE_X32Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.080 r  log_module/ye_temp_reg_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.080    log_module/ye_temp_reg_reg[31]_i_10_n_0
    SLICE_X32Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.140 r  log_module/ye_temp_reg_reg[35]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.140    log_module/ye_temp_reg_reg[35]_i_11_n_0
    SLICE_X32Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.200 r  log_module/ye_temp_reg_reg[39]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.200    log_module/ye_temp_reg_reg[39]_i_11_n_0
    SLICE_X32Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.260 r  log_module/ye_temp_reg_reg[43]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.260    log_module/ye_temp_reg_reg[43]_i_11_n_0
    SLICE_X32Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    19.395 r  log_module/ye_temp_reg_reg[59]_i_7/O[0]
                         net (fo=36, routed)          0.856    20.252    log_module/xxc2p[40]
    SLICE_X35Y189        LUT3 (Prop_lut3_I0_O)        0.166    20.418 r  log_module/ye_temp_reg[47]_i_2/O
                         net (fo=2, routed)           0.472    20.890    log_module/ye_temp_reg[47]_i_2_n_0
    SLICE_X35Y189        LUT4 (Prop_lut4_I3_O)        0.165    21.055 r  log_module/ye_temp_reg[47]_i_6/O
                         net (fo=1, routed)           0.000    21.055    log_module/ye_temp_reg[47]_i_6_n_0
    SLICE_X35Y189        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    21.288 r  log_module/ye_temp_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.288    log_module/ye_temp_reg_reg[47]_i_1_n_0
    SLICE_X35Y190        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    21.467 r  log_module/ye_temp_reg_reg[51]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.467    log_module/ye_temp[51]
    SLICE_X35Y190        FDRE                                         r  log_module/ye_temp_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                     20.000    20.000 r  
    R31                                               0.000    20.000 r  half_clk (IN)
                         net (fo=0)                   0.000    20.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.590    20.590 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.747    22.337    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    22.450 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.512    23.962    log_module/half_clk_IBUF_BUFG
    SLICE_X35Y190        FDRE                                         r  log_module/ye_temp_reg_reg[51]/C
                         clock pessimism              0.301    24.263    
                         clock uncertainty           -0.035    24.228    
    SLICE_X35Y190        FDRE (Setup_fdre_C_D)        0.051    24.279    log_module/ye_temp_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         24.279    
                         arrival time                         -21.467    
  -------------------------------------------------------------------
                         slack                                  2.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 urng_seed1[19]
                            (input port clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            urng_a/s0_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (half_clk rise@0.000ns - half_clk rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.626ns (13.984%)  route 3.852ns (86.016%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    N29                                               0.000     0.000 r  urng_seed1[19] (IN)
                         net (fo=0)                   0.000     0.000    urng_seed1[19]
    N29                  IBUF (Prop_ibuf_I_O)         0.584     0.584 r  urng_seed1_IBUF[19]_inst/O
                         net (fo=1, routed)           3.852     4.436    urng_a/urng_seed1_IBUF[18]
    SLICE_X44Y212        LUT3 (Prop_lut3_I0_O)        0.042     4.478 r  urng_a/s0[19]_i_1/O
                         net (fo=1, routed)           0.000     4.478    urng_a/s0[19]_i_1_n_0
    SLICE_X44Y212        FDRE                                         r  urng_a/s0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.540     4.209    urng_a/half_clk_IBUF_BUFG
    SLICE_X44Y212        FDRE                                         r  urng_a/s0_reg[19]/C
                         clock pessimism              0.000     4.209    
    SLICE_X44Y212        FDRE (Hold_fdre_C_D)         0.216     4.425    urng_a/s0_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.425    
                         arrival time                           4.478    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 urng_seed6[26]
                            (input port clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            urng_b/s2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (half_clk rise@0.000ns - half_clk rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 0.650ns (14.382%)  route 3.870ns (85.618%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.208ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AE28                                              0.000     0.000 r  urng_seed6[26] (IN)
                         net (fo=0)                   0.000     0.000    urng_seed6[26]
    AE28                 IBUF (Prop_ibuf_I_O)         0.595     0.595 r  urng_seed6_IBUF[26]_inst/O
                         net (fo=1, routed)           3.870     4.465    urng_b/urng_seed6_IBUF[22]
    SLICE_X46Y179        LUT3 (Prop_lut3_I0_O)        0.055     4.520 r  urng_b/s2[26]_i_1/O
                         net (fo=1, routed)           0.000     4.520    urng_b/s2[26]_i_1_n_0
    SLICE_X46Y179        FDRE                                         r  urng_b/s2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.539     4.208    urng_b/half_clk_IBUF_BUFG
    SLICE_X46Y179        FDRE                                         r  urng_b/s2_reg[26]/C
                         clock pessimism              0.000     4.208    
    SLICE_X46Y179        FDRE (Hold_fdre_C_D)         0.259     4.467    urng_b/s2_reg[26]
  -------------------------------------------------------------------
                         required time                         -4.467    
                         arrival time                           4.520    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 urng_seed1[28]
                            (input port clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            urng_a/s0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (half_clk rise@0.000ns - half_clk rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.621ns (13.836%)  route 3.868ns (86.164%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    N28                                               0.000     0.000 r  urng_seed1[28] (IN)
                         net (fo=0)                   0.000     0.000    urng_seed1[28]
    N28                  IBUF (Prop_ibuf_I_O)         0.570     0.570 r  urng_seed1_IBUF[28]_inst/O
                         net (fo=1, routed)           3.868     4.438    urng_a/urng_seed1_IBUF[27]
    SLICE_X47Y212        LUT3 (Prop_lut3_I0_O)        0.051     4.489 r  urng_a/s0[28]_i_1/O
                         net (fo=1, routed)           0.000     4.489    urng_a/s0[28]_i_1_n_0
    SLICE_X47Y212        FDRE                                         r  urng_a/s0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.540     4.209    urng_a/half_clk_IBUF_BUFG
    SLICE_X47Y212        FDRE                                         r  urng_a/s0_reg[28]/C
                         clock pessimism              0.000     4.209    
    SLICE_X47Y212        FDRE (Hold_fdre_C_D)         0.225     4.434    urng_a/s0_reg[28]
  -------------------------------------------------------------------
                         required time                         -4.434    
                         arrival time                           4.489    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 urng_seed1[25]
                            (input port clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            urng_a/s0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (half_clk rise@0.000ns - half_clk rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 0.623ns (13.896%)  route 3.861ns (86.104%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    P24                                               0.000     0.000 r  urng_seed1[25] (IN)
                         net (fo=0)                   0.000     0.000    urng_seed1[25]
    P24                  IBUF (Prop_ibuf_I_O)         0.581     0.581 r  urng_seed1_IBUF[25]_inst/O
                         net (fo=1, routed)           3.861     4.443    urng_a/urng_seed1_IBUF[24]
    SLICE_X45Y212        LUT3 (Prop_lut3_I0_O)        0.042     4.485 r  urng_a/s0[25]_i_1/O
                         net (fo=1, routed)           0.000     4.485    urng_a/s0[25]_i_1_n_0
    SLICE_X45Y212        FDRE                                         r  urng_a/s0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.540     4.209    urng_a/half_clk_IBUF_BUFG
    SLICE_X45Y212        FDRE                                         r  urng_a/s0_reg[25]/C
                         clock pessimism              0.000     4.209    
    SLICE_X45Y212        FDRE (Hold_fdre_C_D)         0.216     4.425    urng_a/s0_reg[25]
  -------------------------------------------------------------------
                         required time                         -4.425    
                         arrival time                           4.485    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 urng_seed3[14]
                            (input port clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            urng_a/s2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (half_clk rise@0.000ns - half_clk rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.635ns (14.155%)  route 3.854ns (85.845%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    V24                                               0.000     0.000 r  urng_seed3[14] (IN)
                         net (fo=0)                   0.000     0.000    urng_seed3[14]
    V24                  IBUF (Prop_ibuf_I_O)         0.593     0.593 r  urng_seed3_IBUF[14]_inst/O
                         net (fo=1, routed)           3.854     4.447    urng_a/urng_seed3_IBUF[10]
    SLICE_X47Y208        LUT4 (Prop_lut4_I0_O)        0.042     4.489 r  urng_a/s2[14]_i_1/O
                         net (fo=1, routed)           0.000     4.489    urng_a/s2[14]_i_1_n_0
    SLICE_X47Y208        FDRE                                         r  urng_a/s2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.543     4.212    urng_a/half_clk_IBUF_BUFG
    SLICE_X47Y208        FDRE                                         r  urng_a/s2_reg[14]/C
                         clock pessimism              0.000     4.212    
    SLICE_X47Y208        FDRE (Hold_fdre_C_D)         0.215     4.427    urng_a/s2_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.427    
                         arrival time                           4.489    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 urng_seed6[4]
                            (input port clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            urng_b/s2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (half_clk rise@0.000ns - half_clk rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 0.616ns (13.622%)  route 3.909ns (86.378%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AC23                                              0.000     0.000 r  urng_seed6[4] (IN)
                         net (fo=0)                   0.000     0.000    urng_seed6[4]
    AC23                 IBUF (Prop_ibuf_I_O)         0.561     0.561 r  urng_seed6_IBUF[4]_inst/O
                         net (fo=1, routed)           3.909     4.471    urng_b/urng_seed6_IBUF[0]
    SLICE_X46Y176        LUT4 (Prop_lut4_I0_O)        0.055     4.526 r  urng_b/s2[4]_i_1/O
                         net (fo=1, routed)           0.000     4.526    urng_b/s2[4]_i_1_n_0
    SLICE_X46Y176        FDRE                                         r  urng_b/s2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.535     4.204    urng_b/half_clk_IBUF_BUFG
    SLICE_X46Y176        FDRE                                         r  urng_b/s2_reg[4]/C
                         clock pessimism              0.000     4.204    
    SLICE_X46Y176        FDRE (Hold_fdre_C_D)         0.259     4.463    urng_b/s2_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.463    
                         arrival time                           4.526    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 urng_seed2[19]
                            (input port clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            urng_a/s1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (half_clk rise@0.000ns - half_clk rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 0.677ns (14.961%)  route 3.848ns (85.039%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    A30                                               0.000     0.000 r  urng_seed2[19] (IN)
                         net (fo=0)                   0.000     0.000    urng_seed2[19]
    A30                  IBUF (Prop_ibuf_I_O)         0.632     0.632 r  urng_seed2_IBUF[19]_inst/O
                         net (fo=1, routed)           3.848     4.479    urng_a/urng_seed2_IBUF[16]
    SLICE_X46Y228        LUT3 (Prop_lut3_I0_O)        0.045     4.524 r  urng_a/s1[19]_i_1/O
                         net (fo=1, routed)           0.000     4.524    urng_a/s1[19]_i_1_n_0
    SLICE_X46Y228        FDRE                                         r  urng_a/s1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.530     4.199    urng_a/half_clk_IBUF_BUFG
    SLICE_X46Y228        FDRE                                         r  urng_a/s1_reg[19]/C
                         clock pessimism              0.000     4.199    
    SLICE_X46Y228        FDRE (Hold_fdre_C_D)         0.259     4.458    urng_a/s1_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.458    
                         arrival time                           4.524    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 urng_seed4[22]
                            (input port clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            urng_b/s0_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (half_clk rise@0.000ns - half_clk rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 0.643ns (14.333%)  route 3.844ns (85.667%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.205ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AK27                                              0.000     0.000 r  urng_seed4[22] (IN)
                         net (fo=0)                   0.000     0.000    urng_seed4[22]
    AK27                 IBUF (Prop_ibuf_I_O)         0.601     0.601 r  urng_seed4_IBUF[22]_inst/O
                         net (fo=1, routed)           3.844     4.445    urng_b/urng_seed4_IBUF[21]
    SLICE_X47Y177        LUT3 (Prop_lut3_I0_O)        0.042     4.487 r  urng_b/s0[22]_i_1/O
                         net (fo=1, routed)           0.000     4.487    urng_b/s0[22]_i_1_n_0
    SLICE_X47Y177        FDRE                                         r  urng_b/s0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.536     4.205    urng_b/half_clk_IBUF_BUFG
    SLICE_X47Y177        FDRE                                         r  urng_b/s0_reg[22]/C
                         clock pessimism              0.000     4.205    
    SLICE_X47Y177        FDRE (Hold_fdre_C_D)         0.215     4.420    urng_b/s0_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.420    
                         arrival time                           4.487    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 urng_seed4[16]
                            (input port clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            urng_b/s0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (half_clk rise@0.000ns - half_clk rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 0.612ns (13.610%)  route 3.882ns (86.390%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AJ25                                              0.000     0.000 r  urng_seed4[16] (IN)
                         net (fo=0)                   0.000     0.000    urng_seed4[16]
    AJ25                 IBUF (Prop_ibuf_I_O)         0.570     0.570 r  urng_seed4_IBUF[16]_inst/O
                         net (fo=1, routed)           3.882     4.452    urng_b/urng_seed4_IBUF[15]
    SLICE_X47Y181        LUT3 (Prop_lut3_I0_O)        0.042     4.494 r  urng_b/s0[16]_i_1/O
                         net (fo=1, routed)           0.000     4.494    urng_b/s0[16]_i_1_n_0
    SLICE_X47Y181        FDRE                                         r  urng_b/s0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.541     4.210    urng_b/half_clk_IBUF_BUFG
    SLICE_X47Y181        FDRE                                         r  urng_b/s0_reg[16]/C
                         clock pessimism              0.000     4.210    
    SLICE_X47Y181        FDRE (Hold_fdre_C_D)         0.216     4.426    urng_b/s0_reg[16]
  -------------------------------------------------------------------
                         required time                         -4.426    
                         arrival time                           4.494    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 urng_seed6[5]
                            (input port clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            urng_b/s2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (half_clk rise@0.000ns - half_clk rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 0.633ns (13.963%)  route 3.901ns (86.037%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AD24                                              0.000     0.000 r  urng_seed6[5] (IN)
                         net (fo=0)                   0.000     0.000    urng_seed6[5]
    AD24                 IBUF (Prop_ibuf_I_O)         0.579     0.579 r  urng_seed6_IBUF[5]_inst/O
                         net (fo=1, routed)           3.901     4.480    urng_b/urng_seed6_IBUF[1]
    SLICE_X46Y178        LUT4 (Prop_lut4_I0_O)        0.054     4.534 r  urng_b/s2[5]_i_1/O
                         net (fo=1, routed)           0.000     4.534    urng_b/s2[5]_i_1_n_0
    SLICE_X46Y178        FDRE                                         r  urng_b/s2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.538     4.207    urng_b/half_clk_IBUF_BUFG
    SLICE_X46Y178        FDRE                                         r  urng_b/s2_reg[5]/C
                         clock pessimism              0.000     4.207    
    SLICE_X46Y178        FDRE (Hold_fdre_C_D)         0.259     4.466    urng_b/s2_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.466    
                         arrival time                           4.534    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         half_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { half_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.292         20.000      16.708     DSP48_X2Y78     x0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.292         20.000      16.708     DSP48_X2Y79     x1/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         20.000      17.817     RAMB18_X2Y75    x_e_reg_reg_rep_bsel/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         20.000      17.817     RAMB18_X2Y70    x_e_reg_reg_rep_bsel_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         20.000      17.817     RAMB18_X2Y70    x_e_reg_reg_rep_bsel_rep/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         20.000      17.817     RAMB18_X2Y74    log_module/x_e_reg_reg_rep_bsel_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         20.000      17.817     RAMB18_X2Y74    log_module/x_e_reg_reg_rep_bsel_rep/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            1.825         20.000      18.175     DSP48_X2Y76     log_module/e_temp/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.825         20.000      18.175     DSP48_X2Y77     log_module/e_temp__0/CLK
Min Period        n/a     BUFG/I              n/a            1.600         20.000      18.400     BUFGCTRL_X0Y16  half_clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X47Y182   urng_b/s1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X45Y180   log_module/u0_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X44Y212   urng_a/s0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X44Y212   urng_a/s0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X44Y196   log_module/u0_reg_reg[47]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X44Y196   log_module/u0_reg_reg[47]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X46Y180   log_module/u0_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X45Y180   log_module/u0_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X45Y180   log_module/u0_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X47Y212   urng_a/s0_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X47Y179   u0_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X47Y179   u0_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X46Y178   u0_reg_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X46Y178   u0_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X45Y209   u0_reg_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X45Y209   u0_reg_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X45Y208   u0_reg_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X45Y208   u0_reg_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X45Y209   u0_reg_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X45Y209   u0_reg_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  half_clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.612ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 x0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            awgn_out[10]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - half_clk rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 2.746ns (52.142%)  route 2.521ns (47.858%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.679     4.349    half_clk_IBUF_BUFG
    DSP48_X2Y78          DSP48E1                                      r  x0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y78          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.383     4.732 r  x0/P[27]
                         net (fo=1, routed)           0.666     5.398    x0_reg[10]
    SLICE_X40Y197        LUT3 (Prop_lut3_I1_O)        0.053     5.451 r  awgn_out_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.855     7.305    awgn_out_OBUF[10]
    M32                  OBUF (Prop_obuf_I_O)         2.310     9.616 r  awgn_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.616    awgn_out[10]
    M32                                                               r  awgn_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 x0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            awgn_out[6]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - half_clk rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 2.743ns (52.968%)  route 2.436ns (47.032%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.679     4.349    half_clk_IBUF_BUFG
    DSP48_X2Y78          DSP48E1                                      r  x0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y78          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.383     4.732 r  x0/P[23]
                         net (fo=1, routed)           0.721     5.453    x0_reg[6]
    SLICE_X40Y196        LUT3 (Prop_lut3_I1_O)        0.053     5.506 r  awgn_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.715     7.220    awgn_out_OBUF[6]
    N33                  OBUF (Prop_obuf_I_O)         2.307     9.527 r  awgn_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.527    awgn_out[6]
    N33                                                               r  awgn_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.527    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 x0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            awgn_out[4]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - half_clk rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 2.738ns (52.892%)  route 2.439ns (47.108%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.679     4.349    half_clk_IBUF_BUFG
    DSP48_X2Y78          DSP48E1                                      r  x0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y78          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.383     4.732 r  x0/P[21]
                         net (fo=1, routed)           0.707     5.439    x0_reg[4]
    SLICE_X40Y196        LUT3 (Prop_lut3_I1_O)        0.053     5.492 r  awgn_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.732     7.223    awgn_out_OBUF[4]
    U33                  OBUF (Prop_obuf_I_O)         2.302     9.526 r  awgn_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.526    awgn_out[4]
    U33                                                               r  awgn_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.526    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 x0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            awgn_out[14]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - half_clk rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 2.701ns (52.257%)  route 2.468ns (47.743%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.679     4.349    half_clk_IBUF_BUFG
    DSP48_X2Y78          DSP48E1                                      r  x0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y78          DSP48E1 (Prop_dsp48e1_CLK_P[31])
                                                      0.383     4.732 r  x0/P[31]
                         net (fo=1, routed)           0.695     5.427    x0_reg[14]
    SLICE_X43Y201        LUT3 (Prop_lut3_I1_O)        0.053     5.480 r  awgn_out_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.772     7.252    awgn_out_OBUF[14]
    U25                  OBUF (Prop_obuf_I_O)         2.265     9.517 r  awgn_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.517    awgn_out[14]
    U25                                                               r  awgn_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 x0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            awgn_out[5]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - half_clk rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 2.742ns (53.142%)  route 2.418ns (46.858%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.679     4.349    half_clk_IBUF_BUFG
    DSP48_X2Y78          DSP48E1                                      r  x0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y78          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.383     4.732 r  x0/P[22]
                         net (fo=1, routed)           0.686     5.418    x0_reg[5]
    SLICE_X40Y197        LUT3 (Prop_lut3_I1_O)        0.053     5.471 r  awgn_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.732     7.203    awgn_out_OBUF[5]
    N34                  OBUF (Prop_obuf_I_O)         2.306     9.509 r  awgn_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.509    awgn_out[5]
    N34                                                               r  awgn_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 x1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            awgn_out[0]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - half_clk rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 2.848ns (55.382%)  route 2.295ns (44.618%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.680     4.350    half_clk_IBUF_BUFG
    DSP48_X2Y79          DSP48E1                                      r  x1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y79          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.383     4.733 r  x1/P[17]
                         net (fo=1, routed)           0.686     5.419    x1_reg[0]
    SLICE_X40Y199        LUT3 (Prop_lut3_I0_O)        0.065     5.484 r  awgn_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.609     7.093    awgn_out_OBUF[0]
    U23                  OBUF (Prop_obuf_I_O)         2.400     9.493 r  awgn_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.493    awgn_out[0]
    U23                                                               r  awgn_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 x1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            awgn_out[12]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - half_clk rise@0.000ns)
  Data Path Delay:        5.141ns  (logic 2.727ns (53.045%)  route 2.414ns (46.955%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.680     4.350    half_clk_IBUF_BUFG
    DSP48_X2Y79          DSP48E1                                      r  x1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y79          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      0.383     4.733 r  x1/P[29]
                         net (fo=1, routed)           0.547     5.279    x1_reg[12]
    SLICE_X41Y197        LUT3 (Prop_lut3_I0_O)        0.053     5.332 r  awgn_out_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.868     7.200    awgn_out_OBUF[12]
    P32                  OBUF (Prop_obuf_I_O)         2.291     9.491 r  awgn_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.491    awgn_out[12]
    P32                                                               r  awgn_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 x1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            awgn_out[13]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - half_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.696ns (52.697%)  route 2.420ns (47.303%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.680     4.350    half_clk_IBUF_BUFG
    DSP48_X2Y79          DSP48E1                                      r  x1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y79          DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                      0.383     4.733 r  x1/P[30]
                         net (fo=1, routed)           1.155     5.888    x1_reg[13]
    SLICE_X47Y213        LUT3 (Prop_lut3_I0_O)        0.053     5.941 r  awgn_out_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.265     7.206    awgn_out_OBUF[13]
    T26                  OBUF (Prop_obuf_I_O)         2.260     9.466 r  awgn_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.466    awgn_out[13]
    T26                                                               r  awgn_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 x1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            awgn_out[7]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - half_clk rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 2.737ns (53.549%)  route 2.374ns (46.451%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.680     4.350    half_clk_IBUF_BUFG
    DSP48_X2Y79          DSP48E1                                      r  x1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y79          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.383     4.733 r  x1/P[24]
                         net (fo=1, routed)           0.924     5.657    x1_reg[7]
    SLICE_X45Y201        LUT3 (Prop_lut3_I0_O)        0.053     5.710 r  awgn_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.450     7.160    awgn_out_OBUF[7]
    R34                  OBUF (Prop_obuf_I_O)         2.301     9.460 r  awgn_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.460    awgn_out[7]
    R34                                                               r  awgn_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 x1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            awgn_out[15]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - half_clk rise@0.000ns)
  Data Path Delay:        5.067ns  (logic 2.722ns (53.731%)  route 2.344ns (46.269%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.680     4.350    half_clk_IBUF_BUFG
    DSP48_X2Y79          DSP48E1                                      r  x1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y79          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      0.383     4.733 r  x1/P[32]
                         net (fo=1, routed)           0.476     5.209    x1_reg[15]
    SLICE_X41Y199        LUT3 (Prop_lut3_I0_O)        0.053     5.262 r  awgn_out_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.869     7.130    awgn_out_OBUF[15]
    U27                  OBUF (Prop_obuf_I_O)         2.286     9.417 r  awgn_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.417    awgn_out[15]
    U27                                                               r  awgn_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                  0.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.612ns  (arrival time - required time)
  Source:                 x0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            awgn_out[1]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - half_clk rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 1.276ns (63.123%)  route 0.745ns (36.877%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.829    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.855 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.736     1.592    half_clk_IBUF_BUFG
    DSP48_X2Y78          DSP48E1                                      r  x0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y78          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.107     1.699 r  x0/P[18]
                         net (fo=1, routed)           0.201     1.900    x0_reg[1]
    SLICE_X40Y199        LUT3 (Prop_lut3_I1_O)        0.028     1.928 r  awgn_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.544     2.472    awgn_out_OBUF[1]
    P34                  OBUF (Prop_obuf_I_O)         1.141     3.612 r  awgn_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.612    awgn_out[1]
    P34                                                               r  awgn_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.612    
  -------------------------------------------------------------------
                         slack                                  3.612    

Slack (MET) :             3.613ns  (arrival time - required time)
  Source:                 x1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            awgn_out[2]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - half_clk rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 1.271ns (62.872%)  route 0.750ns (37.128%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.829    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.855 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.737     1.593    half_clk_IBUF_BUFG
    DSP48_X2Y79          DSP48E1                                      r  x1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y79          DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.107     1.700 r  x1/P[19]
                         net (fo=1, routed)           0.154     1.853    x1_reg[2]
    SLICE_X40Y199        LUT3 (Prop_lut3_I0_O)        0.028     1.881 r  awgn_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.597     2.478    awgn_out_OBUF[2]
    R33                  OBUF (Prop_obuf_I_O)         1.136     3.613 r  awgn_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.613    awgn_out[2]
    R33                                                               r  awgn_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.613    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.619ns  (arrival time - required time)
  Source:                 x0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            awgn_out[0]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - half_clk rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 1.296ns (63.929%)  route 0.731ns (36.071%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.829    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.855 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.736     1.592    half_clk_IBUF_BUFG
    DSP48_X2Y78          DSP48E1                                      r  x0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y78          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.107     1.699 r  x0/P[17]
                         net (fo=1, routed)           0.180     1.878    x0_reg[0]
    SLICE_X40Y199        LUT3 (Prop_lut3_I1_O)        0.030     1.908 r  awgn_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.552     2.460    awgn_out_OBUF[0]
    U23                  OBUF (Prop_obuf_I_O)         1.159     3.619 r  awgn_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.619    awgn_out[0]
    U23                                                               r  awgn_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.619    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.664ns  (arrival time - required time)
  Source:                 x0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            awgn_out[7]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - half_clk rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 1.269ns (61.241%)  route 0.803ns (38.759%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.829    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.855 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.736     1.592    half_clk_IBUF_BUFG
    DSP48_X2Y78          DSP48E1                                      r  x0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y78          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.107     1.699 r  x0/P[24]
                         net (fo=1, routed)           0.306     2.004    x0_reg[7]
    SLICE_X45Y201        LUT3 (Prop_lut3_I1_O)        0.028     2.032 r  awgn_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.498     2.530    awgn_out_OBUF[7]
    R34                  OBUF (Prop_obuf_I_O)         1.134     3.664 r  awgn_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.664    awgn_out[7]
    R34                                                               r  awgn_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.664    
  -------------------------------------------------------------------
                         slack                                  3.664    

Slack (MET) :             3.676ns  (arrival time - required time)
  Source:                 x0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            awgn_out[13]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - half_clk rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 1.229ns (58.987%)  route 0.855ns (41.013%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.829    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.855 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.736     1.592    half_clk_IBUF_BUFG
    DSP48_X2Y78          DSP48E1                                      r  x0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y78          DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                      0.107     1.699 r  x0/P[30]
                         net (fo=1, routed)           0.459     2.158    x0_reg[13]
    SLICE_X47Y213        LUT3 (Prop_lut3_I1_O)        0.028     2.186 r  awgn_out_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.581    awgn_out_OBUF[13]
    T26                  OBUF (Prop_obuf_I_O)         1.094     3.676 r  awgn_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.676    awgn_out[13]
    T26                                                               r  awgn_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.676    
  -------------------------------------------------------------------
                         slack                                  3.676    

Slack (MET) :             3.691ns  (arrival time - required time)
  Source:                 x0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            awgn_out[8]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - half_clk rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 1.269ns (60.442%)  route 0.830ns (39.558%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.829    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.855 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.736     1.592    half_clk_IBUF_BUFG
    DSP48_X2Y78          DSP48E1                                      r  x0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y78          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.107     1.699 r  x0/P[25]
                         net (fo=1, routed)           0.195     1.894    x0_reg[8]
    SLICE_X41Y196        LUT3 (Prop_lut3_I1_O)        0.028     1.922 r  awgn_out_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.635     2.557    awgn_out_OBUF[8]
    T33                  OBUF (Prop_obuf_I_O)         1.134     3.691 r  awgn_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.691    awgn_out[8]
    T33                                                               r  awgn_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.691    
  -------------------------------------------------------------------
                         slack                                  3.691    

Slack (MET) :             3.691ns  (arrival time - required time)
  Source:                 x1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            awgn_out[6]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - half_clk rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 1.276ns (60.773%)  route 0.823ns (39.227%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.829    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.855 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.737     1.593    half_clk_IBUF_BUFG
    DSP48_X2Y79          DSP48E1                                      r  x1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y79          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.107     1.700 r  x1/P[23]
                         net (fo=1, routed)           0.199     1.898    x1_reg[6]
    SLICE_X40Y196        LUT3 (Prop_lut3_I0_O)        0.028     1.926 r  awgn_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.625     2.551    awgn_out_OBUF[6]
    N33                  OBUF (Prop_obuf_I_O)         1.141     3.691 r  awgn_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.691    awgn_out[6]
    N33                                                               r  awgn_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.691    
  -------------------------------------------------------------------
                         slack                                  3.691    

Slack (MET) :             3.694ns  (arrival time - required time)
  Source:                 x0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            awgn_out[9]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - half_clk rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 1.277ns (60.726%)  route 0.826ns (39.274%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.829    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.855 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.736     1.592    half_clk_IBUF_BUFG
    DSP48_X2Y78          DSP48E1                                      r  x0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y78          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.107     1.699 r  x0/P[26]
                         net (fo=1, routed)           0.177     1.875    x0_reg[9]
    SLICE_X41Y196        LUT3 (Prop_lut3_I1_O)        0.028     1.903 r  awgn_out_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.649     2.552    awgn_out_OBUF[9]
    M33                  OBUF (Prop_obuf_I_O)         1.142     3.694 r  awgn_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.694    awgn_out[9]
    M33                                                               r  awgn_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.694    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.710ns  (arrival time - required time)
  Source:                 x1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            awgn_out[3]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - half_clk rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 1.271ns (60.022%)  route 0.846ns (39.978%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.829    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.855 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.737     1.593    half_clk_IBUF_BUFG
    DSP48_X2Y79          DSP48E1                                      r  x1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y79          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.107     1.700 r  x1/P[20]
                         net (fo=1, routed)           0.238     1.937    x1_reg[3]
    SLICE_X40Y196        LUT3 (Prop_lut3_I0_O)        0.028     1.965 r  awgn_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.609     2.574    awgn_out_OBUF[3]
    T34                  OBUF (Prop_obuf_I_O)         1.136     3.710 r  awgn_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.710    awgn_out[3]
    T34                                                               r  awgn_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.710    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.720ns  (arrival time - required time)
  Source:                 x1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            awgn_out[4]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - half_clk rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 1.271ns (59.737%)  route 0.856ns (40.263%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  half_clk (IN)
                         net (fo=0)                   0.000     0.000    half_clk
    R31                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  half_clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.829    half_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.855 r  half_clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.737     1.593    half_clk_IBUF_BUFG
    DSP48_X2Y79          DSP48E1                                      r  x1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y79          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.107     1.700 r  x1/P[21]
                         net (fo=1, routed)           0.227     1.926    x1_reg[4]
    SLICE_X40Y196        LUT3 (Prop_lut3_I0_O)        0.028     1.954 r  awgn_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.630     2.584    awgn_out_OBUF[4]
    U33                  OBUF (Prop_obuf_I_O)         1.136     3.720 r  awgn_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.720    awgn_out[4]
    U33                                                               r  awgn_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.720    
  -------------------------------------------------------------------
                         slack                                  3.720    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  half_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.594ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[9]
                            (output port clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (half_clk rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        5.091ns  (logic 2.669ns (52.433%)  route 2.422ns (47.567%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.277ns = ( 14.277 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    P29                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.707    10.707 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834    12.541    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    12.661 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.616    14.277    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.308    14.585 r  out_select_reg/Q
                         net (fo=17, routed)          0.641    15.227    out_select
    SLICE_X41Y196        LUT3 (Prop_lut3_I2_O)        0.053    15.280 r  awgn_out_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.780    17.060    awgn_out_OBUF[9]
    M33                  OBUF (Prop_obuf_I_O)         2.308    19.368 r  awgn_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000    19.368    awgn_out[9]
    M33                                                               r  awgn_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -0.000    19.965    
  -------------------------------------------------------------------
                         required time                         19.965    
                         arrival time                         -19.368    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[10]
                            (output port clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (half_clk rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        5.004ns  (logic 2.671ns (53.384%)  route 2.333ns (46.616%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.277ns = ( 14.277 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    P29                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.707    10.707 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834    12.541    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    12.661 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.616    14.277    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.308    14.585 r  out_select_reg/Q
                         net (fo=17, routed)          0.478    15.063    out_select
    SLICE_X40Y197        LUT3 (Prop_lut3_I2_O)        0.053    15.116 r  awgn_out_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.855    16.971    awgn_out_OBUF[10]
    M32                  OBUF (Prop_obuf_I_O)         2.310    19.281 r  awgn_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000    19.281    awgn_out[10]
    M32                                                               r  awgn_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -0.000    19.965    
  -------------------------------------------------------------------
                         required time                         19.965    
                         arrival time                         -19.281    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[15]
                            (output port clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (half_clk rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        4.991ns  (logic 2.647ns (53.046%)  route 2.343ns (46.954%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.277ns = ( 14.277 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    P29                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.707    10.707 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834    12.541    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    12.661 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.616    14.277    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.308    14.585 r  out_select_reg/Q
                         net (fo=17, routed)          0.475    15.060    out_select
    SLICE_X41Y199        LUT3 (Prop_lut3_I2_O)        0.053    15.113 r  awgn_out_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.869    16.982    awgn_out_OBUF[15]
    U27                  OBUF (Prop_obuf_I_O)         2.286    19.268 r  awgn_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000    19.268    awgn_out[15]
    U27                                                               r  awgn_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -0.000    19.965    
  -------------------------------------------------------------------
                         required time                         19.965    
                         arrival time                         -19.268    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[4]
                            (output port clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (half_clk rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        4.982ns  (logic 2.663ns (53.449%)  route 2.319ns (46.551%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.277ns = ( 14.277 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    P29                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.707    10.707 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834    12.541    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    12.661 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.616    14.277    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.308    14.585 r  out_select_reg/Q
                         net (fo=17, routed)          0.588    15.173    out_select
    SLICE_X40Y196        LUT3 (Prop_lut3_I2_O)        0.053    15.226 r  awgn_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.732    16.958    awgn_out_OBUF[4]
    U33                  OBUF (Prop_obuf_I_O)         2.302    19.260 r  awgn_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.260    awgn_out[4]
    U33                                                               r  awgn_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -0.000    19.965    
  -------------------------------------------------------------------
                         required time                         19.965    
                         arrival time                         -19.260    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[3]
                            (output port clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (half_clk rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        4.949ns  (logic 2.663ns (53.805%)  route 2.286ns (46.195%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.277ns = ( 14.277 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    P29                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.707    10.707 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834    12.541    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    12.661 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.616    14.277    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.308    14.585 r  out_select_reg/Q
                         net (fo=17, routed)          0.590    15.175    out_select
    SLICE_X40Y196        LUT3 (Prop_lut3_I2_O)        0.053    15.228 r  awgn_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.697    16.925    awgn_out_OBUF[3]
    T34                  OBUF (Prop_obuf_I_O)         2.302    19.227 r  awgn_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.227    awgn_out[3]
    T34                                                               r  awgn_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -0.000    19.965    
  -------------------------------------------------------------------
                         required time                         19.965    
                         arrival time                         -19.227    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[0]
                            (output port clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (half_clk rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        4.911ns  (logic 2.773ns (56.474%)  route 2.137ns (43.526%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.277ns = ( 14.277 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    P29                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.707    10.707 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834    12.541    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    12.661 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.616    14.277    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.308    14.585 r  out_select_reg/Q
                         net (fo=17, routed)          0.529    15.114    out_select
    SLICE_X40Y199        LUT3 (Prop_lut3_I2_O)        0.065    15.179 r  awgn_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.609    16.788    awgn_out_OBUF[0]
    U23                  OBUF (Prop_obuf_I_O)         2.400    19.188 r  awgn_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.188    awgn_out[0]
    U23                                                               r  awgn_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -0.000    19.965    
  -------------------------------------------------------------------
                         required time                         19.965    
                         arrival time                         -19.188    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[12]
                            (output port clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (half_clk rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        4.900ns  (logic 2.652ns (54.127%)  route 2.248ns (45.873%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.277ns = ( 14.277 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    P29                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.707    10.707 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834    12.541    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    12.661 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.616    14.277    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.308    14.585 r  out_select_reg/Q
                         net (fo=17, routed)          0.380    14.966    out_select
    SLICE_X41Y197        LUT3 (Prop_lut3_I2_O)        0.053    15.019 r  awgn_out_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.868    16.886    awgn_out_OBUF[12]
    P32                  OBUF (Prop_obuf_I_O)         2.291    19.177 r  awgn_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000    19.177    awgn_out[12]
    P32                                                               r  awgn_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -0.000    19.965    
  -------------------------------------------------------------------
                         required time                         19.965    
                         arrival time                         -19.177    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[8]
                            (output port clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (half_clk rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        4.899ns  (logic 2.661ns (54.323%)  route 2.238ns (45.677%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.277ns = ( 14.277 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    P29                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.707    10.707 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834    12.541    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    12.661 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.616    14.277    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.308    14.585 r  out_select_reg/Q
                         net (fo=17, routed)          0.492    15.078    out_select
    SLICE_X41Y196        LUT3 (Prop_lut3_I2_O)        0.053    15.131 r  awgn_out_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.745    16.876    awgn_out_OBUF[8]
    T33                  OBUF (Prop_obuf_I_O)         2.300    19.176 r  awgn_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000    19.176    awgn_out[8]
    T33                                                               r  awgn_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -0.000    19.965    
  -------------------------------------------------------------------
                         required time                         19.965    
                         arrival time                         -19.176    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[14]
                            (output port clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (half_clk rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        4.896ns  (logic 2.626ns (53.634%)  route 2.270ns (46.366%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.277ns = ( 14.277 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    P29                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.707    10.707 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834    12.541    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    12.661 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.616    14.277    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.308    14.585 r  out_select_reg/Q
                         net (fo=17, routed)          0.498    15.083    out_select
    SLICE_X43Y201        LUT3 (Prop_lut3_I2_O)        0.053    15.136 r  awgn_out_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.772    16.908    awgn_out_OBUF[14]
    U25                  OBUF (Prop_obuf_I_O)         2.265    19.173 r  awgn_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000    19.173    awgn_out[14]
    U25                                                               r  awgn_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -0.000    19.965    
  -------------------------------------------------------------------
                         required time                         19.965    
                         arrival time                         -19.173    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[6]
                            (output port clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (half_clk rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        4.893ns  (logic 2.668ns (54.528%)  route 2.225ns (45.472%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.277ns = ( 14.277 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    P29                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.707    10.707 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834    12.541    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    12.661 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.616    14.277    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.308    14.585 r  out_select_reg/Q
                         net (fo=17, routed)          0.510    15.096    out_select
    SLICE_X40Y196        LUT3 (Prop_lut3_I2_O)        0.053    15.149 r  awgn_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.715    16.863    awgn_out_OBUF[6]
    N33                  OBUF (Prop_obuf_I_O)         2.307    19.170 r  awgn_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.170    awgn_out[6]
    N33                                                               r  awgn_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -0.000    19.965    
  -------------------------------------------------------------------
                         required time                         19.965    
                         arrival time                         -19.170    
  -------------------------------------------------------------------
                         slack                                  0.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.594ns  (arrival time - required time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[2]
                            (output port clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (half_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 1.282ns (61.793%)  route 0.792ns (38.207%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P29                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.108     0.108 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.821    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.847 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.673     1.520    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.118     1.638 r  out_select_reg/Q
                         net (fo=17, routed)          0.196     1.834    out_select
    SLICE_X40Y199        LUT3 (Prop_lut3_I2_O)        0.028     1.862 r  awgn_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.597     2.459    awgn_out_OBUF[2]
    R33                  OBUF (Prop_obuf_I_O)         1.136     3.594 r  awgn_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.594    awgn_out[2]
    R33                                                               r  awgn_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.594    
  -------------------------------------------------------------------
                         slack                                  3.594    

Slack (MET) :             3.603ns  (arrival time - required time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[1]
                            (output port clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (half_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 1.287ns (61.780%)  route 0.796ns (38.220%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P29                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.108     0.108 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.821    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.847 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.673     1.520    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.118     1.638 r  out_select_reg/Q
                         net (fo=17, routed)          0.252     1.890    out_select
    SLICE_X40Y199        LUT3 (Prop_lut3_I2_O)        0.028     1.918 r  awgn_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.544     2.462    awgn_out_OBUF[1]
    P34                  OBUF (Prop_obuf_I_O)         1.141     3.603 r  awgn_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.603    awgn_out[1]
    P34                                                               r  awgn_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.603    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.615ns  (arrival time - required time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[7]
                            (output port clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (half_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 1.280ns (61.120%)  route 0.814ns (38.880%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P29                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.108     0.108 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.821    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.847 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.673     1.520    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.118     1.638 r  out_select_reg/Q
                         net (fo=17, routed)          0.317     1.955    out_select
    SLICE_X45Y201        LUT3 (Prop_lut3_I2_O)        0.028     1.983 r  awgn_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.498     2.481    awgn_out_OBUF[7]
    R34                  OBUF (Prop_obuf_I_O)         1.134     3.615 r  awgn_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.615    awgn_out[7]
    R34                                                               r  awgn_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.623ns  (arrival time - required time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[13]
                            (output port clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (half_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 1.240ns (58.976%)  route 0.863ns (41.024%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P29                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.108     0.108 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.821    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.847 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.673     1.520    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.118     1.638 r  out_select_reg/Q
                         net (fo=17, routed)          0.467     2.106    out_select
    SLICE_X47Y213        LUT3 (Prop_lut3_I2_O)        0.028     2.134 r  awgn_out_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.529    awgn_out_OBUF[13]
    T26                  OBUF (Prop_obuf_I_O)         1.094     3.623 r  awgn_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.623    awgn_out[13]
    T26                                                               r  awgn_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.623    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             3.628ns  (arrival time - required time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[0]
                            (output port clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (half_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 1.304ns (61.878%)  route 0.803ns (38.122%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P29                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.108     0.108 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.821    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.847 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.673     1.520    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.118     1.638 r  out_select_reg/Q
                         net (fo=17, routed)          0.252     1.890    out_select
    SLICE_X40Y199        LUT3 (Prop_lut3_I2_O)        0.027     1.917 r  awgn_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.552     2.469    awgn_out_OBUF[0]
    U23                  OBUF (Prop_obuf_I_O)         1.159     3.628 r  awgn_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.628    awgn_out[0]
    U23                                                               r  awgn_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.628    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.642ns  (arrival time - required time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[11]
                            (output port clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (half_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 1.273ns (60.005%)  route 0.849ns (39.995%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P29                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.108     0.108 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.821    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.847 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.673     1.520    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.118     1.638 r  out_select_reg/Q
                         net (fo=17, routed)          0.458     2.096    out_select
    SLICE_X46Y211        LUT3 (Prop_lut3_I2_O)        0.028     2.124 r  awgn_out_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.391     2.515    awgn_out_OBUF[11]
    N32                  OBUF (Prop_obuf_I_O)         1.127     3.642 r  awgn_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.642    awgn_out[11]
    N32                                                               r  awgn_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.642    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.670ns  (arrival time - required time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[14]
                            (output port clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (half_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 1.245ns (57.903%)  route 0.905ns (42.097%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P29                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.108     0.108 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.821    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.847 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.673     1.520    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.118     1.638 r  out_select_reg/Q
                         net (fo=17, routed)          0.243     1.881    out_select
    SLICE_X43Y201        LUT3 (Prop_lut3_I2_O)        0.028     1.909 r  awgn_out_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.662     2.571    awgn_out_OBUF[14]
    U25                  OBUF (Prop_obuf_I_O)         1.099     3.670 r  awgn_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.670    awgn_out[14]
    U25                                                               r  awgn_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.670    
  -------------------------------------------------------------------
                         slack                                  3.670    

Slack (MET) :             3.680ns  (arrival time - required time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[5]
                            (output port clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (half_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 1.286ns (59.549%)  route 0.873ns (40.451%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P29                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.108     0.108 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.821    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.847 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.673     1.520    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.118     1.638 r  out_select_reg/Q
                         net (fo=17, routed)          0.244     1.882    out_select
    SLICE_X40Y197        LUT3 (Prop_lut3_I2_O)        0.028     1.910 r  awgn_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.630     2.540    awgn_out_OBUF[5]
    N34                  OBUF (Prop_obuf_I_O)         1.140     3.680 r  awgn_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.680    awgn_out[5]
    N34                                                               r  awgn_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.680    
  -------------------------------------------------------------------
                         slack                                  3.680    

Slack (MET) :             3.689ns  (arrival time - required time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[12]
                            (output port clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (half_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.271ns (58.604%)  route 0.898ns (41.396%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P29                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.108     0.108 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.821    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.847 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.673     1.520    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.118     1.638 r  out_select_reg/Q
                         net (fo=17, routed)          0.202     1.841    out_select
    SLICE_X41Y197        LUT3 (Prop_lut3_I2_O)        0.028     1.869 r  awgn_out_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.696     2.564    awgn_out_OBUF[12]
    P32                  OBUF (Prop_obuf_I_O)         1.125     3.689 r  awgn_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.689    awgn_out[12]
    P32                                                               r  awgn_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.694ns  (arrival time - required time)
  Source:                 out_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_out[8]
                            (output port clocked by half_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             half_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (half_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 1.280ns (58.884%)  route 0.894ns (41.116%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P29                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P29                  IBUF (Prop_ibuf_I_O)         0.108     0.108 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.821    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.847 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.673     1.520    clk_IBUF_BUFG
    SLICE_X40Y199        FDRE                                         r  out_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.118     1.638 r  out_select_reg/Q
                         net (fo=17, routed)          0.258     1.896    out_select
    SLICE_X41Y196        LUT3 (Prop_lut3_I2_O)        0.028     1.924 r  awgn_out_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.635     2.560    awgn_out_OBUF[8]
    T33                  OBUF (Prop_obuf_I_O)         1.134     3.694 r  awgn_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.694    awgn_out[8]
    T33                                                               r  awgn_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock half_clk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.694    
  -------------------------------------------------------------------
                         slack                                  3.694    





