Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: input_output_example.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "input_output_example.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "input_output_example"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : input_output_example
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\root\Desktop\USB_Research\inout\inout.v" into library work
Parsing module <input_output_example>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <input_output_example>.
WARNING:HDLCompiler:872 - "C:\Users\root\Desktop\USB_Research\inout\inout.v" Line 44: Using initial value of data_a since it is never assigned

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <input_output_example>.
    Related source file is "C:\Users\root\Desktop\USB_Research\inout\inout.v".
WARNING:Xst:647 - Input <rst_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <sel>.
    Found 8-bit register for signal <b_o>.
    Found finite state machine <FSM_0> for signal <sel>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 3                                              |
    | Inputs             | 0                                              |
    | Outputs            | 10                                             |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | _n0028 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000000000000000000000000000               |
    | Power Up State     | 00000000000000000000000000000000               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <input_output_example> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 8-bit register                                        : 1
# Multiplexers                                         : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8
# Multiplexers                                         : 8
 1-bit 2-to-1 multiplexer                              : 8
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <sel[1:3]> with one-hot encoding.
----------------------------------------------
 State                            | Encoding
----------------------------------------------
 00000000000000000000000000000000 | 001
 00000000000000000000000000000001 | 010
 00000000000000000000000000000010 | 100
----------------------------------------------
INFO:Xst:2261 - The FF/Latch <b_o_6> in Unit <input_output_example> is equivalent to the following FF/Latch, which will be removed : <b_o_7> 
INFO:Xst:2261 - The FF/Latch <b_o_2> in Unit <input_output_example> is equivalent to the following FF/Latch, which will be removed : <b_o_3> 
INFO:Xst:2261 - The FF/Latch <b_o_0> in Unit <input_output_example> is equivalent to the following FF/Latch, which will be removed : <b_o_1> 
INFO:Xst:2261 - The FF/Latch <b_o_4> in Unit <input_output_example> is equivalent to the following FF/Latch, which will be removed : <b_o_5> 

Optimizing unit <input_output_example> ...
INFO:Xst:2261 - The FF/Latch <b_o_0> in Unit <input_output_example> is equivalent to the following FF/Latch, which will be removed : <sel_FSM_FFd1> 
INFO:Xst:2261 - The FF/Latch <b_o_6> in Unit <input_output_example> is equivalent to the following FF/Latch, which will be removed : <sel_FSM_FFd2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block input_output_example, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 5
 Flip-Flops                                            : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : input_output_example.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 11
#      LUT3                        : 10
#      LUT4                        : 1
# FlipFlops/Latches                : 5
#      FD                          : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 9
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:               5  out of  18224     0%  
 Number of Slice LUTs:                   11  out of   9112     0%  
    Number used as Logic:                11  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     12
   Number with an unused Flip Flop:       7  out of     12    58%  
   Number with an unused LUT:             1  out of     12     8%  
   Number of fully used LUT-FF pairs:     4  out of     12    33%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          27
 Number of bonded IOBs:                  26  out of    232    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_i                              | BUFGP                  | 5     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.903ns (Maximum Frequency: 525.486MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.420ns
   Maximum combinational path delay: 6.328ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_i'
  Clock period: 1.903ns (frequency: 525.486MHz)
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Delay:               1.903ns (Levels of Logic = 1)
  Source:            b_o_2 (FF)
  Destination:       b_o_2 (FF)
  Source Clock:      clk_i rising
  Destination Clock: clk_i rising

  Data Path: b_o_2 to b_o_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.525   1.069  b_o_2 (b_o_2)
     LUT4:I1->O            1   0.235   0.000  b_o_2_rstpot (b_o_2_rstpot)
     FD:D                      0.074          b_o_2
    ----------------------------------------
    Total                      1.903ns (0.834ns logic, 1.069ns route)
                                       (43.8% logic, 56.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_i'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              5.420ns (Levels of Logic = 2)
  Source:            b_o_6 (FF)
  Destination:       data_line_io<7> (PAD)
  Source Clock:      clk_i rising

  Data Path: b_o_6 to data_line_io<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.525   1.052  b_o_6 (b_o_6)
     LUT3:I1->O            1   0.250   0.681  mux611 (data_line_io_6_OBUF)
     OBUF:I->O                 2.912          data_line_io_6_OBUF (data_line_io<6>)
    ----------------------------------------
    Total                      5.420ns (3.687ns logic, 1.733ns route)
                                       (68.0% logic, 32.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Delay:               6.328ns (Levels of Logic = 3)
  Source:            tx_oe (PAD)
  Destination:       data_line_io<7> (PAD)

  Data Path: tx_oe to data_line_io<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   1.172  tx_oe_IBUF (tx_oe_IBUF)
     LUT3:I0->O            1   0.235   0.681  mux112 (data_line_io_0_OBUF)
     OBUF:I->O                 2.912          data_line_io_0_OBUF (data_line_io<0>)
    ----------------------------------------
    Total                      6.328ns (4.475ns logic, 1.853ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |    1.903|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.29 secs
 
--> 

Total memory usage is 257660 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    6 (   0 filtered)

