mkdir: cannot create directory `/scratch/077-hpca4se-bioinf/jlenis/results/MEM-Scalability': File exists
> Benchmarks for BWA 0.7.15: NIST7086_CGTACTAG_L002_R2_001
catwoman
#################################################################
# Warm up - 64 threads - T1
#################################################################
WarmUp.2592591.MEM-Scalability.catwoman.t64
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3380.156 CPU sec, 66.849 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 4001.845 CPU sec, 65.060 real sec
[M::mem_process_seqs] Processed 6336634 reads in 4070.378 CPU sec, 65.472 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 1626.521 CPU sec, 26.757 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 287.617 sec; CPU: 13121.638 sec
#################################################################
# Test multi-threading - 8 threads - T2
#################################################################
2592591.MEM-Scalability.catwoman.t8
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 792080 sequences (80000080 bp)...
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.218 CPU sec, 22.303 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.761 CPU sec, 22.084 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.086 CPU sec, 22.085 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.809 CPU sec, 22.207 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.215 CPU sec, 22.393 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.801 CPU sec, 22.395 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.785 CPU sec, 22.614 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.506 CPU sec, 21.889 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.341 CPU sec, 22.039 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.576 CPU sec, 22.026 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.862 CPU sec, 22.347 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.553 CPU sec, 22.389 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 184.222 CPU sec, 22.767 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.360 CPU sec, 21.883 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.277 CPU sec, 21.782 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.022 CPU sec, 21.719 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.807 CPU sec, 21.975 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.166 CPU sec, 21.981 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.146 CPU sec, 22.023 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.018 CPU sec, 22.335 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.933 CPU sec, 22.005 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 175.172 CPU sec, 21.593 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.825 CPU sec, 21.838 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.338 CPU sec, 22.123 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.384 CPU sec, 22.292 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.480 CPU sec, 22.142 real sec
[M::process] read 148902 sequences (15039102 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.007 CPU sec, 22.587 real sec
[M::mem_process_seqs] Processed 148902 reads in 37.567 CPU sec, 4.516 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 607.271 sec; CPU: 4882.136 sec

 Performance counter stats for './bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,115,294,863 cache-misses                                                  (23.26%)
S0       16  3,200,605,372,285 cycles                    #    0.000 GHz                      (21.10%)
S0       16  2,929,117,643,260 instructions              #   14.55  insns per cycle        
                                             #    0.08  stalled cycles per insn  (27.71%)
S0       16          2,245,695 cs                                                            (100.00%)
S0       16              4,093 migrations                                                    (100.00%)
S0       16            120,075 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  3,793,087,243,086 idle-cycles-frontend      #  1884.45% frontend cycles idle     (18.14%)
S0       16  1,921,648,892,688 idle-cycles-backend       #  954.70% backend  cycles idle     (17.72%)
S0       16    960,254,846,348 L1-dcache-loads                                               (23.31%)
S0       16     13,269,623,701 L1-dcache-load-misses     #   22.23% of all L1-dcache hits    (27.29%)
S0       16     13,957,373,244 L1-dcache-stores                                              (27.80%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (26.29%)
S0       16      3,147,715,758 L1-icache-load-misses                                         (25.02%)
S0       16     16,608,605,732 LLC-loads                                                     (12.15%)
S0       16      9,430,069,928 LLC-stores                                                    (10.98%)
S0       16    <not supported> LLC-prefetches          
S0       16    947,785,279,883 dTLB-loads                                                    (16.93%)
S0       16        873,648,426 dTLB-load-misses          #    1.43% of all dTLB cache hits   (17.03%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    660,931,141,658 iTLB-loads                                                    (16.77%)
S0       16          8,959,352 iTLB-load-misses          #    0.02% of all iTLB cache hits   (11.20%)
S0       16    255,543,916,845 branch-loads                                                  (16.69%)
S0       16     16,619,403,730 branch-load-misses                                            (22.63%)
S1       16      2,615,885,141 cache-misses                                                  (22.37%)
S1       16  3,305,793,029,405 cycles                    #    0.000 GHz                      (21.87%)
S1       16  3,133,407,079,254 instructions              #    0.00  insns per cycle          (27.43%)
S1       16          1,626,726 cs                                                            (100.00%)
S1       16                913 migrations                                                    (100.00%)
S1       16            118,374 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  3,493,750,424,449 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.66%)
S1       16  1,961,552,754,445 idle-cycles-backend       #    0.00% backend  cycles idle     (16.40%)
S1       16    978,428,607,752 L1-dcache-loads                                               (22.67%)
S1       16     12,718,722,880 L1-dcache-load-misses                                         (26.92%)
S1       16     12,840,137,143 L1-dcache-stores                                              (27.58%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (26.12%)
S1       16      2,560,808,904 L1-icache-load-misses                                         (27.23%)
S1       16     15,465,318,155 LLC-loads                                                     (12.34%)
S1       16      9,359,450,306 LLC-stores                                                    (11.17%)
S1       16    <not supported> LLC-prefetches          
S1       16    951,286,582,376 dTLB-loads                                                    (17.24%)
S1       16        908,442,136 dTLB-load-misses                                              (17.68%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    662,685,254,688 iTLB-loads                                                    (16.70%)
S1       16          8,449,532 iTLB-load-misses                                              (11.14%)
S1       16    253,586,293,868 branch-loads                                                  (16.63%)
S1       16     17,480,856,801 branch-load-misses                                            (22.49%)
S2       16      3,064,904,629 cache-misses                                                  (21.50%)
S2       16  3,216,157,927,134 cycles                    #    0.000 GHz                      (21.43%)
S2       16  3,264,058,294,125 instructions              #    0.00  insns per cycle          (27.17%)
S2       16          2,010,527 cs                                                            (100.00%)
S2       16              1,357 migrations                                                    (100.00%)
S2       16            198,251 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  3,514,375,331,650 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.03%)
S2       16  1,726,028,468,472 idle-cycles-backend       #    0.00% backend  cycles idle     (16.81%)
S2       16  1,008,628,635,938 L1-dcache-loads                                               (23.95%)
S2       16     13,658,752,432 L1-dcache-load-misses                                         (27.92%)
S2       16     14,299,000,807 L1-dcache-stores                                              (27.53%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.15%)
S2       16      2,921,813,439 L1-icache-load-misses                                         (26.68%)
S2       16     17,792,809,626 LLC-loads                                                     (12.63%)
S2       16     10,581,903,152 LLC-stores                                                    (13.12%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,068,385,944,257 dTLB-loads                                                    (18.14%)
S2       16      1,025,255,727 dTLB-load-misses                                              (17.25%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    744,409,004,229 iTLB-loads                                                    (16.30%)
S2       16          9,041,287 iTLB-load-misses                                              (11.10%)
S2       16    277,122,783,146 branch-loads                                                  (16.45%)
S2       16     18,392,298,646 branch-load-misses                                            (21.85%)
S3       16      2,394,895,708 cache-misses                                                  (22.39%)
S3       16  3,159,556,178,163 cycles                    #    0.000 GHz                      (22.72%)
S3       16  2,799,963,612,701 instructions              #    0.00  insns per cycle          (28.25%)
S3       16          1,568,616 cs                                                            (100.00%)
S3       16              1,026 migrations                                                    (100.00%)
S3       16            146,840 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  3,664,665,662,723 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.71%)
S3       16  1,893,419,719,266 idle-cycles-backend       #    0.00% backend  cycles idle     (16.70%)
S3       16    873,762,126,631 L1-dcache-loads                                               (22.50%)
S3       16     11,158,789,060 L1-dcache-load-misses                                         (27.87%)
S3       16     11,621,915,413 L1-dcache-stores                                              (27.92%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (28.09%)
S3       16      2,350,114,495 L1-icache-load-misses                                         (28.06%)
S3       16     14,680,106,849 LLC-loads                                                     (11.31%)
S3       16      8,755,248,447 LLC-stores                                                    (11.26%)
S3       16    <not supported> LLC-prefetches          
S3       16    948,739,602,414 dTLB-loads                                                    (16.56%)
S3       16        951,773,511 dTLB-load-misses                                              (16.15%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    707,835,563,954 iTLB-loads                                                    (15.91%)
S3       16          9,761,165 iTLB-load-misses                                              (10.71%)
S3       16    251,896,694,205 branch-loads                                                  (16.13%)
S3       16     16,696,556,789 branch-load-misses                                            (21.95%)

     607.282649470 seconds time elapsed

#################################################################
# Test multi-threading - 16 threads - T3
#################################################################
2592591.MEM-Scalability.catwoman.t16
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 1584160 sequences (160000160 bp)...
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 388.566 CPU sec, 24.217 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 383.626 CPU sec, 23.826 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 391.437 CPU sec, 24.169 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 384.993 CPU sec, 23.845 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 383.140 CPU sec, 23.669 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 386.664 CPU sec, 23.909 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 389.076 CPU sec, 24.041 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 379.835 CPU sec, 23.487 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 382.906 CPU sec, 23.750 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 389.263 CPU sec, 24.033 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 382.553 CPU sec, 23.729 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 387.641 CPU sec, 23.913 real sec
[M::process] read 940982 sequences (95039182 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 387.801 CPU sec, 24.066 real sec
[M::mem_process_seqs] Processed 940982 reads in 236.016 CPU sec, 14.611 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 334.753 sec; CPU: 5261.568 sec

 Performance counter stats for './bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      2,997,237,746 cache-misses                                                  (21.59%)
S0       16  3,600,258,436,323 cycles                    #    0.000 GHz                      (21.56%)
S0       16  2,916,280,560,069 instructions              #   13.19  insns per cycle        
                                             #    0.08  stalled cycles per insn  (26.74%)
S0       16          2,256,480 cs                                                            (100.00%)
S0       16              1,918 migrations                                                    (100.00%)
S0       16            196,851 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  3,454,900,125,922 idle-cycles-frontend      #  1562.71% frontend cycles idle     (16.15%)
S0       16  2,174,852,916,896 idle-cycles-backend       #  983.72% backend  cycles idle     (16.43%)
S0       16    898,857,422,197 L1-dcache-loads                                               (21.96%)
S0       16     12,447,418,066 L1-dcache-load-misses     #   21.15% of all L1-dcache hits    (27.34%)
S0       16     12,894,406,859 L1-dcache-stores                                              (27.79%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.04%)
S0       16      2,871,130,255 L1-icache-load-misses                                         (27.74%)
S0       16     15,704,120,648 LLC-loads                                                     (11.23%)
S0       16      8,503,263,734 LLC-stores                                                    (11.54%)
S0       16    <not supported> LLC-prefetches          
S0       16    889,661,096,834 dTLB-loads                                                    (17.16%)
S0       16      1,116,727,401 dTLB-load-misses          #    1.87% of all dTLB cache hits   (17.30%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    658,955,295,517 iTLB-loads                                                    (17.19%)
S0       16         28,157,121 iTLB-load-misses          #    0.07% of all iTLB cache hits   (11.24%)
S0       16    252,451,758,137 branch-loads                                                  (16.68%)
S0       16     16,569,683,677 branch-load-misses                                            (21.95%)
S1       16      2,716,989,860 cache-misses                                                  (22.40%)
S1       16  3,416,298,616,276 cycles                    #    0.000 GHz                      (22.62%)
S1       16  3,009,848,964,100 instructions              #    0.00  insns per cycle          (28.56%)
S1       16          1,993,798 cs                                                            (100.00%)
S1       16                880 migrations                                                    (100.00%)
S1       16            118,495 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  3,520,319,202,444 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.34%)
S1       16  2,000,088,432,459 idle-cycles-backend       #    0.00% backend  cycles idle     (16.82%)
S1       16    975,696,141,666 L1-dcache-loads                                               (22.23%)
S1       16     12,802,916,023 L1-dcache-load-misses                                         (27.51%)
S1       16     13,812,096,051 L1-dcache-stores                                              (26.73%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (26.47%)
S1       16      2,793,469,808 L1-icache-load-misses                                         (26.71%)
S1       16     16,428,588,344 LLC-loads                                                     (10.94%)
S1       16      9,331,339,477 LLC-stores                                                    (11.21%)
S1       16    <not supported> LLC-prefetches          
S1       16    974,918,670,350 dTLB-loads                                                    (17.03%)
S1       16      1,194,321,718 dTLB-load-misses                                              (17.27%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    679,501,633,668 iTLB-loads                                                    (17.04%)
S1       16         25,601,319 iTLB-load-misses                                              (11.20%)
S1       16    253,900,245,123 branch-loads                                                  (16.87%)
S1       16     17,264,669,845 branch-load-misses                                            (22.46%)
S2       16      2,775,500,500 cache-misses                                                  (22.05%)
S2       16  3,452,647,854,339 cycles                    #    0.000 GHz                      (20.80%)
S2       16  3,237,378,696,093 instructions              #    0.00  insns per cycle          (26.88%)
S2       16          1,962,271 cs                                                            (100.00%)
S2       16              1,777 migrations                                                    (100.00%)
S2       16            140,922 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  3,650,946,652,492 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.13%)
S2       16  1,875,030,671,350 idle-cycles-backend       #    0.00% backend  cycles idle     (16.26%)
S2       16    997,965,435,034 L1-dcache-loads                                               (22.89%)
S2       16     12,988,264,063 L1-dcache-load-misses                                         (28.17%)
S2       16     13,811,530,087 L1-dcache-stores                                              (28.81%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (27.10%)
S2       16      2,692,029,845 L1-icache-load-misses                                         (27.51%)
S2       16     16,737,875,282 LLC-loads                                                     (12.02%)
S2       16     10,150,959,599 LLC-stores                                                    (11.55%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,061,203,649,690 dTLB-loads                                                    (17.58%)
S2       16      1,335,390,117 dTLB-load-misses                                              (17.02%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    774,800,041,565 iTLB-loads                                                    (16.20%)
S2       16         27,681,624 iTLB-load-misses                                              (10.60%)
S2       16    283,370,083,379 branch-loads                                                  (16.26%)
S2       16     19,377,278,496 branch-load-misses                                            (21.84%)
S3       16      2,920,757,992 cache-misses                                                  (20.99%)
S3       16  3,680,166,919,631 cycles                    #    0.000 GHz                      (21.26%)
S3       16  3,006,411,947,021 instructions              #    0.00  insns per cycle          (26.77%)
S3       16          2,240,307 cs                                                            (100.00%)
S3       16                918 migrations                                                    (100.00%)
S3       16            260,839 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  3,712,638,694,608 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.12%)
S3       16  2,088,092,327,390 idle-cycles-backend       #    0.00% backend  cycles idle     (17.00%)
S3       16    893,566,924,548 L1-dcache-loads                                               (22.68%)
S3       16     12,104,860,144 L1-dcache-load-misses                                         (28.26%)
S3       16     12,764,923,792 L1-dcache-stores                                              (28.50%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (28.28%)
S3       16      2,724,613,766 L1-icache-load-misses                                         (28.44%)
S3       16     15,098,708,914 LLC-loads                                                     (11.35%)
S3       16      8,603,521,225 LLC-stores                                                    (11.30%)
S3       16    <not supported> LLC-prefetches          
S3       16    890,387,651,847 dTLB-loads                                                    (16.88%)
S3       16      1,121,127,313 dTLB-load-misses                                              (16.57%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    633,707,534,851 iTLB-loads                                                    (16.54%)
S3       16         28,004,644 iTLB-load-misses                                              (11.15%)
S3       16    250,776,556,889 branch-loads                                                  (16.39%)
S3       16     16,935,169,636 branch-load-misses                                            (21.26%)

     334.853589769 seconds time elapsed

#################################################################
# Test multi-threading - 32 threads - T4 
#################################################################
2592591.MEM-Scalability.catwoman.t32
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 3168318 sequences (320000118 bp)...
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1020.946 CPU sec, 32.336 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1048.912 CPU sec, 32.605 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1041.678 CPU sec, 32.321 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1042.939 CPU sec, 32.360 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1043.062 CPU sec, 32.536 real sec
[M::process] read 2525154 sequences (255040554 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1043.340 CPU sec, 32.436 real sec
[M::mem_process_seqs] Processed 2525154 reads in 844.971 CPU sec, 26.406 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 234.425 sec; CPU: 7099.234 sec

 Performance counter stats for './bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      2,862,327,171 cache-misses                                                  (21.18%)
S0       16  4,641,293,057,208 cycles                    #    0.000 GHz                      (22.36%)
S0       16  2,746,394,539,709 instructions              #    9.51  insns per cycle        
                                             #    0.10  stalled cycles per insn  (27.92%)
S0       16          2,240,445 cs                                                            (100.00%)
S0       16              2,290 migrations                                                    (100.00%)
S0       16            139,120 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  4,526,238,078,689 idle-cycles-frontend      #  1567.84% frontend cycles idle     (17.93%)
S0       16  3,209,489,197,134 idle-cycles-backend       #  1111.73% backend  cycles idle     (17.12%)
S0       16    877,514,022,528 L1-dcache-loads                                               (22.63%)
S0       16     11,577,123,677 L1-dcache-load-misses     #   19.61% of all L1-dcache hits    (28.26%)
S0       16     11,968,567,842 L1-dcache-stores                                              (28.38%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.99%)
S0       16      2,862,612,837 L1-icache-load-misses                                         (27.80%)
S0       16     14,991,832,547 LLC-loads                                                     (11.25%)
S0       16      8,289,991,731 LLC-stores                                                    (10.94%)
S0       16    <not supported> LLC-prefetches          
S0       16    889,183,220,640 dTLB-loads                                                    (16.51%)
S0       16      1,419,345,408 dTLB-load-misses          #    2.32% of all dTLB cache hits   (16.27%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    628,119,870,874 iTLB-loads                                                    (16.39%)
S0       16         81,127,817 iTLB-load-misses          #    0.19% of all iTLB cache hits   (10.79%)
S0       16    232,242,797,696 branch-loads                                                  (16.15%)
S0       16     16,102,253,824 branch-load-misses                                            (21.54%)
S1       16      3,164,164,664 cache-misses                                                  (21.11%)
S1       16  4,546,456,315,393 cycles                    #    0.000 GHz                      (22.17%)
S1       16  3,166,899,588,982 instructions              #    0.00  insns per cycle          (27.90%)
S1       16          2,288,748 cs                                                            (100.00%)
S1       16              1,370 migrations                                                    (100.00%)
S1       16            183,280 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  4,677,184,173,090 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.69%)
S1       16  3,062,408,423,402 idle-cycles-backend       #    0.00% backend  cycles idle     (17.14%)
S1       16  1,003,805,660,295 L1-dcache-loads                                               (22.66%)
S1       16     13,283,104,277 L1-dcache-load-misses                                         (28.53%)
S1       16     13,923,943,021 L1-dcache-stores                                              (28.43%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.49%)
S1       16      3,090,877,183 L1-icache-load-misses                                         (28.00%)
S1       16     17,256,677,366 LLC-loads                                                     (11.10%)
S1       16     10,102,598,308 LLC-stores                                                    (10.82%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,029,518,789,194 dTLB-loads                                                    (16.47%)
S1       16      1,584,567,442 dTLB-load-misses                                              (16.50%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    728,972,474,529 iTLB-loads                                                    (16.40%)
S1       16         82,973,867 iTLB-load-misses                                              (10.60%)
S1       16    278,711,287,514 branch-loads                                                  (15.93%)
S1       16     18,725,153,375 branch-load-misses                                            (21.41%)
S2       16      2,990,105,360 cache-misses                                                  (21.60%)
S2       16  4,499,926,307,455 cycles                    #    0.000 GHz                      (19.95%)
S2       16  3,202,469,317,359 instructions              #    0.00  insns per cycle          (27.33%)
S2       16          2,236,145 cs                                                            (100.00%)
S2       16              2,238 migrations                                                    (100.00%)
S2       16            186,623 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  4,755,063,648,169 idle-cycles-frontend      #    0.00% frontend cycles idle     (20.21%)
S2       16  2,964,708,581,198 idle-cycles-backend       #    0.00% backend  cycles idle     (17.78%)
S2       16  1,013,065,648,744 L1-dcache-loads                                               (22.19%)
S2       16     13,004,684,027 L1-dcache-load-misses                                         (28.81%)
S2       16     13,941,636,749 L1-dcache-stores                                              (28.44%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.88%)
S2       16      3,016,355,576 L1-icache-load-misses                                         (24.11%)
S2       16     17,604,362,103 LLC-loads                                                     (12.49%)
S2       16     10,434,804,749 LLC-stores                                                    (13.31%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,095,926,434,768 dTLB-loads                                                    (18.55%)
S2       16      1,652,648,446 dTLB-load-misses                                              (18.37%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    774,827,485,946 iTLB-loads                                                    (15.55%)
S2       16         85,339,825 iTLB-load-misses                                              (10.69%)
S2       16    276,242,128,815 branch-loads                                                  (16.06%)
S2       16     19,160,982,526 branch-load-misses                                            (21.24%)
S3       16      3,438,476,930 cache-misses                                                  (21.40%)
S3       16  4,788,645,738,849 cycles                    #    0.000 GHz                      (21.80%)
S3       16  2,833,137,834,242 instructions              #    0.00  insns per cycle          (27.81%)
S3       16          2,788,543 cs                                                            (100.00%)
S3       16              5,431 migrations                                                    (100.00%)
S3       16            653,877 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  4,239,870,438,951 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.35%)
S3       16  3,119,679,332,500 idle-cycles-backend       #    0.00% backend  cycles idle     (17.36%)
S3       16    883,890,807,734 L1-dcache-loads                                               (22.83%)
S3       16     12,339,460,192 L1-dcache-load-misses                                         (28.25%)
S3       16     13,324,110,308 L1-dcache-stores                                              (27.77%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.52%)
S3       16      3,254,540,875 L1-icache-load-misses                                         (27.42%)
S3       16     16,950,134,109 LLC-loads                                                     (11.02%)
S3       16      9,099,579,844 LLC-stores                                                    (11.28%)
S3       16    <not supported> LLC-prefetches          
S3       16    898,775,671,322 dTLB-loads                                                    (16.85%)
S3       16      1,431,403,801 dTLB-load-misses                                              (16.99%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    633,288,603,639 iTLB-loads                                                    (17.02%)
S3       16         85,444,119 iTLB-load-misses                                              (10.84%)
S3       16    256,994,378,810 branch-loads                                                  (16.06%)
S3       16     16,456,232,979 branch-load-misses                                            (21.58%)

     234.593804460 seconds time elapsed

#################################################################
# Test multi-threading - 48 threads - T5
#################################################################
2592591.MEM-Scalability.catwoman.t48
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 4752476 sequences (480000076 bp)...
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1838.138 CPU sec, 46.817 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1934.425 CPU sec, 40.761 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1948.524 CPU sec, 40.344 real sec
[M::process] read 2525158 sequences (255040958 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1926.349 CPU sec, 40.042 real sec
[M::mem_process_seqs] Processed 2525158 reads in 1063.821 CPU sec, 21.983 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 430.915 sec; CPU: 8947.457 sec

 Performance counter stats for './bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      4,458,947,779 cache-misses                                                  (22.09%)
S0       16  6,452,017,780,613 cycles                    #    0.000 GHz                      (21.95%)
S0       16  4,234,854,552,581 instructions              #   11.50  insns per cycle        
                                             #    0.04  stalled cycles per insn  (27.69%)
S0       16          3,445,148 cs                                                            (100.00%)
S0       16              3,268 migrations                                                    (100.00%)
S0       16            910,692 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  2,728,748,754,376 idle-cycles-frontend      #  741.19% frontend cycles idle     (16.82%)
S0       16  2,414,963,547,538 idle-cycles-backend       #  655.96% backend  cycles idle     (17.20%)
S0       16  1,349,598,717,293 L1-dcache-loads                                               (22.70%)
S0       16     19,024,782,072 L1-dcache-load-misses     #   30.55% of all L1-dcache hits    (28.45%)
S0       16     21,047,113,005 L1-dcache-stores                                              (28.14%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.94%)
S0       16      4,423,118,899 L1-icache-load-misses                                         (27.65%)
S0       16     25,573,710,313 LLC-loads                                                     (11.29%)
S0       16     12,743,723,912 LLC-stores                                                    (11.24%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,377,839,308,493 dTLB-loads                                                    (16.75%)
S0       16      2,724,546,740 dTLB-load-misses          #    4.21% of all dTLB cache hits   (16.22%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    959,173,609,826 iTLB-loads                                                    (16.42%)
S0       16        170,247,278 iTLB-load-misses          #    0.38% of all iTLB cache hits   (11.18%)
S0       16    407,058,360,870 branch-loads                                                  (16.72%)
S0       16     21,587,341,088 branch-load-misses                                            (22.05%)
S1       16      3,106,391,595 cache-misses                                                  (20.93%)
S1       16  5,656,750,963,646 cycles                    #    0.000 GHz                      (22.06%)
S1       16  2,977,765,853,086 instructions              #    0.00  insns per cycle          (28.07%)
S1       16          2,573,356 cs                                                            (100.00%)
S1       16              1,849 migrations                                                    (100.00%)
S1       16            280,497 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  2,079,149,350,102 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.52%)
S1       16  2,204,570,551,533 idle-cycles-backend       #    0.00% backend  cycles idle     (17.82%)
S1       16    910,604,819,402 L1-dcache-loads                                               (23.52%)
S1       16     12,270,236,087 L1-dcache-load-misses                                         (29.23%)
S1       16     13,093,507,771 L1-dcache-stores                                              (28.79%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.22%)
S1       16      3,004,901,228 L1-icache-load-misses                                         (28.14%)
S1       16     17,332,825,356 LLC-loads                                                     (10.82%)
S1       16      9,876,074,560 LLC-stores                                                    (10.75%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,022,683,263,267 dTLB-loads                                                    (15.91%)
S1       16      2,386,399,439 dTLB-load-misses                                              (16.13%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    712,578,677,185 iTLB-loads                                                    (15.97%)
S1       16        167,379,730 iTLB-load-misses                                              (10.65%)
S1       16    265,780,535,642 branch-loads                                                  (16.05%)
S1       16     18,099,468,187 branch-load-misses                                            (21.52%)
S2       16      2,915,409,242 cache-misses                                                  (21.34%)
S2       16  5,902,334,488,835 cycles                    #    0.000 GHz                      (20.20%)
S2       16  2,667,599,061,823 instructions              #    0.00  insns per cycle          (26.99%)
S2       16          2,482,871 cs                                                            (100.00%)
S2       16              3,309 migrations                                                    (100.00%)
S2       16            270,363 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  2,045,319,106,766 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.32%)
S2       16  2,495,764,158,512 idle-cycles-backend       #    0.00% backend  cycles idle     (16.80%)
S2       16    822,570,555,234 L1-dcache-loads                                               (23.47%)
S2       16     10,999,864,494 L1-dcache-load-misses                                         (26.96%)
S2       16     11,330,769,802 L1-dcache-stores                                              (28.37%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.27%)
S2       16      2,744,036,057 L1-icache-load-misses                                         (26.10%)
S2       16     14,348,443,603 LLC-loads                                                     (13.64%)
S2       16      7,974,586,411 LLC-stores                                                    (13.52%)
S2       16    <not supported> LLC-prefetches          
S2       16    828,225,246,880 dTLB-loads                                                    (18.71%)
S2       16      2,024,892,051 dTLB-load-misses                                              (17.70%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    573,938,925,942 iTLB-loads                                                    (17.12%)
S2       16        151,981,676 iTLB-load-misses                                              (10.99%)
S2       16    221,774,195,282 branch-loads                                                  (16.27%)
S2       16     15,525,527,857 branch-load-misses                                            (21.72%)
S3       16      3,039,973,359 cache-misses                                                  (22.32%)
S3       16  5,551,109,303,959 cycles                    #    0.000 GHz                      (20.16%)
S3       16  2,843,251,404,140 instructions              #    0.00  insns per cycle          (27.70%)
S3       16          2,677,445 cs                                                            (100.00%)
S3       16              2,662 migrations                                                    (100.00%)
S3       16            242,245 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  2,332,126,187,413 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.96%)
S3       16  2,436,587,455,411 idle-cycles-backend       #    0.00% backend  cycles idle     (16.65%)
S3       16    902,405,438,327 L1-dcache-loads                                               (23.18%)
S3       16     12,398,746,880 L1-dcache-load-misses                                         (25.85%)
S3       16     12,864,807,240 L1-dcache-stores                                              (27.81%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (24.70%)
S3       16      3,065,987,831 L1-icache-load-misses                                         (25.63%)
S3       16     15,926,361,277 LLC-loads                                                     (14.34%)
S3       16      9,178,909,910 LLC-stores                                                    (11.17%)
S3       16    <not supported> LLC-prefetches          
S3       16    916,591,098,350 dTLB-loads                                                    (17.82%)
S3       16      2,136,560,990 dTLB-load-misses                                              (17.73%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    650,005,790,077 iTLB-loads                                                    (16.49%)
S3       16        148,530,725 iTLB-load-misses                                              (11.17%)
S3       16    239,708,912,947 branch-loads                                                  (16.67%)
S3       16     16,458,463,039 branch-load-misses                                            (22.27%)

     431.263933746 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################

[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3303.512 CPU sec, 66.961 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3829.826 CPU sec, 62.851 real sec
[M::mem_process_seqs] Processed 6336634 reads in 3870.484 CPU sec, 62.169 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 1567.728 CPU sec, 24.769 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 252.579 sec; CPU: 12620.569 sec

 Performance counter stats for './bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,660,615,190 cache-misses                                                  (20.53%)
S0       16  8,316,001,205,833 cycles                    #    0.000 GHz                      (21.80%)
S0       16  2,861,256,807,386 instructions              #    5.55  insns per cycle        
                                             #    0.06  stalled cycles per insn  (27.39%)
S0       16          2,975,395 cs                                                            (100.00%)
S0       16             31,770 migrations                                                    (100.00%)
S0       16            515,381 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  1,053,014,310,704 idle-cycles-frontend      #  204.29% frontend cycles idle     (18.16%)
S0       16  2,989,825,817,594 idle-cycles-backend       #  580.05% backend  cycles idle     (16.94%)
S0       16    892,255,854,760 L1-dcache-loads                                               (22.69%)
S0       16     12,569,990,316 L1-dcache-load-misses     #   21.36% of all L1-dcache hits    (28.54%)
S0       16     13,353,904,902 L1-dcache-stores                                              (28.63%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.72%)
S0       16      3,451,345,734 L1-icache-load-misses                                         (28.62%)
S0       16     17,414,517,218 LLC-loads                                                     (11.13%)
S0       16      9,454,876,390 LLC-stores                                                    (10.86%)
S0       16    <not supported> LLC-prefetches          
S0       16    925,423,513,543 dTLB-loads                                                    (16.40%)
S0       16      2,447,399,607 dTLB-load-misses          #    3.92% of all dTLB cache hits   (16.32%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    646,397,334,436 iTLB-loads                                                    (16.07%)
S0       16        189,192,143 iTLB-load-misses          #    0.43% of all iTLB cache hits   (10.87%)
S0       16    248,235,786,042 branch-loads                                                  (16.23%)
S0       16     16,777,433,442 branch-load-misses                                            (21.57%)
S1       16      2,981,727,854 cache-misses                                                  (21.26%)
S1       16  8,355,913,505,636 cycles                    #    0.000 GHz                      (21.32%)
S1       16  2,515,577,149,017 instructions              #    0.00  insns per cycle          (27.73%)
S1       16          2,570,495 cs                                                            (100.00%)
S1       16             25,206 migrations                                                    (100.00%)
S1       16            245,578 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    815,996,699,957 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.40%)
S1       16  3,041,564,099,097 idle-cycles-backend       #    0.00% backend  cycles idle     (17.05%)
S1       16    781,100,328,508 L1-dcache-loads                                               (22.64%)
S1       16     10,687,810,152 L1-dcache-load-misses                                         (28.35%)
S1       16     11,174,399,693 L1-dcache-stores                                              (28.66%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.61%)
S1       16      2,834,350,522 L1-icache-load-misses                                         (27.71%)
S1       16     14,710,415,360 LLC-loads                                                     (10.94%)
S1       16      8,196,972,645 LLC-stores                                                    (10.68%)
S1       16    <not supported> LLC-prefetches          
S1       16    837,715,056,648 dTLB-loads                                                    (16.12%)
S1       16      2,316,396,184 dTLB-load-misses                                              (16.11%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    588,770,783,544 iTLB-loads                                                    (16.17%)
S1       16        187,219,919 iTLB-load-misses                                              (10.75%)
S1       16    216,852,111,208 branch-loads                                                  (16.02%)
S1       16     15,316,351,809 branch-load-misses                                            (21.37%)
S2       16      3,165,898,652 cache-misses                                                  (22.04%)
S2       16  8,095,436,303,831 cycles                    #    0.000 GHz                      (20.14%)
S2       16  2,811,530,935,715 instructions              #    0.00  insns per cycle          (27.97%)
S2       16          2,829,420 cs                                                            (100.00%)
S2       16             37,549 migrations                                                    (100.00%)
S2       16            320,444 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    988,263,237,087 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.19%)
S2       16  2,939,403,521,528 idle-cycles-backend       #    0.00% backend  cycles idle     (17.08%)
S2       16    886,648,785,553 L1-dcache-loads                                               (23.75%)
S2       16     12,112,833,852 L1-dcache-load-misses                                         (26.85%)
S2       16     12,603,839,367 L1-dcache-stores                                              (28.25%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.91%)
S2       16      3,132,606,361 L1-icache-load-misses                                         (25.79%)
S2       16     16,368,714,385 LLC-loads                                                     (13.97%)
S2       16      9,056,857,120 LLC-stores                                                    (11.41%)
S2       16    <not supported> LLC-prefetches          
S2       16    931,491,914,705 dTLB-loads                                                    (17.89%)
S2       16      2,467,278,592 dTLB-load-misses                                              (17.24%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    651,187,835,181 iTLB-loads                                                    (16.47%)
S2       16        179,959,983 iTLB-load-misses                                              (11.43%)
S2       16    236,736,130,493 branch-loads                                                  (16.73%)
S2       16     16,761,716,929 branch-load-misses                                            (22.21%)
S3       16      4,046,640,182 cache-misses                                                  (21.48%)
S3       16  8,220,876,237,104 cycles                    #    0.000 GHz                      (21.00%)
S3       16  3,984,463,710,516 instructions              #    0.00  insns per cycle          (27.56%)
S3       16          3,438,887 cs                                                            (100.00%)
S3       16             42,310 migrations                                                    (100.00%)
S3       16          1,321,065 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  1,111,741,928,825 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.12%)
S3       16  2,469,013,787,972 idle-cycles-backend       #    0.00% backend  cycles idle     (17.44%)
S3       16  1,206,494,482,290 L1-dcache-loads                                               (23.62%)
S3       16     16,648,095,867 L1-dcache-load-misses                                         (28.29%)
S3       16     17,966,389,583 L1-dcache-stores                                              (28.80%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.44%)
S3       16      3,871,762,903 L1-icache-load-misses                                         (27.69%)
S3       16     22,605,107,065 LLC-loads                                                     (12.28%)
S3       16     12,878,053,719 LLC-stores                                                    (11.02%)
S3       16    <not supported> LLC-prefetches          
S3       16  1,296,251,116,723 dTLB-loads                                                    (16.66%)
S3       16      3,276,202,741 dTLB-load-misses                                              (16.29%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    926,558,238,149 iTLB-loads                                                    (16.02%)
S3       16        220,601,440 iTLB-load-misses                                              (10.86%)
S3       16    347,904,057,790 branch-loads                                                  (16.14%)
S3       16     23,914,130,676 branch-load-misses                                            (21.39%)

     252.848230724 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################
