# SystemVerilog For RTL Design

## Upcoming RTL Designs:
1. FSM (Mealy & Moore Design - Overlapping/Non-overlapping) - seq detector
2. clock gating
3. FP Arbiter (comb arbiter - low priority req starves)
4. CDC designs
