Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Jun 19 17:55:29 2025
| Host         : ubuntu running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7k325tffg900-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 63
+-----------+----------+---------------------------------------------+------------+
| Rule      | Severity | Description                                 | Violations |
+-----------+----------+---------------------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation                       | 29         |
| TIMING-20 | Warning  | Non-clocked latch                           | 32         |
| ULMTCS-1  | Warning  | Control Sets use limits recommend reduction | 1          |
| LATCH-1   | Advisory | Existing latches in the design              | 1          |
+-----------+----------+---------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.053 ns between student_top_inst/bridge_inst/seg_driver/count_reg[4]/C (clocked by clk_out2_pll) and twin_controller_inst/status_buffer_reg[2][5]/D (clocked by clk_out1_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.087 ns between student_top_inst/bridge_inst/seg_driver/count_reg[4]/C (clocked by clk_out2_pll) and twin_controller_inst/status_buffer_reg[1][7]/D (clocked by clk_out1_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.132 ns between student_top_inst/bridge_inst/seg_driver/count_reg[4]/C (clocked by clk_out2_pll) and twin_controller_inst/status_buffer_reg[0][1]/D (clocked by clk_out1_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.134 ns between student_top_inst/bridge_inst/seg_driver/count_reg[4]/C (clocked by clk_out2_pll) and twin_controller_inst/status_buffer_reg[0][4]/D (clocked by clk_out1_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.147 ns between student_top_inst/bridge_inst/seg_driver/count_reg[4]/C (clocked by clk_out2_pll) and twin_controller_inst/status_buffer_reg[1][5]/D (clocked by clk_out1_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.207 ns between student_top_inst/bridge_inst/seg_driver/count_reg[4]/C (clocked by clk_out2_pll) and twin_controller_inst/status_buffer_reg[1][3]/D (clocked by clk_out1_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.307 ns between student_top_inst/bridge_inst/seg_driver/count_reg[4]/C (clocked by clk_out2_pll) and twin_controller_inst/status_buffer_reg[1][6]/D (clocked by clk_out1_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.415 ns between student_top_inst/bridge_inst/seg_driver/count_reg[4]/C (clocked by clk_out2_pll) and twin_controller_inst/status_buffer_reg[2][7]/D (clocked by clk_out1_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.541 ns between student_top_inst/bridge_inst/seg_driver/count_reg[4]/C (clocked by clk_out2_pll) and twin_controller_inst/status_buffer_reg[3][7]/D (clocked by clk_out1_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.557 ns between student_top_inst/bridge_inst/seg_driver/count_reg[4]/C (clocked by clk_out2_pll) and twin_controller_inst/status_buffer_reg[4][4]/D (clocked by clk_out1_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.563 ns between student_top_inst/bridge_inst/seg_driver/count_reg[4]/C (clocked by clk_out2_pll) and twin_controller_inst/status_buffer_reg[3][2]/D (clocked by clk_out1_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.564 ns between student_top_inst/bridge_inst/seg_driver/count_reg[4]/C (clocked by clk_out2_pll) and twin_controller_inst/status_buffer_reg[1][4]/D (clocked by clk_out1_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.568 ns between student_top_inst/bridge_inst/seg_driver/count_reg[4]/C (clocked by clk_out2_pll) and twin_controller_inst/status_buffer_reg[2][6]/D (clocked by clk_out1_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.575 ns between student_top_inst/bridge_inst/seg_driver/count_reg[4]/C (clocked by clk_out2_pll) and twin_controller_inst/status_buffer_reg[2][4]/D (clocked by clk_out1_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.586 ns between student_top_inst/bridge_inst/seg_driver/count_reg[4]/C (clocked by clk_out2_pll) and twin_controller_inst/status_buffer_reg[0][0]/D (clocked by clk_out1_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.603 ns between student_top_inst/bridge_inst/seg_driver/count_reg[4]/C (clocked by clk_out2_pll) and twin_controller_inst/status_buffer_reg[0][2]/D (clocked by clk_out1_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.613 ns between student_top_inst/bridge_inst/seg_driver/count_reg[4]/C (clocked by clk_out2_pll) and twin_controller_inst/status_buffer_reg[3][1]/D (clocked by clk_out1_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.626 ns between student_top_inst/bridge_inst/seg_driver/count_reg[4]/C (clocked by clk_out2_pll) and twin_controller_inst/status_buffer_reg[4][0]/D (clocked by clk_out1_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.644 ns between student_top_inst/bridge_inst/seg_driver/count_reg[4]/C (clocked by clk_out2_pll) and twin_controller_inst/status_buffer_reg[2][0]/D (clocked by clk_out1_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.652 ns between student_top_inst/bridge_inst/seg_driver/count_reg[4]/C (clocked by clk_out2_pll) and twin_controller_inst/status_buffer_reg[0][3]/D (clocked by clk_out1_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.680 ns between student_top_inst/bridge_inst/seg_driver/count_reg[4]/C (clocked by clk_out2_pll) and twin_controller_inst/status_buffer_reg[0][6]/D (clocked by clk_out1_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.683 ns between student_top_inst/bridge_inst/seg_driver/count_reg[4]/C (clocked by clk_out2_pll) and twin_controller_inst/status_buffer_reg[3][6]/D (clocked by clk_out1_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.685 ns between student_top_inst/bridge_inst/seg_driver/count_reg[4]/C (clocked by clk_out2_pll) and twin_controller_inst/status_buffer_reg[4][1]/D (clocked by clk_out1_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between student_top_inst/bridge_inst/seg_driver/count_reg[4]/C (clocked by clk_out2_pll) and twin_controller_inst/status_buffer_reg[1][2]/D (clocked by clk_out1_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.748 ns between student_top_inst/bridge_inst/seg_driver/count_reg[4]/C (clocked by clk_out2_pll) and twin_controller_inst/status_buffer_reg[0][5]/D (clocked by clk_out1_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.769 ns between student_top_inst/bridge_inst/seg_driver/count_reg[4]/C (clocked by clk_out2_pll) and twin_controller_inst/status_buffer_reg[3][0]/D (clocked by clk_out1_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.803 ns between student_top_inst/bridge_inst/seg_driver/count_reg[4]/C (clocked by clk_out2_pll) and twin_controller_inst/status_buffer_reg[4][2]/D (clocked by clk_out1_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.835 ns between student_top_inst/bridge_inst/seg_driver/count_reg[4]/C (clocked by clk_out2_pll) and twin_controller_inst/status_buffer_reg[4][3]/D (clocked by clk_out1_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -2.114 ns between student_top_inst/Core_cpu/mem_stage_alu_result_reg[6]/C (clocked by clk_out2_pll) and student_top_inst/bridge_inst/counter_inst/start_reg/D (clocked by clk_out1_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch student_top_inst/Core_cpu/mem_stage/mem_result_reg[0] cannot be properly analyzed as its control pin student_top_inst/Core_cpu/mem_stage/mem_result_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch student_top_inst/Core_cpu/mem_stage/mem_result_reg[10] cannot be properly analyzed as its control pin student_top_inst/Core_cpu/mem_stage/mem_result_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch student_top_inst/Core_cpu/mem_stage/mem_result_reg[11] cannot be properly analyzed as its control pin student_top_inst/Core_cpu/mem_stage/mem_result_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch student_top_inst/Core_cpu/mem_stage/mem_result_reg[12] cannot be properly analyzed as its control pin student_top_inst/Core_cpu/mem_stage/mem_result_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch student_top_inst/Core_cpu/mem_stage/mem_result_reg[13] cannot be properly analyzed as its control pin student_top_inst/Core_cpu/mem_stage/mem_result_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch student_top_inst/Core_cpu/mem_stage/mem_result_reg[14] cannot be properly analyzed as its control pin student_top_inst/Core_cpu/mem_stage/mem_result_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch student_top_inst/Core_cpu/mem_stage/mem_result_reg[15] cannot be properly analyzed as its control pin student_top_inst/Core_cpu/mem_stage/mem_result_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch student_top_inst/Core_cpu/mem_stage/mem_result_reg[16] cannot be properly analyzed as its control pin student_top_inst/Core_cpu/mem_stage/mem_result_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch student_top_inst/Core_cpu/mem_stage/mem_result_reg[17] cannot be properly analyzed as its control pin student_top_inst/Core_cpu/mem_stage/mem_result_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch student_top_inst/Core_cpu/mem_stage/mem_result_reg[18] cannot be properly analyzed as its control pin student_top_inst/Core_cpu/mem_stage/mem_result_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch student_top_inst/Core_cpu/mem_stage/mem_result_reg[19] cannot be properly analyzed as its control pin student_top_inst/Core_cpu/mem_stage/mem_result_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch student_top_inst/Core_cpu/mem_stage/mem_result_reg[1] cannot be properly analyzed as its control pin student_top_inst/Core_cpu/mem_stage/mem_result_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch student_top_inst/Core_cpu/mem_stage/mem_result_reg[20] cannot be properly analyzed as its control pin student_top_inst/Core_cpu/mem_stage/mem_result_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch student_top_inst/Core_cpu/mem_stage/mem_result_reg[21] cannot be properly analyzed as its control pin student_top_inst/Core_cpu/mem_stage/mem_result_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch student_top_inst/Core_cpu/mem_stage/mem_result_reg[22] cannot be properly analyzed as its control pin student_top_inst/Core_cpu/mem_stage/mem_result_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch student_top_inst/Core_cpu/mem_stage/mem_result_reg[23] cannot be properly analyzed as its control pin student_top_inst/Core_cpu/mem_stage/mem_result_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch student_top_inst/Core_cpu/mem_stage/mem_result_reg[24] cannot be properly analyzed as its control pin student_top_inst/Core_cpu/mem_stage/mem_result_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch student_top_inst/Core_cpu/mem_stage/mem_result_reg[25] cannot be properly analyzed as its control pin student_top_inst/Core_cpu/mem_stage/mem_result_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch student_top_inst/Core_cpu/mem_stage/mem_result_reg[26] cannot be properly analyzed as its control pin student_top_inst/Core_cpu/mem_stage/mem_result_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch student_top_inst/Core_cpu/mem_stage/mem_result_reg[27] cannot be properly analyzed as its control pin student_top_inst/Core_cpu/mem_stage/mem_result_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch student_top_inst/Core_cpu/mem_stage/mem_result_reg[28] cannot be properly analyzed as its control pin student_top_inst/Core_cpu/mem_stage/mem_result_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch student_top_inst/Core_cpu/mem_stage/mem_result_reg[29] cannot be properly analyzed as its control pin student_top_inst/Core_cpu/mem_stage/mem_result_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch student_top_inst/Core_cpu/mem_stage/mem_result_reg[2] cannot be properly analyzed as its control pin student_top_inst/Core_cpu/mem_stage/mem_result_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch student_top_inst/Core_cpu/mem_stage/mem_result_reg[30] cannot be properly analyzed as its control pin student_top_inst/Core_cpu/mem_stage/mem_result_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch student_top_inst/Core_cpu/mem_stage/mem_result_reg[31] cannot be properly analyzed as its control pin student_top_inst/Core_cpu/mem_stage/mem_result_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch student_top_inst/Core_cpu/mem_stage/mem_result_reg[3] cannot be properly analyzed as its control pin student_top_inst/Core_cpu/mem_stage/mem_result_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch student_top_inst/Core_cpu/mem_stage/mem_result_reg[4] cannot be properly analyzed as its control pin student_top_inst/Core_cpu/mem_stage/mem_result_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch student_top_inst/Core_cpu/mem_stage/mem_result_reg[5] cannot be properly analyzed as its control pin student_top_inst/Core_cpu/mem_stage/mem_result_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch student_top_inst/Core_cpu/mem_stage/mem_result_reg[6] cannot be properly analyzed as its control pin student_top_inst/Core_cpu/mem_stage/mem_result_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch student_top_inst/Core_cpu/mem_stage/mem_result_reg[7] cannot be properly analyzed as its control pin student_top_inst/Core_cpu/mem_stage/mem_result_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch student_top_inst/Core_cpu/mem_stage/mem_result_reg[8] cannot be properly analyzed as its control pin student_top_inst/Core_cpu/mem_stage/mem_result_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch student_top_inst/Core_cpu/mem_stage/mem_result_reg[9] cannot be properly analyzed as its control pin student_top_inst/Core_cpu/mem_stage/mem_result_reg[9]/G is not reached by a timing clock
Related violations: <none>

ULMTCS-1#1 Warning
Control Sets use limits recommend reduction  
This design uses 4340 control sets (vs. available limit of 50950, determined by 1 control set per CLB). This exceeds the control set use guideline of 7.5 percent. This is at a level where reduction is RECOMMENDED (see UG949). Use report_control_sets to get more details.
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 32 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


