// Seed: 1396838998
module module_0;
  assign id_1.id_1 = id_1;
  assign id_2 = -1;
  wire id_3;
  assign module_1.type_0 = 0;
  assign id_1 = 1;
  initial begin : LABEL_0
    id_1 = id_1 + id_1;
    id_2 = ~id_2;
    #1 id_1 <= id_2;
    id_1 <= 1;
  end
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    output wand id_2,
    output tri0 id_3,
    output wand id_4,
    output wor id_5,
    input tri1 id_6,
    output uwire id_7,
    input tri id_8,
    input supply1 id_9,
    input supply1 id_10,
    output supply0 id_11,
    input wire id_12,
    id_17,
    input wor id_13,
    inout wor id_14,
    input supply1 id_15
);
  module_0 modCall_1 ();
endmodule
