{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572411426515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572411426520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 13:57:06 2019 " "Processing started: Wed Oct 30 13:57:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572411426520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411426520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_binary -c uart_binary " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_binary -c uart_binary" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411426520 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572411427115 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572411427116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file baud_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_counter " "Found entity 1: baud_counter" {  } { { "baud_counter.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/baud_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572411434503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572411434505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572411434506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434506 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_dp.v(16) " "Verilog HDL warning at tx_dp.v(16): extended using \"x\" or \"z\"" {  } { { "tx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_dp.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434508 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_dp.v(18) " "Verilog HDL warning at tx_dp.v(18): extended using \"x\" or \"z\"" {  } { { "tx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_dp.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_dp " "Found entity 1: tx_dp" {  } { { "tx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572411434508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434508 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_cp.v(23) " "Verilog HDL warning at tx_cp.v(23): extended using \"x\" or \"z\"" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434510 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_cp.v(25) " "Verilog HDL warning at tx_cp.v(25): extended using \"x\" or \"z\"" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434510 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_cp.v(27) " "Verilog HDL warning at tx_cp.v(27): extended using \"x\" or \"z\"" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434510 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_cp.v(29) " "Verilog HDL warning at tx_cp.v(29): extended using \"x\" or \"z\"" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_cp " "Found entity 1: tx_cp" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572411434510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434510 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_dp.v(25) " "Verilog HDL warning at rx_dp.v(25): extended using \"x\" or \"z\"" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434512 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_dp.v(27) " "Verilog HDL warning at rx_dp.v(27): extended using \"x\" or \"z\"" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434512 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_dp.v(29) " "Verilog HDL warning at rx_dp.v(29): extended using \"x\" or \"z\"" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434512 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rx_dp.v(23) " "Verilog HDL information at rx_dp.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1572411434512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_dp " "Found entity 1: rx_dp" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572411434512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434512 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_cp.v(22) " "Verilog HDL warning at rx_cp.v(22): extended using \"x\" or \"z\"" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434513 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_cp.v(24) " "Verilog HDL warning at rx_cp.v(24): extended using \"x\" or \"z\"" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434513 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_cp.v(26) " "Verilog HDL warning at rx_cp.v(26): extended using \"x\" or \"z\"" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434513 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_cp.v(28) " "Verilog HDL warning at rx_cp.v(28): extended using \"x\" or \"z\"" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_cp " "Found entity 1: rx_cp" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572411434514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/common/register.v 6 6 " "Found 6 design units, including 6 entities, in source file /verilog/common/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572411434516 ""} { "Info" "ISGN_ENTITY_NAME" "2 LatchN " "Found entity 2: LatchN" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572411434516 ""} { "Info" "ISGN_ENTITY_NAME" "3 LatchN_gate " "Found entity 3: LatchN_gate" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572411434516 ""} { "Info" "ISGN_ENTITY_NAME" "4 SyncRegN " "Found entity 4: SyncRegN" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572411434516 ""} { "Info" "ISGN_ENTITY_NAME" "5 PipeRegS " "Found entity 5: PipeRegS" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572411434516 ""} { "Info" "ISGN_ENTITY_NAME" "6 PipeReg " "Found entity 6: PipeReg" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572411434516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_binary " "Found entity 1: uart_binary" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572411434517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434517 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_b_cp.v(19) " "Verilog HDL warning at uart_b_cp.v(19): extended using \"x\" or \"z\"" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434519 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_b_cp.v(21) " "Verilog HDL warning at uart_b_cp.v(21): extended using \"x\" or \"z\"" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_b_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_b_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_b_cp " "Found entity 1: uart_b_cp" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572411434519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434519 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_b_dp.v(58) " "Verilog HDL warning at uart_b_dp.v(58): extended using \"x\" or \"z\"" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434521 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_b_dp.v(61) " "Verilog HDL warning at uart_b_dp.v(61): extended using \"x\" or \"z\"" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434521 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_b_dp.v(63) " "Verilog HDL warning at uart_b_dp.v(63): extended using \"x\" or \"z\"" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_b_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_b_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_b_dp " "Found entity 1: uart_b_dp" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572411434521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434521 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(134) " "Verilog HDL warning at binary_tb.v(134): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 134 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434525 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(135) " "Verilog HDL warning at binary_tb.v(135): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 135 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434525 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(139) " "Verilog HDL warning at binary_tb.v(139): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 139 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434525 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(140) " "Verilog HDL warning at binary_tb.v(140): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 140 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434525 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(173) " "Verilog HDL warning at binary_tb.v(173): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 173 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434525 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(174) " "Verilog HDL warning at binary_tb.v(174): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 174 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434525 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(178) " "Verilog HDL warning at binary_tb.v(178): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 178 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434525 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(179) " "Verilog HDL warning at binary_tb.v(179): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 179 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434525 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(192) " "Verilog HDL warning at binary_tb.v(192): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 192 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434525 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(204) " "Verilog HDL warning at binary_tb.v(204): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 204 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434525 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(212) " "Verilog HDL warning at binary_tb.v(212): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 212 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434525 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(213) " "Verilog HDL warning at binary_tb.v(213): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 213 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434525 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(217) " "Verilog HDL warning at binary_tb.v(217): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 217 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434525 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(218) " "Verilog HDL warning at binary_tb.v(218): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 218 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434525 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(251) " "Verilog HDL warning at binary_tb.v(251): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 251 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434525 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(252) " "Verilog HDL warning at binary_tb.v(252): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 252 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434525 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(256) " "Verilog HDL warning at binary_tb.v(256): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 256 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434525 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(257) " "Verilog HDL warning at binary_tb.v(257): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 257 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434525 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(290) " "Verilog HDL warning at binary_tb.v(290): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 290 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434525 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(291) " "Verilog HDL warning at binary_tb.v(291): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 291 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434525 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(295) " "Verilog HDL warning at binary_tb.v(295): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 295 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434525 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(296) " "Verilog HDL warning at binary_tb.v(296): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 296 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434525 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(304) " "Verilog HDL warning at binary_tb.v(304): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 304 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434525 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(316) " "Verilog HDL warning at binary_tb.v(316): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 316 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434525 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(330) " "Verilog HDL warning at binary_tb.v(330): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 330 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434526 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(331) " "Verilog HDL warning at binary_tb.v(331): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 331 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434526 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(335) " "Verilog HDL warning at binary_tb.v(335): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 335 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434526 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(336) " "Verilog HDL warning at binary_tb.v(336): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 336 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434526 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(369) " "Verilog HDL warning at binary_tb.v(369): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 369 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434526 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(370) " "Verilog HDL warning at binary_tb.v(370): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 370 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434526 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(374) " "Verilog HDL warning at binary_tb.v(374): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 374 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434526 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(375) " "Verilog HDL warning at binary_tb.v(375): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 375 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434526 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(408) " "Verilog HDL warning at binary_tb.v(408): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 408 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434526 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(409) " "Verilog HDL warning at binary_tb.v(409): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 409 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434526 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(413) " "Verilog HDL warning at binary_tb.v(413): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 413 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434526 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(414) " "Verilog HDL warning at binary_tb.v(414): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 414 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434526 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(427) " "Verilog HDL warning at binary_tb.v(427): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 427 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434526 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(439) " "Verilog HDL warning at binary_tb.v(439): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 439 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434526 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(447) " "Verilog HDL warning at binary_tb.v(447): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 447 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434526 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(448) " "Verilog HDL warning at binary_tb.v(448): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 448 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434526 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(452) " "Verilog HDL warning at binary_tb.v(452): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 452 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434526 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(453) " "Verilog HDL warning at binary_tb.v(453): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 453 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434526 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(486) " "Verilog HDL warning at binary_tb.v(486): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 486 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434527 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(487) " "Verilog HDL warning at binary_tb.v(487): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 487 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434527 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(491) " "Verilog HDL warning at binary_tb.v(491): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 491 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434527 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(492) " "Verilog HDL warning at binary_tb.v(492): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 492 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434527 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(525) " "Verilog HDL warning at binary_tb.v(525): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 525 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434527 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(526) " "Verilog HDL warning at binary_tb.v(526): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 526 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434527 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(530) " "Verilog HDL warning at binary_tb.v(530): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 530 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434527 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(531) " "Verilog HDL warning at binary_tb.v(531): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 531 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434527 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(539) " "Verilog HDL warning at binary_tb.v(539): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 539 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434527 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(551) " "Verilog HDL warning at binary_tb.v(551): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 551 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434527 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(565) " "Verilog HDL warning at binary_tb.v(565): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 565 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434527 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(566) " "Verilog HDL warning at binary_tb.v(566): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 566 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434527 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(570) " "Verilog HDL warning at binary_tb.v(570): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 570 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434527 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(571) " "Verilog HDL warning at binary_tb.v(571): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 571 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572411434527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_tb " "Found entity 1: binary_tb" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572411434527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434527 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_binary " "Elaborating entity \"uart_binary\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572411434554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_b_cp uart_b_cp:uart_cp " "Elaborating entity \"uart_b_cp\" for hierarchy \"uart_b_cp:uart_cp\"" {  } { { "uart_binary.v" "uart_cp" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572411434555 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "uart_b_cp.v(17) " "Verilog HDL Case Statement warning at uart_b_cp.v(17): incomplete case statement has no default case item" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572411434556 "|uart_binary|uart_b_cp:uart_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_tr uart_b_cp.v(17) " "Verilog HDL Always Construct warning at uart_b_cp.v(17): inferring latch(es) for variable \"sel_tr\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572411434556 "|uart_binary|uart_b_cp:uart_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_ctrl uart_b_cp.v(17) " "Verilog HDL Always Construct warning at uart_b_cp.v(17): inferring latch(es) for variable \"sel_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572411434556 "|uart_binary|uart_b_cp:uart_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_baud uart_b_cp.v(17) " "Verilog HDL Always Construct warning at uart_b_cp.v(17): inferring latch(es) for variable \"sel_baud\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572411434556 "|uart_binary|uart_b_cp:uart_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ready uart_b_cp.v(17) " "Verilog HDL Always Construct warning at uart_b_cp.v(17): inferring latch(es) for variable \"ready\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572411434556 "|uart_binary|uart_b_cp:uart_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ready uart_b_cp.v(17) " "Inferred latch for \"ready\" at uart_b_cp.v(17)" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434556 "|uart_binary|uart_b_cp:uart_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_baud uart_b_cp.v(17) " "Inferred latch for \"sel_baud\" at uart_b_cp.v(17)" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434556 "|uart_binary|uart_b_cp:uart_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_ctrl uart_b_cp.v(17) " "Inferred latch for \"sel_ctrl\" at uart_b_cp.v(17)" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434556 "|uart_binary|uart_b_cp:uart_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_tr uart_b_cp.v(17) " "Inferred latch for \"sel_tr\" at uart_b_cp.v(17)" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434556 "|uart_binary|uart_b_cp:uart_cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_b_dp uart_b_dp:uart_dp " "Elaborating entity \"uart_b_dp\" for hierarchy \"uart_b_dp:uart_dp\"" {  } { { "uart_binary.v" "uart_dp" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572411434557 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_in uart_b_dp.v(55) " "Verilog HDL Always Construct warning at uart_b_dp.v(55): inferring latch(es) for variable \"data_in\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572411434558 "|uart_binary|uart_b_dp:uart_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_t uart_b_dp.v(55) " "Verilog HDL Always Construct warning at uart_b_dp.v(55): inferring latch(es) for variable \"sel_t\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572411434558 "|uart_binary|uart_b_dp:uart_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_r uart_b_dp.v(55) " "Verilog HDL Always Construct warning at uart_b_dp.v(55): inferring latch(es) for variable \"sel_r\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572411434558 "|uart_binary|uart_b_dp:uart_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "din uart_b_dp.v(55) " "Verilog HDL Always Construct warning at uart_b_dp.v(55): inferring latch(es) for variable \"din\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572411434558 "|uart_binary|uart_b_dp:uart_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tr_ctrl uart_b_dp.v(55) " "Verilog HDL Always Construct warning at uart_b_dp.v(55): inferring latch(es) for variable \"tr_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572411434558 "|uart_binary|uart_b_dp:uart_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "baud uart_b_dp.v(55) " "Verilog HDL Always Construct warning at uart_b_dp.v(55): inferring latch(es) for variable \"baud\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572411434558 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[0\] uart_b_dp.v(70) " "Inferred latch for \"tr_ctrl\[0\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434558 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[1\] uart_b_dp.v(70) " "Inferred latch for \"tr_ctrl\[1\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434558 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[2\] uart_b_dp.v(70) " "Inferred latch for \"tr_ctrl\[2\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434558 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[3\] uart_b_dp.v(70) " "Inferred latch for \"tr_ctrl\[3\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434558 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[4\] uart_b_dp.v(70) " "Inferred latch for \"tr_ctrl\[4\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434558 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[5\] uart_b_dp.v(70) " "Inferred latch for \"tr_ctrl\[5\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434558 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[6\] uart_b_dp.v(70) " "Inferred latch for \"tr_ctrl\[6\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434558 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_r uart_b_dp.v(70) " "Inferred latch for \"sel_r\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434558 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_t uart_b_dp.v(70) " "Inferred latch for \"sel_t\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434558 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[0\] uart_b_dp.v(70) " "Inferred latch for \"baud\[0\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434558 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[1\] uart_b_dp.v(70) " "Inferred latch for \"baud\[1\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434558 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[2\] uart_b_dp.v(70) " "Inferred latch for \"baud\[2\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434558 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[3\] uart_b_dp.v(70) " "Inferred latch for \"baud\[3\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434558 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[4\] uart_b_dp.v(70) " "Inferred latch for \"baud\[4\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434558 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[5\] uart_b_dp.v(70) " "Inferred latch for \"baud\[5\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434558 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[6\] uart_b_dp.v(70) " "Inferred latch for \"baud\[6\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434558 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[7\] uart_b_dp.v(70) " "Inferred latch for \"baud\[7\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434558 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[8\] uart_b_dp.v(70) " "Inferred latch for \"baud\[8\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434558 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[9\] uart_b_dp.v(70) " "Inferred latch for \"baud\[9\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434558 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[10\] uart_b_dp.v(70) " "Inferred latch for \"baud\[10\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434558 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[11\] uart_b_dp.v(70) " "Inferred latch for \"baud\[11\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[12\] uart_b_dp.v(70) " "Inferred latch for \"baud\[12\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[13\] uart_b_dp.v(70) " "Inferred latch for \"baud\[13\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[14\] uart_b_dp.v(70) " "Inferred latch for \"baud\[14\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[15\] uart_b_dp.v(70) " "Inferred latch for \"baud\[15\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[16\] uart_b_dp.v(70) " "Inferred latch for \"baud\[16\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[17\] uart_b_dp.v(70) " "Inferred latch for \"baud\[17\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[18\] uart_b_dp.v(70) " "Inferred latch for \"baud\[18\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[19\] uart_b_dp.v(70) " "Inferred latch for \"baud\[19\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[0\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[0\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[1\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[1\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[2\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[2\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[3\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[3\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[4\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[4\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[5\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[5\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[6\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[6\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[7\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[7\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[8\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[8\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[9\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[9\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[10\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[10\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[11\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[11\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[12\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[12\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[13\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[13\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[14\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[14\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[15\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[15\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[16\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[16\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[17\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[17\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[18\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[18\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[19\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[19\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[20\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[20\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[21\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[21\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[22\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[22\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[23\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[23\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[24\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[24\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[25\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[25\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[26\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[26\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[27\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[27\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[28\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[28\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434559 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[29\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[29\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434560 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[30\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[30\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434560 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[31\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[31\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434560 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[0\] uart_b_dp.v(70) " "Inferred latch for \"din\[0\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434560 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[1\] uart_b_dp.v(70) " "Inferred latch for \"din\[1\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434560 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[2\] uart_b_dp.v(70) " "Inferred latch for \"din\[2\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434560 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[3\] uart_b_dp.v(70) " "Inferred latch for \"din\[3\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434560 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[4\] uart_b_dp.v(70) " "Inferred latch for \"din\[4\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434560 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[5\] uart_b_dp.v(70) " "Inferred latch for \"din\[5\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434560 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[6\] uart_b_dp.v(70) " "Inferred latch for \"din\[6\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434560 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[7\] uart_b_dp.v(70) " "Inferred latch for \"din\[7\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434560 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_b_dp:uart_dp\|uart_tx:uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_b_dp:uart_dp\|uart_tx:uart_tx\"" {  } { { "uart_b_dp.v" "uart_tx" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572411434560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_cp uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp " "Elaborating entity \"tx_cp\" for hierarchy \"uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\"" {  } { { "uart_tx.v" "tx_cp" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_tx.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572411434561 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tx_cp.v(21) " "Verilog HDL Case Statement warning at tx_cp.v(21): incomplete case statement has no default case item" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572411434562 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_en tx_cp.v(21) " "Verilog HDL Always Construct warning at tx_cp.v(21): inferring latch(es) for variable \"tx_en\", which holds its previous value in one or more paths through the always construct" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572411434562 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bit_cntn tx_cp.v(21) " "Verilog HDL Always Construct warning at tx_cp.v(21): inferring latch(es) for variable \"bit_cntn\", which holds its previous value in one or more paths through the always construct" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572411434562 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[0\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[0\]\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434562 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[1\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[1\]\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434562 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[2\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[2\]\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434562 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[3\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[3\]\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434562 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[4\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[4\]\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434562 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[5\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[5\]\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434562 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[6\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[6\]\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434562 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[7\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[7\]\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434562 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[8\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[8\]\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434562 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[9\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[9\]\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434562 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_en tx_cp.v(21) " "Inferred latch for \"tx_en\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434563 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_dp uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_dp:tx_dp " "Elaborating entity \"tx_dp\" for hierarchy \"uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_dp:tx_dp\"" {  } { { "uart_tx.v" "tx_dp" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_tx.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572411434563 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tx_dp.v(14) " "Verilog HDL Case Statement warning at tx_dp.v(14): incomplete case statement has no default case item" {  } { { "tx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_dp.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572411434564 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_dp:tx_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_out tx_dp.v(14) " "Verilog HDL Always Construct warning at tx_dp.v(14): inferring latch(es) for variable \"tx_out\", which holds its previous value in one or more paths through the always construct" {  } { { "tx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_dp.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572411434564 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_dp:tx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_out tx_dp.v(14) " "Inferred latch for \"tx_out\" at tx_dp.v(14)" {  } { { "tx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_dp.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434564 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_dp:tx_dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_counter uart_b_dp:uart_dp\|uart_tx:uart_tx\|baud_counter:baud_counter " "Elaborating entity \"baud_counter\" for hierarchy \"uart_b_dp:uart_dp\|uart_tx:uart_tx\|baud_counter:baud_counter\"" {  } { { "uart_tx.v" "baud_counter" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_tx.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572411434564 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_baud baud_counter.v(14) " "Verilog HDL or VHDL warning at baud_counter.v(14): object \"valid_baud\" assigned a value but never read" {  } { { "baud_counter.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/baud_counter.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572411434565 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|baud_counter:baud_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeReg uart_b_dp:uart_dp\|uart_tx:uart_tx\|PipeReg:bit_cnt " "Elaborating entity \"PipeReg\" for hierarchy \"uart_b_dp:uart_dp\|uart_tx:uart_tx\|PipeReg:bit_cnt\"" {  } { { "uart_tx.v" "bit_cnt" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_tx.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572411434566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeReg uart_b_dp:uart_dp\|uart_tx:uart_tx\|PipeReg:baud_cnt " "Elaborating entity \"PipeReg\" for hierarchy \"uart_b_dp:uart_dp\|uart_tx:uart_tx\|PipeReg:baud_cnt\"" {  } { { "uart_tx.v" "baud_cnt" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_tx.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572411434567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_b_dp:uart_dp\|uart_rx:uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"uart_b_dp:uart_dp\|uart_rx:uart_rx\"" {  } { { "uart_b_dp.v" "uart_rx" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572411434568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_cp uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp " "Elaborating entity \"rx_cp\" for hierarchy \"uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp\"" {  } { { "uart_rx.v" "rx_cp" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_rx.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572411434569 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rx_cp.v(20) " "Verilog HDL Case Statement warning at rx_cp.v(20): incomplete case statement has no default case item" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572411434570 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bit_cntn rx_cp.v(20) " "Verilog HDL Always Construct warning at rx_cp.v(20): inferring latch(es) for variable \"bit_cntn\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572411434570 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[0\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[0\]\" at rx_cp.v(20)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434570 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[1\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[1\]\" at rx_cp.v(20)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434570 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[2\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[2\]\" at rx_cp.v(20)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434570 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[3\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[3\]\" at rx_cp.v(20)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434570 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[4\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[4\]\" at rx_cp.v(20)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434570 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[5\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[5\]\" at rx_cp.v(20)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434570 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[6\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[6\]\" at rx_cp.v(20)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434570 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[7\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[7\]\" at rx_cp.v(20)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434570 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[8\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[8\]\" at rx_cp.v(20)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434570 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[9\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[9\]\" at rx_cp.v(20)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434570 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_dp uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_dp:rx_dp " "Elaborating entity \"rx_dp\" for hierarchy \"uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_dp:rx_dp\"" {  } { { "uart_rx.v" "rx_dp" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_rx.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572411434570 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "rx_dp.v(25) " "Verilog HDL Case Statement warning at rx_dp.v(25): case item expression never matches the case expression" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 25 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1572411434571 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rx_dp.v(23) " "Verilog HDL Case Statement warning at rx_dp.v(23): incomplete case statement has no default case item" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572411434571 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d0 rx_dp.v(23) " "Verilog HDL Always Construct warning at rx_dp.v(23): inferring latch(es) for variable \"d0\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572411434571 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d1 rx_dp.v(23) " "Verilog HDL Always Construct warning at rx_dp.v(23): inferring latch(es) for variable \"d1\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572411434571 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d2 rx_dp.v(23) " "Verilog HDL Always Construct warning at rx_dp.v(23): inferring latch(es) for variable \"d2\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572411434571 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d3 rx_dp.v(23) " "Verilog HDL Always Construct warning at rx_dp.v(23): inferring latch(es) for variable \"d3\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572411434571 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d4 rx_dp.v(23) " "Verilog HDL Always Construct warning at rx_dp.v(23): inferring latch(es) for variable \"d4\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572411434571 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d5 rx_dp.v(23) " "Verilog HDL Always Construct warning at rx_dp.v(23): inferring latch(es) for variable \"d5\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572411434571 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d6 rx_dp.v(23) " "Verilog HDL Always Construct warning at rx_dp.v(23): inferring latch(es) for variable \"d6\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572411434571 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d7 rx_dp.v(23) " "Verilog HDL Always Construct warning at rx_dp.v(23): inferring latch(es) for variable \"d7\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572411434571 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx_data rx_dp.v(23) " "Verilog HDL Always Construct warning at rx_dp.v(23): inferring latch(es) for variable \"rx_data\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572411434571 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[0\] rx_dp.v(23) " "Inferred latch for \"rx_data\[0\]\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434571 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[1\] rx_dp.v(23) " "Inferred latch for \"rx_data\[1\]\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434571 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[2\] rx_dp.v(23) " "Inferred latch for \"rx_data\[2\]\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434571 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[3\] rx_dp.v(23) " "Inferred latch for \"rx_data\[3\]\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434571 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[4\] rx_dp.v(23) " "Inferred latch for \"rx_data\[4\]\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434572 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[5\] rx_dp.v(23) " "Inferred latch for \"rx_data\[5\]\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434572 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[6\] rx_dp.v(23) " "Inferred latch for \"rx_data\[6\]\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434572 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[7\] rx_dp.v(23) " "Inferred latch for \"rx_data\[7\]\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434572 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d7 rx_dp.v(23) " "Inferred latch for \"d7\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434572 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d6 rx_dp.v(23) " "Inferred latch for \"d6\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434572 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d5 rx_dp.v(23) " "Inferred latch for \"d5\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434572 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4 rx_dp.v(23) " "Inferred latch for \"d4\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434572 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3 rx_dp.v(23) " "Inferred latch for \"d3\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434572 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2 rx_dp.v(23) " "Inferred latch for \"d2\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434572 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1 rx_dp.v(23) " "Inferred latch for \"d1\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434572 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d0 rx_dp.v(23) " "Inferred latch for \"d0\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411434572 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_cp:uart_cp\|ready " "Latch uart_b_cp:uart_cp\|ready has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_b_cp:uart_cp\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal uart_b_cp:uart_cp\|WideNor0" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572411435150 ""}  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572411435150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_dp:tx_dp\|tx_out " "Latch uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_dp:tx_dp\|tx_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572411435150 ""}  } { { "tx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_dp.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572411435150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|tx_en " "Latch uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|tx_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572411435150 ""}  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572411435150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_cp:uart_cp\|sel_tr " "Latch uart_b_cp:uart_cp\|sel_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572411435150 ""}  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572411435150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|sel_t " "Latch uart_b_dp:uart_dp\|sel_t has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_b_dp:uart_dp\|tr_ctrl\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_b_dp:uart_dp\|tr_ctrl\[0\]" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572411435150 ""}  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572411435150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp\|bit_cntn\[0\] " "Latch uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp\|bit_cntn\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_b_dp:uart_dp\|sel_r " "Ports D and ENA on the latch are fed by the same signal uart_b_dp:uart_dp\|sel_r" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572411435150 ""}  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572411435150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp\|bit_cntn\[1\] " "Latch uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp\|bit_cntn\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp\|WideNor3 " "Ports D and ENA on the latch are fed by the same signal uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp\|WideNor3" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572411435151 ""}  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572411435151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp\|bit_cntn\[2\] " "Latch uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp\|bit_cntn\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_b_dp:uart_dp\|sel_r " "Ports D and ENA on the latch are fed by the same signal uart_b_dp:uart_dp\|sel_r" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572411435151 ""}  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572411435151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp\|bit_cntn\[3\] " "Latch uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp\|bit_cntn\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp\|WideNor3 " "Ports D and ENA on the latch are fed by the same signal uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp\|WideNor3" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572411435151 ""}  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572411435151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_cp:uart_cp\|sel_ctrl " "Latch uart_b_cp:uart_cp\|sel_ctrl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572411435151 ""}  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572411435151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|bit_cntn\[0\] " "Latch uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|bit_cntn\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable " "Ports D and ENA on the latch are fed by the same signal enable" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572411435151 ""}  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572411435151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|bit_cntn\[2\] " "Latch uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|bit_cntn\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable " "Ports D and ENA on the latch are fed by the same signal enable" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572411435151 ""}  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572411435151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|bit_cntn\[3\] " "Latch uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|bit_cntn\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|WideNor3 " "Ports D and ENA on the latch are fed by the same signal uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|WideNor3" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572411435151 ""}  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572411435151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|bit_cntn\[1\] " "Latch uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|bit_cntn\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|WideNor3 " "Ports D and ENA on the latch are fed by the same signal uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|WideNor3" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572411435151 ""}  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572411435151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_cp:uart_cp\|sel_baud " "Latch uart_b_cp:uart_cp\|sel_baud has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572411435151 ""}  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572411435151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|sel_r " "Latch uart_b_dp:uart_dp\|sel_r has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_b_dp:uart_dp\|tr_ctrl\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_b_dp:uart_dp\|tr_ctrl\[0\]" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572411435151 ""}  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572411435151 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[8\] GND " "Pin \"data_in\[8\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572411435211 "|uart_binary|data_in[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[9\] GND " "Pin \"data_in\[9\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572411435211 "|uart_binary|data_in[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[10\] GND " "Pin \"data_in\[10\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572411435211 "|uart_binary|data_in[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[11\] GND " "Pin \"data_in\[11\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572411435211 "|uart_binary|data_in[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[12\] GND " "Pin \"data_in\[12\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572411435211 "|uart_binary|data_in[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[13\] GND " "Pin \"data_in\[13\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572411435211 "|uart_binary|data_in[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[14\] GND " "Pin \"data_in\[14\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572411435211 "|uart_binary|data_in[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[15\] GND " "Pin \"data_in\[15\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572411435211 "|uart_binary|data_in[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[16\] GND " "Pin \"data_in\[16\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572411435211 "|uart_binary|data_in[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[17\] GND " "Pin \"data_in\[17\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572411435211 "|uart_binary|data_in[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[18\] GND " "Pin \"data_in\[18\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572411435211 "|uart_binary|data_in[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[19\] GND " "Pin \"data_in\[19\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572411435211 "|uart_binary|data_in[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[20\] GND " "Pin \"data_in\[20\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572411435211 "|uart_binary|data_in[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[21\] GND " "Pin \"data_in\[21\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572411435211 "|uart_binary|data_in[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[22\] GND " "Pin \"data_in\[22\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572411435211 "|uart_binary|data_in[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[23\] GND " "Pin \"data_in\[23\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572411435211 "|uart_binary|data_in[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[24\] GND " "Pin \"data_in\[24\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572411435211 "|uart_binary|data_in[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[25\] GND " "Pin \"data_in\[25\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572411435211 "|uart_binary|data_in[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[26\] GND " "Pin \"data_in\[26\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572411435211 "|uart_binary|data_in[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[27\] GND " "Pin \"data_in\[27\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572411435211 "|uart_binary|data_in[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[28\] GND " "Pin \"data_in\[28\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572411435211 "|uart_binary|data_in[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[29\] GND " "Pin \"data_in\[29\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572411435211 "|uart_binary|data_in[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[30\] GND " "Pin \"data_in\[30\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572411435211 "|uart_binary|data_in[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[31\] GND " "Pin \"data_in\[31\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572411435211 "|uart_binary|data_in[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_cnt\[4\] GND " "Pin \"bit_cnt\[4\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572411435211 "|uart_binary|bit_cnt[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_cnt\[5\] GND " "Pin \"bit_cnt\[5\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572411435211 "|uart_binary|bit_cnt[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_cnt\[6\] GND " "Pin \"bit_cnt\[6\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572411435211 "|uart_binary|bit_cnt[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_cnt\[7\] GND " "Pin \"bit_cnt\[7\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572411435211 "|uart_binary|bit_cnt[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_cnt\[8\] GND " "Pin \"bit_cnt\[8\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572411435211 "|uart_binary|bit_cnt[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_cnt\[9\] GND " "Pin \"bit_cnt\[9\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572411435211 "|uart_binary|bit_cnt[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572411435211 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572411435297 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog/EECE490_Midterm/UART/uart_binary/output_files/uart_binary.map.smsg " "Generated suppressed messages file D:/Verilog/EECE490_Midterm/UART/uart_binary/output_files/uart_binary.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411435631 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572411435932 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572411435932 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[20\] " "No output dependent on input pin \"data_out\[20\]\"" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572411435972 "|uart_binary|data_out[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[21\] " "No output dependent on input pin \"data_out\[21\]\"" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572411435972 "|uart_binary|data_out[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[22\] " "No output dependent on input pin \"data_out\[22\]\"" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572411435972 "|uart_binary|data_out[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[23\] " "No output dependent on input pin \"data_out\[23\]\"" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572411435972 "|uart_binary|data_out[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[24\] " "No output dependent on input pin \"data_out\[24\]\"" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572411435972 "|uart_binary|data_out[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[25\] " "No output dependent on input pin \"data_out\[25\]\"" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572411435972 "|uart_binary|data_out[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[26\] " "No output dependent on input pin \"data_out\[26\]\"" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572411435972 "|uart_binary|data_out[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[27\] " "No output dependent on input pin \"data_out\[27\]\"" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572411435972 "|uart_binary|data_out[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[28\] " "No output dependent on input pin \"data_out\[28\]\"" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572411435972 "|uart_binary|data_out[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[29\] " "No output dependent on input pin \"data_out\[29\]\"" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572411435972 "|uart_binary|data_out[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[30\] " "No output dependent on input pin \"data_out\[30\]\"" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572411435972 "|uart_binary|data_out[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[31\] " "No output dependent on input pin \"data_out\[31\]\"" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572411435972 "|uart_binary|data_out[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572411435972 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "358 " "Implemented 358 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572411435975 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572411435975 ""} { "Info" "ICUT_CUT_TM_LCELLS" "266 " "Implemented 266 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572411435975 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572411435975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572411435994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 13:57:15 2019 " "Processing ended: Wed Oct 30 13:57:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572411435994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572411435994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572411435994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572411435994 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1572411437060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572411437065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 13:57:16 2019 " "Processing started: Wed Oct 30 13:57:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572411437065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1572411437065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uart_binary -c uart_binary " "Command: quartus_fit --read_settings_files=off --write_settings_files=off uart_binary -c uart_binary" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1572411437065 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1572411437178 ""}
{ "Info" "0" "" "Project  = uart_binary" {  } {  } 0 0 "Project  = uart_binary" 0 0 "Fitter" 0 0 1572411437179 ""}
{ "Info" "0" "" "Revision = uart_binary" {  } {  } 0 0 "Revision = uart_binary" 0 0 "Fitter" 0 0 1572411437179 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1572411437407 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1572411437407 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uart_binary 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"uart_binary\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1572411437413 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572411437455 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572411437455 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1572411437848 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1572411437870 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1572411438052 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "92 92 " "No exact pin location assignment(s) for 92 pins of 92 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1572411438266 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1572411447631 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 48 global CLKCTRL_G10 " "clk~inputCLKENA0 with 48 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1572411447959 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1572411447959 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572411447959 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1572411447963 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572411447963 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572411447964 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1572411447964 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1572411447964 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1572411447964 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "75 " "The Timing Analyzer is analyzing 75 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1572411448536 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uart_binary.sdc " "Synopsys Design Constraints File file not found: 'uart_binary.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1572411448536 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1572411448537 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_dp\|uart_rx\|rx_cp\|WideNor4~2  from: datae  to: combout " "Cell: uart_dp\|uart_rx\|rx_cp\|WideNor4~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572411448539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_dp\|uart_tx\|tx_cp\|WideOr3~1  from: datad  to: combout " "Cell: uart_dp\|uart_tx\|tx_cp\|WideOr3~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572411448539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_dp\|uart_tx\|tx_cp\|WideOr9~0  from: datae  to: combout " "Cell: uart_dp\|uart_tx\|tx_cp\|WideOr9~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572411448539 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1572411448539 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1572411448540 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1572411448541 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1572411448542 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1572411448545 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1572411448546 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1572411448546 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572411448590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1572411452794 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1572411453061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:21 " "Fitter placement preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572411474106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1572411513028 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1572411517134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572411517135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1572411518203 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "D:/Verilog/EECE490_Midterm/UART/uart_binary/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1572411522767 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1572411522767 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1572411530679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1572411534224 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1572411534224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572411534228 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.34 " "Total time spent on timing analysis during the Fitter is 3.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1572411536139 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572411536177 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572411536600 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572411536600 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572411537027 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572411540697 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog/EECE490_Midterm/UART/uart_binary/output_files/uart_binary.fit.smsg " "Generated suppressed messages file D:/Verilog/EECE490_Midterm/UART/uart_binary/output_files/uart_binary.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1572411540986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6767 " "Peak virtual memory: 6767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572411541622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 13:59:01 2019 " "Processing ended: Wed Oct 30 13:59:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572411541622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:45 " "Elapsed time: 00:01:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572411541622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:34 " "Total CPU time (on all processors): 00:04:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572411541622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1572411541622 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1572411542648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572411542654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 13:59:02 2019 " "Processing started: Wed Oct 30 13:59:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572411542654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1572411542654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off uart_binary -c uart_binary " "Command: quartus_asm --read_settings_files=off --write_settings_files=off uart_binary -c uart_binary" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1572411542654 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1572411543716 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1572411548467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572411548808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 13:59:08 2019 " "Processing ended: Wed Oct 30 13:59:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572411548808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572411548808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572411548808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1572411548808 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1572411549419 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1572411549885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572411549891 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 13:59:09 2019 " "Processing started: Wed Oct 30 13:59:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572411549891 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1572411549891 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uart_binary -c uart_binary " "Command: quartus_sta uart_binary -c uart_binary" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1572411549891 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1572411550006 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1572411550965 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1572411550965 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572411551007 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572411551007 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "75 " "The Timing Analyzer is analyzing 75 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1572411551454 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uart_binary.sdc " "Synopsys Design Constraints File file not found: 'uart_binary.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1572411551476 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1572411551476 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572411551478 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name enable enable " "create_clock -period 1.000 -name enable enable" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572411551478 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name addr\[10\] addr\[10\] " "create_clock -period 1.000 -name addr\[10\] addr\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572411551478 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst rst " "create_clock -period 1.000 -name rst rst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572411551478 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572411551478 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_dp\|uart_rx\|rx_cp\|WideNor4~2  from: datab  to: combout " "Cell: uart_dp\|uart_rx\|rx_cp\|WideNor4~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572411551480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_dp\|uart_tx\|tx_cp\|WideOr3~1  from: datae  to: combout " "Cell: uart_dp\|uart_tx\|tx_cp\|WideOr3~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572411551480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_dp\|uart_tx\|tx_cp\|WideOr9~0  from: dataf  to: combout " "Cell: uart_dp\|uart_tx\|tx_cp\|WideOr9~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572411551480 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572411551480 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1572411551480 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572411551481 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1572411551481 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1572411551496 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572411551569 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572411551569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.767 " "Worst-case setup slack is -10.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411551570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411551570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.767            -131.150 enable  " "  -10.767            -131.150 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411551570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.391            -115.839 rst  " "  -10.391            -115.839 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411551570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.687            -285.424 clk  " "   -6.687            -285.424 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411551570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.581             -12.603 addr\[10\]  " "   -4.581             -12.603 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411551570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572411551570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.292 " "Worst-case hold slack is -3.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411551581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411551581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.292             -25.692 enable  " "   -3.292             -25.692 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411551581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.966             -26.559 rst  " "   -2.966             -26.559 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411551581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.892             -11.409 addr\[10\]  " "   -2.892             -11.409 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411551581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.181              -9.269 clk  " "   -1.181              -9.269 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411551581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572411551581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.510 " "Worst-case recovery slack is -3.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411551587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411551587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.510             -14.103 enable  " "   -3.510             -14.103 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411551587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572411551587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.418 " "Worst-case removal slack is -1.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411551591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411551591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.418              -6.791 enable  " "   -1.418              -6.791 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411551591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572411551591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.937 " "Worst-case minimum pulse width slack is -1.937" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411551593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411551593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.937             -85.251 rst  " "   -1.937             -85.251 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411551593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.626             -65.410 enable  " "   -1.626             -65.410 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411551593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -25.106 clk  " "   -0.394             -25.106 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411551593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 addr\[10\]  " "    0.192               0.000 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411551593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572411551593 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572411551609 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1572411551638 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1572411552482 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_dp\|uart_rx\|rx_cp\|WideNor4~2  from: datab  to: combout " "Cell: uart_dp\|uart_rx\|rx_cp\|WideNor4~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572411552542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_dp\|uart_tx\|tx_cp\|WideOr3~1  from: datae  to: combout " "Cell: uart_dp\|uart_tx\|tx_cp\|WideOr3~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572411552542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_dp\|uart_tx\|tx_cp\|WideOr9~0  from: dataf  to: combout " "Cell: uart_dp\|uart_tx\|tx_cp\|WideOr9~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572411552542 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572411552542 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572411552543 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572411552559 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572411552559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.670 " "Worst-case setup slack is -10.670" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411552561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411552561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.670            -130.282 enable  " "  -10.670            -130.282 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411552561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.225            -114.526 rst  " "  -10.225            -114.526 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411552561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.502            -277.525 clk  " "   -6.502            -277.525 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411552561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.427             -12.533 addr\[10\]  " "   -4.427             -12.533 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411552561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572411552561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.267 " "Worst-case hold slack is -3.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411552569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411552569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.267             -25.803 enable  " "   -3.267             -25.803 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411552569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.015             -26.965 rst  " "   -3.015             -26.965 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411552569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.786             -11.045 addr\[10\]  " "   -2.786             -11.045 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411552569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.298             -16.221 clk  " "   -1.298             -16.221 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411552569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572411552569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.403 " "Worst-case recovery slack is -3.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411552573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411552573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.403             -13.911 enable  " "   -3.403             -13.911 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411552573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572411552573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.425 " "Worst-case removal slack is -1.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411552577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411552577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.425              -6.718 enable  " "   -1.425              -6.718 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411552577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572411552577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.834 " "Worst-case minimum pulse width slack is -1.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411552578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411552578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.834             -86.804 rst  " "   -1.834             -86.804 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411552578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.657             -69.785 enable  " "   -1.657             -69.785 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411552578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -27.201 clk  " "   -0.394             -27.201 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411552578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 addr\[10\]  " "    0.158               0.000 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411552578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572411552578 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1572411552594 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1572411552730 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1572411553440 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_dp\|uart_rx\|rx_cp\|WideNor4~2  from: datab  to: combout " "Cell: uart_dp\|uart_rx\|rx_cp\|WideNor4~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572411553498 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_dp\|uart_tx\|tx_cp\|WideOr3~1  from: datae  to: combout " "Cell: uart_dp\|uart_tx\|tx_cp\|WideOr3~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572411553498 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_dp\|uart_tx\|tx_cp\|WideOr9~0  from: dataf  to: combout " "Cell: uart_dp\|uart_tx\|tx_cp\|WideOr9~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572411553498 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572411553498 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572411553499 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572411553507 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572411553507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.688 " "Worst-case setup slack is -6.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.688             -69.987 enable  " "   -6.688             -69.987 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.635             -68.397 rst  " "   -6.635             -68.397 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.062            -173.623 clk  " "   -4.062            -173.623 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.297              -8.106 addr\[10\]  " "   -3.297              -8.106 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572411553508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.918 " "Worst-case hold slack is -1.918" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.918             -15.644 enable  " "   -1.918             -15.644 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.694             -14.622 rst  " "   -1.694             -14.622 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.648              -6.533 addr\[10\]  " "   -1.648              -6.533 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -6.048 clk  " "   -0.724              -6.048 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572411553517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.951 " "Worst-case recovery slack is -1.951" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.951              -7.641 enable  " "   -1.951              -7.641 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572411553522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.848 " "Worst-case removal slack is -0.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.848              -4.063 enable  " "   -0.848              -4.063 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572411553527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.132 " "Worst-case minimum pulse width slack is -1.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.132             -44.185 rst  " "   -1.132             -44.185 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.021             -56.883 enable  " "   -1.021             -56.883 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.079              -3.739 clk  " "   -0.079              -3.739 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.043              -0.291 addr\[10\]  " "   -0.043              -0.291 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572411553529 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572411553546 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_dp\|uart_rx\|rx_cp\|WideNor4~2  from: datab  to: combout " "Cell: uart_dp\|uart_rx\|rx_cp\|WideNor4~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572411553688 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_dp\|uart_tx\|tx_cp\|WideOr3~1  from: datae  to: combout " "Cell: uart_dp\|uart_tx\|tx_cp\|WideOr3~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572411553688 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_dp\|uart_tx\|tx_cp\|WideOr9~0  from: dataf  to: combout " "Cell: uart_dp\|uart_tx\|tx_cp\|WideOr9~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572411553688 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572411553688 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572411553689 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572411553695 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572411553695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.054 " "Worst-case setup slack is -6.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.054             -62.272 enable  " "   -6.054             -62.272 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.002             -62.113 rst  " "   -6.002             -62.113 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.711            -158.533 clk  " "   -3.711            -158.533 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.920              -7.662 addr\[10\]  " "   -2.920              -7.662 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572411553697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.779 " "Worst-case hold slack is -1.779" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.779             -14.984 enable  " "   -1.779             -14.984 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.624              -6.430 addr\[10\]  " "   -1.624              -6.430 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.561             -13.715 rst  " "   -1.561             -13.715 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.732              -8.604 clk  " "   -0.732              -8.604 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572411553707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.623 " "Worst-case recovery slack is -1.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.623              -6.306 enable  " "   -1.623              -6.306 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572411553711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.794 " "Worst-case removal slack is -0.794" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.794              -3.947 enable  " "   -0.794              -3.947 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572411553715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.034 " "Worst-case minimum pulse width slack is -1.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.034             -40.482 rst  " "   -1.034             -40.482 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.961             -52.837 enable  " "   -0.961             -52.837 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080              -3.758 clk  " "   -0.080              -3.758 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.027              -0.226 addr\[10\]  " "   -0.027              -0.226 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572411553716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572411553716 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572411555170 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572411555171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5185 " "Peak virtual memory: 5185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572411555262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 13:59:15 2019 " "Processing ended: Wed Oct 30 13:59:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572411555262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572411555262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572411555262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1572411555262 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1572411556232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572411556238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 13:59:16 2019 " "Processing started: Wed Oct 30 13:59:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572411556238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1572411556238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off uart_binary -c uart_binary " "Command: quartus_eda --read_settings_files=off --write_settings_files=off uart_binary -c uart_binary" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1572411556238 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1572411557227 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1572411557261 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_binary.vo D:/Verilog/EECE490_Midterm/UART/uart_binary/simulation/modelsim/ simulation " "Generated file uart_binary.vo in folder \"D:/Verilog/EECE490_Midterm/UART/uart_binary/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572411557411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572411557456 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 13:59:17 2019 " "Processing ended: Wed Oct 30 13:59:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572411557456 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572411557456 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572411557456 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1572411557456 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 123 s " "Quartus Prime Full Compilation was successful. 0 errors, 123 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1572411558079 ""}
