// Seed: 4262723640
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_8;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    output wand id_2,
    output tri id_3,
    output supply1 id_4,
    input wand id_5,
    output wand id_6,
    input tri0 id_7
);
  wire id_9;
  logic [-1 : -1] id_10;
  ;
  logic [7:0] id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_10,
      id_9,
      id_9,
      id_10,
      id_9
  );
  assign id_15[-1==1] = id_14 + (id_0);
endmodule
