Warning (10268): Verilog HDL information at FSM_clock.v(17): always construct contains both blocking and non-blocking assignments
