Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -o "/home/idan/Desktop/p4/ISE/p4_TB_isim_beh.exe" -prj "/home/idan/Desktop/p4/ISE/p4_TB_beh.prj" "work.p4_TB" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/idan/Desktop/p4/ISE/../Src/mux_2to1.vhd" into library work
Parsing VHDL file "/home/idan/Desktop/p4/ISE/../Src/decoder_7seg.vhd" into library work
Parsing VHDL file "/home/idan/Desktop/p4/ISE/../Src/decoder_2to4.vhd" into library work
Parsing VHDL file "/home/idan/Desktop/p4/ISE/../Src/counter_6bits.vhd" into library work
Parsing VHDL file "/home/idan/Desktop/p4/ISE/../Src/ck_divider.vhd" into library work
Parsing VHDL file "/home/idan/Desktop/p4/ISE/../Src/p4_top.vhd" into library work
Parsing VHDL file "/home/idan/Desktop/p4/ISE/../Src/p4_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96544 KB
Fuse CPU Usage: 990 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture divider of entity ck_divider [ck_divider_default]
Compiling architecture behavioral of entity mux_2to1 [mux_2to1_default]
Compiling architecture counter of entity counter_6bits [counter_6bits_default]
Compiling architecture behavioral of entity decoder_7seg [decoder_7seg_default]
Compiling architecture behavioral of entity decoder_2to4 [decoder_2to4_default]
Compiling architecture behavioral of entity p4_top [p4_top_default]
Compiling architecture testing of entity p4_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 17 VHDL Units
Built simulation executable /home/idan/Desktop/p4/ISE/p4_TB_isim_beh.exe
Fuse Memory Usage: 406728 KB
Fuse CPU Usage: 1050 ms
GCC CPU Usage: 100 ms
