INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/controlSpeedMode0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlSpeedMode0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/generateRandomNumber.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generateRandomNumber
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sim_1/new/controlSpeedMode0_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlSpeedMode0_tb
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sim_1/new/controlSpeedMode0_tb.v:70]
