impl,cycles,end,end_fpss,fpss_avg_fpu_latency,fpss_avg_load_latency,fpss_fpu_issues,fpss_fpu_latency,fpss_fpu_occupancy,fpss_fpu_rel_occupancy,fpss_issues,fpss_load_latency,fpss_loads,fpss_occupancy,fpss_section_latency,fseq_fpu_yield,fseq_yield,snitch_avg_load_latency,snitch_fseq_offloads,snitch_fseq_rel_offloads,snitch_issues,snitch_load_latency,snitch_loads,snitch_occupancy,start,tend,total_ipc,tstart,fpss_fpu_fmadd_issues,fpss_stores
linalg_xdsl,303,1026,1023,0.996124031007752,0,258,257,0.8514851485148515,0.9923076923076924,260,0,0,0.858085808580858,0,43.33333333333333,43.333333333333336,0,6,0.2727272727272727,16,0,0,0.0528052805280528,724,0.0,0.9108910891089108,0.0,0,
baseline,393,1122,1119,0.0,0,1,0,0.0025445292620865,0.0038910505836575,257,0,0,0.6539440203562341,0,1.0,1.0,0,257,0.7041095890410959,108,0,0,0.2748091603053435,730,0.0,0.9287531806615776,0.0,0,256.0
