// Generated by CIRCT firtool-1.128.0
module Queue1_UInt1(	// src/main/scala/chisel3/util/Queue.scala:60:7
  input  clock,	// src/main/scala/chisel3/util/Queue.scala:60:7
         reset,	// src/main/scala/chisel3/util/Queue.scala:60:7
  output io_enq_ready,	// src/main/scala/chisel3/util/Queue.scala:72:14
  input  io_enq_valid,	// src/main/scala/chisel3/util/Queue.scala:72:14
         io_deq_ready	// src/main/scala/chisel3/util/Queue.scala:72:14
);

  reg maybe_full;	// src/main/scala/chisel3/util/Queue.scala:76:27
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Queue.scala:60:7
    if (reset)	// src/main/scala/chisel3/util/Queue.scala:60:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Queue.scala:76:27
    else begin	// src/main/scala/chisel3/util/Queue.scala:60:7
      automatic logic do_enq;	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
      do_enq = ~maybe_full & io_enq_valid;	// src/main/scala/chisel3/util/Queue.scala:76:27, :103:19, src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
      if (do_enq != (io_deq_ready & maybe_full))	// src/main/scala/chisel3/util/Queue.scala:76:27, :93:{15,27}, :94:16, src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Queue.scala:76:27, src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
    end
  end // always @(posedge)
  assign io_enq_ready = ~maybe_full;	// src/main/scala/chisel3/util/Queue.scala:60:7, :76:27, :103:19
endmodule

