// Seed: 974031830
module module_0;
  logic id_1;
  ;
  assign module_2.id_12 = 0;
  assign module_1.id_3  = 0;
endmodule
module module_1 (
    input wand id_0
    , id_3,
    input supply0 id_1
    , id_4
);
  always id_3 = #(-1 - id_0) id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    output wor id_1,
    input tri1 id_2,
    input wire id_3,
    output uwire id_4,
    input wand id_5,
    input tri0 id_6,
    output tri0 id_7,
    output supply0 id_8,
    output logic id_9,
    input tri0 id_10,
    output tri0 id_11,
    input wand id_12
);
  always @(1 or negedge -1) id_9 <= id_3;
  module_0 modCall_1 ();
endmodule
