Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 25ba50f279614bd4a663f37bca9f2359 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot selectTOP6_tb_behav xil_defaultlib.selectTOP6_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'compare_result_4' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:53]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'compare_result_2' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:54]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
