$date
	Sat Oct 22 20:29:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#196798
b1 &
b1 %
1$
b1 !
1"
#196799
0"
#196802
1#
#196806
b0 &
0#
b0 %
0$
#1180376
b1101 !
1"
#1180378
b1101 &
b1101 %
1$
#1180379
0"
#1180382
b101000 &
b101000 %
#1180386
b10100 &
b10100 %
#1180390
b1010 &
b1010 %
#1180394
b101 &
b101 %
#1180398
b10000 &
b10000 %
#1180402
b1000 &
b1000 %
#1180406
b100 &
b100 %
#1180410
b10 &
b10 %
#1180414
b1 &
1#
b1 %
#1180418
b0 &
b0 %
0#
0$
#2194142
b11010 &
b11010 %
1$
b11010 !
1"
#2194143
0"
#2194146
b1101 &
b1101 %
#2194150
b101000 &
b101000 %
#2194154
b10100 &
b10100 %
#2194158
b1010 &
b1010 %
#2194162
b101 &
b101 %
#2194166
b10000 &
b10000 %
#2194170
b1000 &
b1000 %
#2194174
b100 &
b100 %
#2194178
b10 &
b10 %
#2194182
b1 &
1#
b1 %
#2194186
b0 &
b0 %
0#
0$
#4500012
