var pipelineJSON={"48803776":{"nodes":[{"name":"Exit", "id":48607184, "start":"164.00", "end":"167.00", "details":[{"type":"table", "Start Cycle":"164", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"f32 +", "id":49614832, "start":"161.00", "end":"164.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Add", "Start Cycle":"161", "Latency":"3"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/simple_addition.cl", "line":16}]], "type":"inst"}, {"name":"Entry", "id":53861728, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"161", "Latency":"0"}], "type":"inst"}], "links":[{"from":49614832, "to":48607184, "details":[{"type":"table", "Width":"32"}]}, {"from":53861728, "to":49614832, "details":[{"type":"table", "Width":"96"}]}]}};
var treeJSON={"nodes":[{"name":"aplusb", "id":46448088, "type":"kernel", "children":[{"name":"aplusb.B0", "id":46592016, "type":"bb", "children":[{"name":"Cluster 0", "id":48803776, "type":"cluster"}]}]}], "links":[]};
var new_lmvJSON={"nodes":[], "links":[]};
var systemJSON={};
var blockJSON={"46592016":{"nodes":[{"name":"Cluster 0", "id":48803776, "start":"161.00", "end":"167.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_aplusbs_c0_enter_aplusb10", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"161", "Cluster Latency":"6"}], "type":"bb", "children":[{"name":"Logic", "id":48810576, "details":[{"type":"table", "Cluster Logic Start Cycle":"161", "Cluster Logic Latency":"3"}], "type":"inst"}, {"name":"Exit", "id":48818096, "details":[{"type":"table", "Start Cycle":"164", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":48808496, "start":"1.00", "end":"161.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"160"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/simple_addition.cl", "line":16}]], "type":"inst"}, {"name":"ST", "id":52725216, "start":"167.00", "end":"169.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"167", "Latency":"2"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/simple_addition.cl", "line":16}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":52913696, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/simple_addition.cl", "line":16}]], "type":"inst"}, {"name":"b", "id":53740928, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'b\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":53829296, "start":"1.00", "end":"167.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"166"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/simple_addition.cl", "line":16}]], "type":"inst"}, {"name":"And", "id":53848960, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"64-bit And", "Constant Operand":"4294967295 (0xFFFFFFFF)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/simple_addition.cl", "line":16}]], "type":"inst"}, {"name":"LD", "id":53860064, "start":"1.00", "end":"161.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"160"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/simple_addition.cl", "line":16}]], "type":"inst"}, {"name":"a", "id":53886224, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'a\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"c", "id":53888592, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'c\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":53907936, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/simple_addition.cl", "line":16}]], "type":"inst"}], "links":[{"from":48810576, "to":48818096}, {"from":48808496, "to":48810576, "details":[{"type":"table", "Width":"32"}]}, {"from":48818096, "to":52725216, "details":[{"type":"table", "Width":"64"}]}, {"from":52913696, "to":48808496, "details":[{"type":"table", "Width":"64"}]}, {"from":53740928, "to":52913696, "details":[{"type":"table", "Width":"64"}]}, {"from":53829296, "to":52725216, "details":[{"type":"table", "Width":"64"}]}, {"from":53848960, "to":52913696, "details":[{"type":"table", "Width":"64"}]}, {"from":53848960, "to":53829296, "details":[{"type":"table", "Width":"64"}]}, {"from":53848960, "to":53907936, "details":[{"type":"table", "Width":"64"}]}, {"from":53860064, "to":48810576, "details":[{"type":"table", "Width":"32"}]}, {"from":53886224, "to":53907936, "details":[{"type":"table", "Width":"64"}]}, {"from":53888592, "to":53829296, "details":[{"type":"table", "Width":"64"}]}, {"from":53907936, "to":53860064, "details":[{"type":"table", "Width":"64"}]}]}};
var scheduleJSON={"46448088":{"nodes":[{"name":"aplusb.B0", "id":46592016, "start":"0", "end":"169", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"c", "id":53888592, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'c\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"a", "id":53886224, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'a\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":53848960, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"64-bit And", "Constant Operand":"4294967295 (0xFFFFFFFF)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/simple_addition.cl", "line":16}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":53907936, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/simple_addition.cl", "line":16}]], "type":"inst"}, {"name":"LD", "id":53860064, "start":"1", "end":"161", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"160"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/simple_addition.cl", "line":16}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":53829296, "start":"1", "end":"167", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"166"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/simple_addition.cl", "line":16}]], "type":"inst"}, {"name":"b", "id":53740928, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'b\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":52913696, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/simple_addition.cl", "line":16}]], "type":"inst"}, {"name":"LD", "id":48808496, "start":"1", "end":"161", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"160"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/simple_addition.cl", "line":16}]], "type":"inst"}, {"name":"Cluster 0", "id":48803776, "start":"161", "end":"167", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_aplusbs_c0_enter_aplusb10", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"161", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"f32 +", "id":49614832, "start":"161", "end":"164", "details":[{"type":"table", "Instruction":"32-bit Floating-point Add", "Start Cycle":"161", "Latency":"3"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/simple_addition.cl", "line":16}]], "type":"inst"}, {"name":"Exit", "id":48607184, "start":"164", "end":"167", "details":[{"type":"table", "Start Cycle":"164", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":52725216, "start":"167", "end":"169", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"167", "Latency":"2"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/simple_addition.cl", "line":16}]], "type":"inst"}]}], "links":[]}};
var bottleneckJSON={"bottlenecks":[]};
