{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1612901389101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Web Edition " "Version 14.1.1 Build 190 01/19/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1612901389110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 09 21:09:48 2021 " "Processing started: Tue Feb 09 21:09:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1612901389110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1612901389110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_adc -c top_adc " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_adc -c top_adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1612901389110 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1612901390248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/nios_setup.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/nios_setup.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup " "Found entity 1: nios_setup" {  } { { "platform/nios_setup/synthesis/nios_setup.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/nios_setup.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "platform/nios_setup/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "platform/nios_setup/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_irq_mapper " "Found entity 1: nios_setup_irq_mapper" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_irq_mapper.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0 " "Found entity 1: nios_setup_mm_interconnect_0" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "platform/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402515 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "platform/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_setup_mm_interconnect_0_rsp_mux_001" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_rsp_mux " "Found entity 1: nios_setup_mm_interconnect_0_rsp_mux" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_rsp_demux " "Found entity 1: nios_setup_mm_interconnect_0_rsp_demux" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_setup_mm_interconnect_0_cmd_mux_001" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_cmd_mux " "Found entity 1: nios_setup_mm_interconnect_0_cmd_mux" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_setup_mm_interconnect_0_cmd_demux_001" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_cmd_demux " "Found entity 1: nios_setup_mm_interconnect_0_cmd_demux" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1612901402537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1612901402537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_setup_mm_interconnect_0_router_003_default_decode" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402538 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_mm_interconnect_0_router_003 " "Found entity 2: nios_setup_mm_interconnect_0_router_003" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1612901402540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1612901402540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_setup_mm_interconnect_0_router_002_default_decode" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402541 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_mm_interconnect_0_router_002 " "Found entity 2: nios_setup_mm_interconnect_0_router_002" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402541 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1612901402543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1612901402543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_setup_mm_interconnect_0_router_001_default_decode" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402544 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_mm_interconnect_0_router_001 " "Found entity 2: nios_setup_mm_interconnect_0_router_001" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1612901402546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1612901402547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_router_default_decode " "Found entity 1: nios_setup_mm_interconnect_0_router_default_decode" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402548 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_mm_interconnect_0_router " "Found entity 2: nios_setup_mm_interconnect_0_router" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "platform/nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "platform/nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "platform/nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "platform/nios_setup/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "platform/nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "platform/nios_setup/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_sw_io.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_sw_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_sw_io " "Found entity 1: nios_setup_sw_io" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_sw_io.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_sw_io.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_one_sec_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_one_sec_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_one_sec_timer " "Found entity 1: nios_setup_one_sec_timer" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_one_sec_timer.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_one_sec_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_onchip_memory2_0 " "Found entity 1: nios_setup_onchip_memory2_0" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_onchip_memory2_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_nios2_gen2_0 " "Found entity 1: nios_setup_nios2_gen2_0" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: nios_setup_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402609 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: nios_setup_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402609 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_setup_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: nios_setup_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402609 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_setup_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: nios_setup_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402609 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_setup_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: nios_setup_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402609 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_setup_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: nios_setup_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402609 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_setup_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: nios_setup_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402609 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_setup_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: nios_setup_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 1297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402609 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_setup_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: nios_setup_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 1364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402609 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_setup_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_setup_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 1445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402609 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 1516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402609 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 1558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402609 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 1604 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402609 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_setup_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: nios_setup_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402609 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_setup_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: nios_setup_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402609 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_setup_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: nios_setup_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402609 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_setup_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: nios_setup_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402609 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_setup_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: nios_setup_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402609 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_setup_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: nios_setup_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2398 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402609 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_setup_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: nios_setup_nios2_gen2_0_cpu_nios2_oci" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2576 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402609 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_setup_nios2_gen2_0_cpu " "Found entity 21: nios_setup_nios2_gen2_0_cpu" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 3073 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios_setup_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_nios2_gen2_0_cpu_oci_test_bench " "Found entity 1: nios_setup_nios2_gen2_0_cpu_oci_test_bench" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_oci_test_bench.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios_setup_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios_setup_nios2_gen2_0_cpu_test_bench" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_modular_adc_0 " "Found entity 1: nios_setup_modular_adc_0" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_modular_adc_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store " "Found entity 1: altera_modular_adc_sample_store" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store_ram " "Found entity 1: altera_modular_adc_sample_store_ram" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_sequencer.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_sequencer.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_sequencer_csr.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402652 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(403) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(403): extended using \"x\" or \"z\"" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_control_fsm.v" 403 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1612901402654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_control_fsm.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "platform/nios_setup/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "platform/nios_setup/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "platform/nios_setup/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_led_io.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_led_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_led_io " "Found entity 1: nios_setup_led_io" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_led_io.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_led_io.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_setup_jtag_uart_0_sim_scfifo_w" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402673 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_jtag_uart_0_scfifo_w " "Found entity 2: nios_setup_jtag_uart_0_scfifo_w" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402673 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_setup_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_setup_jtag_uart_0_sim_scfifo_r" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402673 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_setup_jtag_uart_0_scfifo_r " "Found entity 4: nios_setup_jtag_uart_0_scfifo_r" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402673 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_setup_jtag_uart_0 " "Found entity 5: nios_setup_jtag_uart_0" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/alt_pll/all_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/alt_pll/all_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 all_pll " "Found entity 1: all_pll" {  } { { "platform/alt_pll/all_pll.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/alt_pll/all_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901402681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901402681 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1612901402840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_pll all_pll:alt_pll_inst " "Elaborating entity \"all_pll\" for hierarchy \"all_pll:alt_pll_inst\"" {  } { { "top.v" "alt_pll_inst" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll all_pll:alt_pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"all_pll:alt_pll_inst\|altpll:altpll_component\"" {  } { { "platform/alt_pll/all_pll.v" "altpll_component" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/alt_pll/all_pll.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "all_pll:alt_pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"all_pll:alt_pll_inst\|altpll:altpll_component\"" {  } { { "platform/alt_pll/all_pll.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/alt_pll/all_pll.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612901402952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "all_pll:alt_pll_inst\|altpll:altpll_component " "Instantiated megafunction \"all_pll:alt_pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 FPGA " "Parameter \"intended_device_family\" = \"MAX 10 FPGA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=all_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=all_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901402961 ""}  } { { "platform/alt_pll/all_pll.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/alt_pll/all_pll.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612901402961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/all_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/all_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 all_pll_altpll " "Found entity 1: all_pll_altpll" {  } { { "db/all_pll_altpll.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/all_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901403023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901403023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_pll_altpll all_pll:alt_pll_inst\|altpll:altpll_component\|all_pll_altpll:auto_generated " "Elaborating entity \"all_pll_altpll\" for hierarchy \"all_pll:alt_pll_inst\|altpll:altpll_component\|all_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901403024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup nios_setup:u0 " "Elaborating entity \"nios_setup\" for hierarchy \"nios_setup:u0\"" {  } { { "top.v" "u0" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/top.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901403039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_jtag_uart_0 nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_setup_jtag_uart_0\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\"" {  } { { "platform/nios_setup/synthesis/nios_setup.v" "jtag_uart_0" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/nios_setup.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901403076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_jtag_uart_0_scfifo_w nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_setup_jtag_uart_0_scfifo_w\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "the_nios_setup_jtag_uart_0_scfifo_w" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901403092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "wfifo" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901403162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612901403173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901403174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901403174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901403174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901403174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901403174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901403174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901403174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901403174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901403174 ""}  } { { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612901403174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901403239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901403239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901403240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gc21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gc21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gc21 " "Found entity 1: a_dpfifo_gc21" {  } { { "db/a_dpfifo_gc21.tdf" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/a_dpfifo_gc21.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901403267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901403267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gc21 nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo " "Elaborating entity \"a_dpfifo_gc21\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901403268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901403291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901403291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_gc21.tdf" "fifo_state" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/a_dpfifo_gc21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901403292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901403357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901403357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901403359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_d021.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_d021.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_d021 " "Found entity 1: dpram_d021" {  } { { "db/dpram_d021.tdf" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/dpram_d021.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901403431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901403431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_d021 nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|dpram_d021:FIFOram " "Elaborating entity \"dpram_d021\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|dpram_d021:FIFOram\"" {  } { { "db/a_dpfifo_gc21.tdf" "FIFOram" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/a_dpfifo_gc21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901403432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hcl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hcl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hcl1 " "Found entity 1: altsyncram_hcl1" {  } { { "db/altsyncram_hcl1.tdf" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/altsyncram_hcl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901403504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901403504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hcl1 nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|dpram_d021:FIFOram\|altsyncram_hcl1:altsyncram1 " "Elaborating entity \"altsyncram_hcl1\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|dpram_d021:FIFOram\|altsyncram_hcl1:altsyncram1\"" {  } { { "db/dpram_d021.tdf" "altsyncram1" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/dpram_d021.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901403505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901403586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901403586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_gc21.tdf" "rd_ptr_count" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/a_dpfifo_gc21.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901403587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_jtag_uart_0_scfifo_r nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_r:the_nios_setup_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_setup_jtag_uart_0_scfifo_r\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_r:the_nios_setup_jtag_uart_0_scfifo_r\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "the_nios_setup_jtag_uart_0_scfifo_r" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901403604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "nios_setup_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901403723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612901403752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901403752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901403752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901403752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901403752 ""}  } { { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612901403752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404276 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404313 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_led_io nios_setup:u0\|nios_setup_led_io:led_io " "Elaborating entity \"nios_setup_led_io\" for hierarchy \"nios_setup:u0\|nios_setup_led_io:led_io\"" {  } { { "platform/nios_setup/synthesis/nios_setup.v" "led_io" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/nios_setup.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_modular_adc_0 nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0 " "Elaborating entity \"nios_setup_modular_adc_0\" for hierarchy \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\"" {  } { { "platform/nios_setup/synthesis/nios_setup.v" "modular_adc_0" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/nios_setup.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_modular_adc_0.v" "control_internal" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_modular_adc_0.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_control.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_control_fsm.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_control_fsm.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612901404415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404415 ""}  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_control_fsm.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612901404415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_control.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "platform/nios_setup/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "platform/nios_setup/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal " "Elaborating entity \"altera_modular_adc_sequencer\" for hierarchy \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_modular_adc_0.v" "sequencer_internal" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_modular_adc_0.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_csr nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr " "Elaborating entity \"altera_modular_adc_sequencer_csr\" for hierarchy \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr\"" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_csr" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_sequencer.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_ctrl nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl " "Elaborating entity \"altera_modular_adc_sequencer_ctrl\" for hierarchy \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl\"" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_ctrl" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_sequencer.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal " "Elaborating entity \"altera_modular_adc_sample_store\" for hierarchy \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_modular_adc_0.v" "sample_store_internal" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_modular_adc_0.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store_ram nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram " "Elaborating entity \"altera_modular_adc_sample_store_ram\" for hierarchy \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\"" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store.v" "u_ss_ram" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "altsyncram_component" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612901404624 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404627 ""}  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612901404627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5s1 " "Found entity 1: altsyncram_v5s1" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/altsyncram_v5s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901404694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901404694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5s1 nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated " "Elaborating entity \"altsyncram_v5s1\" for hierarchy \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0 nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"nios_setup_nios2_gen2_0\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\"" {  } { { "platform/nios_setup/synthesis/nios_setup.v" "nios2_gen2_0" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/nios_setup.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0.v" "cpu" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_test_bench nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_test_bench:the_nios_setup_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_test_bench\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_test_bench:the_nios_setup_nios2_gen2_0_cpu_test_bench\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 3781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_register_bank_a_module nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_register_bank_a_module:nios_setup_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_register_bank_a_module:nios_setup_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "nios_setup_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 4297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_register_bank_a_module:nios_setup_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_register_bank_a_module:nios_setup_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_register_bank_a_module:nios_setup_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_register_bank_a_module:nios_setup_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612901404939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_register_bank_a_module:nios_setup_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_register_bank_a_module:nios_setup_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901404940 ""}  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612901404940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901405005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901405005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_register_bank_a_module:nios_setup_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_register_bank_a_module:nios_setup_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_register_bank_b_module nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_register_bank_b_module:nios_setup_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_register_bank_b_module:nios_setup_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "nios_setup_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 4315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_nios2_oci nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 4793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_nios2_oci_debug nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_nios2_oci_break nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_break:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_break:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_nios2_oci_xbrk nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_nios2_oci_dbrk nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_nios2_oci_itrace nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_nios2_oci_dtrace nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_nios2_oci_td_mode nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_setup_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_setup_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_setup_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_setup_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "nios_setup_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_setup_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_setup_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 1730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 1739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 1748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_oci_test_bench nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_setup_nios2_gen2_0_cpu_oci_test_bench:the_nios_setup_nios2_gen2_0_cpu_oci_test_bench " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_oci_test_bench\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_setup_nios2_gen2_0_cpu_oci_test_bench:the_nios_setup_nios2_gen2_0_cpu_oci_test_bench\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_oci_test_bench" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 1756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405307 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "nios_setup_nios2_gen2_0_cpu_oci_test_bench " "Entity \"nios_setup_nios2_gen2_0_cpu_oci_test_bench\" contains only dangling pins" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_oci_test_bench" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 1756 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1612901405309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_nios2_oci_pib nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_nios2_oci_im nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_im:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_im:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_nios2_avalon_reg nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_setup_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_setup_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_nios2_ocimem nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_ocimem:the_nios_setup_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_ocimem:the_nios_setup_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_ociram_sp_ram_module nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_ocimem:the_nios_setup_nios2_gen2_0_cpu_nios2_ocimem\|nios_setup_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_setup_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_ocimem:the_nios_setup_nios2_gen2_0_cpu_nios2_ocimem\|nios_setup_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_setup_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "nios_setup_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_ocimem:the_nios_setup_nios2_gen2_0_cpu_nios2_ocimem\|nios_setup_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_setup_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_ocimem:the_nios_setup_nios2_gen2_0_cpu_nios2_ocimem\|nios_setup_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_setup_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_ocimem:the_nios_setup_nios2_gen2_0_cpu_nios2_ocimem\|nios_setup_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_setup_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_ocimem:the_nios_setup_nios2_gen2_0_cpu_nios2_ocimem\|nios_setup_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_setup_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2374 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612901405438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_ocimem:the_nios_setup_nios2_gen2_0_cpu_nios2_ocimem\|nios_setup_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_setup_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_ocimem:the_nios_setup_nios2_gen2_0_cpu_nios2_ocimem\|nios_setup_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_setup_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405439 ""}  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2374 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612901405439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qk21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qk21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qk21 " "Found entity 1: altsyncram_qk21" {  } { { "db/altsyncram_qk21.tdf" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/altsyncram_qk21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901405507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901405507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qk21 nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_ocimem:the_nios_setup_nios2_gen2_0_cpu_nios2_ocimem\|nios_setup_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_setup_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qk21:auto_generated " "Elaborating entity \"altsyncram_qk21\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_ocimem:the_nios_setup_nios2_gen2_0_cpu_nios2_ocimem\|nios_setup_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_setup_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qk21:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 3053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_debug_slave_tck nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_setup_nios2_gen2_0_cpu_debug_slave_tck:the_nios_setup_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_setup_nios2_gen2_0_cpu_debug_slave_tck:the_nios_setup_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_setup_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_debug_slave_sysclk nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_setup_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_setup_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_setup_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_setup_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_setup_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v" "nios_setup_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612901405651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405652 ""}  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612901405652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405655 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_onchip_memory2_0 nios_setup:u0\|nios_setup_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_setup_onchip_memory2_0\" for hierarchy \"nios_setup:u0\|nios_setup_onchip_memory2_0:onchip_memory2_0\"" {  } { { "platform/nios_setup/synthesis/nios_setup.v" "onchip_memory2_0" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/nios_setup.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_setup:u0\|nios_setup_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_setup:u0\|nios_setup_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:u0\|nios_setup_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_setup:u0\|nios_setup_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_onchip_memory2_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612901405762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:u0\|nios_setup_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_setup:u0\|nios_setup_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /data/acastill/beMicro_v1/software/temp_sensor/mem_init/master_imageondie_temp.hex " "Parameter \"init_file\" = \"/data/acastill/beMicro_v1/software/temp_sensor/mem_init/master_imageondie_temp.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405764 ""}  } { { "platform/nios_setup/synthesis/submodules/nios_setup_onchip_memory2_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612901405764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fmh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fmh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fmh1 " "Found entity 1: altsyncram_fmh1" {  } { { "db/altsyncram_fmh1.tdf" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/altsyncram_fmh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901405826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901405826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fmh1 nios_setup:u0\|nios_setup_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fmh1:auto_generated " "Elaborating entity \"altsyncram_fmh1\" for hierarchy \"nios_setup:u0\|nios_setup_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fmh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405827 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "/data/acastill/beMicro_v1/software/temp_sensor/mem_init/master_imageondie_temp.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /data/acastill/beMicro_v1/software/temp_sensor/mem_init/master_imageondie_temp.hex -- setting all initial values to 0" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_onchip_memory2_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_onchip_memory2_0.v" 66 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Quartus II" 0 -1 1612901405832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_one_sec_timer nios_setup:u0\|nios_setup_one_sec_timer:one_sec_timer " "Elaborating entity \"nios_setup_one_sec_timer\" for hierarchy \"nios_setup:u0\|nios_setup_one_sec_timer:one_sec_timer\"" {  } { { "platform/nios_setup/synthesis/nios_setup.v" "one_sec_timer" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/nios_setup.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_sw_io nios_setup:u0\|nios_setup_sw_io:sw_io " "Elaborating entity \"nios_setup_sw_io\" for hierarchy \"nios_setup:u0\|nios_setup_sw_io:sw_io\"" {  } { { "platform/nios_setup/synthesis/nios_setup.v" "sw_io" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/nios_setup.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0 nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_setup_mm_interconnect_0\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\"" {  } { { "platform/nios_setup/synthesis/nios_setup.v" "mm_interconnect_0" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/nios_setup.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901405926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_io_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_io_s1_translator\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "sw_io_s1_translator" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_io_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_io_s1_translator\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "led_io_s1_translator" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:one_sec_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:one_sec_timer_s1_translator\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "one_sec_timer_s1_translator" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "modular_adc_0_sample_store_csr_translator" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "modular_adc_0_sequencer_csr_translator" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "platform/nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "modular_adc_0_sample_store_csr_agent_rsp_fifo" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_router nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router:router " "Elaborating entity \"nios_setup_mm_interconnect_0_router\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router:router\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "router" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_router_default_decode nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router:router\|nios_setup_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_setup_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router:router\|nios_setup_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_router_001 nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_setup_mm_interconnect_0_router_001\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_001:router_001\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "router_001" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_router_001_default_decode nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_001:router_001\|nios_setup_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_setup_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_001:router_001\|nios_setup_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_router_002 nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_setup_mm_interconnect_0_router_002\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_002:router_002\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "router_002" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_router_002_default_decode nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_002:router_002\|nios_setup_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_setup_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_002:router_002\|nios_setup_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_router_003 nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios_setup_mm_interconnect_0_router_003\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_003:router_003\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "router_003" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_router_003_default_decode nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_003:router_003\|nios_setup_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios_setup_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_003:router_003\|nios_setup_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_cmd_demux nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_setup_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_cmd_demux_001 nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_setup_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_cmd_mux nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_setup_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_cmd_mux_001 nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios_setup_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux_001.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "platform/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_rsp_demux nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_setup_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_rsp_mux nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_setup_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "platform/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_rsp_mux_001 nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_setup_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901406995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux_001.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901407016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_irq_mapper nios_setup:u0\|nios_setup_irq_mapper:irq_mapper " "Elaborating entity \"nios_setup_irq_mapper\" for hierarchy \"nios_setup:u0\|nios_setup_irq_mapper:irq_mapper\"" {  } { { "platform/nios_setup/synthesis/nios_setup.v" "irq_mapper" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/nios_setup.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901407029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_setup:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_setup:u0\|altera_reset_controller:rst_controller\"" {  } { { "platform/nios_setup/synthesis/nios_setup.v" "rst_controller" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/nios_setup.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901407039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_setup:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_setup:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "platform/nios_setup/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901407055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_setup:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_setup:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "platform/nios_setup/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901407067 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1612901408505 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1612901416995 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1612901417265 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1612901418668 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1612901418691 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1612901418736 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1612901418745 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1612901418746 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1612901419490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda636e6f2/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda636e6f2/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda636e6f2/alt_sld_fab.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/ip/slda636e6f2/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901419656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901419656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda636e6f2/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda636e6f2/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/slda636e6f2/submodules/alt_sld_fab_ident.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/ip/slda636e6f2/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901419666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901419666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda636e6f2/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda636e6f2/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/slda636e6f2/submodules/alt_sld_fab_presplit.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/ip/slda636e6f2/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901419677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901419677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda636e6f2/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda636e6f2/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda636e6f2/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/ip/slda636e6f2/submodules/alt_sld_fab_sldfabric.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901419710 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/slda636e6f2/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/ip/slda636e6f2/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901419710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901419710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda636e6f2/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda636e6f2/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/slda636e6f2/submodules/alt_sld_fab_splitter.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/ip/slda636e6f2/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901419725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901419725 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1612901424004 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 3117 -1 0 } } { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 4114 -1 0 } } { "platform/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 393 -1 0 } } { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 3735 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2318 -1 0 } } { "platform/nios_setup/synthesis/submodules/nios_setup_one_sec_timer.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_one_sec_timer.v" 166 -1 0 } } { "platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store.v" 85 -1 0 } } { "platform/nios_setup/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "platform/nios_setup/synthesis/submodules/nios_setup_one_sec_timer.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_one_sec_timer.v" 175 -1 0 } } { "platform/nios_setup/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_control_fsm.v" 34 -1 0 } } { "platform/nios_setup/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_control_fsm.v" 422 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1612901424169 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1612901424170 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612901427536 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "56 " "56 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1612901429723 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 370 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1612901429879 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1612901429879 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612901430101 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/output_files/top_adc.map.smsg " "Generated suppressed messages file C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/output_files/top_adc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1612901430947 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1612901433256 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612901433256 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2384 " "Implemented 2384 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1612901433668 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1612901433668 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2209 " "Implemented 2209 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1612901433668 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1612901433668 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1612901433668 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1612901433668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1612901433786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 09 21:10:33 2021 " "Processing ended: Tue Feb 09 21:10:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1612901433786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1612901433786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1612901433786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1612901433786 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1612901435946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Web Edition " "Version 14.1.1 Build 190 01/19/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1612901435956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 09 21:10:35 2021 " "Processing started: Tue Feb 09 21:10:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1612901435956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1612901435956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_adc -c top_adc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_adc -c top_adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1612901435956 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1612901436127 ""}
{ "Info" "0" "" "Project  = top_adc" {  } {  } 0 0 "Project  = top_adc" 0 0 "Fitter" 0 0 1612901436128 ""}
{ "Info" "0" "" "Revision = top_adc" {  } {  } 0 0 "Revision = top_adc" 0 0 "Fitter" 0 0 1612901436128 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1612901436331 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_adc 10M08DAF484C8GES " "Selected device 10M08DAF484C8GES for design \"top_adc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1612901436362 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1612901436412 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1612901436412 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "all_pll:alt_pll_inst\|altpll:altpll_component\|all_pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"all_pll:alt_pll_inst\|altpll:altpll_component\|all_pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "all_pll:alt_pll_inst\|altpll:altpll_component\|all_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for all_pll:alt_pll_inst\|altpll:altpll_component\|all_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/all_pll_altpll.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/all_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/" { { 0 { 0 ""} 0 2498 9695 10437 0 0 }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1612901436490 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "all_pll:alt_pll_inst\|altpll:altpll_component\|all_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for all_pll:alt_pll_inst\|altpll:altpll_component\|all_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/all_pll_altpll.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/all_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/" { { 0 { 0 ""} 0 2499 9695 10437 0 0 }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1612901436490 ""}  } { { "db/all_pll_altpll.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/all_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/" { { 0 { 0 ""} 0 2498 9695 10437 0 0 }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1612901436490 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1612901436601 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1612901436615 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C8G " "Device 10M08DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1612901437153 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8GES " "Device 10M50DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1612901437153 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8G " "Device 10M50DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1612901437153 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C8G " "Device 10M40DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1612901437153 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1612901437153 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_BOOT_SEL~ H10 " "Pin ~ALTERA_BOOT_SEL~ is reserved at location H10" {  } { { "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" { ~ALTERA_BOOT_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/" { { 0 { 0 ""} 0 7616 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1612901437165 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/" { { 0 { 0 ""} 0 7618 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1612901437165 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/" { { 0 { 0 ""} 0 7620 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1612901437165 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/" { { 0 { 0 ""} 0 7622 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1612901437165 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1612901437165 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1612901437165 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1612901437165 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1612901437165 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1612901437166 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "16 " "Fitter converted 16 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ F5 " "Pin ~ALTERA_ADC1IN1~ is reserved at location F5" {  } { { "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/" { { 0 { 0 ""} 0 7624 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1612901437169 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN9~ E4 " "Pin ~ALTERA_ADC1IN9~ is reserved at location E4" {  } { { "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN9~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/" { { 0 { 0 ""} 0 7626 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1612901437169 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ F4 " "Pin ~ALTERA_ADC1IN2~ is reserved at location F4" {  } { { "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/" { { 0 { 0 ""} 0 7628 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1612901437169 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN16~ E3 " "Pin ~ALTERA_ADC1IN16~ is reserved at location E3" {  } { { "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN16~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/" { { 0 { 0 ""} 0 7630 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1612901437169 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ J8 " "Pin ~ALTERA_ADC1IN3~ is reserved at location J8" {  } { { "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/" { { 0 { 0 ""} 0 7632 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1612901437169 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN11~ G4 " "Pin ~ALTERA_ADC1IN11~ is reserved at location G4" {  } { { "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN11~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/" { { 0 { 0 ""} 0 7634 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1612901437169 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ J9 " "Pin ~ALTERA_ADC1IN4~ is reserved at location J9" {  } { { "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/" { { 0 { 0 ""} 0 7636 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1612901437169 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN12~ F3 " "Pin ~ALTERA_ADC1IN12~ is reserved at location F3" {  } { { "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN12~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/" { { 0 { 0 ""} 0 7638 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1612901437169 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ J4 " "Pin ~ALTERA_ADC1IN5~ is reserved at location J4" {  } { { "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/" { { 0 { 0 ""} 0 7640 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1612901437169 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN13~ H4 " "Pin ~ALTERA_ADC1IN13~ is reserved at location H4" {  } { { "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN13~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/" { { 0 { 0 ""} 0 7642 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1612901437169 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ H3 " "Pin ~ALTERA_ADC1IN6~ is reserved at location H3" {  } { { "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/" { { 0 { 0 ""} 0 7644 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1612901437169 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN14~ G3 " "Pin ~ALTERA_ADC1IN14~ is reserved at location G3" {  } { { "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN14~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/" { { 0 { 0 ""} 0 7646 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1612901437169 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ K5 " "Pin ~ALTERA_ADC1IN7~ is reserved at location K5" {  } { { "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/" { { 0 { 0 ""} 0 7648 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1612901437169 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN15~ K4 " "Pin ~ALTERA_ADC1IN15~ is reserved at location K4" {  } { { "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN15~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/" { { 0 { 0 ""} 0 7650 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1612901437169 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ K6 " "Pin ~ALTERA_ADC1IN8~ is reserved at location K6" {  } { { "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/" { { 0 { 0 ""} 0 7652 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1612901437169 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN10~ J3 " "Pin ~ALTERA_ADC1IN10~ is reserved at location J3" {  } { { "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartusprimewebedition/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN10~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/" { { 0 { 0 ""} 0 7654 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1612901437169 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1612901437169 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1612901437214 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438281 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438281 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438281 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438281 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438281 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438281 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438281 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438281 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438281 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438281 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438281 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438281 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438281 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438281 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438281 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438281 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438281 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438281 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438281 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438281 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438281 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438281 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438281 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438281 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438281 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438281 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1612901438281 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438281 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1612901438281 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438281 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438281 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1612901438281 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1612901438281 ""}
{ "Info" "ISTA_SDC_FOUND" "platform/nios_setup/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'platform/nios_setup/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1612901438323 ""}
{ "Info" "ISTA_SDC_FOUND" "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1612901438331 ""}
{ "Info" "ISTA_SDC_FOUND" "platform/nios_setup/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'platform/nios_setup/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1612901438361 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SYS_CLK " "Node: SYS_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|hbreak_enabled SYS_CLK " "Register nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by SYS_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1612901438429 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1612901438429 "|top|SYS_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438431 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1612901438431 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438483 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438483 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1612901438483 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1612901438485 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1612901438485 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1612901438485 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1612901438485 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1612901438486 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438487 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438487 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1612901438487 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1612901438487 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "all_pll:alt_pll_inst\|altpll:altpll_component\|all_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node all_pll:alt_pll_inst\|altpll:altpll_component\|all_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1612901438803 ""}  } { { "db/all_pll_altpll.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/all_pll_altpll.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/" { { 0 { 0 ""} 0 2498 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612901438803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SYS_CLK~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R14p, DIFFOUT_R14p, High_Speed)) " "Automatically promoted node SYS_CLK~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R14p, DIFFOUT_R14p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1612901438803 ""}  } { { "top.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/" { { 0 { 0 ""} 0 7597 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612901438803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1612901438803 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/" { { 0 { 0 ""} 0 7155 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612901438803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_setup:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node nios_setup:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1612901438803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_setup:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node nios_setup:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "platform/nios_setup/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/" { { 0 { 0 ""} 0 3109 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1612901438803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 3687 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/" { { 0 { 0 ""} 0 2001 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1612901438803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/" { { 0 { 0 ""} 0 2628 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1612901438803 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1612901438803 ""}  } { { "platform/nios_setup/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/" { { 0 { 0 ""} 0 486 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612901438803 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1612901439905 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1612901439914 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1612901439915 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1612901439925 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1612901439935 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1612901439945 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1612901439945 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1612901439951 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1612901440042 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1612901440049 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1612901440049 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "all_pll:alt_pll_inst\|altpll:altpll_component\|all_pll_altpll:auto_generated\|pll1 0 " "PLL \"all_pll:alt_pll_inst\|altpll:altpll_component\|all_pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] all_pll:alt_pll_inst\|altpll:altpll_component\|all_pll_altpll:auto_generated\|pll1 driven by SYS_CLK~inputclkctrl which is OUTCLK output port of Clock control block type node SYS_CLK~inputclkctrl " "Input port INCLK\[0\] of node \"all_pll:alt_pll_inst\|altpll:altpll_component\|all_pll_altpll:auto_generated\|pll1\" is driven by SYS_CLK~inputclkctrl which is OUTCLK output port of Clock control block type node SYS_CLK~inputclkctrl" {  } { { "db/all_pll_altpll.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/all_pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "platform/alt_pll/all_pll.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/alt_pll/all_pll.v" 108 0 0 } } { "top.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/top.v" 23 0 0 } } { "top.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/top.v" 2 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1612901440429 ""}  } { { "db/all_pll_altpll.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/all_pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "platform/alt_pll/all_pll.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/alt_pll/all_pll.v" 108 0 0 } } { "top.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/top.v" 23 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1612901440429 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "all_pll:alt_pll_inst\|altpll:altpll_component\|all_pll_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"all_pll:alt_pll_inst\|altpll:altpll_component\|all_pll_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/all_pll_altpll.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/all_pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "platform/alt_pll/all_pll.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/alt_pll/all_pll.v" 108 0 0 } } { "top.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/top.v" 23 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1612901440431 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD5681R_LDACn " "Node \"AD5681R_LDACn\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD5681R_LDACn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD5681R_RSTn " "Node \"AD5681R_RSTn\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD5681R_RSTn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD5681R_SCL " "Node \"AD5681R_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD5681R_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD5681R_SDA " "Node \"AD5681R_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD5681R_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD5681R_SYNCn " "Node \"AD5681R_SYNCn\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD5681R_SYNCn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADT7420_CT " "Node \"ADT7420_CT\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADT7420_CT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADT7420_INT " "Node \"ADT7420_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADT7420_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADT7420_SCL " "Node \"ADT7420_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADT7420_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADT7420_SDA " "Node \"ADT7420_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADT7420_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADXL362_CS " "Node \"ADXL362_CS\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADXL362_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADXL362_INT1 " "Node \"ADXL362_INT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADXL362_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADXL362_INT2 " "Node \"ADXL362_INT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADXL362_INT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADXL362_MISO " "Node \"ADXL362_MISO\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADXL362_MISO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADXL362_MOSI " "Node \"ADXL362_MOSI\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADXL362_MOSI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADXL362_SCLK " "Node \"ADXL362_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADXL362_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN\[0\] " "Node \"AIN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN\[1\] " "Node \"AIN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN\[2\] " "Node \"AIN\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIN\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN\[3\] " "Node \"AIN\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIN\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN\[4\] " "Node \"AIN\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIN\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN\[5\] " "Node \"AIN\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIN\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN\[6\] " "Node \"AIN\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIN\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN\[7\] " "Node \"AIN\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIN\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P1 " "Node \"EG_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P10 " "Node \"EG_P10\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P11 " "Node \"EG_P11\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P12 " "Node \"EG_P12\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P13 " "Node \"EG_P13\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P14 " "Node \"EG_P14\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P15 " "Node \"EG_P15\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P16 " "Node \"EG_P16\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P17 " "Node \"EG_P17\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P18 " "Node \"EG_P18\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P19 " "Node \"EG_P19\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P2 " "Node \"EG_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P20 " "Node \"EG_P20\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P21 " "Node \"EG_P21\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P22 " "Node \"EG_P22\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P23 " "Node \"EG_P23\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P24 " "Node \"EG_P24\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P25 " "Node \"EG_P25\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P26 " "Node \"EG_P26\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P27 " "Node \"EG_P27\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P28 " "Node \"EG_P28\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P29 " "Node \"EG_P29\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P3 " "Node \"EG_P3\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P35 " "Node \"EG_P35\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P35" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P36 " "Node \"EG_P36\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P36" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P37 " "Node \"EG_P37\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P37" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P38 " "Node \"EG_P38\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P38" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P39 " "Node \"EG_P39\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P39" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P4 " "Node \"EG_P4\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P40 " "Node \"EG_P40\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P40" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P41 " "Node \"EG_P41\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P41" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P42 " "Node \"EG_P42\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P42" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P43 " "Node \"EG_P43\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P43" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P44 " "Node \"EG_P44\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P44" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P45 " "Node \"EG_P45\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P45" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P46 " "Node \"EG_P46\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P46" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P47 " "Node \"EG_P47\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P47" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P48 " "Node \"EG_P48\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P48" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P49 " "Node \"EG_P49\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P49" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P5 " "Node \"EG_P5\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P50 " "Node \"EG_P50\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P51 " "Node \"EG_P51\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P51" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P52 " "Node \"EG_P52\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P52" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P53 " "Node \"EG_P53\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P53" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P54 " "Node \"EG_P54\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P54" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P55 " "Node \"EG_P55\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P55" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P56 " "Node \"EG_P56\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P56" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P57 " "Node \"EG_P57\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P57" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P58 " "Node \"EG_P58\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P58" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P59 " "Node \"EG_P59\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P59" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P6 " "Node \"EG_P6\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P60 " "Node \"EG_P60\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P60" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P7 " "Node \"EG_P7\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P8 " "Node \"EG_P8\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EG_P9 " "Node \"EG_P9\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EG_P9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXP_PRESENT " "Node \"EXP_PRESENT\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXP_PRESENT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_01 " "Node \"GPIO_01\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_01" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_02 " "Node \"GPIO_02\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_02" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_03 " "Node \"GPIO_03\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_03" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_04 " "Node \"GPIO_04\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_04" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_05 " "Node \"GPIO_05\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_05" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_06 " "Node \"GPIO_06\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_06" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_07 " "Node \"GPIO_07\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_07" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_08 " "Node \"GPIO_08\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_08" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_09 " "Node \"GPIO_09\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_09" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_10 " "Node \"GPIO_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_11 " "Node \"GPIO_11\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_12 " "Node \"GPIO_12\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_A " "Node \"GPIO_A\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_B " "Node \"GPIO_B\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3_15 " "Node \"GPIO_J3_15\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J3_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3_16 " "Node \"GPIO_J3_16\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J3_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3_17 " "Node \"GPIO_J3_17\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J3_17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3_18 " "Node \"GPIO_J3_18\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J3_18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3_19 " "Node \"GPIO_J3_19\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J3_19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3_20 " "Node \"GPIO_J3_20\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J3_20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3_21 " "Node \"GPIO_J3_21\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J3_21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3_22 " "Node \"GPIO_J3_22\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J3_22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3_23 " "Node \"GPIO_J3_23\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J3_23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3_24 " "Node \"GPIO_J3_24\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J3_24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3_25 " "Node \"GPIO_J3_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J3_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3_26 " "Node \"GPIO_J3_26\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J3_26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3_27 " "Node \"GPIO_J3_27\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J3_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3_28 " "Node \"GPIO_J3_28\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J3_28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3_31 " "Node \"GPIO_J3_31\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J3_31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3_32 " "Node \"GPIO_J3_32\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J3_32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3_33 " "Node \"GPIO_J3_33\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J3_33" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3_34 " "Node \"GPIO_J3_34\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J3_34" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3_35 " "Node \"GPIO_J3_35\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J3_35" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3_36 " "Node \"GPIO_J3_36\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J3_36" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3_37 " "Node \"GPIO_J3_37\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J3_37" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3_38 " "Node \"GPIO_J3_38\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J3_38" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3_39 " "Node \"GPIO_J3_39\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J3_39" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J3_40 " "Node \"GPIO_J3_40\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J3_40" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J4_11 " "Node \"GPIO_J4_11\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J4_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J4_12 " "Node \"GPIO_J4_12\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J4_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J4_13 " "Node \"GPIO_J4_13\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J4_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J4_14 " "Node \"GPIO_J4_14\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J4_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J4_15 " "Node \"GPIO_J4_15\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J4_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J4_16 " "Node \"GPIO_J4_16\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J4_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J4_19 " "Node \"GPIO_J4_19\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J4_19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J4_20 " "Node \"GPIO_J4_20\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J4_20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J4_21 " "Node \"GPIO_J4_21\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J4_21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J4_22 " "Node \"GPIO_J4_22\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J4_22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J4_23 " "Node \"GPIO_J4_23\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J4_23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J4_24 " "Node \"GPIO_J4_24\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J4_24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J4_27 " "Node \"GPIO_J4_27\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J4_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J4_28 " "Node \"GPIO_J4_28\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J4_28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J4_29 " "Node \"GPIO_J4_29\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J4_29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J4_30 " "Node \"GPIO_J4_30\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J4_30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J4_31 " "Node \"GPIO_J4_31\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J4_31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J4_32 " "Node \"GPIO_J4_32\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J4_32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J4_35 " "Node \"GPIO_J4_35\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J4_35" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J4_36 " "Node \"GPIO_J4_36\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J4_36" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J4_37 " "Node \"GPIO_J4_37\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J4_37" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J4_38 " "Node \"GPIO_J4_38\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J4_38" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J4_39 " "Node \"GPIO_J4_39\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J4_39" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_J4_40 " "Node \"GPIO_J4_40\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_J4_40" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCL " "Node \"I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDA " "Node \"I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PB\[4\] " "Node \"PB\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PB\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PMOD_A\[0\] " "Node \"PMOD_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMOD_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PMOD_A\[1\] " "Node \"PMOD_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMOD_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PMOD_A\[2\] " "Node \"PMOD_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMOD_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PMOD_A\[3\] " "Node \"PMOD_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMOD_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PMOD_B\[0\] " "Node \"PMOD_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMOD_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PMOD_B\[1\] " "Node \"PMOD_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMOD_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PMOD_B\[2\] " "Node \"PMOD_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMOD_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PMOD_B\[3\] " "Node \"PMOD_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMOD_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PMOD_C\[0\] " "Node \"PMOD_C\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMOD_C\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PMOD_C\[1\] " "Node \"PMOD_C\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMOD_C\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PMOD_C\[2\] " "Node \"PMOD_C\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMOD_C\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PMOD_C\[3\] " "Node \"PMOD_C\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMOD_C\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PMOD_D\[0\] " "Node \"PMOD_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMOD_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PMOD_D\[1\] " "Node \"PMOD_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMOD_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PMOD_D\[2\] " "Node \"PMOD_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMOD_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PMOD_D\[3\] " "Node \"PMOD_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMOD_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[0\] " "Node \"SDRAM_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[10\] " "Node \"SDRAM_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[11\] " "Node \"SDRAM_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[12\] " "Node \"SDRAM_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[1\] " "Node \"SDRAM_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[2\] " "Node \"SDRAM_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[3\] " "Node \"SDRAM_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[4\] " "Node \"SDRAM_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[5\] " "Node \"SDRAM_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[6\] " "Node \"SDRAM_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[7\] " "Node \"SDRAM_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[8\] " "Node \"SDRAM_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[9\] " "Node \"SDRAM_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_BA\[0\] " "Node \"SDRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_BA\[1\] " "Node \"SDRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CASn " "Node \"SDRAM_CASn\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CASn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CKE " "Node \"SDRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CLK " "Node \"SDRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CSn " "Node \"SDRAM_CSn\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CSn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQMH " "Node \"SDRAM_DQMH\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQMH" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQML " "Node \"SDRAM_DQML\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQML" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[0\] " "Node \"SDRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[10\] " "Node \"SDRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[11\] " "Node \"SDRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[12\] " "Node \"SDRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[13\] " "Node \"SDRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[14\] " "Node \"SDRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[15\] " "Node \"SDRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[1\] " "Node \"SDRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[2\] " "Node \"SDRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[3\] " "Node \"SDRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[4\] " "Node \"SDRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[5\] " "Node \"SDRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[6\] " "Node \"SDRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[7\] " "Node \"SDRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[8\] " "Node \"SDRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[9\] " "Node \"SDRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_RASn " "Node \"SDRAM_RASn\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_RASn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_WEn " "Node \"SDRAM_WEn\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_WEn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SFLASH_ASDI " "Node \"SFLASH_ASDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SFLASH_ASDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SFLASH_CSn " "Node \"SFLASH_CSn\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SFLASH_CSn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SFLASH_DATA " "Node \"SFLASH_DATA\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SFLASH_DATA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SFLASH_DCLK " "Node \"SFLASH_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SFLASH_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USER_CLK " "Node \"USER_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USER_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USER_LED\[4\] " "Node \"USER_LED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USER_LED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USER_LED\[5\] " "Node \"USER_LED\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USER_LED\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USER_LED\[6\] " "Node \"USER_LED\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USER_LED\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USER_LED\[7\] " "Node \"USER_LED\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USER_LED\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USER_LED\[8\] " "Node \"USER_LED\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusprimewebedition/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USER_LED\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612901440554 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1612901440554 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612901440564 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1612901440580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1612901442141 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612901443073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1612901443112 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1612901444232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612901444232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1612901445366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X21_Y0 X31_Y12 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X21_Y0 to location X31_Y12" {  } { { "loc" "" { Generic "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X21_Y0 to location X31_Y12"} { { 12 { 0 ""} 21 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1612901446907 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1612901446907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612901447150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1612901447153 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1612901447153 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1612901447153 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.52 " "Total time spent on timing analysis during the Fitter is 0.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1612901447279 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1612901447416 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M08DAF484C8GES " "Timing characteristics of device 10M08DAF484C8GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1612901447416 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1612901449996 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1612901450100 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M08DAF484C8GES " "Timing characteristics of device 10M08DAF484C8GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1612901450100 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1612901453004 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612901454112 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1612901454612 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "RESET_EXPn 2.5 V C2 " "Pin RESET_EXPn uses I/O standard 2.5 V located at C2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1612901454636 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/output_files/top_adc.fit.smsg " "Generated suppressed messages file C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/output_files/top_adc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1612901454977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 226 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 226 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5155 " "Peak virtual memory: 5155 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1612901456169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 09 21:10:56 2021 " "Processing ended: Tue Feb 09 21:10:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1612901456169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1612901456169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1612901456169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1612901456169 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1612901457949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Web Edition " "Version 14.1.1 Build 190 01/19/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1612901457961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 09 21:10:57 2021 " "Processing started: Tue Feb 09 21:10:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1612901457961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1612901457961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_adc -c top_adc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_adc -c top_adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1612901457961 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1612901459214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1612901459415 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 09 21:10:59 2021 " "Processing ended: Tue Feb 09 21:10:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1612901459415 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1612901459415 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1612901459415 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1612901459415 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1612901460102 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1612901461563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Web Edition " "Version 14.1.1 Build 190 01/19/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1612901461576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 09 21:11:01 2021 " "Processing started: Tue Feb 09 21:11:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1612901461576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1612901461576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_adc -c top_adc " "Command: quartus_sta top_adc -c top_adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1612901461576 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1612901461743 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1612901462128 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1612901462186 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1612901462186 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462735 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1612901462735 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462735 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1612901462735 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462735 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1612901462735 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1612901462735 ""}
{ "Info" "ISTA_SDC_FOUND" "platform/nios_setup/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'platform/nios_setup/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1612901462766 ""}
{ "Info" "ISTA_SDC_FOUND" "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1612901462776 ""}
{ "Info" "ISTA_SDC_FOUND" "platform/nios_setup/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'platform/nios_setup/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1612901462795 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SYS_CLK " "Node: SYS_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|hbreak_enabled SYS_CLK " "Register nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by SYS_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1612901462857 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1612901462857 "|top|SYS_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462904 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1612901462904 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462933 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462933 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462933 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1612901462935 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1612901462935 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1612901462935 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1612901462935 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1612901462937 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1612901462957 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Quartus II" 0 0 1612901462967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.158 " "Worst-case setup slack is 46.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.158               0.000 altera_reserved_tck  " "   46.158               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612901462975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.459 " "Worst-case hold slack is 0.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 altera_reserved_tck  " "    0.459               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612901462980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 45.944 " "Worst-case recovery slack is 45.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.944               0.000 altera_reserved_tck  " "   45.944               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612901462985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.602 " "Worst-case removal slack is 1.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.602               0.000 altera_reserved_tck  " "    1.602               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612901462989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.684 " "Worst-case minimum pulse width slack is 49.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.684               0.000 altera_reserved_tck  " "   49.684               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901462993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612901462993 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1612901463018 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1612901463021 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1612901463057 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M08DAF484C8GES " "Timing characteristics of device 10M08DAF484C8GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1612901463058 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1612901466167 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SYS_CLK " "Node: SYS_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|hbreak_enabled SYS_CLK " "Register nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by SYS_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1612901466414 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1612901466414 "|top|SYS_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466415 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1612901466415 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466420 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466420 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466420 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1612901466420 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1612901466420 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1612901466420 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1612901466420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.303 " "Worst-case setup slack is 46.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.303               0.000 altera_reserved_tck  " "   46.303               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612901466435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.411 " "Worst-case hold slack is 0.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 altera_reserved_tck  " "    0.411               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612901466442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 46.123 " "Worst-case recovery slack is 46.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.123               0.000 altera_reserved_tck  " "   46.123               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612901466447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.431 " "Worst-case removal slack is 1.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.431               0.000 altera_reserved_tck  " "    1.431               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612901466452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.719 " "Worst-case minimum pulse width slack is 49.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.719               0.000 altera_reserved_tck  " "   49.719               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612901466456 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1612901466465 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1612901466468 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SYS_CLK " "Node: SYS_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|hbreak_enabled SYS_CLK " "Register nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by SYS_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1612901466900 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1612901466900 "|top|SYS_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466901 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1612901466901 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466906 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466906 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466906 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1612901466906 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1612901466906 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1612901466906 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1612901466906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.770 " "Worst-case setup slack is 48.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.770               0.000 altera_reserved_tck  " "   48.770               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612901466914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 altera_reserved_tck  " "    0.152               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612901466921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.649 " "Worst-case recovery slack is 48.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.649               0.000 altera_reserved_tck  " "   48.649               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612901466927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.576 " "Worst-case removal slack is 0.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.576               0.000 altera_reserved_tck  " "    0.576               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612901466931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.395 " "Worst-case minimum pulse width slack is 49.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.395               0.000 altera_reserved_tck  " "   49.395               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612901466935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612901466935 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1612901466941 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1612901467541 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1612901467541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1612901467643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 09 21:11:07 2021 " "Processing ended: Tue Feb 09 21:11:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1612901467643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1612901467643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1612901467643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1612901467643 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 256 s " "Quartus II Full Compilation was successful. 0 errors, 256 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1612901468365 ""}
