INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoWS/mini_prj/mini_prj.gen/sources_1/ip/x_bram_1/sim/x_bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x_bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoWS/mini_prj/mini_prj.gen/sources_1/ip/w_bram_1/sim/w_bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoWS/mini_prj/mini_prj.srcs/sources_1/new/fc1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoWS/mini_prj/mini_prj.srcs/sources_1/new/single_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoWS/mini_prj/mini_prj.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoWS/mini_prj/mini_prj.srcs/sim_1/new/tb_top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_module
