<dec f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.h' l='173' type='bool llvm::ARMBaseInstrInfo::isLdstScaledReg(const llvm::MachineInstr &amp; MI, unsigned int Op) const'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.h' l='172'>// Load, scaled register offset</doc>
<def f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='587' ll='592' type='bool llvm::ARMBaseInstrInfo::isLdstScaledReg(const llvm::MachineInstr &amp; MI, unsigned int Op) const'/>
