
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.085508                       # Number of seconds simulated
sim_ticks                                 85507546000                       # Number of ticks simulated
final_tick                                85507546000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1053193                       # Simulator instruction rate (inst/s)
host_op_rate                                  1884069                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2101498349                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671636                       # Number of bytes of host memory used
host_seconds                                    40.69                       # Real time elapsed on the host
sim_insts                                    42853189                       # Number of instructions simulated
sim_ops                                      76660583                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  85507546000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           20864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          410688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             431552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        20864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         20864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             6417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6743                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            11                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 11                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             244002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            4802945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5046946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        244002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           244002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks            8233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                 8233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks            8233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            244002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           4802945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5055180                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  85507546000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  85507546000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    22222956                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     6789387                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           164                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  85507546000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  85507546000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    54765278                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            39                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     85507546000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        171015092                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    42853189                       # Number of instructions committed
system.cpu.committedOps                      76660583                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              76139903                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      6                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1489746                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232759                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     76139903                       # number of integer instructions
system.cpu.num_fp_insts                             6                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           173252275                       # number of times the integer registers were read
system.cpu.num_int_register_writes           65215906                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    2                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   4                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27537579                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            26512702                       # number of times the CC registers were written
system.cpu.num_mem_refs                      29012343                       # number of memory refs
system.cpu.num_load_insts                    22222956                       # Number of load instructions
system.cpu.num_store_insts                    6789387                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  171015092                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           6316630                       # Number of branches fetched
system.cpu.op_class::No_OpClass                176019      0.23%      0.23% # Class of executed instruction
system.cpu.op_class::IntAlu                  46469190     60.62%     60.85% # Class of executed instruction
system.cpu.op_class::IntMult                       42      0.00%     60.85% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002987      1.31%     62.15% # Class of executed instruction
system.cpu.op_class::FloatAdd                       2      0.00%     62.15% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.15% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.15% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.15% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.15% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.15% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.15% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.15% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     62.15% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.15% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     62.15% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.15% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     62.15% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     62.15% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.15% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.15% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     62.15% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.15% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.15% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.15% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.15% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.15% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.15% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.15% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.15% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.15% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.15% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.15% # Class of executed instruction
system.cpu.op_class::MemRead                 22222954     28.99%     91.14% # Class of executed instruction
system.cpu.op_class::MemWrite                 6789385      8.86%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  2      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   76660583                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85507546000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           508.884989                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29012343                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45373                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            639.418663                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   508.884989                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.993916                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993916                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          454                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          58070059                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         58070059                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  85507546000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     22184241                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22184241                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      6766717                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6766717                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      28950958                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         28950958                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     28950958                       # number of overall hits
system.cpu.dcache.overall_hits::total        28950958                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38715                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38715                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        22670                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22670                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        61385                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          61385                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        61385                       # number of overall misses
system.cpu.dcache.overall_misses::total         61385                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    883412000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    883412000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    851154500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    851154500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1734566500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1734566500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1734566500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1734566500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     22222956                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22222956                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      6789387                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6789387                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     29012343                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     29012343                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     29012343                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     29012343                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001742                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001742                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003339                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003339                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002116                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002116                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002116                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002116                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 22818.339145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22818.339145                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 37545.412439                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37545.412439                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 28257.171948                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28257.171948                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 28257.171948                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28257.171948                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43538                       # number of writebacks
system.cpu.dcache.writebacks::total             43538                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38715                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38715                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        22670                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        22670                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        61385                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        61385                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        61385                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        61385                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    844697000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    844697000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    828484500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    828484500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1673181500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1673181500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1673181500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1673181500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001742                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001742                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003339                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003339                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002116                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002116                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002116                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002116                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 21818.339145                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21818.339145                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 36545.412439                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36545.412439                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 27257.171948                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27257.171948                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 27257.171948                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27257.171948                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44861                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  85507546000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  85507546000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  85507546000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           266.272375                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            54765278                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               336                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          162991.898810                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   266.272375                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.520063                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.520063                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          285                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          248                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.556641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         109530892                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        109530892                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  85507546000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     54764942                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        54764942                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      54764942                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         54764942                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     54764942                       # number of overall hits
system.cpu.icache.overall_hits::total        54764942                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          336                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           336                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          336                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            336                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          336                       # number of overall misses
system.cpu.icache.overall_misses::total           336                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     57080500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     57080500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     57080500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     57080500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     57080500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     57080500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     54765278                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     54765278                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     54765278                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     54765278                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     54765278                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     54765278                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 169882.440476                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 169882.440476                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 169882.440476                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 169882.440476                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 169882.440476                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 169882.440476                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           51                       # number of writebacks
system.cpu.icache.writebacks::total                51                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          336                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          336                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          336                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          336                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          336                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          336                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     56744500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     56744500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     56744500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     56744500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     56744500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     56744500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 168882.440476                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 168882.440476                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 168882.440476                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 168882.440476                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 168882.440476                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 168882.440476                       # average overall mshr miss latency
system.cpu.icache.replacements                     51                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  85507546000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  85507546000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  85507546000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2004.186989                       # Cycle average of tags in use
system.l2.tags.total_refs                      106632                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24129                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.419247                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.330592                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         14.809322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1988.047076                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000650                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.007231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.970726                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978607                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1880                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    877185                       # Number of tag accesses
system.l2.tags.data_accesses                   877185                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  85507546000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43538                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43538                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           51                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               51                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             16012                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                16012                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                265                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   265                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 10                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          21337                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21337                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 21602                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21612                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   10                       # number of overall hits
system.l2.overall_hits::cpu.data                21602                       # number of overall hits
system.l2.overall_hits::total                   21612                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6393                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6393                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           326                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              326                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17378                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17378                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 326                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23771                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24097                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                326                       # number of overall misses
system.l2.overall_misses::cpu.data              23771                       # number of overall misses
system.l2.overall_misses::total                 24097                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    623570500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     623570500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     56134000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56134000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    562584000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    562584000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      56134000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1186154500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1242288500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     56134000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1186154500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1242288500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43538                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43538                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           51                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           51                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         16012                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            16012                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6658                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6658                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38715                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38715                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               336                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45373                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45709                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              336                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45373                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45709                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.960198                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.960198                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.970238                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.970238                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.448870                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.448870                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.970238                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.523902                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.527183                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.970238                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.523902                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.527183                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 97539.574535                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97539.574535                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 172190.184049                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 172190.184049                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 32373.345609                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 32373.345609                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 172190.184049                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 49899.225948                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 51553.658132                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 172190.184049                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 49899.225948                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 51553.658132                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21738                       # number of writebacks
system.l2.writebacks::total                     21738                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data         6393                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6393                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          326                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          326                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17378                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17378                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            326                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23771                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24097                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           326                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23771                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24097                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    559640500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    559640500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     52874000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52874000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    388804000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    388804000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     52874000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    948444500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1001318500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     52874000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    948444500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1001318500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.960198                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.960198                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.970238                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.970238                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.448870                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.448870                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.970238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.523902                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.527183                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.970238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.523902                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.527183                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 87539.574535                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87539.574535                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 162190.184049                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 162190.184049                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 22373.345609                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 22373.345609                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 162190.184049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 39899.225948                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41553.658132                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 162190.184049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 39899.225948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41553.658132                       # average overall mshr miss latency
system.l2.replacements                          22081                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  85507546000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  6049.980927                       # Cycle average of tags in use
system.l3.tags.total_refs                       45897                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      6759                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      6.790502                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        4.672344                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst        274.798962                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       5770.509621                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000285                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.016772                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.352204                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.369262                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          6712                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         6664                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.409668                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                     98553                       # Number of tag accesses
system.l3.tags.data_accesses                    98553                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  85507546000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21737                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21737                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 53                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    53                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data          17301                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             17301                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 17354                       # number of demand (read+write) hits
system.l3.demand_hits::total                    17354                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                17354                       # number of overall hits
system.l3.overall_hits::total                   17354                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6340                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6340                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          326                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data           77                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             403                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 326                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                6417                       # number of demand (read+write) misses
system.l3.demand_misses::total                   6743                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                326                       # number of overall misses
system.l3.overall_misses::cpu.data               6417                       # number of overall misses
system.l3.overall_misses::total                  6743                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    488761000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     488761000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     49288000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     15985500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     65273500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      49288000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     504746500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        554034500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     49288000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    504746500                       # number of overall miss cycles
system.l3.overall_miss_latency::total       554034500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21737                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21737                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6393                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6393                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          326                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17378                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17704                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               326                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23771                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                24097                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              326                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23771                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               24097                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.991710                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.991710                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.004431                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.022763                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.269951                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.279827                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.269951                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.279827                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 77091.640379                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 77091.640379                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 151190.184049                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 207603.896104                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 161968.982630                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 151190.184049                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 78657.706093                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 82164.392704                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 151190.184049                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 78657.706093                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 82164.392704                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                   11                       # number of writebacks
system.l3.writebacks::total                        11                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data         6340                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6340                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          326                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data           77                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          403                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            326                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data           6417                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              6743                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           326                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data          6417                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             6743                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    425361000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    425361000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     46028000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     15215500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     61243500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     46028000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    440576500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    486604500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     46028000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    440576500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    486604500                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.991710                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.991710                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.004431                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.022763                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.269951                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.279827                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.269951                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.279827                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 67091.640379                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 67091.640379                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 141190.184049                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 197603.896104                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 151968.982630                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 141190.184049                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 68657.706093                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 72164.392704                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 141190.184049                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 68657.706093                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 72164.392704                       # average overall mshr miss latency
system.l3.replacements                             47                       # number of replacements
system.membus.snoop_filter.tot_requests          6754                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           11                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  85507546000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                403                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           11                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6340                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6340                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           403                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        13497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        13497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       432256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       432256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  432256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6743                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6743    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6743                       # Request fanout histogram
system.membus.reqLayer2.occupancy             6801000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           33718000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       106633                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        60924                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            304                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          304                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  85507546000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             39051                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        65287                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           51                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1702                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           16012                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          16012                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6658                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6658                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           336                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38715                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          723                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       167631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                168354                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        24768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5690304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5715072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           22128                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1391936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            83849                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003637                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.060202                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  83544     99.64%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    305      0.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              83849                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           96905500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            504000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          76065500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  85507546000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17704                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        21748                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict              99                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6393                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6393                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17704                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        69994                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2933376                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                              47                       # Total snoops (count)
system.tol3bus.snoopTraffic                       704                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            45944                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.001023                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.031968                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  45897     99.90%     99.90% # Request fanout histogram
system.tol3bus.snoop_fanout::1                     47      0.10%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              45944                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           44685500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          36145500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------