#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat May 10 00:51:05 2025
# Process ID         : 11066
# Current directory  : /home/nami/Documents/Proyecto_HDL_Synth/hw
# Command line       : vivado
# Log file           : /home/nami/Documents/Proyecto_HDL_Synth/hw/vivado.log
# Journal file       : /home/nami/Documents/Proyecto_HDL_Synth/hw/vivado.jou
# Running On         : nami-virtual-machine
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) i9-9880H CPU @ 2.30GHz
# CPU Frequency      : 2304.000 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 8
# Host memory        : 8078 MB
# Swap memory        : 2243 MB
# Total Virtual      : 10322 MB
# Available Virtual  : 7981 MB
#-----------------------------------------------------------
start_gui
open_project /home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Inicio.
iter           0: data[          0] = 1
iter           1: data[          1] = 0
iter           2: data[          2] = 0
iter           3: data[          3] = 0
iter           4: data[          4] = 0
iter           5: data[          5] = 0
iter           6: data[          6] = 0
iter           7: data[          7] = 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 7955.207 ; gain = 79.277 ; free physical = 624 ; free virtual = 6801
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/vif/clk_i}} {{/tb/vif/reset_i}} {{/tb/vif/din_i}} {{/tb/vif/dvsr_i}} {{/tb/vif/start_i}} {{/tb/vif/cpol_i}} {{/tb/vif/cpha_i}} {{/tb/vif/dout_o}} {{/tb/vif/spi_done_tick_o}} {{/tb/vif/ready_o}} {{/tb/vif/sclk_o}} {{/tb/vif/miso_i}} {{/tb/vif/mosi_o}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
iter           0: data[          0] = 1
iter           1: data[          1] = 0
iter           2: data[          2] = 0
iter           3: data[          3] = 0
iter           4: data[          4] = 0
iter           5: data[          5] = 0
iter           6: data[          6] = 0
iter           7: data[          7] = 0
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[INFO]             10210000: iter =   0, din_r =        247
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[INFO]             15250000: iter =   1, din_r =        167
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[INFO]             20290000: iter =   2, din_r =        179
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[INFO]             25330000: iter =   3, din_r =         12
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 15
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
iter           0: data[          0] = 1
iter           1: data[          1] = 0
iter           2: data[          2] = 0
iter           3: data[          3] = 0
iter           4: data[          4] = 0
iter           5: data[          5] = 0
iter           6: data[          6] = 0
iter           7: data[          7] = 0
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 7955.207 ; gain = 0.000 ; free physical = 596 ; free virtual = 6777
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
iter           0: data[          0] = 1
iter           1: data[          1] = 0
iter           2: data[          2] = 0
iter           3: data[          3] = 0
iter           4: data[          4] = 0
iter           5: data[          5] = 0
iter           6: data[          6] = 0
iter           7: data[          7] = 0
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[INFO]             10210000: iter =   0, din_r =        247
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[INFO]             15250000: iter =   1, din_r =        167
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[INFO]             20290000: iter =   2, din_r =        179
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[INFO]             25330000: iter =   3, din_r =         12
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 15
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Inicio.
i           0, bit[          0] = 1
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 7984.078 ; gain = 0.000 ; free physical = 559 ; free virtual = 6743
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
i           0, bit[          0] = 1
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[INFO]             10210000: iter =   0, din_r =        247
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[INFO]             15250000: iter =   1, din_r =        167
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[INFO]             20290000: iter =   2, din_r =        179
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[INFO]             25330000: iter =   3, din_r =         12
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 15
restart
INFO: [Wavedata 42-604] Simulation restarted
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
run all
Inicio.
i           0, bit[          0] = 1
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[INFO]             10210000: iter =   0, din_r =        247
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[INFO]             15250000: iter =   1, din_r =        167
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[INFO]             20290000: iter =   2, din_r =        179
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[INFO]             25330000: iter =   3, din_r =         12
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 15
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 8003.078 ; gain = 0.000 ; free physical = 545 ; free virtual = 6736
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[INFO]             10210000: iter =   0, din_r =        247
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[INFO]             15250000: iter =   1, din_r =        167
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[INFO]             20290000: iter =   2, din_r =        179
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[INFO]             25330000: iter =   3, din_r =         12
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 15
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
i           0, bit[          0] = 1
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 8022.082 ; gain = 0.000 ; free physical = 500 ; free virtual = 6692
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
i           0, bit[          0] = 1
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[INFO]             10210000: iter =   0, din_r =        247
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[INFO]             15250000: iter =   1, din_r =        167
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[INFO]             20290000: iter =   2, din_r =        179
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[INFO]             25330000: iter =   3, din_r =         12
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 15
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
i           0, bit[          0] = 1
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[INFO]             10210000: iter =   0, din_r =        247
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[INFO]             15250000: iter =   1, din_r =        167
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[INFO]             20290000: iter =   2, din_r =        179
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[INFO]             25330000: iter =   3, din_r =         12
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 15
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
ERROR: [VRFC 10-2989] 'din_r' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:130]
ERROR: [VRFC 10-8530] module 'test' is ignored due to previous errors [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 8022.082 ; gain = 0.000 ; free physical = 562 ; free virtual = 6758
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[INFO]             10210000: iter =   0, din_r =        247
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[INFO]             15250000: iter =   1, din_r =        167
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[INFO]             20290000: iter =   2, din_r =        179
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[INFO]             25330000: iter =   3, din_r =         12
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 15
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3226] clocking block output signal 'din_i' cannot be read [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:54]
ERROR: [VRFC 10-3226] clocking block output signal 'din_i' cannot be read [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:68]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
ERROR: [VRFC 10-4982] syntax error near '|' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:69]
ERROR: [VRFC 10-8530] module 'test' is ignored due to previous errors [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
ERROR: [VRFC 10-4982] syntax error near '|' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:69]
ERROR: [VRFC 10-8530] module 'test' is ignored due to previous errors [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 8055.090 ; gain = 6.004 ; free physical = 452 ; free virtual = 6681
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[INFO]             10210000: iter =   0, din_r =        247
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[INFO]             15250000: iter =   1, din_r =        167
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[INFO]             20290000: iter =   2, din_r =        179
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[INFO]             25330000: iter =   3, din_r =         12
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 15
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-3522] missing or empty argument against format specification for 'display' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
ERROR: [XSIM 43-3185] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 86. Number of arguments are less than format specifiers. 
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-3522] missing or empty argument against format specification for 'display' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
ERROR: [XSIM 43-3185] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 86. Number of arguments are less than format specifiers. 
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-3522] missing or empty argument against format specification for 'display' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
ERROR: [XSIM 43-3185] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 86. Number of arguments are less than format specifiers. 
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-3522] missing or empty argument against format specification for 'display' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
ERROR: [XSIM 43-3185] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 86. Number of arguments are less than format specifiers. 
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
i           0, bit[          0] = 1
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 8103.094 ; gain = 17.812 ; free physical = 401 ; free virtual = 6631
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
i           0, bit[          0] = 1
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[INFO]             10210000: iter =   0, din_r =        247
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[INFO]             15250000: iter =   1, din_r =        167
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[INFO]             20290000: iter =   2, din_r =        179
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[INFO]             25330000: iter =   3, din_r =         12
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 15
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Inicio.
i           0, bit[          0] = 1
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 8133.098 ; gain = 0.000 ; free physical = 430 ; free virtual = 6663
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
i           0, bit[          0] = 1
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[INFO]             10210000: iter =   0, din_r[          0] =        247
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[INFO]             15250000: iter =   1, din_r[          1] =        167
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[INFO]             20290000: iter =   2, din_r[          2] =        179
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[INFO]             25330000: iter =   3, din_r[          3] =         12
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 15
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
i           0, bit[          0] = 1
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 8153.098 ; gain = 0.000 ; free physical = 419 ; free virtual = 6661
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
i           0, bit[          0] = 1
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[INFO]             10210000: iter =   0, din_r[          1] =        247
[INFO]             10210000: iter =   0, din_r[          1] =          1
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[INFO]             15250000: iter =   1, din_r[          2] =        167
[INFO]             15250000: iter =   1, din_r[          2] =        247
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[INFO]             20290000: iter =   2, din_r[          3] =        179
[INFO]             20290000: iter =   2, din_r[          3] =        167
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[INFO]             25330000: iter =   3, din_r[          4] =         12
[INFO]             25330000: iter =   3, din_r[          4] =        179
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 15
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'i' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:135]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[INFO]                    0: dato =    1
i           0, bit[          0] = 1
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 8161.121 ; gain = 0.000 ; free physical = 372 ; free virtual = 6614
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[INFO]                    0: dato =    1
i           0, bit[          0] = 1
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[INFO]             10210000: iter =   0, din_r[          1] =        247
[INFO]             10210000: iter =   0, vif.dir_i[          1] =          1
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[INFO]             15250000: iter =   1, din_r[          2] =        167
[INFO]             15250000: iter =   1, vif.dir_i[          2] =        247
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[INFO]             20290000: iter =   2, din_r[          3] =        179
[INFO]             20290000: iter =   2, vif.dir_i[          3] =        167
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[INFO]             25330000: iter =   3, din_r[          4] =         12
[INFO]             25330000: iter =   3, vif.dir_i[          4] =        179
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 15
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[INFO]                    0: dato =    1
i           0, bit[          0] = 1
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8171.121 ; gain = 0.000 ; free physical = 367 ; free virtual = 6615
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[INFO]                    0: dato =    1
i           0, bit[          0] = 1
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[INFO]             10210000: iter =   0, din_r[          1] =        247
[INFO]             10210000: iter =   0, vif.dir_i[          1] =          1
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[INFO]             15250000: iter =   1, din_r[          2] =        167
[INFO]             15250000: iter =   1, vif.dir_i[          2] =        247
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[INFO]             20290000: iter =   2, din_r[          3] =        179
[INFO]             20290000: iter =   2, vif.dir_i[          3] =        167
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[INFO]             25330000: iter =   3, din_r[          4] =         12
[INFO]             25330000: iter =   3, vif.dir_i[          4] =        179
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 15
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3226] clocking block output signal 'din_i' cannot be read [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:134]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Inicio.
[INFO]                    0: dato =    0
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 8171.121 ; gain = 0.000 ; free physical = 350 ; free virtual = 6603
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[INFO]                    0: dato =    0
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[INFO]             10210000: iter =   0, din_r[          1] =        247
[INFO]             10210000: iter =   0, vif.dir_i[          1] =          1
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[INFO]             15250000: iter =   1, din_r[          2] =        167
[INFO]             15250000: iter =   1, vif.dir_i[          2] =        247
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[INFO]             20290000: iter =   2, din_r[          3] =        179
[INFO]             20290000: iter =   2, vif.dir_i[          3] =        167
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[INFO]             25330000: iter =   3, din_r[          4] =         12
[INFO]             25330000: iter =   3, vif.dir_i[          4] =        179
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 15
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3226] clocking block output signal 'din_i' cannot be read [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:153]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Inicio.
[INFO]                    0: dato =    1
i           0, bit[          0] = 1
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 8211.102 ; gain = 0.000 ; free physical = 329 ; free virtual = 6586
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[INFO]                    0: dato =    1
i           0, bit[          0] = 1
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[INFO]             10210000: iter =   0, din_r[          1] =        247
[INFO]             10210000: iter =   0, vif.dir_i[          1] =          1
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[INFO]             15250000: iter =   1, din_r[          2] =        167
[INFO]             15250000: iter =   1, vif.dir_i[          2] =        247
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[INFO]             20290000: iter =   2, din_r[          3] =        179
[INFO]             20290000: iter =   2, vif.dir_i[          3] =        167
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[INFO]             25330000: iter =   3, din_r[          4] =         12
[INFO]             25330000: iter =   3, vif.dir_i[          4] =        179
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 15
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'i' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:154]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Inicio.
[INFO]                    0: dato =    1
i           0, bit[          0] = 1
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 8231.309 ; gain = 0.020 ; free physical = 327 ; free virtual = 6588
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[INFO]                    0: dato =    1
i           0, bit[          0] = 1
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[INFO]              3370000: posedge db_tick_o, num_pulse    1
 bit= 0
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[INFO]             10210000: iter =   0, din_r[          1] =        247
[INFO]             10210000: iter =   0, vif.dir_i[          1] =          1
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[INFO]             15250000: iter =   1, din_r[          2] =        167
[INFO]             15250000: iter =   1, vif.dir_i[          2] =        247
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[INFO]             20290000: iter =   2, din_r[          3] =        179
[INFO]             20290000: iter =   2, vif.dir_i[          3] =        167
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[INFO]             25330000: iter =   3, din_r[          4] =         12
[INFO]             25330000: iter =   3, vif.dir_i[          4] =        179
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 15
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Inicio.
[INFO]                    0: dato =    1
i           0, bit[          0] = 1
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
 bit= 1
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 8275.113 ; gain = 0.000 ; free physical = 320 ; free virtual = 6586
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[INFO]                    0: dato =    1
i           0, bit[          0] = 1
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
 bit= 1
[INFO]              3370000: posedge db_tick_o, num_pulse    1
 bit= 0
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[INFO]             10210000: iter =   0, din_r[          1] =        247
[INFO]             10210000: iter =   0, vif.dir_i[          1] =          1
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[INFO]             15250000: iter =   1, din_r[          2] =         25
[INFO]             15250000: iter =   1, vif.dir_i[          2] =        247
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[INFO]             20290000: iter =   2, din_r[          3] =        175
[INFO]             20290000: iter =   2, vif.dir_i[          3] =         25
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[INFO]             25330000: iter =   3, din_r[          4] =        103
[INFO]             25330000: iter =   3, vif.dir_i[          4] =        175
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 15
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Inicio.
[INFO]                    0: dato =    1
i           0, bit[          0] = 1
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
 la suma es = 1
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 8275.113 ; gain = 0.000 ; free physical = 330 ; free virtual = 6598
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[INFO]                    0: dato =    1
i           0, bit[          0] = 1
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
 la suma es = 1
[INFO]              3370000: posedge db_tick_o, num_pulse    1
 bit= 0
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[INFO]             10210000: iter =   0, din_r[          1] =        247
[INFO]             10210000: iter =   0, vif.dir_i[          1] =          1
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[INFO]             15250000: iter =   1, din_r[          2] =         25
[INFO]             15250000: iter =   1, vif.dir_i[          2] =        247
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[INFO]             20290000: iter =   2, din_r[          3] =        175
[INFO]             20290000: iter =   2, vif.dir_i[          3] =         25
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[INFO]             25330000: iter =   3, din_r[          4] =        103
[INFO]             25330000: iter =   3, vif.dir_i[          4] =        175
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 15
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]               170000: new_data = 107, prev = 0, send = 107
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 8283.137 ; gain = 0.000 ; free physical = 308 ; free virtual = 6584
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]               170000: new_data = 107, prev = 0, send = 107
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[READ]              5210000: new_data = -24, prev = 107, send = 83
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[INFO]             10210000: iter =   0, din_r[          1] =        247
[INFO]             10210000: iter =   0, vif.dir_i[          1] =          1
[READ]             10250000: new_data = 59, prev = -24, send = 35
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[INFO]             15250000: iter =   1, din_r[          2] =        167
[INFO]             15250000: iter =   1, vif.dir_i[          2] =        247
[READ]             15290000: new_data = 29, prev = 59, send = 88
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[INFO]             20290000: iter =   2, din_r[          3] =        179
[INFO]             20290000: iter =   2, vif.dir_i[          3] =        167
[READ]             20330000: new_data = -31, prev = 29, send = -2
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[INFO]             25330000: iter =   3, din_r[          4] =         12
[INFO]             25330000: iter =   3, vif.dir_i[          4] =        179
[READ]             25370000: new_data = -128, prev = -31, send = 97
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 15
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
ERROR: [VRFC 10-4982] syntax error near 'val1' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:58]
ERROR: [VRFC 10-4982] syntax error near 'val2' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:59]
ERROR: [VRFC 10-2989] 'val1' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:58]
ERROR: [VRFC 10-2989] 'val2' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:59]
ERROR: [VRFC 10-2989] 'val1' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:61]
ERROR: [VRFC 10-2989] 'val2' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:62]
ERROR: [VRFC 10-2989] 'val1' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:64]
ERROR: [VRFC 10-2989] 'val2' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:75]
ERROR: [VRFC 10-8530] module 'test' is ignored due to previous errors [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]               170000: new_data = 107, prev = 0, send = 107
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 8309.125 ; gain = 0.000 ; free physical = 326 ; free virtual = 6601
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
ERROR: [VRFC 10-4982] syntax error near 'val1' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:58]
ERROR: [VRFC 10-4982] syntax error near 'val2' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:59]
ERROR: [VRFC 10-2989] 'val1' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:58]
ERROR: [VRFC 10-2989] 'val2' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:59]
ERROR: [VRFC 10-2989] 'val1' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:61]
ERROR: [VRFC 10-2989] 'val2' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:62]
ERROR: [VRFC 10-2989] 'val1' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:64]
ERROR: [VRFC 10-2989] 'val2' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:75]
ERROR: [VRFC 10-8530] module 'test' is ignored due to previous errors [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
ERROR: [VRFC 10-4982] syntax error near 'val1' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:60]
ERROR: [VRFC 10-4982] syntax error near 'val2' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:61]
ERROR: [VRFC 10-2989] 'val1' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:60]
ERROR: [VRFC 10-2989] 'val2' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:61]
ERROR: [VRFC 10-2989] 'val1' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:63]
ERROR: [VRFC 10-2989] 'val2' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:64]
ERROR: [VRFC 10-2989] 'val1' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:66]
ERROR: [VRFC 10-2989] 'val2' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:77]
ERROR: [VRFC 10-8530] module 'test' is ignored due to previous errors [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
ERROR: [VRFC 10-4982] syntax error near 'val1' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:61]
ERROR: [VRFC 10-4982] syntax error near 'val2' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:62]
ERROR: [VRFC 10-2989] 'val1' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:61]
ERROR: [VRFC 10-2989] 'val2' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:62]
ERROR: [VRFC 10-2989] 'val1' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:64]
ERROR: [VRFC 10-2989] 'val2' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:65]
ERROR: [VRFC 10-2989] 'val1' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:67]
ERROR: [VRFC 10-2989] 'val2' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:78]
ERROR: [VRFC 10-8530] module 'test' is ignored due to previous errors [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
ERROR: [VRFC 10-4982] syntax error near ';' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:2]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
xvlog --incr --relax -L uvm -prj tb_vlog.prj
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
ERROR: [VRFC 10-4982] syntax error near 'val1' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:63]
ERROR: [VRFC 10-4982] syntax error near 'val2' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:64]
ERROR: [VRFC 10-2989] 'val1' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:63]
ERROR: [VRFC 10-2989] 'val2' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:64]
ERROR: [VRFC 10-2989] 'val1' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:66]
ERROR: [VRFC 10-2989] 'val2' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:67]
ERROR: [VRFC 10-2989] 'val1' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:69]
ERROR: [VRFC 10-2989] 'val2' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:80]
ERROR: [VRFC 10-8530] module 'test' is ignored due to previous errors [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]               170000: new_data = 107, prev = 0, send = 107
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 8355.129 ; gain = 7.793 ; free physical = 253 ; free virtual = 6533
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]               170000: new_data = 107, prev = 0, send = 107
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 8375.133 ; gain = 0.000 ; free physical = 276 ; free virtual = 6557
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
ERROR: [VRFC 10-4982] syntax error near 'val1' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:61]
ERROR: [VRFC 10-4982] syntax error near 'val2' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:62]
ERROR: [VRFC 10-2989] 'val1' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:61]
ERROR: [VRFC 10-2989] 'val2' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:62]
ERROR: [VRFC 10-2989] 'val1' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:64]
ERROR: [VRFC 10-2989] 'val2' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:65]
ERROR: [VRFC 10-2989] 'val1' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:67]
ERROR: [VRFC 10-2989] 'val2' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:78]
ERROR: [VRFC 10-8530] module 'test' is ignored due to previous errors [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]               170000: new_data = 107, prev = 0, send = 107
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 8385.430 ; gain = 0.277 ; free physical = 307 ; free virtual = 6578
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]               170000: new_data = 107, prev = 0, send = 107
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 8415.453 ; gain = 0.000 ; free physical = 297 ; free virtual = 6579
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]               170000: new_data = 107, prev = 0, send = 107
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[READ]              5210000: new_data = -24, prev = 107, send = 83
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[INFO]             10210000: iter =   0, din_r[          1] =        247
[INFO]             10210000: iter =   0, vif.dir_i[          1] =          1
[READ]             10250000: new_data = 59, prev = -24, send = 35
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[INFO]             15250000: iter =   1, din_r[          2] =        167
[INFO]             15250000: iter =   1, vif.dir_i[          2] =        247
[READ]             15290000: new_data = 29, prev = 59, send = 88
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[INFO]             20290000: iter =   2, din_r[          3] =        179
[INFO]             20290000: iter =   2, vif.dir_i[          3] =        167
[READ]             20330000: new_data = -31, prev = 29, send = -2
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[INFO]             25330000: iter =   3, din_r[          4] =         12
[INFO]             25330000: iter =   3, vif.dir_i[          4] =        179
[READ]             25370000: new_data = -128, prev = -31, send = 97
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 18
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]               170000: new_data = 107, prev = 0, send = 107
relaunch_sim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 8415.453 ; gain = 0.000 ; free physical = 268 ; free virtual = 6550
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]               170000: new_data = 107, prev = 0, send = 107
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[READ]              5210000: new_data = -24, prev = 107, send = 83
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[INFO]             10210000: iter =   0, din_r[          1] =        247
[READ]             10250000: new_data = 59, prev = -24, send = 35
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[INFO]             15250000: iter =   1, din_r[          2] =        167
[READ]             15290000: new_data = 29, prev = 59, send = 88
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[INFO]             20290000: iter =   2, din_r[          3] =        179
[READ]             20330000: new_data = -31, prev = 29, send = -2
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[INFO]             25330000: iter =   3, din_r[          4] =         12
[READ]             25370000: new_data = -128, prev = -31, send = 97
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 18
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 8415.453 ; gain = 0.000 ; free physical = 262 ; free virtual = 6545
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]               170000: new_data = -86, prev = 0, send = -86
relaunch_sim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 8415.453 ; gain = 0.000 ; free physical = 256 ; free virtual = 6539
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]               170000: new_data = -86, prev = 0, send = -86
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[READ]              5210000: new_data = 1, prev = -86, send = -85
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[INFO]             10210000: iter =   0, din_r[          1] =        247
[READ]             10250000: new_data = -9, prev = 1, send = -8
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[INFO]             15250000: iter =   1, din_r[          2] =        167
[READ]             15290000: new_data = -89, prev = -9, send = -98
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[INFO]             20290000: iter =   2, din_r[          3] =        179
[READ]             20330000: new_data = -77, prev = -89, send = 90
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[INFO]             25330000: iter =   3, din_r[          4] =         12
[READ]             25370000: new_data = 12, prev = -77, send = -65
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 18
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]               170000: new_data = -86 (0xaa), prev = 0, send = -86
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 8425.434 ; gain = 0.000 ; free physical = 263 ; free virtual = 6548
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]               170000: new_data = -86 (0xaa), prev = 0, send = -86
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[READ]              5210000: new_data = 1 (0x1), prev = -86, send = -85
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[INFO]             10210000: iter =   0, din_r[          1] =        247
[READ]             10250000: new_data = -9 (0xf7), prev = 1, send = -8
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[INFO]             15250000: iter =   1, din_r[          2] =        167
[READ]             15290000: new_data = -89 (0xa7), prev = -9, send = -98
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[INFO]             20290000: iter =   2, din_r[          3] =        179
[READ]             20330000: new_data = -77 (0xb3), prev = -89, send = 90
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[INFO]             25330000: iter =   3, din_r[          4] =         12
[READ]             25370000: new_data = 12 (0xc), prev = -77, send = -65
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 18
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]               170000: new_data = -86 (0xaa), prev = 0, send = -86
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[READ]              5210000: new_data = 1 (0x1), prev = -86, send = -85
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[INFO]             10210000: iter =   0, din_r[          1] =        247
[READ]             10250000: new_data = -9 (0xf7), prev = 1, send = -8
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[INFO]             15250000: iter =   1, din_r[          2] =        167
[READ]             15290000: new_data = -89 (0xa7), prev = -9, send = -98
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[INFO]             20290000: iter =   2, din_r[          3] =        179
[READ]             20330000: new_data = -77 (0xb3), prev = -89, send = 90
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[INFO]             25330000: iter =   3, din_r[          4] =         12
[READ]             25370000: new_data = 12 (0xc), prev = -77, send = -65
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 18
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Inicio.
[READ]               170000: new_data = -86 (0xaa), prev = 0, send = -86
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8425.434 ; gain = 0.000 ; free physical = 298 ; free virtual = 6585
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]               170000: new_data = -86 (0xaa), prev = 0, send = -86
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[READ]              5210000: new_data = 1 (0x1), prev = -86, send = -85
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[INFO]             10210000: iter =   0, din_r[          1] =        247
[READ]             10250000: new_data = -9 (0xf7), prev = 1, send = -8
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[INFO]             15250000: iter =   1, din_r[          2] =        167
[READ]             15290000: new_data = -89 (0xa7), prev = -9, send = -98
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[INFO]             20290000: iter =   2, din_r[          3] =        179
[READ]             20330000: new_data = -77 (0xb3), prev = -89, send = 90
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[INFO]             25330000: iter =   3, din_r[          4] =         12
[READ]             25370000: new_data = 12 (0xc), prev = -77, send = -65
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 18
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]               170000: new_data = -86 (0xaa), prev = 0, send = -86
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 8451.441 ; gain = 0.000 ; free physical = 269 ; free virtual = 6555
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]               170000: new_data = -86 (0xaa), prev = 0, send = -86
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[READ]              5210000: new_data = 1 (0x1), prev = -86, send = -85
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[INFO]             10210000: iter =   0, din_r[          1] =        247
[READ]             10250000: new_data = -9 (0xf7), prev = 1, send = -8
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[INFO]             15250000: iter =   1, din_r[          2] =        167
[READ]             15290000: new_data = -89 (0xa7), prev = -9, send = -98
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[INFO]             20290000: iter =   2, din_r[          3] =        179
[READ]             20330000: new_data = -77 (0xb3), prev = -89, send = 90
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[INFO]             25330000: iter =   3, din_r[          4] =         12
[READ]             25370000: new_data = 12 (0xc), prev = -77, send = -65
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 18
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Inicio.
[READ]               170000: new_data = -86 (0xaa), prev = 0, send = -86
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 8451.441 ; gain = 0.000 ; free physical = 268 ; free virtual = 6557
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]               170000: new_data = -86 (0xaa), prev = 0, send = -86
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[READ]              5210000: new_data = 1 (0x1), prev = -86, send = -85
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[INFO]             10210000: iter =   0, din_r[          1] =        247
[READ]             10250000: new_data = -9 (0xf7), prev = 1, send = -8
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[INFO]             15250000: iter =   1, din_r[          2] =        167
[READ]             15290000: new_data = -89 (0xa7), prev = -9, send = -98
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[INFO]             20290000: iter =   2, din_r[          3] =        179
[READ]             20330000: new_data = -77 (0xb3), prev = -89, send = 90
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[INFO]             25330000: iter =   3, din_r[          4] =         12
[READ]             25370000: new_data = 12 (0xc), prev = -77, send = -65
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 18
run all
[INFO]             38570000: Timed out!
[INFO]             38570000: tick_counter:    6,
$finish called at time : 38570 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 125
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]               170000: new_data = 107, prev = 0, send = 107
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 8451.441 ; gain = 0.000 ; free physical = 230 ; free virtual = 6533
restart
INFO: [Wavedata 42-604] Simulation restarted
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]               170000: new_data = 107, prev = 0, send = 107
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[READ]              5210000: new_data = -24, prev = 107, send = 83
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[INFO]             10210000: iter =   0, din_r[          1] =        247
[INFO]             10210000: iter =   0, vif.dir_i[          1] =          1
[READ]             10250000: new_data = 59, prev = -24, send = 35
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[INFO]             15250000: iter =   1, din_r[          2] =        167
[INFO]             15250000: iter =   1, vif.dir_i[          2] =        247
[READ]             15290000: new_data = 29, prev = 59, send = 88
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[INFO]             20290000: iter =   2, din_r[          3] =        179
[INFO]             20290000: iter =   2, vif.dir_i[          3] =        167
[READ]             20330000: new_data = -31, prev = 29, send = -2
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[INFO]             25330000: iter =   3, din_r[          4] =         12
[INFO]             25330000: iter =   3, vif.dir_i[          4] =        179
[READ]             25370000: new_data = -128, prev = -31, send = 97
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 18
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]               170000: new_data = 107, prev = 0, send = 107
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 8451.441 ; gain = 0.000 ; free physical = 223 ; free virtual = 6528
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[INFO]                    0: dato =    1
i           0, bit[          0] = 1
i           1, bit[          1] = 0
i           2, bit[          2] = 0
i           3, bit[          3] = 0
i           4, bit[          4] = 0
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 8481.441 ; gain = 0.000 ; free physical = 219 ; free virtual = 6528
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[INFO]                    0: dato =   20
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
relaunch_sim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 8489.465 ; gain = 0.000 ; free physical = 237 ; free virtual = 6545
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[INFO]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8499.465 ; gain = 0.000 ; free physical = 209 ; free virtual = 6516
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[INFO]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[INFO]             10210000: iter =   0, din_r[          1] =        247
[INFO]             10210000: iter =   0, vif.dir_i[          1] =          1
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[INFO]             15250000: iter =   1, din_r[          2] =         25
[INFO]             15250000: iter =   1, vif.dir_i[          2] =        247
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[INFO]             20290000: iter =   2, din_r[          3] =        175
[INFO]             20290000: iter =   2, vif.dir_i[          3] =         25
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[INFO]             25330000: iter =   3, din_r[          4] =        103
[INFO]             25330000: iter =   3, vif.dir_i[          4] =        175
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 15
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[INFO]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[READ]               170000: new_data = -86, prev = 0, send = -86
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 8525.453 ; gain = 0.000 ; free physical = 232 ; free virtual = 6542
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[INFO]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[READ]               170000: new_data = -86, prev = 0, send = -86
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[READ]              5210000: new_data = 1, prev = -86, send = -85
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[INFO]             10210000: iter =   0, din_r[          1] =        247
[INFO]             10210000: iter =   0, vif.dir_i[          1] =          1
[READ]             10250000: new_data = -9, prev = 1, send = -8
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[INFO]             15250000: iter =   1, din_r[          2] =         25
[INFO]             15250000: iter =   1, vif.dir_i[          2] =        247
[READ]             15290000: new_data = 25, prev = -9, send = 16
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[INFO]             20290000: iter =   2, din_r[          3] =        175
[INFO]             20290000: iter =   2, vif.dir_i[          3] =         25
[READ]             20330000: new_data = -81, prev = 25, send = -56
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[INFO]             25330000: iter =   3, din_r[          4] =        103
[INFO]             25330000: iter =   3, vif.dir_i[          4] =        175
[READ]             25370000: new_data = 103, prev = -81, send = 22
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 16
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[READ]               170000: new_data = -86, prev = 0, send = -86
relaunch_sim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 8553.457 ; gain = 0.000 ; free physical = 224 ; free virtual = 6535
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[READ]               170000: new_data = -86, prev = 0, send = -86
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[READ]              5210000: new_data = 1, prev = -86, send = -85
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[WRITE]             10210000: iter =   1, din_r[          1] =        247
[WRITE]             10210000: iter =   1, vif.dir_i[          1] =          1
[READ]             10250000: new_data = -9, prev = 1, send = -8
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[WRITE]             15250000: iter =   2, din_r[          2] =         25
[WRITE]             15250000: iter =   2, vif.dir_i[          2] =        247
[READ]             15290000: new_data = 25, prev = -9, send = 16
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[WRITE]             20290000: iter =   3, din_r[          3] =        175
[WRITE]             20290000: iter =   3, vif.dir_i[          3] =         25
[READ]             20330000: new_data = -81, prev = 25, send = -56
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[WRITE]             25330000: iter =   4, din_r[          4] =        103
[WRITE]             25330000: iter =   4, vif.dir_i[          4] =        175
[READ]             25370000: new_data = 103, prev = -81, send = 22
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 16
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-3186] cannot index into non-array type logic for 'send_data' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:162]
WARNING: [VRFC 10-3186] cannot index into non-array type logic for 'send_data' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:168]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3186] cannot index into non-array type logic for 'send_data' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:162]
WARNING: [VRFC 10-3186] cannot index into non-array type logic for 'send_data' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:168]
WARNING: [VRFC 10-3705] select index 7 into 'send_data' is out of bounds [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:162]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[READ]               170000: new_data = 0, prev = 0, send = 0
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 8573.457 ; gain = 0.000 ; free physical = 208 ; free virtual = 6518
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[READ]               170000: new_data = 0, prev = 0, send = 0
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[READ]              5210000: new_data = 1, prev = 0, send = 1
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[WRITE]             10210000: iter =   1, din_r[          1] =        247
[WRITE]             10210000: iter =   1, vif.dir_i[          1] =          1
[READ]             10250000: new_data = 1, prev = 1, send = 0
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[WRITE]             15250000: iter =   2, din_r[          2] =         25
[WRITE]             15250000: iter =   2, vif.dir_i[          2] =        247
[READ]             15290000: new_data = 1, prev = 1, send = 0
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[WRITE]             20290000: iter =   3, din_r[          3] =        175
[WRITE]             20290000: iter =   3, vif.dir_i[          3] =         25
[READ]             20330000: new_data = 1, prev = 1, send = 0
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[WRITE]             25330000: iter =   4, din_r[          4] =        103
[WRITE]             25330000: iter =   4, vif.dir_i[          4] =        175
[READ]             25370000: new_data = 1, prev = 1, send = 0
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 16
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[READ]               170000: new_data = 170, prev = 0, send = 170
relaunch_sim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 8573.457 ; gain = 0.000 ; free physical = 205 ; free virtual = 6516
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[READ]               170000: new_data = 170, prev = 0, send = 170
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[READ]              5210000: new_data = 1, prev = 170, send = 171
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[WRITE]             10210000: iter =   1, din_r[          1] =        247
[WRITE]             10210000: iter =   1, vif.dir_i[          1] =          1
[READ]             10250000: new_data = 247, prev = 1, send = 248
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[WRITE]             15250000: iter =   2, din_r[          2] =         25
[WRITE]             15250000: iter =   2, vif.dir_i[          2] =        247
[READ]             15290000: new_data = 25, prev = 247, send = 16
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[WRITE]             20290000: iter =   3, din_r[          3] =        175
[WRITE]             20290000: iter =   3, vif.dir_i[          3] =         25
[READ]             20330000: new_data = 175, prev = 25, send = 200
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[WRITE]             25330000: iter =   4, din_r[          4] =        103
[WRITE]             25330000: iter =   4, vif.dir_i[          4] =        175
[READ]             25370000: new_data = 103, prev = 175, send = 22
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 16
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[READ]               170000: new_data = 170, prev = 0, send = 170
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 8573.457 ; gain = 0.000 ; free physical = 234 ; free virtual = 6557
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[READ]               170000: new_data = 170, prev = 0, send = 170
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[READ]              5210000: new_data = 1, prev = 170, send = 171
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[WRITE]             10210000: iter =   1, din_r[          1] =        247
[WRITE]             10210000: iter =   1, vif.dir_i[          1] =          1
[READ]             10250000: new_data = 247, prev = 1, send = 248
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[WRITE]             15250000: iter =   2, din_r[          2] =         91
[WRITE]             15250000: iter =   2, vif.dir_i[          2] =        247
[READ]             15290000: new_data = 91, prev = 247, send = 82
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[WRITE]             20290000: iter =   3, din_r[          3] =        117
[WRITE]             20290000: iter =   3, vif.dir_i[          3] =         91
[READ]             20330000: new_data = 117, prev = 91, send = 208
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[WRITE]             25330000: iter =   4, din_r[          4] =        132
[WRITE]             25330000: iter =   4, vif.dir_i[          4] =        117
[READ]             25370000: new_data = 132, prev = 117, send = 249
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 16
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
Contenido de la queue 'datos':
[READ]               170000: new_data = 170, prev = 0, send = 170
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8589.465 ; gain = 0.000 ; free physical = 187 ; free virtual = 6511
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 ns
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
Contenido de la queue 'datos':
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
Contenido de la queue 'datos':
[READ]               170000: new_data = 170, prev = 0, send = 170
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[READ]              5210000: new_data = 1, prev = 170, send = 171
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[WRITE]             10210000: iter =   1, din_r[          1] =        247
[WRITE]             10210000: iter =   1, vif.dir_i[          1] =          1
[READ]             10250000: new_data = 247, prev = 1, send = 248
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[WRITE]             15250000: iter =   2, din_r[          2] =        112
[WRITE]             15250000: iter =   2, vif.dir_i[          2] =        247
[READ]             15290000: new_data = 112, prev = 247, send = 103
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[WRITE]             20290000: iter =   3, din_r[          3] =         76
[WRITE]             20290000: iter =   3, vif.dir_i[          3] =        112
[READ]             20330000: new_data = 76, prev = 112, send = 188
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[WRITE]             25330000: iter =   4, din_r[          4] =        135
[WRITE]             25330000: iter =   4, vif.dir_i[          4] =         76
[READ]             25370000: new_data = 135, prev = 76, send = 211
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 16
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[READ]               170000: new_data = 170, prev = 0, send = 170
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8589.465 ; gain = 0.000 ; free physical = 219 ; free virtual = 6539
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[READ]               170000: new_data = 170, prev = 0, send = 170
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[READ]              5210000: new_data = 1, prev = 170, send = 171
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[WRITE]             10210000: iter =   1, din_r[          1] =        247
[WRITE]             10210000: iter =   1, vif.dir_i[          1] =          1
[READ]             10250000: new_data = 247, prev = 1, send = 248
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[WRITE]             15250000: iter =   2, din_r[          2] =         27
[WRITE]             15250000: iter =   2, vif.dir_i[          2] =        247
[READ]             15290000: new_data = 27, prev = 247, send = 18
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[WRITE]             20290000: iter =   3, din_r[          3] =        103
[WRITE]             20290000: iter =   3, vif.dir_i[          3] =         27
[READ]             20330000: new_data = 103, prev = 27, send = 130
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[WRITE]             25330000: iter =   4, din_r[          4] =         69
[WRITE]             25330000: iter =   4, vif.dir_i[          4] =        103
[READ]             25370000: new_data = 69, prev = 103, send = 172
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 16
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
ERROR: [VRFC 10-4982] syntax error near 'task' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:39]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'task' used in incorrect context [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:39]
ERROR: [VRFC 10-4982] syntax error near 'endtask' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:51]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'endtask' used in incorrect context [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:51]
ERROR: [VRFC 10-4982] syntax error near 'endtask' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:83]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'endtask' used in incorrect context [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:83]
ERROR: [VRFC 10-4982] syntax error near 'din_r' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:86]
ERROR: [VRFC 10-4982] syntax error near 'endtask' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:107]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'endtask' used in incorrect context [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:107]
ERROR: [VRFC 10-4982] syntax error near 'data' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:110]
ERROR: [VRFC 10-4982] syntax error near 'endtask' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:128]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'endtask' used in incorrect context [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:128]
ERROR: [VRFC 10-4982] syntax error near '[' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:132]
ERROR: [VRFC 10-4982] syntax error near '[' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:133]
ERROR: [VRFC 10-4982] syntax error near '[' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:134]
ERROR: [VRFC 10-4982] syntax error near 'index' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:135]
ERROR: [VRFC 10-4982] syntax error near 'endtask' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:169]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'endtask' used in incorrect context [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:169]
ERROR: [VRFC 10-4982] syntax error near 'tick_counter' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:175]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[READ]               170000: new_data = 170, prev = 0, send = 170
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 8615.488 ; gain = 0.000 ; free physical = 256 ; free virtual = 6500
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-3186] cannot index into non-array type logic for 'data' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:117]
WARNING: [VRFC 10-3186] cannot index into non-array type logic for 'data' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:122]
WARNING: [VRFC 10-3186] cannot index into non-array type logic for 'data' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:128]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3186] cannot index into non-array type logic for 'data' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:117]
WARNING: [VRFC 10-3186] cannot index into non-array type logic for 'data' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:122]
WARNING: [VRFC 10-3186] cannot index into non-array type logic for 'data' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:128]
WARNING: [VRFC 10-3705] select index 7 into 'data' is out of bounds [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:122]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]                    0: dato = 0
i           0, bit[          0] = 0
i           1, bit[          1] = x
i           2, bit[          2] = x
i           3, bit[          3] = x
i           4, bit[          4] = x
i           5, bit[          5] = x
i           6, bit[          6] = x
i           7, bit[          7] = x
[READ]               170000: new_data = 170, prev = 0, send = 170
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 8643.477 ; gain = 0.000 ; free physical = 245 ; free virtual = 6485
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]                    0: dato = 0
i           0, bit[          0] = 0
i           1, bit[          1] = x
i           2, bit[          2] = x
i           3, bit[          3] = x
i           4, bit[          4] = x
i           5, bit[          5] = x
i           6, bit[          6] = x
i           7, bit[          7] = x
[READ]               170000: new_data = 170, prev = 0, send = 170
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[READ]              5210000: new_data = 1, prev = 170, send = 171
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[WRITE]             10210000: iter =   1, din_r[          1] =        247
[WRITE]             10210000: iter =   1, vif.dir_i[          1] =          1
[READ]             10250000: new_data = 247, prev = 1, send = 248
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[WRITE]             15250000: iter =   2, din_r[          2] =         25
[WRITE]             15250000: iter =   2, vif.dir_i[          2] =        247
[READ]             15290000: new_data = 25, prev = 247, send = 16
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[WRITE]             20290000: iter =   3, din_r[          3] =        175
[WRITE]             20290000: iter =   3, vif.dir_i[          3] =         25
[READ]             20330000: new_data = 175, prev = 25, send = 200
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[WRITE]             25330000: iter =   4, din_r[          4] =        103
[WRITE]             25330000: iter =   4, vif.dir_i[          4] =        175
[READ]             25370000: new_data = 103, prev = 175, send = 22
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 16
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]                    0: dato = 00000000000000000000000000010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[READ]               170000: new_data = 170, prev = 0, send = 170
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 8653.473 ; gain = 0.000 ; free physical = 229 ; free virtual = 6470
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]                    0: dato = 00000000000000000000000000010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[READ]               170000: new_data = 170, prev = 0, send = 170
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[READ]              5210000: new_data = 1, prev = 170, send = 171
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[WRITE]             10210000: iter =   1, din_r[          1] =        247
[WRITE]             10210000: iter =   1, vif.dir_i[          1] =          1
[READ]             10250000: new_data = 247, prev = 1, send = 248
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[WRITE]             15250000: iter =   2, din_r[          2] =         25
[WRITE]             15250000: iter =   2, vif.dir_i[          2] =        247
[READ]             15290000: new_data = 25, prev = 247, send = 16
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[WRITE]             20290000: iter =   3, din_r[          3] =        175
[WRITE]             20290000: iter =   3, vif.dir_i[          3] =         25
[READ]             20330000: new_data = 175, prev = 25, send = 200
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[WRITE]             25330000: iter =   4, din_r[          4] =        103
[WRITE]             25330000: iter =   4, vif.dir_i[          4] =        175
[READ]             25370000: new_data = 103, prev = 175, send = 22
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 16
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]                    0: dato = 00000000000000000000000000010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[READ]               170000: new_data = 170, prev = 0, send = 170
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8661.500 ; gain = 0.000 ; free physical = 222 ; free virtual = 6470
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[READ]               170000: new_data = 170, prev = 0, send = 170
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 8695.492 ; gain = 0.000 ; free physical = 217 ; free virtual = 6470
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[READ]               170000: new_data = 170, prev = 0, send = 170
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[READ]              5210000: new_data = 1, prev = 170, send = 171
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[WRITE]             10210000: iter =   1, din_r[          1] =        247
[READ]             10250000: new_data = 247, prev = 1, send = 248
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[WRITE]             15250000: iter =   2, din_r[          2] =         25
[READ]             15290000: new_data = 25, prev = 247, send = 16
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[WRITE]             20290000: iter =   3, din_r[          3] =        175
[READ]             20330000: new_data = 175, prev = 25, send = 200
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[WRITE]             25330000: iter =   4, din_r[          4] =        103
[READ]             25370000: new_data = 103, prev = 175, send = 22
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 16
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
relaunch_sim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 8725.488 ; gain = 19.996 ; free physical = 234 ; free virtual = 6487
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[INFO]              3370000: posedge db_tick_o, num_pulse    1
[INFO]              8410000: posedge db_tick_o, num_pulse    2
[WRITE]             10210000: iter =   1, din_r[          1] =        247
[INFO]             13450000: posedge db_tick_o, num_pulse    3
[WRITE]             15250000: iter =   2, din_r[          2] =         25
[INFO]             18490000: posedge db_tick_o, num_pulse    4
[WRITE]             20290000: iter =   3, din_r[          3] =        175
[INFO]             23530000: posedge db_tick_o, num_pulse    5
[WRITE]             25330000: iter =   4, din_r[          4] =        103
[INFO]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 16
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 8725.512 ; gain = 0.000 ; free physical = 216 ; free virtual = 6470
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
ERROR: [VRFC 10-2989] 'i' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:183]
ERROR: [VRFC 10-8530] module 'test' is ignored due to previous errors [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
ERROR: [VRFC 10-4982] syntax error near 'end' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:184]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'end' used in incorrect context [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:184]
ERROR: [VRFC 10-2989] 'i' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:183]
ERROR: [VRFC 10-8530] module 'test' is ignored due to previous errors [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 8725.512 ; gain = 0.000 ; free physical = 192 ; free virtual = 6448
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[PULSE]              3370000: posedge db_tick_o, num_pulse    1
[PULSE]              8410000: posedge db_tick_o, num_pulse    2
[WRITE]             10210000: iter =   1, din_r[          1] =        247
[PULSE]             13450000: posedge db_tick_o, num_pulse    3
[WRITE]             15250000: iter =   2, din_r[          2] =         27
[PULSE]             18490000: posedge db_tick_o, num_pulse    4
[WRITE]             20290000: iter =   3, din_r[          3] =        103
[PULSE]             23530000: posedge db_tick_o, num_pulse    5
[WRITE]             25330000: iter =   4, din_r[          4] =         69
[PULSE]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 16
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
relaunch_sim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 8747.508 ; gain = 0.000 ; free physical = 208 ; free virtual = 6470
restart
INFO: [Wavedata 42-604] Simulation restarted
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[PULSE]              3370000: posedge db_tick_o, num_pulse    1
[PULSE]              8410000: posedge db_tick_o, num_pulse    2
[WRITE]             10210000: iter =   1, din_r[          1] =        247
[PULSE]             13450000: posedge db_tick_o, num_pulse    3
[WRITE]             15250000: iter =   2, din_r[          2] =         27
[PULSE]             18490000: posedge db_tick_o, num_pulse    4
[WRITE]             20290000: iter =   3, din_r[          3] =        103
[PULSE]             23530000: posedge db_tick_o, num_pulse    5
[WRITE]             25330000: iter =   4, din_r[          4] =         69
[PULSE]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 16
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 8757.504 ; gain = 0.000 ; free physical = 195 ; free virtual = 6459
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
relaunch_sim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 8757.504 ; gain = 0.000 ; free physical = 185 ; free virtual = 6449
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[PULSE]              3370000: posedge db_tick_o, num_pulse    1
[PULSE]              8410000: posedge db_tick_o, num_pulse    2
[WRITE]             10210000: iter =   1, din_r[          1] =        247
[PULSE]             13450000: posedge db_tick_o, num_pulse    3
[WRITE]             15250000: iter =   2, din_r[          2] =         27
[PULSE]             18490000: posedge db_tick_o, num_pulse    4
[WRITE]             20290000: iter =   3, din_r[          3] =        103
[PULSE]             23530000: posedge db_tick_o, num_pulse    5
[WRITE]             25330000: iter =   4, din_r[          4] =         69
[PULSE]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 16
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
ERROR: [VRFC 10-2989] 'data' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:151]
ERROR: [VRFC 10-2989] 'data' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:157]
ERROR: [VRFC 10-8530] module 'test' is ignored due to previous errors [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
ERROR: [VRFC 10-2989] 'data' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:151]
ERROR: [VRFC 10-2989] 'data' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:157]
ERROR: [VRFC 10-8530] module 'test' is ignored due to previous errors [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[READ]               170000: new_data = 170, prev = 0, send = 170
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 8807.527 ; gain = 0.000 ; free physical = 301 ; free virtual = 6464
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[READ]               170000: new_data = 170, prev = 0, send = 170
[PULSE]              3370000: posedge db_tick_o, num_pulse    1
[PULSE]              8410000: posedge db_tick_o, num_pulse    2
[WRITE]             10210000: iter =   1, din_r[          1] =        247
[READ]             10250000: new_data = 1, prev = 170, send = 171
[PULSE]             13450000: posedge db_tick_o, num_pulse    3
[WRITE]             15250000: iter =   2, din_r[          2] =         25
[PULSE]             18490000: posedge db_tick_o, num_pulse    4
[WRITE]             20290000: iter =   3, din_r[          3] =        175
[READ]             20330000: new_data = 1, prev = 1, send = 2
[PULSE]             23530000: posedge db_tick_o, num_pulse    5
[WRITE]             25330000: iter =   4, din_r[          4] =        103
[PULSE]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 16
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[SUMA]               170000: new_data = 170, prev = 0, send = 170
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 8825.539 ; gain = 0.000 ; free physical = 295 ; free virtual = 6458
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[SUMA]               170000: new_data = 170, prev = 0, send = 170
[PULSE]              3370000: posedge db_tick_o, num_pulse    1
[PULSE]              8410000: posedge db_tick_o, num_pulse    2
[WRITE]             10210000: iter =   1, din_r[          1] =        247
[SUMA]             10250000: new_data = 1, prev = 170, send = 171
[PULSE]             13450000: posedge db_tick_o, num_pulse    3
[WRITE]             15250000: iter =   2, din_r[          2] =         25
[PULSE]             18490000: posedge db_tick_o, num_pulse    4
[WRITE]             20290000: iter =   3, din_r[          3] =        175
[SUMA]             20330000: new_data = 1, prev = 1, send = 2
[PULSE]             23530000: posedge db_tick_o, num_pulse    5
[WRITE]             25330000: iter =   4, din_r[          4] =        103
[PULSE]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 16
run all
[PULSE]             38570000: Timed out!
[PULSE]             38570000: tick_counter:    6,
$finish called at time : 38570 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 221
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 8833.523 ; gain = 0.000 ; free physical = 281 ; free virtual = 6446
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[PULSE]              3370000: posedge db_tick_o, num_pulse    1
[PULSE]              8410000: posedge db_tick_o, num_pulse    2
[WRITE]             10210000: iter =   1, din_r[          1] =        247
[PULSE]             13450000: posedge db_tick_o, num_pulse    3
[WRITE]             15250000: iter =   2, din_r[          2] =         25
[PULSE]             18490000: posedge db_tick_o, num_pulse    4
[WRITE]             20290000: iter =   3, din_r[          3] =        175
[PULSE]             23530000: posedge db_tick_o, num_pulse    5
[WRITE]             25330000: iter =   4, din_r[          4] =        103
[PULSE]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 16
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 8833.523 ; gain = 0.000 ; free physical = 279 ; free virtual = 6444
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[SUMA]               170000: new_data = 170, prev = 0, send = 170
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 8853.523 ; gain = 0.000 ; free physical = 245 ; free virtual = 6413
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[SUMA]               170000: new_data = 170, prev = 0, send = 170
[PULSE]              3370000: posedge db_tick_o, num_pulse    1
[PULSE]              8410000: posedge db_tick_o, num_pulse    2
[WRITE]             10210000: iter =   1, din_r[          1] =        247
[SUMA]             10250000: new_data = 1, prev = 170, send = 171
[PULSE]             13450000: posedge db_tick_o, num_pulse    3
[WRITE]             15250000: iter =   2, din_r[          2] =         25
[PULSE]             18490000: posedge db_tick_o, num_pulse    4
[WRITE]             20290000: iter =   3, din_r[          3] =        175
[SUMA]             20330000: new_data = 247, prev = 1, send = 248
[PULSE]             23530000: posedge db_tick_o, num_pulse    5
[WRITE]             25330000: iter =   4, din_r[          4] =        103
[PULSE]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 16
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[SUMA]               170000: Dato actual = 170, Dato anterior = 0, Dato enviado = 170
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 8853.523 ; gain = 0.000 ; free physical = 262 ; free virtual = 6421
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[SUMA]               170000: Dato actual = 170, Dato anterior = 0, Dato enviado = 170
[PULSE]              3370000: posedge db_tick_o, num_pulse    1
[PULSE]              8410000: posedge db_tick_o, num_pulse    2
[WRITE]             10210000: iter =   1, din_r[          1] =        247
[SUMA]             10250000: Dato actual = 1, Dato anterior = 170, Dato enviado = 171
[PULSE]             13450000: posedge db_tick_o, num_pulse    3
[WRITE]             15250000: iter =   2, din_r[          2] =         25
[PULSE]             18490000: posedge db_tick_o, num_pulse    4
[WRITE]             20290000: iter =   3, din_r[          3] =        175
[SUMA]             20330000: Dato actual = 247, Dato anterior = 1, Dato enviado = 248
[PULSE]             23530000: posedge db_tick_o, num_pulse    5
[WRITE]             25330000: iter =   4, din_r[          4] =        103
[PULSE]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 16
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[SUMA]               170000: Dato actual = 170, Dato anterior = 0, Dato enviado = 170
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 8853.523 ; gain = 0.000 ; free physical = 935 ; free virtual = 6355
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[SUMA]               170000: Dato actual = 170, Dato anterior = 0, Dato enviado = 170
[PULSE]              3370000: posedge db_tick_o, num_pulse    1
[PULSE]              8410000: posedge db_tick_o, num_pulse    2
[WRITE]             10210000: iter =   1, din_r[          1] =        247
[SUMA]             10250000: Dato actual = 1, Dato anterior = 170, Dato enviado = 171
[PULSE]             13450000: posedge db_tick_o, num_pulse    3
[WRITE]             15250000: iter =   2, din_r[          2] =         25
[PULSE]             18490000: posedge db_tick_o, num_pulse    4
[WRITE]             20290000: iter =   3, din_r[          3] =        175
[SUMA]             20330000: Dato actual = 1, Dato anterior = 1, Dato enviado = 2
[PULSE]             23530000: posedge db_tick_o, num_pulse    5
[WRITE]             25330000: iter =   4, din_r[          4] =        103
[PULSE]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 16
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[SUMA]               170000: Dato actual = 170, Dato anterior = 0, Dato enviado = 170
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 8858.082 ; gain = 0.000 ; free physical = 931 ; free virtual = 6351
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[SUMA]               170000: Dato actual = 170, Dato anterior = 0, Dato enviado = 170
[PULSE]              3370000: posedge db_tick_o, num_pulse    1
[PULSE]              8410000: posedge db_tick_o, num_pulse    2
$finish called at time : 10210 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 16
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[SUMA]               170000: Dato actual = 170, Dato anterior = 0, Dato enviado = 170
relaunch_sim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 8868.062 ; gain = 0.000 ; free physical = 964 ; free virtual = 6385
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[SUMA]               170000: Dato actual = 170, Dato anterior = 0, Dato enviado = 170
[PULSE]              3370000: posedge db_tick_o, num_pulse    1
[PULSE]              8410000: posedge db_tick_o, num_pulse    2
$finish called at time : 10210 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 16
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[SUMA]               170000: Dato actual = 170, Dato anterior = 0, Dato enviado = 170
relaunch_sim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 8868.062 ; gain = 0.000 ; free physical = 901 ; free virtual = 6337
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[SUMA]               170000: Dato actual = 170, Dato anterior = 0, Dato enviado = 170
[PULSE]              3370000: posedge db_tick_o, num_pulse    1
[PULSE]              8410000: posedge db_tick_o, num_pulse    2
$finish called at time : 10210 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 16
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[SUMA]               170000: Dato actual = 170, Dato anterior = 0, Dato enviado = 170
relaunch_sim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 8886.082 ; gain = 0.000 ; free physical = 900 ; free virtual = 6329
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[SUMA]               170000: Dato actual = 170, Dato anterior = 0, Dato enviado = 170
[PULSE]              3370000: posedge db_tick_o, num_pulse    1
[PULSE]              8410000: posedge db_tick_o, num_pulse    2
$finish called at time : 10210 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 16
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[SUMA]               170000: Dato actual = 170, Dato anterior = 0, Dato enviado = 170
[PULSE]              3370000: posedge db_tick_o, num_pulse    1
[PULSE]              8410000: posedge db_tick_o, num_pulse    2
$finish called at time : 10210 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 16
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[SUMA]               170000: Dato actual = 170, Dato anterior = 0, Dato enviado = 170
relaunch_sim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 8906.086 ; gain = 0.000 ; free physical = 879 ; free virtual = 6309
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[SUMA]               170000: Dato actual = 170, Dato anterior = 0, Dato enviado = 170
[PULSE]              3370000: posedge db_tick_o, num_pulse    1
[PULSE]              8410000: posedge db_tick_o, num_pulse    2
[WRITE]             10210000: iter =   1, din_r[          1] =        247
[SUMA]             10250000: Dato actual = 1, Dato anterior = 170, Dato enviado = 171
[PULSE]             13450000: posedge db_tick_o, num_pulse    3
[WRITE]             15250000: iter =   2, din_r[          2] =         25
[PULSE]             18490000: posedge db_tick_o, num_pulse    4
[WRITE]             20290000: iter =   3, din_r[          3] =        175
[SUMA]             20330000: Dato actual = 1, Dato anterior = 1, Dato enviado = 2
[PULSE]             23530000: posedge db_tick_o, num_pulse    5
[WRITE]             25330000: iter =   4, din_r[          4] =        103
[PULSE]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 16
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
ERROR: [VRFC 10-2989] 'new_data' is not declared [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:146]
ERROR: [VRFC 10-8530] module 'test' is ignored due to previous errors [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 8924.070 ; gain = 0.000 ; free physical = 867 ; free virtual = 6298
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[SUMA]               170000: Dato actual = 170, Dato anterior = 0, Dato enviado = 170
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 8924.070 ; gain = 0.000 ; free physical = 884 ; free virtual = 6315
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[SUMA]               170000: Dato actual = 170, Dato anterior = 0, Dato enviado = 170
[PULSE]              3370000: posedge db_tick_o, num_pulse    1
[PULSE]              8410000: posedge db_tick_o, num_pulse    2
[WRITE]             10210000: iter =   1, din_r[          1] =        247
[SUMA]             10250000: Dato actual = 1, Dato anterior = 170, Dato enviado = 171
[PULSE]             13450000: posedge db_tick_o, num_pulse    3
[WRITE]             15250000: iter =   2, din_r[          2] =        188
[PULSE]             18490000: posedge db_tick_o, num_pulse    4
[WRITE]             20290000: iter =   3, din_r[          3] =        138
[READ] Sin datos en cola, usando aleatorio: 232
[SUMA]             20330000: Dato actual = 232, Dato anterior = 1, Dato enviado = 233
[PULSE]             23530000: posedge db_tick_o, num_pulse    5
[WRITE]             25330000: iter =   4, din_r[          4] =         15
[PULSE]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 16
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
ERROR: [VRFC 10-4982] syntax error near 'endtask' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:196]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'endtask' used in incorrect context [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:196]
ERROR: [VRFC 10-4982] syntax error near 'tick_counter' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:202]
ERROR: [VRFC 10-4982] syntax error near 'endtask' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:228]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'endtask' used in incorrect context [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:228]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
ERROR: [VRFC 10-4982] syntax error near 'endtask' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:196]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'endtask' used in incorrect context [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:196]
ERROR: [VRFC 10-4982] syntax error near 'tick_counter' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:202]
ERROR: [VRFC 10-4982] syntax error near 'endtask' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:228]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'endtask' used in incorrect context [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:228]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
ERROR: [VRFC 10-4982] syntax error near 'endtask' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:199]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'endtask' used in incorrect context [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:199]
ERROR: [VRFC 10-4982] syntax error near 'tick_counter' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:205]
ERROR: [VRFC 10-4982] syntax error near 'endtask' [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:231]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'endtask' used in incorrect context [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:231]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 8944.258 ; gain = 0.172 ; free physical = 896 ; free virtual = 6334
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[SUMA]               170000: Dato actual = 170, Dato anterior = 0, Dato enviado = 170
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 8952.070 ; gain = 7.812 ; free physical = 903 ; free virtual = 6340
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[SUMA]               170000: Dato actual = 170, Dato anterior = 0, Dato enviado = 170
[PULSE]              3370000: posedge db_tick_o, num_pulse    1
[PULSE]              8410000: posedge db_tick_o, num_pulse    2
[WRITE]             10210000: iter =   1, din_r[          1] =        247
[SUMA]             10250000: Dato actual = 1, Dato anterior = 170, Dato enviado = 171
[PULSE]             13450000: posedge db_tick_o, num_pulse    3
[WRITE]             15250000: iter =   2, din_r[          2] =        188
[PULSE]             18490000: posedge db_tick_o, num_pulse    4
[WRITE]             20290000: iter =   3, din_r[          3] =        138
[SUMA]             20330000: Dato actual = 1, Dato anterior = 1, Dato enviado = 2
[PULSE]             23530000: posedge db_tick_o, num_pulse    5
[WRITE]             25330000: iter =   4, din_r[          4] =         15
[PULSE]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 16
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[SUMA]               170000: Dato actual = 170, Dato anterior = 0, Dato enviado = 170
relaunch_sim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 8982.070 ; gain = 0.000 ; free physical = 844 ; free virtual = 6278
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[SUMA]               170000: Dato actual = 170, Dato anterior = 0, Dato enviado = 170
[PULSE]              3370000: posedge db_tick_o, num_pulse    1
[PULSE]              8410000: posedge db_tick_o, num_pulse    2
[WRITE]             10210000: iter =   1, din_r[          1] =        247
[SUMA]             10250000: Dato actual = 1, Dato anterior = 170, Dato enviado = 171
[PULSE]             13450000: posedge db_tick_o, num_pulse    3
[WRITE]             15250000: iter =   2, din_r[          2] =         25
[PULSE]             18490000: posedge db_tick_o, num_pulse    4
[WRITE]             20290000: iter =   3, din_r[          3] =        175
[SUMA]             20330000: Dato actual = 1, Dato anterior = 1, Dato enviado = 2
[PULSE]             23530000: posedge db_tick_o, num_pulse    5
[WRITE]             25330000: iter =   4, din_r[          4] =        103
[PULSE]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 16
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]                    0: dato = 00010100
[SUMA]               170000: Dato actual = 170, Dato anterior = 0, Dato enviado = 170
relaunch_sim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 8982.070 ; gain = 0.000 ; free physical = 903 ; free virtual = 6337
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]                    0: dato = 00010100
[SUMA]               170000: Dato actual = 170, Dato anterior = 0, Dato enviado = 170
[PULSE]              3370000: posedge db_tick_o, num_pulse    1
[PULSE]              8410000: posedge db_tick_o, num_pulse    2
[WRITE]             10210000: iter =   1, din_r[          1] =        247
[SUMA]             10250000: Dato actual = 1, Dato anterior = 170, Dato enviado = 171
[PULSE]             13450000: posedge db_tick_o, num_pulse    3
[WRITE]             15250000: iter =   2, din_r[          2] =         25
[PULSE]             18490000: posedge db_tick_o, num_pulse    4
[WRITE]             20290000: iter =   3, din_r[          3] =        175
[SUMA]             20330000: Dato actual = 1, Dato anterior = 1, Dato enviado = 2
[PULSE]             23530000: posedge db_tick_o, num_pulse    5
[WRITE]             25330000: iter =   4, din_r[          4] =        103
[PULSE]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 16
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[SUMA]               170000: Dato actual = 170, Dato anterior = 0, Dato enviado = 170
relaunch_sim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 8990.078 ; gain = 0.000 ; free physical = 888 ; free virtual = 6323
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[SUMA]               170000: Dato actual = 170, Dato anterior = 0, Dato enviado = 170
[PULSE]              3370000: posedge db_tick_o, num_pulse    1
[PULSE]              8410000: posedge db_tick_o, num_pulse    2
[WRITE]             10210000: iter =   1, din_r[          1] =        247
[SUMA]             10250000: Dato actual = 1, Dato anterior = 170, Dato enviado = 171
[PULSE]             13450000: posedge db_tick_o, num_pulse    3
[WRITE]             15250000: iter =   2, din_r[          2] =        188
[PULSE]             18490000: posedge db_tick_o, num_pulse    4
[WRITE]             20290000: iter =   3, din_r[          3] =        138
[SUMA]             20330000: Dato actual = 1, Dato anterior = 1, Dato enviado = 2
[PULSE]             23530000: posedge db_tick_o, num_pulse    5
[WRITE]             25330000: iter =   4, din_r[          4] =         15
[PULSE]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 16
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nami/Documents/Proyecto_HDL_Synth/hw/SPI_sv/SPI_sv.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 8992.098 ; gain = 0.000 ; free physical = 528 ; free virtual = 6071
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Inicio.
[READ]                    0: dato = 00010100
i           0, bit[          0] = 0
i           1, bit[          1] = 0
i           2, bit[          2] = 1
i           3, bit[          3] = 0
i           4, bit[          4] = 1
i           5, bit[          5] = 0
i           6, bit[          6] = 0
i           7, bit[          7] = 0
[PULSE]              3370000: posedge db_tick_o, num_pulse    1
[PULSE]              8410000: posedge db_tick_o, num_pulse    2
[WRITE]             10210000: iter =   1, din_r[          1] =        247
[PULSE]             13450000: posedge db_tick_o, num_pulse    3
[WRITE]             15250000: iter =   2, din_r[          2] =        188
[PULSE]             18490000: posedge db_tick_o, num_pulse    4
[WRITE]             20290000: iter =   3, din_r[          3] =        138
[PULSE]             23530000: posedge db_tick_o, num_pulse    5
[WRITE]             25330000: iter =   4, din_r[          4] =         15
[PULSE]             28570000: posedge db_tick_o, num_pulse    6
$finish called at time : 30370 ns : File "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 16
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 10 11:09:36 2025...
