// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingFCLayer_Batch_1_Matrix_Vector_Activa (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_V_V_TDATA,
        in_V_V_TVALID,
        in_V_V_TREADY,
        out_V_V_TDATA,
        out_V_V_TVALID,
        out_V_V_TREADY,
        weights_m_weights_0_V_address0,
        weights_m_weights_0_V_ce0,
        weights_m_weights_0_V_q0,
        weights_m_weights_1_V_address0,
        weights_m_weights_1_V_ce0,
        weights_m_weights_1_V_q0,
        weights_m_weights_2_V_address0,
        weights_m_weights_2_V_ce0,
        weights_m_weights_2_V_q0,
        weights_m_weights_3_V_address0,
        weights_m_weights_3_V_ce0,
        weights_m_weights_3_V_q0
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state4 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [39:0] in_V_V_TDATA;
input   in_V_V_TVALID;
output   in_V_V_TREADY;
output  [63:0] out_V_V_TDATA;
output   out_V_V_TVALID;
input   out_V_V_TREADY;
output  [8:0] weights_m_weights_0_V_address0;
output   weights_m_weights_0_V_ce0;
input  [35:0] weights_m_weights_0_V_q0;
output  [8:0] weights_m_weights_1_V_address0;
output   weights_m_weights_1_V_ce0;
input  [35:0] weights_m_weights_1_V_q0;
output  [8:0] weights_m_weights_2_V_address0;
output   weights_m_weights_2_V_ce0;
input  [35:0] weights_m_weights_2_V_q0;
output  [8:0] weights_m_weights_3_V_address0;
output   weights_m_weights_3_V_ce0;
input  [35:0] weights_m_weights_3_V_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_V_V_TREADY;
reg out_V_V_TVALID;
reg weights_m_weights_0_V_ce0;
reg weights_m_weights_1_V_ce0;
reg weights_m_weights_2_V_ce0;
reg weights_m_weights_3_V_ce0;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    in_V_V_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln122_fu_512_p2;
wire   [0:0] icmp_ln125_fu_527_p2;
reg    out_V_V_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] icmp_ln160_reg_3920;
reg   [12:0] i_0_reg_415;
reg    ap_predicate_op96_read_state2;
reg    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_11001;
wire   [12:0] i_fu_518_p2;
wire   [35:0] inElem_V_1_fu_636_p34;
wire   [35:0] inputBuf_0_V_fu_706_p1;
wire   [4:0] trunc_ln321_fu_710_p1;
wire   [0:0] icmp_ln137_fu_880_p2;
reg   [0:0] icmp_ln137_reg_3892;
wire   [0:0] icmp_ln160_fu_906_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire   [35:0] ap_phi_reg_pp0_iter0_act_m_val_V_reg_426;
reg   [35:0] ap_phi_reg_pp0_iter1_act_m_val_V_reg_426;
wire   [63:0] zext_ln137_fu_886_p1;
reg   [15:0] accu_0_0_V_1_fu_194;
wire   [15:0] accu_0_0_V_fu_1821_p2;
reg   [15:0] accu_0_1_V_1_fu_198;
wire   [15:0] accu_0_1_V_fu_2399_p2;
reg   [15:0] accu_0_2_V_1_fu_202;
wire   [15:0] accu_0_2_V_fu_2977_p2;
reg   [15:0] accu_0_3_V_1_fu_206;
wire   [15:0] accu_0_3_V_fu_3555_p2;
reg   [31:0] tile_assign_fu_210;
wire   [31:0] tile_fu_894_p2;
wire   [31:0] select_ln173_1_fu_945_p3;
reg   [31:0] sf_1_fu_214;
wire   [31:0] sf_fu_900_p2;
reg   [35:0] inputBuf_31_V_fu_218;
reg   [35:0] inputBuf_31_V_1_fu_222;
reg   [35:0] inputBuf_31_V_2_fu_226;
reg   [35:0] inputBuf_31_V_3_fu_230;
reg   [35:0] inputBuf_31_V_4_fu_234;
reg   [35:0] inputBuf_31_V_5_fu_238;
reg   [35:0] inputBuf_31_V_6_fu_242;
reg   [35:0] inputBuf_31_V_7_fu_246;
reg   [35:0] inputBuf_31_V_8_fu_250;
reg   [35:0] inputBuf_31_V_9_fu_254;
reg   [35:0] inputBuf_31_V_10_fu_258;
reg   [35:0] inputBuf_31_V_11_fu_262;
reg   [35:0] inputBuf_31_V_12_fu_266;
reg   [35:0] inputBuf_31_V_13_fu_270;
reg   [35:0] inputBuf_31_V_14_fu_274;
reg   [35:0] inputBuf_31_V_15_fu_278;
reg   [35:0] inputBuf_31_V_16_fu_282;
reg   [35:0] inputBuf_31_V_17_fu_286;
reg   [35:0] inputBuf_31_V_18_fu_290;
reg   [35:0] inputBuf_31_V_19_fu_294;
reg   [35:0] inputBuf_31_V_20_fu_298;
reg   [35:0] inputBuf_31_V_21_fu_302;
reg   [35:0] inputBuf_31_V_22_fu_306;
reg   [35:0] inputBuf_31_V_23_fu_310;
reg   [35:0] inputBuf_31_V_24_fu_314;
reg   [35:0] inputBuf_31_V_25_fu_318;
reg   [35:0] inputBuf_31_V_26_fu_322;
reg   [35:0] inputBuf_31_V_27_fu_326;
reg   [35:0] inputBuf_31_V_28_fu_330;
reg   [35:0] inputBuf_31_V_29_fu_334;
reg   [35:0] inputBuf_31_V_30_fu_338;
reg   [35:0] inputBuf_31_V_31_fu_342;
reg   [31:0] nf_0_fu_346;
wire   [31:0] select_ln173_fu_937_p3;
reg    ap_block_pp0_stage0_01001;
wire   [4:0] inElem_V_1_fu_636_p33;
wire   [31:0] nf_fu_925_p2;
wire   [0:0] icmp_ln173_fu_931_p2;
wire  signed [1:0] wgt_M_instance_0_V_fu_1003_p1;
wire   [1:0] trunc_ln647_fu_1177_p1;
wire   [1:0] mul_ln1352_fu_1189_p0;
wire   [3:0] zext_ln215_fu_1185_p1;
wire  signed [3:0] mul_ln1352_fu_1189_p2;
wire  signed [1:0] wgt_M_instance_1_V_fu_1007_p4;
wire   [1:0] arg_V_read_assign_1_fu_1199_p4;
wire   [1:0] mul_ln1352_1_fu_1217_p0;
wire   [3:0] zext_ln215_1_fu_1213_p1;
wire  signed [3:0] mul_ln1352_1_fu_1217_p2;
wire  signed [1:0] wgt_M_instance_2_V_fu_1017_p4;
wire   [1:0] arg_V_read_assign_2_fu_1227_p4;
wire   [1:0] mul_ln1352_2_fu_1245_p0;
wire   [3:0] zext_ln215_2_fu_1241_p1;
wire  signed [3:0] mul_ln1352_2_fu_1245_p2;
wire  signed [1:0] wgt_M_instance_3_V_fu_1027_p4;
wire   [1:0] arg_V_read_assign_3_fu_1255_p4;
wire   [1:0] mul_ln1352_3_fu_1273_p0;
wire   [3:0] zext_ln215_3_fu_1269_p1;
wire  signed [3:0] mul_ln1352_3_fu_1273_p2;
wire  signed [1:0] wgt_M_instance_4_V_fu_1037_p4;
wire   [1:0] arg_V_read_assign_4_fu_1283_p4;
wire   [1:0] mul_ln1352_4_fu_1301_p0;
wire   [3:0] zext_ln215_4_fu_1297_p1;
wire  signed [3:0] mul_ln1352_4_fu_1301_p2;
wire  signed [1:0] wgt_M_instance_5_V_fu_1047_p4;
wire   [1:0] arg_V_read_assign_5_fu_1311_p4;
wire   [1:0] mul_ln1352_5_fu_1329_p0;
wire   [3:0] zext_ln215_5_fu_1325_p1;
wire  signed [3:0] mul_ln1352_5_fu_1329_p2;
wire  signed [1:0] wgt_M_instance_6_V_fu_1057_p4;
wire   [1:0] arg_V_read_assign_6_fu_1339_p4;
wire   [1:0] mul_ln1352_6_fu_1357_p0;
wire   [3:0] zext_ln215_6_fu_1353_p1;
wire  signed [3:0] mul_ln1352_6_fu_1357_p2;
wire  signed [1:0] wgt_M_instance_7_V_fu_1067_p4;
wire   [1:0] arg_V_read_assign_7_fu_1367_p4;
wire   [1:0] mul_ln1352_7_fu_1385_p0;
wire   [3:0] zext_ln215_7_fu_1381_p1;
wire  signed [3:0] mul_ln1352_7_fu_1385_p2;
wire  signed [1:0] wgt_M_instance_8_V_fu_1077_p4;
wire   [1:0] arg_V_read_assign_8_fu_1395_p4;
wire   [1:0] mul_ln1352_8_fu_1413_p0;
wire   [3:0] zext_ln215_8_fu_1409_p1;
wire  signed [3:0] mul_ln1352_8_fu_1413_p2;
wire  signed [1:0] wgt_M_instance_9_V_fu_1087_p4;
wire   [1:0] arg_V_read_assign_9_fu_1423_p4;
wire   [1:0] mul_ln1352_9_fu_1441_p0;
wire   [3:0] zext_ln215_9_fu_1437_p1;
wire  signed [3:0] mul_ln1352_9_fu_1441_p2;
wire  signed [1:0] wgt_M_instance_10_s_fu_1097_p4;
wire   [1:0] arg_V_read_assign_s_fu_1451_p4;
wire   [1:0] mul_ln1352_10_fu_1469_p0;
wire   [3:0] zext_ln215_10_fu_1465_p1;
wire  signed [3:0] mul_ln1352_10_fu_1469_p2;
wire  signed [1:0] wgt_M_instance_11_s_fu_1107_p4;
wire   [1:0] arg_V_read_assign_10_fu_1479_p4;
wire   [1:0] mul_ln1352_11_fu_1497_p0;
wire   [3:0] zext_ln215_11_fu_1493_p1;
wire  signed [3:0] mul_ln1352_11_fu_1497_p2;
wire  signed [1:0] wgt_M_instance_12_s_fu_1117_p4;
wire   [1:0] arg_V_read_assign_11_fu_1507_p4;
wire   [1:0] mul_ln1352_12_fu_1525_p0;
wire   [3:0] zext_ln215_12_fu_1521_p1;
wire  signed [3:0] mul_ln1352_12_fu_1525_p2;
wire  signed [1:0] wgt_M_instance_13_s_fu_1127_p4;
wire   [1:0] arg_V_read_assign_12_fu_1535_p4;
wire   [1:0] mul_ln1352_13_fu_1553_p0;
wire   [3:0] zext_ln215_13_fu_1549_p1;
wire  signed [3:0] mul_ln1352_13_fu_1553_p2;
wire  signed [1:0] wgt_M_instance_14_s_fu_1137_p4;
wire   [1:0] arg_V_read_assign_13_fu_1563_p4;
wire   [1:0] mul_ln1352_14_fu_1581_p0;
wire   [3:0] zext_ln215_14_fu_1577_p1;
wire  signed [3:0] mul_ln1352_14_fu_1581_p2;
wire  signed [1:0] wgt_M_instance_15_s_fu_1147_p4;
wire   [1:0] arg_V_read_assign_14_fu_1591_p4;
wire   [1:0] mul_ln1352_15_fu_1609_p0;
wire   [3:0] zext_ln215_15_fu_1605_p1;
wire  signed [3:0] mul_ln1352_15_fu_1609_p2;
wire  signed [1:0] wgt_M_instance_16_s_fu_1157_p4;
wire   [1:0] arg_V_read_assign_15_fu_1619_p4;
wire   [1:0] mul_ln1352_16_fu_1637_p0;
wire   [3:0] zext_ln215_16_fu_1633_p1;
wire  signed [3:0] mul_ln1352_16_fu_1637_p2;
wire  signed [1:0] wgt_M_instance_17_s_fu_1167_p4;
wire   [1:0] arg_V_read_assign_16_fu_1647_p4;
wire   [1:0] mul_ln1352_17_fu_1665_p0;
wire   [3:0] zext_ln215_17_fu_1661_p1;
wire  signed [3:0] mul_ln1352_17_fu_1665_p2;
wire  signed [15:0] sext_ln700_fu_1615_p1;
wire   [15:0] select_ln137_3_fu_996_p3;
wire  signed [4:0] sext_ln170_14_fu_1587_p1;
wire  signed [4:0] sext_ln170_15_fu_1643_p1;
wire   [4:0] add_ln700_1_fu_1681_p2;
wire   [15:0] add_ln700_fu_1675_p2;
wire  signed [15:0] sext_ln700_2_fu_1687_p1;
wire  signed [4:0] sext_ln170_12_fu_1531_p1;
wire  signed [4:0] sext_ln170_13_fu_1559_p1;
wire   [4:0] add_ln700_3_fu_1697_p2;
wire  signed [4:0] sext_ln170_11_fu_1503_p1;
wire  signed [4:0] sext_ln170_8_fu_1419_p1;
wire   [4:0] add_ln700_4_fu_1707_p2;
wire  signed [5:0] sext_ln170_9_fu_1447_p1;
wire  signed [5:0] sext_ln700_4_fu_1713_p1;
wire  signed [5:0] sext_ln700_3_fu_1703_p1;
wire   [5:0] add_ln700_5_fu_1717_p2;
wire   [5:0] add_ln700_6_fu_1723_p2;
wire   [15:0] add_ln700_2_fu_1691_p2;
wire  signed [15:0] sext_ln700_5_fu_1729_p1;
wire  signed [4:0] sext_ln170_fu_1195_p1;
wire  signed [4:0] sext_ln170_10_fu_1475_p1;
wire   [4:0] add_ln700_8_fu_1739_p2;
wire  signed [4:0] sext_ln170_4_fu_1307_p1;
wire  signed [4:0] sext_ln170_1_fu_1223_p1;
wire   [4:0] add_ln700_9_fu_1749_p2;
wire  signed [5:0] sext_ln170_2_fu_1251_p1;
wire  signed [5:0] sext_ln700_7_fu_1755_p1;
wire  signed [5:0] sext_ln700_6_fu_1745_p1;
wire   [5:0] add_ln700_10_fu_1759_p2;
wire   [5:0] add_ln700_11_fu_1765_p2;
wire  signed [4:0] sext_ln170_5_fu_1335_p1;
wire  signed [4:0] sext_ln170_3_fu_1279_p1;
wire   [4:0] add_ln700_12_fu_1775_p2;
wire  signed [4:0] sext_ln700_1_fu_1671_p1;
wire  signed [4:0] sext_ln170_6_fu_1363_p1;
wire   [4:0] add_ln700_13_fu_1785_p2;
wire  signed [5:0] sext_ln170_7_fu_1391_p1;
wire  signed [5:0] sext_ln700_10_fu_1791_p1;
wire  signed [5:0] sext_ln700_9_fu_1781_p1;
wire   [5:0] add_ln700_14_fu_1795_p2;
wire   [5:0] add_ln700_15_fu_1801_p2;
wire  signed [6:0] sext_ln700_8_fu_1771_p1;
wire  signed [6:0] sext_ln700_11_fu_1807_p1;
wire   [6:0] add_ln700_16_fu_1811_p2;
wire   [15:0] add_ln700_7_fu_1733_p2;
wire  signed [15:0] sext_ln700_12_fu_1817_p1;
wire  signed [1:0] wgt_M_instance_0_V_1_fu_1827_p1;
wire   [1:0] mul_ln1352_18_fu_2005_p0;
wire  signed [3:0] mul_ln1352_18_fu_2005_p2;
wire  signed [1:0] wgt_M_instance_1_V_1_fu_1831_p4;
wire   [1:0] mul_ln1352_19_fu_2019_p0;
wire  signed [3:0] mul_ln1352_19_fu_2019_p2;
wire  signed [1:0] wgt_M_instance_2_V_1_fu_1841_p4;
wire   [1:0] mul_ln1352_20_fu_2033_p0;
wire  signed [3:0] mul_ln1352_20_fu_2033_p2;
wire  signed [1:0] wgt_M_instance_3_V_1_fu_1851_p4;
wire   [1:0] mul_ln1352_21_fu_2047_p0;
wire  signed [3:0] mul_ln1352_21_fu_2047_p2;
wire  signed [1:0] wgt_M_instance_4_V_1_fu_1861_p4;
wire   [1:0] mul_ln1352_22_fu_2061_p0;
wire  signed [3:0] mul_ln1352_22_fu_2061_p2;
wire  signed [1:0] wgt_M_instance_5_V_1_fu_1871_p4;
wire   [1:0] mul_ln1352_23_fu_2075_p0;
wire  signed [3:0] mul_ln1352_23_fu_2075_p2;
wire  signed [1:0] wgt_M_instance_6_V_1_fu_1881_p4;
wire   [1:0] mul_ln1352_24_fu_2089_p0;
wire  signed [3:0] mul_ln1352_24_fu_2089_p2;
wire  signed [1:0] wgt_M_instance_7_V_1_fu_1891_p4;
wire   [1:0] mul_ln1352_25_fu_2103_p0;
wire  signed [3:0] mul_ln1352_25_fu_2103_p2;
wire  signed [1:0] wgt_M_instance_8_V_1_fu_1901_p4;
wire   [1:0] mul_ln1352_26_fu_2117_p0;
wire  signed [3:0] mul_ln1352_26_fu_2117_p2;
wire  signed [1:0] wgt_M_instance_9_V_1_fu_1911_p4;
wire   [1:0] mul_ln1352_27_fu_2131_p0;
wire  signed [3:0] mul_ln1352_27_fu_2131_p2;
wire  signed [1:0] wgt_M_instance_10_1_fu_1921_p4;
wire   [1:0] mul_ln1352_28_fu_2145_p0;
wire  signed [3:0] mul_ln1352_28_fu_2145_p2;
wire  signed [1:0] wgt_M_instance_11_1_fu_1931_p4;
wire   [1:0] mul_ln1352_29_fu_2159_p0;
wire  signed [3:0] mul_ln1352_29_fu_2159_p2;
wire  signed [1:0] wgt_M_instance_12_1_fu_1941_p4;
wire   [1:0] mul_ln1352_30_fu_2173_p0;
wire  signed [3:0] mul_ln1352_30_fu_2173_p2;
wire  signed [1:0] wgt_M_instance_13_1_fu_1951_p4;
wire   [1:0] mul_ln1352_31_fu_2187_p0;
wire  signed [3:0] mul_ln1352_31_fu_2187_p2;
wire  signed [1:0] wgt_M_instance_14_1_fu_1961_p4;
wire   [1:0] mul_ln1352_32_fu_2201_p0;
wire  signed [3:0] mul_ln1352_32_fu_2201_p2;
wire  signed [1:0] wgt_M_instance_15_1_fu_1971_p4;
wire   [1:0] mul_ln1352_33_fu_2215_p0;
wire  signed [3:0] mul_ln1352_33_fu_2215_p2;
wire  signed [1:0] wgt_M_instance_16_1_fu_1981_p4;
wire   [1:0] mul_ln1352_34_fu_2229_p0;
wire  signed [3:0] mul_ln1352_34_fu_2229_p2;
wire  signed [1:0] wgt_M_instance_17_1_fu_1991_p4;
wire   [1:0] mul_ln1352_35_fu_2243_p0;
wire  signed [3:0] mul_ln1352_35_fu_2243_p2;
wire  signed [15:0] sext_ln700_13_fu_2221_p1;
wire   [15:0] select_ln137_2_fu_989_p3;
wire  signed [4:0] sext_ln170_30_fu_2207_p1;
wire  signed [4:0] sext_ln170_31_fu_2235_p1;
wire   [4:0] add_ln700_19_fu_2259_p2;
wire   [15:0] add_ln700_18_fu_2253_p2;
wire  signed [15:0] sext_ln700_15_fu_2265_p1;
wire  signed [4:0] sext_ln170_28_fu_2179_p1;
wire  signed [4:0] sext_ln170_29_fu_2193_p1;
wire   [4:0] add_ln700_21_fu_2275_p2;
wire  signed [4:0] sext_ln170_27_fu_2165_p1;
wire  signed [4:0] sext_ln170_24_fu_2123_p1;
wire   [4:0] add_ln700_22_fu_2285_p2;
wire  signed [5:0] sext_ln170_25_fu_2137_p1;
wire  signed [5:0] sext_ln700_17_fu_2291_p1;
wire  signed [5:0] sext_ln700_16_fu_2281_p1;
wire   [5:0] add_ln700_23_fu_2295_p2;
wire   [5:0] add_ln700_24_fu_2301_p2;
wire   [15:0] add_ln700_20_fu_2269_p2;
wire  signed [15:0] sext_ln700_18_fu_2307_p1;
wire  signed [4:0] sext_ln170_16_fu_2011_p1;
wire  signed [4:0] sext_ln170_26_fu_2151_p1;
wire   [4:0] add_ln700_26_fu_2317_p2;
wire  signed [4:0] sext_ln170_20_fu_2067_p1;
wire  signed [4:0] sext_ln170_17_fu_2025_p1;
wire   [4:0] add_ln700_27_fu_2327_p2;
wire  signed [5:0] sext_ln170_18_fu_2039_p1;
wire  signed [5:0] sext_ln700_20_fu_2333_p1;
wire  signed [5:0] sext_ln700_19_fu_2323_p1;
wire   [5:0] add_ln700_28_fu_2337_p2;
wire   [5:0] add_ln700_29_fu_2343_p2;
wire  signed [4:0] sext_ln170_21_fu_2081_p1;
wire  signed [4:0] sext_ln170_19_fu_2053_p1;
wire   [4:0] add_ln700_30_fu_2353_p2;
wire  signed [4:0] sext_ln700_14_fu_2249_p1;
wire  signed [4:0] sext_ln170_22_fu_2095_p1;
wire   [4:0] add_ln700_31_fu_2363_p2;
wire  signed [5:0] sext_ln170_23_fu_2109_p1;
wire  signed [5:0] sext_ln700_23_fu_2369_p1;
wire  signed [5:0] sext_ln700_22_fu_2359_p1;
wire   [5:0] add_ln700_32_fu_2373_p2;
wire   [5:0] add_ln700_33_fu_2379_p2;
wire  signed [6:0] sext_ln700_21_fu_2349_p1;
wire  signed [6:0] sext_ln700_24_fu_2385_p1;
wire   [6:0] add_ln700_34_fu_2389_p2;
wire   [15:0] add_ln700_25_fu_2311_p2;
wire  signed [15:0] sext_ln700_25_fu_2395_p1;
wire  signed [1:0] wgt_M_instance_0_V_2_fu_2405_p1;
wire   [1:0] mul_ln1352_36_fu_2583_p0;
wire  signed [3:0] mul_ln1352_36_fu_2583_p2;
wire  signed [1:0] wgt_M_instance_1_V_2_fu_2409_p4;
wire   [1:0] mul_ln1352_37_fu_2597_p0;
wire  signed [3:0] mul_ln1352_37_fu_2597_p2;
wire  signed [1:0] wgt_M_instance_2_V_2_fu_2419_p4;
wire   [1:0] mul_ln1352_38_fu_2611_p0;
wire  signed [3:0] mul_ln1352_38_fu_2611_p2;
wire  signed [1:0] wgt_M_instance_3_V_2_fu_2429_p4;
wire   [1:0] mul_ln1352_39_fu_2625_p0;
wire  signed [3:0] mul_ln1352_39_fu_2625_p2;
wire  signed [1:0] wgt_M_instance_4_V_2_fu_2439_p4;
wire   [1:0] mul_ln1352_40_fu_2639_p0;
wire  signed [3:0] mul_ln1352_40_fu_2639_p2;
wire  signed [1:0] wgt_M_instance_5_V_2_fu_2449_p4;
wire   [1:0] mul_ln1352_41_fu_2653_p0;
wire  signed [3:0] mul_ln1352_41_fu_2653_p2;
wire  signed [1:0] wgt_M_instance_6_V_2_fu_2459_p4;
wire   [1:0] mul_ln1352_42_fu_2667_p0;
wire  signed [3:0] mul_ln1352_42_fu_2667_p2;
wire  signed [1:0] wgt_M_instance_7_V_2_fu_2469_p4;
wire   [1:0] mul_ln1352_43_fu_2681_p0;
wire  signed [3:0] mul_ln1352_43_fu_2681_p2;
wire  signed [1:0] wgt_M_instance_8_V_2_fu_2479_p4;
wire   [1:0] mul_ln1352_44_fu_2695_p0;
wire  signed [3:0] mul_ln1352_44_fu_2695_p2;
wire  signed [1:0] wgt_M_instance_9_V_2_fu_2489_p4;
wire   [1:0] mul_ln1352_45_fu_2709_p0;
wire  signed [3:0] mul_ln1352_45_fu_2709_p2;
wire  signed [1:0] wgt_M_instance_10_2_fu_2499_p4;
wire   [1:0] mul_ln1352_46_fu_2723_p0;
wire  signed [3:0] mul_ln1352_46_fu_2723_p2;
wire  signed [1:0] wgt_M_instance_11_2_fu_2509_p4;
wire   [1:0] mul_ln1352_47_fu_2737_p0;
wire  signed [3:0] mul_ln1352_47_fu_2737_p2;
wire  signed [1:0] wgt_M_instance_12_2_fu_2519_p4;
wire   [1:0] mul_ln1352_48_fu_2751_p0;
wire  signed [3:0] mul_ln1352_48_fu_2751_p2;
wire  signed [1:0] wgt_M_instance_13_2_fu_2529_p4;
wire   [1:0] mul_ln1352_49_fu_2765_p0;
wire  signed [3:0] mul_ln1352_49_fu_2765_p2;
wire  signed [1:0] wgt_M_instance_14_2_fu_2539_p4;
wire   [1:0] mul_ln1352_50_fu_2779_p0;
wire  signed [3:0] mul_ln1352_50_fu_2779_p2;
wire  signed [1:0] wgt_M_instance_15_2_fu_2549_p4;
wire   [1:0] mul_ln1352_51_fu_2793_p0;
wire  signed [3:0] mul_ln1352_51_fu_2793_p2;
wire  signed [1:0] wgt_M_instance_16_2_fu_2559_p4;
wire   [1:0] mul_ln1352_52_fu_2807_p0;
wire  signed [3:0] mul_ln1352_52_fu_2807_p2;
wire  signed [1:0] wgt_M_instance_17_2_fu_2569_p4;
wire   [1:0] mul_ln1352_53_fu_2821_p0;
wire  signed [3:0] mul_ln1352_53_fu_2821_p2;
wire  signed [15:0] sext_ln700_26_fu_2799_p1;
wire   [15:0] select_ln137_1_fu_982_p3;
wire  signed [4:0] sext_ln170_46_fu_2785_p1;
wire  signed [4:0] sext_ln170_47_fu_2813_p1;
wire   [4:0] add_ln700_37_fu_2837_p2;
wire   [15:0] add_ln700_36_fu_2831_p2;
wire  signed [15:0] sext_ln700_28_fu_2843_p1;
wire  signed [4:0] sext_ln170_44_fu_2757_p1;
wire  signed [4:0] sext_ln170_45_fu_2771_p1;
wire   [4:0] add_ln700_39_fu_2853_p2;
wire  signed [4:0] sext_ln170_43_fu_2743_p1;
wire  signed [4:0] sext_ln170_40_fu_2701_p1;
wire   [4:0] add_ln700_40_fu_2863_p2;
wire  signed [5:0] sext_ln170_41_fu_2715_p1;
wire  signed [5:0] sext_ln700_30_fu_2869_p1;
wire  signed [5:0] sext_ln700_29_fu_2859_p1;
wire   [5:0] add_ln700_41_fu_2873_p2;
wire   [5:0] add_ln700_42_fu_2879_p2;
wire   [15:0] add_ln700_38_fu_2847_p2;
wire  signed [15:0] sext_ln700_31_fu_2885_p1;
wire  signed [4:0] sext_ln170_32_fu_2589_p1;
wire  signed [4:0] sext_ln170_42_fu_2729_p1;
wire   [4:0] add_ln700_44_fu_2895_p2;
wire  signed [4:0] sext_ln170_36_fu_2645_p1;
wire  signed [4:0] sext_ln170_33_fu_2603_p1;
wire   [4:0] add_ln700_45_fu_2905_p2;
wire  signed [5:0] sext_ln170_34_fu_2617_p1;
wire  signed [5:0] sext_ln700_33_fu_2911_p1;
wire  signed [5:0] sext_ln700_32_fu_2901_p1;
wire   [5:0] add_ln700_46_fu_2915_p2;
wire   [5:0] add_ln700_47_fu_2921_p2;
wire  signed [4:0] sext_ln170_37_fu_2659_p1;
wire  signed [4:0] sext_ln170_35_fu_2631_p1;
wire   [4:0] add_ln700_48_fu_2931_p2;
wire  signed [4:0] sext_ln700_27_fu_2827_p1;
wire  signed [4:0] sext_ln170_38_fu_2673_p1;
wire   [4:0] add_ln700_49_fu_2941_p2;
wire  signed [5:0] sext_ln170_39_fu_2687_p1;
wire  signed [5:0] sext_ln700_36_fu_2947_p1;
wire  signed [5:0] sext_ln700_35_fu_2937_p1;
wire   [5:0] add_ln700_50_fu_2951_p2;
wire   [5:0] add_ln700_51_fu_2957_p2;
wire  signed [6:0] sext_ln700_34_fu_2927_p1;
wire  signed [6:0] sext_ln700_37_fu_2963_p1;
wire   [6:0] add_ln700_52_fu_2967_p2;
wire   [15:0] add_ln700_43_fu_2889_p2;
wire  signed [15:0] sext_ln700_38_fu_2973_p1;
wire  signed [1:0] wgt_M_instance_0_V_3_fu_2983_p1;
wire   [1:0] mul_ln1352_54_fu_3161_p0;
wire  signed [3:0] mul_ln1352_54_fu_3161_p2;
wire  signed [1:0] wgt_M_instance_1_V_3_fu_2987_p4;
wire   [1:0] mul_ln1352_55_fu_3175_p0;
wire  signed [3:0] mul_ln1352_55_fu_3175_p2;
wire  signed [1:0] wgt_M_instance_2_V_3_fu_2997_p4;
wire   [1:0] mul_ln1352_56_fu_3189_p0;
wire  signed [3:0] mul_ln1352_56_fu_3189_p2;
wire  signed [1:0] wgt_M_instance_3_V_3_fu_3007_p4;
wire   [1:0] mul_ln1352_57_fu_3203_p0;
wire  signed [3:0] mul_ln1352_57_fu_3203_p2;
wire  signed [1:0] wgt_M_instance_4_V_3_fu_3017_p4;
wire   [1:0] mul_ln1352_58_fu_3217_p0;
wire  signed [3:0] mul_ln1352_58_fu_3217_p2;
wire  signed [1:0] wgt_M_instance_5_V_3_fu_3027_p4;
wire   [1:0] mul_ln1352_59_fu_3231_p0;
wire  signed [3:0] mul_ln1352_59_fu_3231_p2;
wire  signed [1:0] wgt_M_instance_6_V_3_fu_3037_p4;
wire   [1:0] mul_ln1352_60_fu_3245_p0;
wire  signed [3:0] mul_ln1352_60_fu_3245_p2;
wire  signed [1:0] wgt_M_instance_7_V_3_fu_3047_p4;
wire   [1:0] mul_ln1352_61_fu_3259_p0;
wire  signed [3:0] mul_ln1352_61_fu_3259_p2;
wire  signed [1:0] wgt_M_instance_8_V_3_fu_3057_p4;
wire   [1:0] mul_ln1352_62_fu_3273_p0;
wire  signed [3:0] mul_ln1352_62_fu_3273_p2;
wire  signed [1:0] wgt_M_instance_9_V_3_fu_3067_p4;
wire   [1:0] mul_ln1352_63_fu_3287_p0;
wire  signed [3:0] mul_ln1352_63_fu_3287_p2;
wire  signed [1:0] wgt_M_instance_10_3_fu_3077_p4;
wire   [1:0] mul_ln1352_64_fu_3301_p0;
wire  signed [3:0] mul_ln1352_64_fu_3301_p2;
wire  signed [1:0] wgt_M_instance_11_3_fu_3087_p4;
wire   [1:0] mul_ln1352_65_fu_3315_p0;
wire  signed [3:0] mul_ln1352_65_fu_3315_p2;
wire  signed [1:0] wgt_M_instance_12_3_fu_3097_p4;
wire   [1:0] mul_ln1352_66_fu_3329_p0;
wire  signed [3:0] mul_ln1352_66_fu_3329_p2;
wire  signed [1:0] wgt_M_instance_13_3_fu_3107_p4;
wire   [1:0] mul_ln1352_67_fu_3343_p0;
wire  signed [3:0] mul_ln1352_67_fu_3343_p2;
wire  signed [1:0] wgt_M_instance_14_3_fu_3117_p4;
wire   [1:0] mul_ln1352_68_fu_3357_p0;
wire  signed [3:0] mul_ln1352_68_fu_3357_p2;
wire  signed [1:0] wgt_M_instance_15_3_fu_3127_p4;
wire   [1:0] mul_ln1352_69_fu_3371_p0;
wire  signed [3:0] mul_ln1352_69_fu_3371_p2;
wire  signed [1:0] wgt_M_instance_16_3_fu_3137_p4;
wire   [1:0] mul_ln1352_70_fu_3385_p0;
wire  signed [3:0] mul_ln1352_70_fu_3385_p2;
wire  signed [1:0] wgt_M_instance_17_3_fu_3147_p4;
wire   [1:0] mul_ln1352_71_fu_3399_p0;
wire  signed [3:0] mul_ln1352_71_fu_3399_p2;
wire  signed [15:0] sext_ln700_39_fu_3377_p1;
wire   [15:0] select_ln137_fu_975_p3;
wire  signed [4:0] sext_ln170_62_fu_3363_p1;
wire  signed [4:0] sext_ln170_63_fu_3391_p1;
wire   [4:0] add_ln700_55_fu_3415_p2;
wire   [15:0] add_ln700_54_fu_3409_p2;
wire  signed [15:0] sext_ln700_41_fu_3421_p1;
wire  signed [4:0] sext_ln170_60_fu_3335_p1;
wire  signed [4:0] sext_ln170_61_fu_3349_p1;
wire   [4:0] add_ln700_57_fu_3431_p2;
wire  signed [4:0] sext_ln170_59_fu_3321_p1;
wire  signed [4:0] sext_ln170_56_fu_3279_p1;
wire   [4:0] add_ln700_58_fu_3441_p2;
wire  signed [5:0] sext_ln170_57_fu_3293_p1;
wire  signed [5:0] sext_ln700_43_fu_3447_p1;
wire  signed [5:0] sext_ln700_42_fu_3437_p1;
wire   [5:0] add_ln700_59_fu_3451_p2;
wire   [5:0] add_ln700_60_fu_3457_p2;
wire   [15:0] add_ln700_56_fu_3425_p2;
wire  signed [15:0] sext_ln700_44_fu_3463_p1;
wire  signed [4:0] sext_ln170_48_fu_3167_p1;
wire  signed [4:0] sext_ln170_58_fu_3307_p1;
wire   [4:0] add_ln700_62_fu_3473_p2;
wire  signed [4:0] sext_ln170_52_fu_3223_p1;
wire  signed [4:0] sext_ln170_49_fu_3181_p1;
wire   [4:0] add_ln700_63_fu_3483_p2;
wire  signed [5:0] sext_ln170_50_fu_3195_p1;
wire  signed [5:0] sext_ln700_46_fu_3489_p1;
wire  signed [5:0] sext_ln700_45_fu_3479_p1;
wire   [5:0] add_ln700_64_fu_3493_p2;
wire   [5:0] add_ln700_65_fu_3499_p2;
wire  signed [4:0] sext_ln170_53_fu_3237_p1;
wire  signed [4:0] sext_ln170_51_fu_3209_p1;
wire   [4:0] add_ln700_66_fu_3509_p2;
wire  signed [4:0] sext_ln700_40_fu_3405_p1;
wire  signed [4:0] sext_ln170_54_fu_3251_p1;
wire   [4:0] add_ln700_67_fu_3519_p2;
wire  signed [5:0] sext_ln170_55_fu_3265_p1;
wire  signed [5:0] sext_ln700_49_fu_3525_p1;
wire  signed [5:0] sext_ln700_48_fu_3515_p1;
wire   [5:0] add_ln700_68_fu_3529_p2;
wire   [5:0] add_ln700_69_fu_3535_p2;
wire  signed [6:0] sext_ln700_47_fu_3505_p1;
wire  signed [6:0] sext_ln700_50_fu_3541_p1;
wire   [6:0] add_ln700_70_fu_3545_p2;
wire   [15:0] add_ln700_61_fu_3467_p2;
wire  signed [15:0] sext_ln700_51_fu_3551_p1;
wire    ap_CS_fsm_state4;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

StreamingFCLayer_Batch_1_StreamingFCLayer_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 36 ),
    .din2_WIDTH( 36 ),
    .din3_WIDTH( 36 ),
    .din4_WIDTH( 36 ),
    .din5_WIDTH( 36 ),
    .din6_WIDTH( 36 ),
    .din7_WIDTH( 36 ),
    .din8_WIDTH( 36 ),
    .din9_WIDTH( 36 ),
    .din10_WIDTH( 36 ),
    .din11_WIDTH( 36 ),
    .din12_WIDTH( 36 ),
    .din13_WIDTH( 36 ),
    .din14_WIDTH( 36 ),
    .din15_WIDTH( 36 ),
    .din16_WIDTH( 36 ),
    .din17_WIDTH( 36 ),
    .din18_WIDTH( 36 ),
    .din19_WIDTH( 36 ),
    .din20_WIDTH( 36 ),
    .din21_WIDTH( 36 ),
    .din22_WIDTH( 36 ),
    .din23_WIDTH( 36 ),
    .din24_WIDTH( 36 ),
    .din25_WIDTH( 36 ),
    .din26_WIDTH( 36 ),
    .din27_WIDTH( 36 ),
    .din28_WIDTH( 36 ),
    .din29_WIDTH( 36 ),
    .din30_WIDTH( 36 ),
    .din31_WIDTH( 36 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 36 ))
StreamingFCLayer_bkb_U1(
    .din0(inputBuf_31_V_fu_218),
    .din1(inputBuf_31_V_1_fu_222),
    .din2(inputBuf_31_V_2_fu_226),
    .din3(inputBuf_31_V_3_fu_230),
    .din4(inputBuf_31_V_4_fu_234),
    .din5(inputBuf_31_V_5_fu_238),
    .din6(inputBuf_31_V_6_fu_242),
    .din7(inputBuf_31_V_7_fu_246),
    .din8(inputBuf_31_V_8_fu_250),
    .din9(inputBuf_31_V_9_fu_254),
    .din10(inputBuf_31_V_10_fu_258),
    .din11(inputBuf_31_V_11_fu_262),
    .din12(inputBuf_31_V_12_fu_266),
    .din13(inputBuf_31_V_13_fu_270),
    .din14(inputBuf_31_V_14_fu_274),
    .din15(inputBuf_31_V_15_fu_278),
    .din16(inputBuf_31_V_16_fu_282),
    .din17(inputBuf_31_V_17_fu_286),
    .din18(inputBuf_31_V_18_fu_290),
    .din19(inputBuf_31_V_19_fu_294),
    .din20(inputBuf_31_V_20_fu_298),
    .din21(inputBuf_31_V_21_fu_302),
    .din22(inputBuf_31_V_22_fu_306),
    .din23(inputBuf_31_V_23_fu_310),
    .din24(inputBuf_31_V_24_fu_314),
    .din25(inputBuf_31_V_25_fu_318),
    .din26(inputBuf_31_V_26_fu_322),
    .din27(inputBuf_31_V_27_fu_326),
    .din28(inputBuf_31_V_28_fu_330),
    .din29(inputBuf_31_V_29_fu_334),
    .din30(inputBuf_31_V_30_fu_338),
    .din31(inputBuf_31_V_31_fu_342),
    .din32(inElem_V_1_fu_636_p33),
    .dout(inElem_V_1_fu_636_p34)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U2(
    .din0(mul_ln1352_fu_1189_p0),
    .din1(wgt_M_instance_0_V_fu_1003_p1),
    .dout(mul_ln1352_fu_1189_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U3(
    .din0(mul_ln1352_1_fu_1217_p0),
    .din1(wgt_M_instance_1_V_fu_1007_p4),
    .dout(mul_ln1352_1_fu_1217_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U4(
    .din0(mul_ln1352_2_fu_1245_p0),
    .din1(wgt_M_instance_2_V_fu_1017_p4),
    .dout(mul_ln1352_2_fu_1245_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U5(
    .din0(mul_ln1352_3_fu_1273_p0),
    .din1(wgt_M_instance_3_V_fu_1027_p4),
    .dout(mul_ln1352_3_fu_1273_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U6(
    .din0(mul_ln1352_4_fu_1301_p0),
    .din1(wgt_M_instance_4_V_fu_1037_p4),
    .dout(mul_ln1352_4_fu_1301_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U7(
    .din0(mul_ln1352_5_fu_1329_p0),
    .din1(wgt_M_instance_5_V_fu_1047_p4),
    .dout(mul_ln1352_5_fu_1329_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U8(
    .din0(mul_ln1352_6_fu_1357_p0),
    .din1(wgt_M_instance_6_V_fu_1057_p4),
    .dout(mul_ln1352_6_fu_1357_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U9(
    .din0(mul_ln1352_7_fu_1385_p0),
    .din1(wgt_M_instance_7_V_fu_1067_p4),
    .dout(mul_ln1352_7_fu_1385_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U10(
    .din0(mul_ln1352_8_fu_1413_p0),
    .din1(wgt_M_instance_8_V_fu_1077_p4),
    .dout(mul_ln1352_8_fu_1413_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U11(
    .din0(mul_ln1352_9_fu_1441_p0),
    .din1(wgt_M_instance_9_V_fu_1087_p4),
    .dout(mul_ln1352_9_fu_1441_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U12(
    .din0(mul_ln1352_10_fu_1469_p0),
    .din1(wgt_M_instance_10_s_fu_1097_p4),
    .dout(mul_ln1352_10_fu_1469_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U13(
    .din0(mul_ln1352_11_fu_1497_p0),
    .din1(wgt_M_instance_11_s_fu_1107_p4),
    .dout(mul_ln1352_11_fu_1497_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U14(
    .din0(mul_ln1352_12_fu_1525_p0),
    .din1(wgt_M_instance_12_s_fu_1117_p4),
    .dout(mul_ln1352_12_fu_1525_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U15(
    .din0(mul_ln1352_13_fu_1553_p0),
    .din1(wgt_M_instance_13_s_fu_1127_p4),
    .dout(mul_ln1352_13_fu_1553_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U16(
    .din0(mul_ln1352_14_fu_1581_p0),
    .din1(wgt_M_instance_14_s_fu_1137_p4),
    .dout(mul_ln1352_14_fu_1581_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U17(
    .din0(mul_ln1352_15_fu_1609_p0),
    .din1(wgt_M_instance_15_s_fu_1147_p4),
    .dout(mul_ln1352_15_fu_1609_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U18(
    .din0(mul_ln1352_16_fu_1637_p0),
    .din1(wgt_M_instance_16_s_fu_1157_p4),
    .dout(mul_ln1352_16_fu_1637_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U19(
    .din0(mul_ln1352_17_fu_1665_p0),
    .din1(wgt_M_instance_17_s_fu_1167_p4),
    .dout(mul_ln1352_17_fu_1665_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U20(
    .din0(mul_ln1352_18_fu_2005_p0),
    .din1(wgt_M_instance_0_V_1_fu_1827_p1),
    .dout(mul_ln1352_18_fu_2005_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U21(
    .din0(mul_ln1352_19_fu_2019_p0),
    .din1(wgt_M_instance_1_V_1_fu_1831_p4),
    .dout(mul_ln1352_19_fu_2019_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U22(
    .din0(mul_ln1352_20_fu_2033_p0),
    .din1(wgt_M_instance_2_V_1_fu_1841_p4),
    .dout(mul_ln1352_20_fu_2033_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U23(
    .din0(mul_ln1352_21_fu_2047_p0),
    .din1(wgt_M_instance_3_V_1_fu_1851_p4),
    .dout(mul_ln1352_21_fu_2047_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U24(
    .din0(mul_ln1352_22_fu_2061_p0),
    .din1(wgt_M_instance_4_V_1_fu_1861_p4),
    .dout(mul_ln1352_22_fu_2061_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U25(
    .din0(mul_ln1352_23_fu_2075_p0),
    .din1(wgt_M_instance_5_V_1_fu_1871_p4),
    .dout(mul_ln1352_23_fu_2075_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U26(
    .din0(mul_ln1352_24_fu_2089_p0),
    .din1(wgt_M_instance_6_V_1_fu_1881_p4),
    .dout(mul_ln1352_24_fu_2089_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U27(
    .din0(mul_ln1352_25_fu_2103_p0),
    .din1(wgt_M_instance_7_V_1_fu_1891_p4),
    .dout(mul_ln1352_25_fu_2103_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U28(
    .din0(mul_ln1352_26_fu_2117_p0),
    .din1(wgt_M_instance_8_V_1_fu_1901_p4),
    .dout(mul_ln1352_26_fu_2117_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U29(
    .din0(mul_ln1352_27_fu_2131_p0),
    .din1(wgt_M_instance_9_V_1_fu_1911_p4),
    .dout(mul_ln1352_27_fu_2131_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U30(
    .din0(mul_ln1352_28_fu_2145_p0),
    .din1(wgt_M_instance_10_1_fu_1921_p4),
    .dout(mul_ln1352_28_fu_2145_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U31(
    .din0(mul_ln1352_29_fu_2159_p0),
    .din1(wgt_M_instance_11_1_fu_1931_p4),
    .dout(mul_ln1352_29_fu_2159_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U32(
    .din0(mul_ln1352_30_fu_2173_p0),
    .din1(wgt_M_instance_12_1_fu_1941_p4),
    .dout(mul_ln1352_30_fu_2173_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U33(
    .din0(mul_ln1352_31_fu_2187_p0),
    .din1(wgt_M_instance_13_1_fu_1951_p4),
    .dout(mul_ln1352_31_fu_2187_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U34(
    .din0(mul_ln1352_32_fu_2201_p0),
    .din1(wgt_M_instance_14_1_fu_1961_p4),
    .dout(mul_ln1352_32_fu_2201_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U35(
    .din0(mul_ln1352_33_fu_2215_p0),
    .din1(wgt_M_instance_15_1_fu_1971_p4),
    .dout(mul_ln1352_33_fu_2215_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U36(
    .din0(mul_ln1352_34_fu_2229_p0),
    .din1(wgt_M_instance_16_1_fu_1981_p4),
    .dout(mul_ln1352_34_fu_2229_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U37(
    .din0(mul_ln1352_35_fu_2243_p0),
    .din1(wgt_M_instance_17_1_fu_1991_p4),
    .dout(mul_ln1352_35_fu_2243_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U38(
    .din0(mul_ln1352_36_fu_2583_p0),
    .din1(wgt_M_instance_0_V_2_fu_2405_p1),
    .dout(mul_ln1352_36_fu_2583_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U39(
    .din0(mul_ln1352_37_fu_2597_p0),
    .din1(wgt_M_instance_1_V_2_fu_2409_p4),
    .dout(mul_ln1352_37_fu_2597_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U40(
    .din0(mul_ln1352_38_fu_2611_p0),
    .din1(wgt_M_instance_2_V_2_fu_2419_p4),
    .dout(mul_ln1352_38_fu_2611_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U41(
    .din0(mul_ln1352_39_fu_2625_p0),
    .din1(wgt_M_instance_3_V_2_fu_2429_p4),
    .dout(mul_ln1352_39_fu_2625_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U42(
    .din0(mul_ln1352_40_fu_2639_p0),
    .din1(wgt_M_instance_4_V_2_fu_2439_p4),
    .dout(mul_ln1352_40_fu_2639_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U43(
    .din0(mul_ln1352_41_fu_2653_p0),
    .din1(wgt_M_instance_5_V_2_fu_2449_p4),
    .dout(mul_ln1352_41_fu_2653_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U44(
    .din0(mul_ln1352_42_fu_2667_p0),
    .din1(wgt_M_instance_6_V_2_fu_2459_p4),
    .dout(mul_ln1352_42_fu_2667_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U45(
    .din0(mul_ln1352_43_fu_2681_p0),
    .din1(wgt_M_instance_7_V_2_fu_2469_p4),
    .dout(mul_ln1352_43_fu_2681_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U46(
    .din0(mul_ln1352_44_fu_2695_p0),
    .din1(wgt_M_instance_8_V_2_fu_2479_p4),
    .dout(mul_ln1352_44_fu_2695_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U47(
    .din0(mul_ln1352_45_fu_2709_p0),
    .din1(wgt_M_instance_9_V_2_fu_2489_p4),
    .dout(mul_ln1352_45_fu_2709_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U48(
    .din0(mul_ln1352_46_fu_2723_p0),
    .din1(wgt_M_instance_10_2_fu_2499_p4),
    .dout(mul_ln1352_46_fu_2723_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U49(
    .din0(mul_ln1352_47_fu_2737_p0),
    .din1(wgt_M_instance_11_2_fu_2509_p4),
    .dout(mul_ln1352_47_fu_2737_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U50(
    .din0(mul_ln1352_48_fu_2751_p0),
    .din1(wgt_M_instance_12_2_fu_2519_p4),
    .dout(mul_ln1352_48_fu_2751_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U51(
    .din0(mul_ln1352_49_fu_2765_p0),
    .din1(wgt_M_instance_13_2_fu_2529_p4),
    .dout(mul_ln1352_49_fu_2765_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U52(
    .din0(mul_ln1352_50_fu_2779_p0),
    .din1(wgt_M_instance_14_2_fu_2539_p4),
    .dout(mul_ln1352_50_fu_2779_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U53(
    .din0(mul_ln1352_51_fu_2793_p0),
    .din1(wgt_M_instance_15_2_fu_2549_p4),
    .dout(mul_ln1352_51_fu_2793_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U54(
    .din0(mul_ln1352_52_fu_2807_p0),
    .din1(wgt_M_instance_16_2_fu_2559_p4),
    .dout(mul_ln1352_52_fu_2807_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U55(
    .din0(mul_ln1352_53_fu_2821_p0),
    .din1(wgt_M_instance_17_2_fu_2569_p4),
    .dout(mul_ln1352_53_fu_2821_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U56(
    .din0(mul_ln1352_54_fu_3161_p0),
    .din1(wgt_M_instance_0_V_3_fu_2983_p1),
    .dout(mul_ln1352_54_fu_3161_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U57(
    .din0(mul_ln1352_55_fu_3175_p0),
    .din1(wgt_M_instance_1_V_3_fu_2987_p4),
    .dout(mul_ln1352_55_fu_3175_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U58(
    .din0(mul_ln1352_56_fu_3189_p0),
    .din1(wgt_M_instance_2_V_3_fu_2997_p4),
    .dout(mul_ln1352_56_fu_3189_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U59(
    .din0(mul_ln1352_57_fu_3203_p0),
    .din1(wgt_M_instance_3_V_3_fu_3007_p4),
    .dout(mul_ln1352_57_fu_3203_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U60(
    .din0(mul_ln1352_58_fu_3217_p0),
    .din1(wgt_M_instance_4_V_3_fu_3017_p4),
    .dout(mul_ln1352_58_fu_3217_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U61(
    .din0(mul_ln1352_59_fu_3231_p0),
    .din1(wgt_M_instance_5_V_3_fu_3027_p4),
    .dout(mul_ln1352_59_fu_3231_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U62(
    .din0(mul_ln1352_60_fu_3245_p0),
    .din1(wgt_M_instance_6_V_3_fu_3037_p4),
    .dout(mul_ln1352_60_fu_3245_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U63(
    .din0(mul_ln1352_61_fu_3259_p0),
    .din1(wgt_M_instance_7_V_3_fu_3047_p4),
    .dout(mul_ln1352_61_fu_3259_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U64(
    .din0(mul_ln1352_62_fu_3273_p0),
    .din1(wgt_M_instance_8_V_3_fu_3057_p4),
    .dout(mul_ln1352_62_fu_3273_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U65(
    .din0(mul_ln1352_63_fu_3287_p0),
    .din1(wgt_M_instance_9_V_3_fu_3067_p4),
    .dout(mul_ln1352_63_fu_3287_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U66(
    .din0(mul_ln1352_64_fu_3301_p0),
    .din1(wgt_M_instance_10_3_fu_3077_p4),
    .dout(mul_ln1352_64_fu_3301_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U67(
    .din0(mul_ln1352_65_fu_3315_p0),
    .din1(wgt_M_instance_11_3_fu_3087_p4),
    .dout(mul_ln1352_65_fu_3315_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U68(
    .din0(mul_ln1352_66_fu_3329_p0),
    .din1(wgt_M_instance_12_3_fu_3097_p4),
    .dout(mul_ln1352_66_fu_3329_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U69(
    .din0(mul_ln1352_67_fu_3343_p0),
    .din1(wgt_M_instance_13_3_fu_3107_p4),
    .dout(mul_ln1352_67_fu_3343_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U70(
    .din0(mul_ln1352_68_fu_3357_p0),
    .din1(wgt_M_instance_14_3_fu_3117_p4),
    .dout(mul_ln1352_68_fu_3357_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U71(
    .din0(mul_ln1352_69_fu_3371_p0),
    .din1(wgt_M_instance_15_3_fu_3127_p4),
    .dout(mul_ln1352_69_fu_3371_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U72(
    .din0(mul_ln1352_70_fu_3385_p0),
    .din1(wgt_M_instance_16_3_fu_3137_p4),
    .dout(mul_ln1352_70_fu_3385_p2)
);

StreamingFCLayer_Batch_1_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U73(
    .din0(mul_ln1352_71_fu_3399_p0),
    .din1(wgt_M_instance_17_3_fu_3147_p4),
    .dout(mul_ln1352_71_fu_3399_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd0) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_act_m_val_V_reg_426 <= inElem_V_1_fu_636_p34;
    end else if ((((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_act_m_val_V_reg_426 <= inputBuf_0_V_fu_706_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_act_m_val_V_reg_426 <= ap_phi_reg_pp0_iter0_act_m_val_V_reg_426;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_0_reg_415 <= i_fu_518_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_415 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln160_fu_906_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        nf_0_fu_346 <= select_ln173_fu_937_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        nf_0_fu_346 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln160_fu_906_p2 == 1'd0) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sf_1_fu_214 <= sf_fu_900_p2;
    end else if ((((icmp_ln160_fu_906_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sf_1_fu_214 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln160_fu_906_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tile_assign_fu_210 <= select_ln173_1_fu_945_p3;
    end else if (((icmp_ln160_fu_906_p2 == 1'd0) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tile_assign_fu_210 <= tile_fu_894_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        tile_assign_fu_210 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        accu_0_0_V_1_fu_194 <= accu_0_0_V_fu_1821_p2;
        accu_0_1_V_1_fu_198 <= accu_0_1_V_fu_2399_p2;
        accu_0_2_V_1_fu_202 <= accu_0_2_V_fu_2977_p2;
        accu_0_3_V_1_fu_206 <= accu_0_3_V_fu_3555_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln122_fu_512_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln137_reg_3892 <= icmp_ln137_fu_880_p2;
        icmp_ln160_reg_3920 <= icmp_ln160_fu_906_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_31_V_10_fu_258 <= inputBuf_0_V_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_31_V_11_fu_262 <= inputBuf_0_V_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_31_V_12_fu_266 <= inputBuf_0_V_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_31_V_13_fu_270 <= inputBuf_0_V_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_31_V_14_fu_274 <= inputBuf_0_V_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_31_V_15_fu_278 <= inputBuf_0_V_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_31_V_16_fu_282 <= inputBuf_0_V_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_31_V_17_fu_286 <= inputBuf_0_V_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_31_V_18_fu_290 <= inputBuf_0_V_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_31_V_19_fu_294 <= inputBuf_0_V_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_31_V_1_fu_222 <= inputBuf_0_V_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_31_V_20_fu_298 <= inputBuf_0_V_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_31_V_21_fu_302 <= inputBuf_0_V_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_31_V_22_fu_306 <= inputBuf_0_V_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_31_V_23_fu_310 <= inputBuf_0_V_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_31_V_24_fu_314 <= inputBuf_0_V_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_31_V_25_fu_318 <= inputBuf_0_V_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_31_V_26_fu_322 <= inputBuf_0_V_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_31_V_27_fu_326 <= inputBuf_0_V_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_31_V_28_fu_330 <= inputBuf_0_V_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_31_V_29_fu_334 <= inputBuf_0_V_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_31_V_2_fu_226 <= inputBuf_0_V_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_31_V_30_fu_338 <= inputBuf_0_V_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_31_V_31_fu_342 <= inputBuf_0_V_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_31_V_3_fu_230 <= inputBuf_0_V_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_31_V_4_fu_234 <= inputBuf_0_V_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_31_V_5_fu_238 <= inputBuf_0_V_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_31_V_6_fu_242 <= inputBuf_0_V_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_31_V_7_fu_246 <= inputBuf_0_V_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_31_V_8_fu_250 <= inputBuf_0_V_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_31_V_9_fu_254 <= inputBuf_0_V_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_710_p1 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_31_V_fu_218 <= inputBuf_0_V_fu_706_p1;
    end
end

always @ (*) begin
    if ((icmp_ln122_fu_512_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_V_V_TDATA_blk_n = in_V_V_TVALID;
    end else begin
        in_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op96_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_V_V_TREADY = 1'b1;
    end else begin
        in_V_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln160_reg_3920 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_V_V_TDATA_blk_n = out_V_V_TREADY;
    end else begin
        out_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln160_reg_3920 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_V_V_TVALID = 1'b1;
    end else begin
        out_V_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_m_weights_0_V_ce0 = 1'b1;
    end else begin
        weights_m_weights_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_m_weights_1_V_ce0 = 1'b1;
    end else begin
        weights_m_weights_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_m_weights_2_V_ce0 = 1'b1;
    end else begin
        weights_m_weights_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_m_weights_3_V_ce0 = 1'b1;
    end else begin
        weights_m_weights_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((icmp_ln122_fu_512_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((icmp_ln122_fu_512_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign accu_0_0_V_fu_1821_p2 = ($signed(add_ln700_7_fu_1733_p2) + $signed(sext_ln700_12_fu_1817_p1));

assign accu_0_1_V_fu_2399_p2 = ($signed(add_ln700_25_fu_2311_p2) + $signed(sext_ln700_25_fu_2395_p1));

assign accu_0_2_V_fu_2977_p2 = ($signed(add_ln700_43_fu_2889_p2) + $signed(sext_ln700_38_fu_2973_p1));

assign accu_0_3_V_fu_3555_p2 = ($signed(add_ln700_61_fu_3467_p2) + $signed(sext_ln700_51_fu_3551_p1));

assign add_ln700_10_fu_1759_p2 = ($signed(sext_ln170_2_fu_1251_p1) + $signed(sext_ln700_7_fu_1755_p1));

assign add_ln700_11_fu_1765_p2 = ($signed(sext_ln700_6_fu_1745_p1) + $signed(add_ln700_10_fu_1759_p2));

assign add_ln700_12_fu_1775_p2 = ($signed(sext_ln170_5_fu_1335_p1) + $signed(sext_ln170_3_fu_1279_p1));

assign add_ln700_13_fu_1785_p2 = ($signed(sext_ln700_1_fu_1671_p1) + $signed(sext_ln170_6_fu_1363_p1));

assign add_ln700_14_fu_1795_p2 = ($signed(sext_ln170_7_fu_1391_p1) + $signed(sext_ln700_10_fu_1791_p1));

assign add_ln700_15_fu_1801_p2 = ($signed(sext_ln700_9_fu_1781_p1) + $signed(add_ln700_14_fu_1795_p2));

assign add_ln700_16_fu_1811_p2 = ($signed(sext_ln700_8_fu_1771_p1) + $signed(sext_ln700_11_fu_1807_p1));

assign add_ln700_18_fu_2253_p2 = ($signed(sext_ln700_13_fu_2221_p1) + $signed(select_ln137_2_fu_989_p3));

assign add_ln700_19_fu_2259_p2 = ($signed(sext_ln170_30_fu_2207_p1) + $signed(sext_ln170_31_fu_2235_p1));

assign add_ln700_1_fu_1681_p2 = ($signed(sext_ln170_14_fu_1587_p1) + $signed(sext_ln170_15_fu_1643_p1));

assign add_ln700_20_fu_2269_p2 = ($signed(add_ln700_18_fu_2253_p2) + $signed(sext_ln700_15_fu_2265_p1));

assign add_ln700_21_fu_2275_p2 = ($signed(sext_ln170_28_fu_2179_p1) + $signed(sext_ln170_29_fu_2193_p1));

assign add_ln700_22_fu_2285_p2 = ($signed(sext_ln170_27_fu_2165_p1) + $signed(sext_ln170_24_fu_2123_p1));

assign add_ln700_23_fu_2295_p2 = ($signed(sext_ln170_25_fu_2137_p1) + $signed(sext_ln700_17_fu_2291_p1));

assign add_ln700_24_fu_2301_p2 = ($signed(sext_ln700_16_fu_2281_p1) + $signed(add_ln700_23_fu_2295_p2));

assign add_ln700_25_fu_2311_p2 = ($signed(add_ln700_20_fu_2269_p2) + $signed(sext_ln700_18_fu_2307_p1));

assign add_ln700_26_fu_2317_p2 = ($signed(sext_ln170_16_fu_2011_p1) + $signed(sext_ln170_26_fu_2151_p1));

assign add_ln700_27_fu_2327_p2 = ($signed(sext_ln170_20_fu_2067_p1) + $signed(sext_ln170_17_fu_2025_p1));

assign add_ln700_28_fu_2337_p2 = ($signed(sext_ln170_18_fu_2039_p1) + $signed(sext_ln700_20_fu_2333_p1));

assign add_ln700_29_fu_2343_p2 = ($signed(sext_ln700_19_fu_2323_p1) + $signed(add_ln700_28_fu_2337_p2));

assign add_ln700_2_fu_1691_p2 = ($signed(add_ln700_fu_1675_p2) + $signed(sext_ln700_2_fu_1687_p1));

assign add_ln700_30_fu_2353_p2 = ($signed(sext_ln170_21_fu_2081_p1) + $signed(sext_ln170_19_fu_2053_p1));

assign add_ln700_31_fu_2363_p2 = ($signed(sext_ln700_14_fu_2249_p1) + $signed(sext_ln170_22_fu_2095_p1));

assign add_ln700_32_fu_2373_p2 = ($signed(sext_ln170_23_fu_2109_p1) + $signed(sext_ln700_23_fu_2369_p1));

assign add_ln700_33_fu_2379_p2 = ($signed(sext_ln700_22_fu_2359_p1) + $signed(add_ln700_32_fu_2373_p2));

assign add_ln700_34_fu_2389_p2 = ($signed(sext_ln700_21_fu_2349_p1) + $signed(sext_ln700_24_fu_2385_p1));

assign add_ln700_36_fu_2831_p2 = ($signed(sext_ln700_26_fu_2799_p1) + $signed(select_ln137_1_fu_982_p3));

assign add_ln700_37_fu_2837_p2 = ($signed(sext_ln170_46_fu_2785_p1) + $signed(sext_ln170_47_fu_2813_p1));

assign add_ln700_38_fu_2847_p2 = ($signed(add_ln700_36_fu_2831_p2) + $signed(sext_ln700_28_fu_2843_p1));

assign add_ln700_39_fu_2853_p2 = ($signed(sext_ln170_44_fu_2757_p1) + $signed(sext_ln170_45_fu_2771_p1));

assign add_ln700_3_fu_1697_p2 = ($signed(sext_ln170_12_fu_1531_p1) + $signed(sext_ln170_13_fu_1559_p1));

assign add_ln700_40_fu_2863_p2 = ($signed(sext_ln170_43_fu_2743_p1) + $signed(sext_ln170_40_fu_2701_p1));

assign add_ln700_41_fu_2873_p2 = ($signed(sext_ln170_41_fu_2715_p1) + $signed(sext_ln700_30_fu_2869_p1));

assign add_ln700_42_fu_2879_p2 = ($signed(sext_ln700_29_fu_2859_p1) + $signed(add_ln700_41_fu_2873_p2));

assign add_ln700_43_fu_2889_p2 = ($signed(add_ln700_38_fu_2847_p2) + $signed(sext_ln700_31_fu_2885_p1));

assign add_ln700_44_fu_2895_p2 = ($signed(sext_ln170_32_fu_2589_p1) + $signed(sext_ln170_42_fu_2729_p1));

assign add_ln700_45_fu_2905_p2 = ($signed(sext_ln170_36_fu_2645_p1) + $signed(sext_ln170_33_fu_2603_p1));

assign add_ln700_46_fu_2915_p2 = ($signed(sext_ln170_34_fu_2617_p1) + $signed(sext_ln700_33_fu_2911_p1));

assign add_ln700_47_fu_2921_p2 = ($signed(sext_ln700_32_fu_2901_p1) + $signed(add_ln700_46_fu_2915_p2));

assign add_ln700_48_fu_2931_p2 = ($signed(sext_ln170_37_fu_2659_p1) + $signed(sext_ln170_35_fu_2631_p1));

assign add_ln700_49_fu_2941_p2 = ($signed(sext_ln700_27_fu_2827_p1) + $signed(sext_ln170_38_fu_2673_p1));

assign add_ln700_4_fu_1707_p2 = ($signed(sext_ln170_11_fu_1503_p1) + $signed(sext_ln170_8_fu_1419_p1));

assign add_ln700_50_fu_2951_p2 = ($signed(sext_ln170_39_fu_2687_p1) + $signed(sext_ln700_36_fu_2947_p1));

assign add_ln700_51_fu_2957_p2 = ($signed(sext_ln700_35_fu_2937_p1) + $signed(add_ln700_50_fu_2951_p2));

assign add_ln700_52_fu_2967_p2 = ($signed(sext_ln700_34_fu_2927_p1) + $signed(sext_ln700_37_fu_2963_p1));

assign add_ln700_54_fu_3409_p2 = ($signed(sext_ln700_39_fu_3377_p1) + $signed(select_ln137_fu_975_p3));

assign add_ln700_55_fu_3415_p2 = ($signed(sext_ln170_62_fu_3363_p1) + $signed(sext_ln170_63_fu_3391_p1));

assign add_ln700_56_fu_3425_p2 = ($signed(add_ln700_54_fu_3409_p2) + $signed(sext_ln700_41_fu_3421_p1));

assign add_ln700_57_fu_3431_p2 = ($signed(sext_ln170_60_fu_3335_p1) + $signed(sext_ln170_61_fu_3349_p1));

assign add_ln700_58_fu_3441_p2 = ($signed(sext_ln170_59_fu_3321_p1) + $signed(sext_ln170_56_fu_3279_p1));

assign add_ln700_59_fu_3451_p2 = ($signed(sext_ln170_57_fu_3293_p1) + $signed(sext_ln700_43_fu_3447_p1));

assign add_ln700_5_fu_1717_p2 = ($signed(sext_ln170_9_fu_1447_p1) + $signed(sext_ln700_4_fu_1713_p1));

assign add_ln700_60_fu_3457_p2 = ($signed(sext_ln700_42_fu_3437_p1) + $signed(add_ln700_59_fu_3451_p2));

assign add_ln700_61_fu_3467_p2 = ($signed(add_ln700_56_fu_3425_p2) + $signed(sext_ln700_44_fu_3463_p1));

assign add_ln700_62_fu_3473_p2 = ($signed(sext_ln170_48_fu_3167_p1) + $signed(sext_ln170_58_fu_3307_p1));

assign add_ln700_63_fu_3483_p2 = ($signed(sext_ln170_52_fu_3223_p1) + $signed(sext_ln170_49_fu_3181_p1));

assign add_ln700_64_fu_3493_p2 = ($signed(sext_ln170_50_fu_3195_p1) + $signed(sext_ln700_46_fu_3489_p1));

assign add_ln700_65_fu_3499_p2 = ($signed(sext_ln700_45_fu_3479_p1) + $signed(add_ln700_64_fu_3493_p2));

assign add_ln700_66_fu_3509_p2 = ($signed(sext_ln170_53_fu_3237_p1) + $signed(sext_ln170_51_fu_3209_p1));

assign add_ln700_67_fu_3519_p2 = ($signed(sext_ln700_40_fu_3405_p1) + $signed(sext_ln170_54_fu_3251_p1));

assign add_ln700_68_fu_3529_p2 = ($signed(sext_ln170_55_fu_3265_p1) + $signed(sext_ln700_49_fu_3525_p1));

assign add_ln700_69_fu_3535_p2 = ($signed(sext_ln700_48_fu_3515_p1) + $signed(add_ln700_68_fu_3529_p2));

assign add_ln700_6_fu_1723_p2 = ($signed(sext_ln700_3_fu_1703_p1) + $signed(add_ln700_5_fu_1717_p2));

assign add_ln700_70_fu_3545_p2 = ($signed(sext_ln700_47_fu_3505_p1) + $signed(sext_ln700_50_fu_3541_p1));

assign add_ln700_7_fu_1733_p2 = ($signed(add_ln700_2_fu_1691_p2) + $signed(sext_ln700_5_fu_1729_p1));

assign add_ln700_8_fu_1739_p2 = ($signed(sext_ln170_fu_1195_p1) + $signed(sext_ln170_10_fu_1475_p1));

assign add_ln700_9_fu_1749_p2 = ($signed(sext_ln170_4_fu_1307_p1) + $signed(sext_ln170_1_fu_1223_p1));

assign add_ln700_fu_1675_p2 = ($signed(sext_ln700_fu_1615_p1) + $signed(select_ln137_3_fu_996_p3));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((in_V_V_TVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op96_read_state2 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_io)) | ((in_V_V_TVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op96_read_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_io)) | ((in_V_V_TVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op96_read_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = ((in_V_V_TVALID == 1'b0) & (ap_predicate_op96_read_state2 == 1'b1));
end

always @ (*) begin
    ap_block_state3_io = ((icmp_ln160_reg_3920 == 1'd1) & (out_V_V_TREADY == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_act_m_val_V_reg_426 = 'bx;

always @ (*) begin
    ap_predicate_op96_read_state2 = ((icmp_ln125_fu_527_p2 == 1'd1) & (icmp_ln122_fu_512_p2 == 1'd0));
end

assign arg_V_read_assign_10_fu_1479_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_426[23:22]}};

assign arg_V_read_assign_11_fu_1507_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_426[25:24]}};

assign arg_V_read_assign_12_fu_1535_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_426[27:26]}};

assign arg_V_read_assign_13_fu_1563_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_426[29:28]}};

assign arg_V_read_assign_14_fu_1591_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_426[31:30]}};

assign arg_V_read_assign_15_fu_1619_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_426[33:32]}};

assign arg_V_read_assign_16_fu_1647_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_426[35:34]}};

assign arg_V_read_assign_1_fu_1199_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_426[3:2]}};

assign arg_V_read_assign_2_fu_1227_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_426[5:4]}};

assign arg_V_read_assign_3_fu_1255_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_426[7:6]}};

assign arg_V_read_assign_4_fu_1283_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_426[9:8]}};

assign arg_V_read_assign_5_fu_1311_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_426[11:10]}};

assign arg_V_read_assign_6_fu_1339_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_426[13:12]}};

assign arg_V_read_assign_7_fu_1367_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_426[15:14]}};

assign arg_V_read_assign_8_fu_1395_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_426[17:16]}};

assign arg_V_read_assign_9_fu_1423_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_426[19:18]}};

assign arg_V_read_assign_s_fu_1451_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_426[21:20]}};

assign i_fu_518_p2 = (i_0_reg_415 + 13'd1);

assign icmp_ln122_fu_512_p2 = ((i_0_reg_415 == 13'd4608) ? 1'b1 : 1'b0);

assign icmp_ln125_fu_527_p2 = ((nf_0_fu_346 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln137_fu_880_p2 = ((sf_1_fu_214 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln160_fu_906_p2 = ((sf_fu_900_p2 == 32'd32) ? 1'b1 : 1'b0);

assign icmp_ln173_fu_931_p2 = ((nf_fu_925_p2 == 32'd16) ? 1'b1 : 1'b0);

assign inElem_V_1_fu_636_p33 = sf_1_fu_214[4:0];

assign inputBuf_0_V_fu_706_p1 = in_V_V_TDATA[35:0];

assign mul_ln1352_10_fu_1469_p0 = zext_ln215_10_fu_1465_p1;

assign mul_ln1352_11_fu_1497_p0 = zext_ln215_11_fu_1493_p1;

assign mul_ln1352_12_fu_1525_p0 = zext_ln215_12_fu_1521_p1;

assign mul_ln1352_13_fu_1553_p0 = zext_ln215_13_fu_1549_p1;

assign mul_ln1352_14_fu_1581_p0 = zext_ln215_14_fu_1577_p1;

assign mul_ln1352_15_fu_1609_p0 = zext_ln215_15_fu_1605_p1;

assign mul_ln1352_16_fu_1637_p0 = zext_ln215_16_fu_1633_p1;

assign mul_ln1352_17_fu_1665_p0 = zext_ln215_17_fu_1661_p1;

assign mul_ln1352_18_fu_2005_p0 = zext_ln215_fu_1185_p1;

assign mul_ln1352_19_fu_2019_p0 = zext_ln215_1_fu_1213_p1;

assign mul_ln1352_1_fu_1217_p0 = zext_ln215_1_fu_1213_p1;

assign mul_ln1352_20_fu_2033_p0 = zext_ln215_2_fu_1241_p1;

assign mul_ln1352_21_fu_2047_p0 = zext_ln215_3_fu_1269_p1;

assign mul_ln1352_22_fu_2061_p0 = zext_ln215_4_fu_1297_p1;

assign mul_ln1352_23_fu_2075_p0 = zext_ln215_5_fu_1325_p1;

assign mul_ln1352_24_fu_2089_p0 = zext_ln215_6_fu_1353_p1;

assign mul_ln1352_25_fu_2103_p0 = zext_ln215_7_fu_1381_p1;

assign mul_ln1352_26_fu_2117_p0 = zext_ln215_8_fu_1409_p1;

assign mul_ln1352_27_fu_2131_p0 = zext_ln215_9_fu_1437_p1;

assign mul_ln1352_28_fu_2145_p0 = zext_ln215_10_fu_1465_p1;

assign mul_ln1352_29_fu_2159_p0 = zext_ln215_11_fu_1493_p1;

assign mul_ln1352_2_fu_1245_p0 = zext_ln215_2_fu_1241_p1;

assign mul_ln1352_30_fu_2173_p0 = zext_ln215_12_fu_1521_p1;

assign mul_ln1352_31_fu_2187_p0 = zext_ln215_13_fu_1549_p1;

assign mul_ln1352_32_fu_2201_p0 = zext_ln215_14_fu_1577_p1;

assign mul_ln1352_33_fu_2215_p0 = zext_ln215_15_fu_1605_p1;

assign mul_ln1352_34_fu_2229_p0 = zext_ln215_16_fu_1633_p1;

assign mul_ln1352_35_fu_2243_p0 = zext_ln215_17_fu_1661_p1;

assign mul_ln1352_36_fu_2583_p0 = zext_ln215_fu_1185_p1;

assign mul_ln1352_37_fu_2597_p0 = zext_ln215_1_fu_1213_p1;

assign mul_ln1352_38_fu_2611_p0 = zext_ln215_2_fu_1241_p1;

assign mul_ln1352_39_fu_2625_p0 = zext_ln215_3_fu_1269_p1;

assign mul_ln1352_3_fu_1273_p0 = zext_ln215_3_fu_1269_p1;

assign mul_ln1352_40_fu_2639_p0 = zext_ln215_4_fu_1297_p1;

assign mul_ln1352_41_fu_2653_p0 = zext_ln215_5_fu_1325_p1;

assign mul_ln1352_42_fu_2667_p0 = zext_ln215_6_fu_1353_p1;

assign mul_ln1352_43_fu_2681_p0 = zext_ln215_7_fu_1381_p1;

assign mul_ln1352_44_fu_2695_p0 = zext_ln215_8_fu_1409_p1;

assign mul_ln1352_45_fu_2709_p0 = zext_ln215_9_fu_1437_p1;

assign mul_ln1352_46_fu_2723_p0 = zext_ln215_10_fu_1465_p1;

assign mul_ln1352_47_fu_2737_p0 = zext_ln215_11_fu_1493_p1;

assign mul_ln1352_48_fu_2751_p0 = zext_ln215_12_fu_1521_p1;

assign mul_ln1352_49_fu_2765_p0 = zext_ln215_13_fu_1549_p1;

assign mul_ln1352_4_fu_1301_p0 = zext_ln215_4_fu_1297_p1;

assign mul_ln1352_50_fu_2779_p0 = zext_ln215_14_fu_1577_p1;

assign mul_ln1352_51_fu_2793_p0 = zext_ln215_15_fu_1605_p1;

assign mul_ln1352_52_fu_2807_p0 = zext_ln215_16_fu_1633_p1;

assign mul_ln1352_53_fu_2821_p0 = zext_ln215_17_fu_1661_p1;

assign mul_ln1352_54_fu_3161_p0 = zext_ln215_fu_1185_p1;

assign mul_ln1352_55_fu_3175_p0 = zext_ln215_1_fu_1213_p1;

assign mul_ln1352_56_fu_3189_p0 = zext_ln215_2_fu_1241_p1;

assign mul_ln1352_57_fu_3203_p0 = zext_ln215_3_fu_1269_p1;

assign mul_ln1352_58_fu_3217_p0 = zext_ln215_4_fu_1297_p1;

assign mul_ln1352_59_fu_3231_p0 = zext_ln215_5_fu_1325_p1;

assign mul_ln1352_5_fu_1329_p0 = zext_ln215_5_fu_1325_p1;

assign mul_ln1352_60_fu_3245_p0 = zext_ln215_6_fu_1353_p1;

assign mul_ln1352_61_fu_3259_p0 = zext_ln215_7_fu_1381_p1;

assign mul_ln1352_62_fu_3273_p0 = zext_ln215_8_fu_1409_p1;

assign mul_ln1352_63_fu_3287_p0 = zext_ln215_9_fu_1437_p1;

assign mul_ln1352_64_fu_3301_p0 = zext_ln215_10_fu_1465_p1;

assign mul_ln1352_65_fu_3315_p0 = zext_ln215_11_fu_1493_p1;

assign mul_ln1352_66_fu_3329_p0 = zext_ln215_12_fu_1521_p1;

assign mul_ln1352_67_fu_3343_p0 = zext_ln215_13_fu_1549_p1;

assign mul_ln1352_68_fu_3357_p0 = zext_ln215_14_fu_1577_p1;

assign mul_ln1352_69_fu_3371_p0 = zext_ln215_15_fu_1605_p1;

assign mul_ln1352_6_fu_1357_p0 = zext_ln215_6_fu_1353_p1;

assign mul_ln1352_70_fu_3385_p0 = zext_ln215_16_fu_1633_p1;

assign mul_ln1352_71_fu_3399_p0 = zext_ln215_17_fu_1661_p1;

assign mul_ln1352_7_fu_1385_p0 = zext_ln215_7_fu_1381_p1;

assign mul_ln1352_8_fu_1413_p0 = zext_ln215_8_fu_1409_p1;

assign mul_ln1352_9_fu_1441_p0 = zext_ln215_9_fu_1437_p1;

assign mul_ln1352_fu_1189_p0 = zext_ln215_fu_1185_p1;

assign nf_fu_925_p2 = (nf_0_fu_346 + 32'd1);

assign out_V_V_TDATA = {{{{accu_0_3_V_fu_3555_p2}, {accu_0_2_V_fu_2977_p2}}, {accu_0_1_V_fu_2399_p2}}, {accu_0_0_V_fu_1821_p2}};

assign select_ln137_1_fu_982_p3 = ((icmp_ln137_reg_3892[0:0] === 1'b1) ? 16'd0 : accu_0_2_V_1_fu_202);

assign select_ln137_2_fu_989_p3 = ((icmp_ln137_reg_3892[0:0] === 1'b1) ? 16'd0 : accu_0_1_V_1_fu_198);

assign select_ln137_3_fu_996_p3 = ((icmp_ln137_reg_3892[0:0] === 1'b1) ? 16'd0 : accu_0_0_V_1_fu_194);

assign select_ln137_fu_975_p3 = ((icmp_ln137_reg_3892[0:0] === 1'b1) ? 16'd0 : accu_0_3_V_1_fu_206);

assign select_ln173_1_fu_945_p3 = ((icmp_ln173_fu_931_p2[0:0] === 1'b1) ? 32'd0 : tile_fu_894_p2);

assign select_ln173_fu_937_p3 = ((icmp_ln173_fu_931_p2[0:0] === 1'b1) ? 32'd0 : nf_fu_925_p2);

assign sext_ln170_10_fu_1475_p1 = mul_ln1352_10_fu_1469_p2;

assign sext_ln170_11_fu_1503_p1 = mul_ln1352_11_fu_1497_p2;

assign sext_ln170_12_fu_1531_p1 = mul_ln1352_12_fu_1525_p2;

assign sext_ln170_13_fu_1559_p1 = mul_ln1352_13_fu_1553_p2;

assign sext_ln170_14_fu_1587_p1 = mul_ln1352_14_fu_1581_p2;

assign sext_ln170_15_fu_1643_p1 = mul_ln1352_16_fu_1637_p2;

assign sext_ln170_16_fu_2011_p1 = mul_ln1352_18_fu_2005_p2;

assign sext_ln170_17_fu_2025_p1 = mul_ln1352_19_fu_2019_p2;

assign sext_ln170_18_fu_2039_p1 = mul_ln1352_20_fu_2033_p2;

assign sext_ln170_19_fu_2053_p1 = mul_ln1352_21_fu_2047_p2;

assign sext_ln170_1_fu_1223_p1 = mul_ln1352_1_fu_1217_p2;

assign sext_ln170_20_fu_2067_p1 = mul_ln1352_22_fu_2061_p2;

assign sext_ln170_21_fu_2081_p1 = mul_ln1352_23_fu_2075_p2;

assign sext_ln170_22_fu_2095_p1 = mul_ln1352_24_fu_2089_p2;

assign sext_ln170_23_fu_2109_p1 = mul_ln1352_25_fu_2103_p2;

assign sext_ln170_24_fu_2123_p1 = mul_ln1352_26_fu_2117_p2;

assign sext_ln170_25_fu_2137_p1 = mul_ln1352_27_fu_2131_p2;

assign sext_ln170_26_fu_2151_p1 = mul_ln1352_28_fu_2145_p2;

assign sext_ln170_27_fu_2165_p1 = mul_ln1352_29_fu_2159_p2;

assign sext_ln170_28_fu_2179_p1 = mul_ln1352_30_fu_2173_p2;

assign sext_ln170_29_fu_2193_p1 = mul_ln1352_31_fu_2187_p2;

assign sext_ln170_2_fu_1251_p1 = mul_ln1352_2_fu_1245_p2;

assign sext_ln170_30_fu_2207_p1 = mul_ln1352_32_fu_2201_p2;

assign sext_ln170_31_fu_2235_p1 = mul_ln1352_34_fu_2229_p2;

assign sext_ln170_32_fu_2589_p1 = mul_ln1352_36_fu_2583_p2;

assign sext_ln170_33_fu_2603_p1 = mul_ln1352_37_fu_2597_p2;

assign sext_ln170_34_fu_2617_p1 = mul_ln1352_38_fu_2611_p2;

assign sext_ln170_35_fu_2631_p1 = mul_ln1352_39_fu_2625_p2;

assign sext_ln170_36_fu_2645_p1 = mul_ln1352_40_fu_2639_p2;

assign sext_ln170_37_fu_2659_p1 = mul_ln1352_41_fu_2653_p2;

assign sext_ln170_38_fu_2673_p1 = mul_ln1352_42_fu_2667_p2;

assign sext_ln170_39_fu_2687_p1 = mul_ln1352_43_fu_2681_p2;

assign sext_ln170_3_fu_1279_p1 = mul_ln1352_3_fu_1273_p2;

assign sext_ln170_40_fu_2701_p1 = mul_ln1352_44_fu_2695_p2;

assign sext_ln170_41_fu_2715_p1 = mul_ln1352_45_fu_2709_p2;

assign sext_ln170_42_fu_2729_p1 = mul_ln1352_46_fu_2723_p2;

assign sext_ln170_43_fu_2743_p1 = mul_ln1352_47_fu_2737_p2;

assign sext_ln170_44_fu_2757_p1 = mul_ln1352_48_fu_2751_p2;

assign sext_ln170_45_fu_2771_p1 = mul_ln1352_49_fu_2765_p2;

assign sext_ln170_46_fu_2785_p1 = mul_ln1352_50_fu_2779_p2;

assign sext_ln170_47_fu_2813_p1 = mul_ln1352_52_fu_2807_p2;

assign sext_ln170_48_fu_3167_p1 = mul_ln1352_54_fu_3161_p2;

assign sext_ln170_49_fu_3181_p1 = mul_ln1352_55_fu_3175_p2;

assign sext_ln170_4_fu_1307_p1 = mul_ln1352_4_fu_1301_p2;

assign sext_ln170_50_fu_3195_p1 = mul_ln1352_56_fu_3189_p2;

assign sext_ln170_51_fu_3209_p1 = mul_ln1352_57_fu_3203_p2;

assign sext_ln170_52_fu_3223_p1 = mul_ln1352_58_fu_3217_p2;

assign sext_ln170_53_fu_3237_p1 = mul_ln1352_59_fu_3231_p2;

assign sext_ln170_54_fu_3251_p1 = mul_ln1352_60_fu_3245_p2;

assign sext_ln170_55_fu_3265_p1 = mul_ln1352_61_fu_3259_p2;

assign sext_ln170_56_fu_3279_p1 = mul_ln1352_62_fu_3273_p2;

assign sext_ln170_57_fu_3293_p1 = mul_ln1352_63_fu_3287_p2;

assign sext_ln170_58_fu_3307_p1 = mul_ln1352_64_fu_3301_p2;

assign sext_ln170_59_fu_3321_p1 = mul_ln1352_65_fu_3315_p2;

assign sext_ln170_5_fu_1335_p1 = mul_ln1352_5_fu_1329_p2;

assign sext_ln170_60_fu_3335_p1 = mul_ln1352_66_fu_3329_p2;

assign sext_ln170_61_fu_3349_p1 = mul_ln1352_67_fu_3343_p2;

assign sext_ln170_62_fu_3363_p1 = mul_ln1352_68_fu_3357_p2;

assign sext_ln170_63_fu_3391_p1 = mul_ln1352_70_fu_3385_p2;

assign sext_ln170_6_fu_1363_p1 = mul_ln1352_6_fu_1357_p2;

assign sext_ln170_7_fu_1391_p1 = mul_ln1352_7_fu_1385_p2;

assign sext_ln170_8_fu_1419_p1 = mul_ln1352_8_fu_1413_p2;

assign sext_ln170_9_fu_1447_p1 = mul_ln1352_9_fu_1441_p2;

assign sext_ln170_fu_1195_p1 = mul_ln1352_fu_1189_p2;

assign sext_ln700_10_fu_1791_p1 = $signed(add_ln700_13_fu_1785_p2);

assign sext_ln700_11_fu_1807_p1 = $signed(add_ln700_15_fu_1801_p2);

assign sext_ln700_12_fu_1817_p1 = $signed(add_ln700_16_fu_1811_p2);

assign sext_ln700_13_fu_2221_p1 = mul_ln1352_33_fu_2215_p2;

assign sext_ln700_14_fu_2249_p1 = mul_ln1352_35_fu_2243_p2;

assign sext_ln700_15_fu_2265_p1 = $signed(add_ln700_19_fu_2259_p2);

assign sext_ln700_16_fu_2281_p1 = $signed(add_ln700_21_fu_2275_p2);

assign sext_ln700_17_fu_2291_p1 = $signed(add_ln700_22_fu_2285_p2);

assign sext_ln700_18_fu_2307_p1 = $signed(add_ln700_24_fu_2301_p2);

assign sext_ln700_19_fu_2323_p1 = $signed(add_ln700_26_fu_2317_p2);

assign sext_ln700_1_fu_1671_p1 = mul_ln1352_17_fu_1665_p2;

assign sext_ln700_20_fu_2333_p1 = $signed(add_ln700_27_fu_2327_p2);

assign sext_ln700_21_fu_2349_p1 = $signed(add_ln700_29_fu_2343_p2);

assign sext_ln700_22_fu_2359_p1 = $signed(add_ln700_30_fu_2353_p2);

assign sext_ln700_23_fu_2369_p1 = $signed(add_ln700_31_fu_2363_p2);

assign sext_ln700_24_fu_2385_p1 = $signed(add_ln700_33_fu_2379_p2);

assign sext_ln700_25_fu_2395_p1 = $signed(add_ln700_34_fu_2389_p2);

assign sext_ln700_26_fu_2799_p1 = mul_ln1352_51_fu_2793_p2;

assign sext_ln700_27_fu_2827_p1 = mul_ln1352_53_fu_2821_p2;

assign sext_ln700_28_fu_2843_p1 = $signed(add_ln700_37_fu_2837_p2);

assign sext_ln700_29_fu_2859_p1 = $signed(add_ln700_39_fu_2853_p2);

assign sext_ln700_2_fu_1687_p1 = $signed(add_ln700_1_fu_1681_p2);

assign sext_ln700_30_fu_2869_p1 = $signed(add_ln700_40_fu_2863_p2);

assign sext_ln700_31_fu_2885_p1 = $signed(add_ln700_42_fu_2879_p2);

assign sext_ln700_32_fu_2901_p1 = $signed(add_ln700_44_fu_2895_p2);

assign sext_ln700_33_fu_2911_p1 = $signed(add_ln700_45_fu_2905_p2);

assign sext_ln700_34_fu_2927_p1 = $signed(add_ln700_47_fu_2921_p2);

assign sext_ln700_35_fu_2937_p1 = $signed(add_ln700_48_fu_2931_p2);

assign sext_ln700_36_fu_2947_p1 = $signed(add_ln700_49_fu_2941_p2);

assign sext_ln700_37_fu_2963_p1 = $signed(add_ln700_51_fu_2957_p2);

assign sext_ln700_38_fu_2973_p1 = $signed(add_ln700_52_fu_2967_p2);

assign sext_ln700_39_fu_3377_p1 = mul_ln1352_69_fu_3371_p2;

assign sext_ln700_3_fu_1703_p1 = $signed(add_ln700_3_fu_1697_p2);

assign sext_ln700_40_fu_3405_p1 = mul_ln1352_71_fu_3399_p2;

assign sext_ln700_41_fu_3421_p1 = $signed(add_ln700_55_fu_3415_p2);

assign sext_ln700_42_fu_3437_p1 = $signed(add_ln700_57_fu_3431_p2);

assign sext_ln700_43_fu_3447_p1 = $signed(add_ln700_58_fu_3441_p2);

assign sext_ln700_44_fu_3463_p1 = $signed(add_ln700_60_fu_3457_p2);

assign sext_ln700_45_fu_3479_p1 = $signed(add_ln700_62_fu_3473_p2);

assign sext_ln700_46_fu_3489_p1 = $signed(add_ln700_63_fu_3483_p2);

assign sext_ln700_47_fu_3505_p1 = $signed(add_ln700_65_fu_3499_p2);

assign sext_ln700_48_fu_3515_p1 = $signed(add_ln700_66_fu_3509_p2);

assign sext_ln700_49_fu_3525_p1 = $signed(add_ln700_67_fu_3519_p2);

assign sext_ln700_4_fu_1713_p1 = $signed(add_ln700_4_fu_1707_p2);

assign sext_ln700_50_fu_3541_p1 = $signed(add_ln700_69_fu_3535_p2);

assign sext_ln700_51_fu_3551_p1 = $signed(add_ln700_70_fu_3545_p2);

assign sext_ln700_5_fu_1729_p1 = $signed(add_ln700_6_fu_1723_p2);

assign sext_ln700_6_fu_1745_p1 = $signed(add_ln700_8_fu_1739_p2);

assign sext_ln700_7_fu_1755_p1 = $signed(add_ln700_9_fu_1749_p2);

assign sext_ln700_8_fu_1771_p1 = $signed(add_ln700_11_fu_1765_p2);

assign sext_ln700_9_fu_1781_p1 = $signed(add_ln700_12_fu_1775_p2);

assign sext_ln700_fu_1615_p1 = mul_ln1352_15_fu_1609_p2;

assign sf_fu_900_p2 = (32'd1 + sf_1_fu_214);

assign tile_fu_894_p2 = (32'd1 + tile_assign_fu_210);

assign trunc_ln321_fu_710_p1 = sf_1_fu_214[4:0];

assign trunc_ln647_fu_1177_p1 = ap_phi_reg_pp0_iter1_act_m_val_V_reg_426[1:0];

assign weights_m_weights_0_V_address0 = zext_ln137_fu_886_p1;

assign weights_m_weights_1_V_address0 = zext_ln137_fu_886_p1;

assign weights_m_weights_2_V_address0 = zext_ln137_fu_886_p1;

assign weights_m_weights_3_V_address0 = zext_ln137_fu_886_p1;

assign wgt_M_instance_0_V_1_fu_1827_p1 = weights_m_weights_1_V_q0[1:0];

assign wgt_M_instance_0_V_2_fu_2405_p1 = weights_m_weights_2_V_q0[1:0];

assign wgt_M_instance_0_V_3_fu_2983_p1 = weights_m_weights_3_V_q0[1:0];

assign wgt_M_instance_0_V_fu_1003_p1 = weights_m_weights_0_V_q0[1:0];

assign wgt_M_instance_10_1_fu_1921_p4 = {{weights_m_weights_1_V_q0[21:20]}};

assign wgt_M_instance_10_2_fu_2499_p4 = {{weights_m_weights_2_V_q0[21:20]}};

assign wgt_M_instance_10_3_fu_3077_p4 = {{weights_m_weights_3_V_q0[21:20]}};

assign wgt_M_instance_10_s_fu_1097_p4 = {{weights_m_weights_0_V_q0[21:20]}};

assign wgt_M_instance_11_1_fu_1931_p4 = {{weights_m_weights_1_V_q0[23:22]}};

assign wgt_M_instance_11_2_fu_2509_p4 = {{weights_m_weights_2_V_q0[23:22]}};

assign wgt_M_instance_11_3_fu_3087_p4 = {{weights_m_weights_3_V_q0[23:22]}};

assign wgt_M_instance_11_s_fu_1107_p4 = {{weights_m_weights_0_V_q0[23:22]}};

assign wgt_M_instance_12_1_fu_1941_p4 = {{weights_m_weights_1_V_q0[25:24]}};

assign wgt_M_instance_12_2_fu_2519_p4 = {{weights_m_weights_2_V_q0[25:24]}};

assign wgt_M_instance_12_3_fu_3097_p4 = {{weights_m_weights_3_V_q0[25:24]}};

assign wgt_M_instance_12_s_fu_1117_p4 = {{weights_m_weights_0_V_q0[25:24]}};

assign wgt_M_instance_13_1_fu_1951_p4 = {{weights_m_weights_1_V_q0[27:26]}};

assign wgt_M_instance_13_2_fu_2529_p4 = {{weights_m_weights_2_V_q0[27:26]}};

assign wgt_M_instance_13_3_fu_3107_p4 = {{weights_m_weights_3_V_q0[27:26]}};

assign wgt_M_instance_13_s_fu_1127_p4 = {{weights_m_weights_0_V_q0[27:26]}};

assign wgt_M_instance_14_1_fu_1961_p4 = {{weights_m_weights_1_V_q0[29:28]}};

assign wgt_M_instance_14_2_fu_2539_p4 = {{weights_m_weights_2_V_q0[29:28]}};

assign wgt_M_instance_14_3_fu_3117_p4 = {{weights_m_weights_3_V_q0[29:28]}};

assign wgt_M_instance_14_s_fu_1137_p4 = {{weights_m_weights_0_V_q0[29:28]}};

assign wgt_M_instance_15_1_fu_1971_p4 = {{weights_m_weights_1_V_q0[31:30]}};

assign wgt_M_instance_15_2_fu_2549_p4 = {{weights_m_weights_2_V_q0[31:30]}};

assign wgt_M_instance_15_3_fu_3127_p4 = {{weights_m_weights_3_V_q0[31:30]}};

assign wgt_M_instance_15_s_fu_1147_p4 = {{weights_m_weights_0_V_q0[31:30]}};

assign wgt_M_instance_16_1_fu_1981_p4 = {{weights_m_weights_1_V_q0[33:32]}};

assign wgt_M_instance_16_2_fu_2559_p4 = {{weights_m_weights_2_V_q0[33:32]}};

assign wgt_M_instance_16_3_fu_3137_p4 = {{weights_m_weights_3_V_q0[33:32]}};

assign wgt_M_instance_16_s_fu_1157_p4 = {{weights_m_weights_0_V_q0[33:32]}};

assign wgt_M_instance_17_1_fu_1991_p4 = {{weights_m_weights_1_V_q0[35:34]}};

assign wgt_M_instance_17_2_fu_2569_p4 = {{weights_m_weights_2_V_q0[35:34]}};

assign wgt_M_instance_17_3_fu_3147_p4 = {{weights_m_weights_3_V_q0[35:34]}};

assign wgt_M_instance_17_s_fu_1167_p4 = {{weights_m_weights_0_V_q0[35:34]}};

assign wgt_M_instance_1_V_1_fu_1831_p4 = {{weights_m_weights_1_V_q0[3:2]}};

assign wgt_M_instance_1_V_2_fu_2409_p4 = {{weights_m_weights_2_V_q0[3:2]}};

assign wgt_M_instance_1_V_3_fu_2987_p4 = {{weights_m_weights_3_V_q0[3:2]}};

assign wgt_M_instance_1_V_fu_1007_p4 = {{weights_m_weights_0_V_q0[3:2]}};

assign wgt_M_instance_2_V_1_fu_1841_p4 = {{weights_m_weights_1_V_q0[5:4]}};

assign wgt_M_instance_2_V_2_fu_2419_p4 = {{weights_m_weights_2_V_q0[5:4]}};

assign wgt_M_instance_2_V_3_fu_2997_p4 = {{weights_m_weights_3_V_q0[5:4]}};

assign wgt_M_instance_2_V_fu_1017_p4 = {{weights_m_weights_0_V_q0[5:4]}};

assign wgt_M_instance_3_V_1_fu_1851_p4 = {{weights_m_weights_1_V_q0[7:6]}};

assign wgt_M_instance_3_V_2_fu_2429_p4 = {{weights_m_weights_2_V_q0[7:6]}};

assign wgt_M_instance_3_V_3_fu_3007_p4 = {{weights_m_weights_3_V_q0[7:6]}};

assign wgt_M_instance_3_V_fu_1027_p4 = {{weights_m_weights_0_V_q0[7:6]}};

assign wgt_M_instance_4_V_1_fu_1861_p4 = {{weights_m_weights_1_V_q0[9:8]}};

assign wgt_M_instance_4_V_2_fu_2439_p4 = {{weights_m_weights_2_V_q0[9:8]}};

assign wgt_M_instance_4_V_3_fu_3017_p4 = {{weights_m_weights_3_V_q0[9:8]}};

assign wgt_M_instance_4_V_fu_1037_p4 = {{weights_m_weights_0_V_q0[9:8]}};

assign wgt_M_instance_5_V_1_fu_1871_p4 = {{weights_m_weights_1_V_q0[11:10]}};

assign wgt_M_instance_5_V_2_fu_2449_p4 = {{weights_m_weights_2_V_q0[11:10]}};

assign wgt_M_instance_5_V_3_fu_3027_p4 = {{weights_m_weights_3_V_q0[11:10]}};

assign wgt_M_instance_5_V_fu_1047_p4 = {{weights_m_weights_0_V_q0[11:10]}};

assign wgt_M_instance_6_V_1_fu_1881_p4 = {{weights_m_weights_1_V_q0[13:12]}};

assign wgt_M_instance_6_V_2_fu_2459_p4 = {{weights_m_weights_2_V_q0[13:12]}};

assign wgt_M_instance_6_V_3_fu_3037_p4 = {{weights_m_weights_3_V_q0[13:12]}};

assign wgt_M_instance_6_V_fu_1057_p4 = {{weights_m_weights_0_V_q0[13:12]}};

assign wgt_M_instance_7_V_1_fu_1891_p4 = {{weights_m_weights_1_V_q0[15:14]}};

assign wgt_M_instance_7_V_2_fu_2469_p4 = {{weights_m_weights_2_V_q0[15:14]}};

assign wgt_M_instance_7_V_3_fu_3047_p4 = {{weights_m_weights_3_V_q0[15:14]}};

assign wgt_M_instance_7_V_fu_1067_p4 = {{weights_m_weights_0_V_q0[15:14]}};

assign wgt_M_instance_8_V_1_fu_1901_p4 = {{weights_m_weights_1_V_q0[17:16]}};

assign wgt_M_instance_8_V_2_fu_2479_p4 = {{weights_m_weights_2_V_q0[17:16]}};

assign wgt_M_instance_8_V_3_fu_3057_p4 = {{weights_m_weights_3_V_q0[17:16]}};

assign wgt_M_instance_8_V_fu_1077_p4 = {{weights_m_weights_0_V_q0[17:16]}};

assign wgt_M_instance_9_V_1_fu_1911_p4 = {{weights_m_weights_1_V_q0[19:18]}};

assign wgt_M_instance_9_V_2_fu_2489_p4 = {{weights_m_weights_2_V_q0[19:18]}};

assign wgt_M_instance_9_V_3_fu_3067_p4 = {{weights_m_weights_3_V_q0[19:18]}};

assign wgt_M_instance_9_V_fu_1087_p4 = {{weights_m_weights_0_V_q0[19:18]}};

assign zext_ln137_fu_886_p1 = tile_assign_fu_210;

assign zext_ln215_10_fu_1465_p1 = arg_V_read_assign_s_fu_1451_p4;

assign zext_ln215_11_fu_1493_p1 = arg_V_read_assign_10_fu_1479_p4;

assign zext_ln215_12_fu_1521_p1 = arg_V_read_assign_11_fu_1507_p4;

assign zext_ln215_13_fu_1549_p1 = arg_V_read_assign_12_fu_1535_p4;

assign zext_ln215_14_fu_1577_p1 = arg_V_read_assign_13_fu_1563_p4;

assign zext_ln215_15_fu_1605_p1 = arg_V_read_assign_14_fu_1591_p4;

assign zext_ln215_16_fu_1633_p1 = arg_V_read_assign_15_fu_1619_p4;

assign zext_ln215_17_fu_1661_p1 = arg_V_read_assign_16_fu_1647_p4;

assign zext_ln215_1_fu_1213_p1 = arg_V_read_assign_1_fu_1199_p4;

assign zext_ln215_2_fu_1241_p1 = arg_V_read_assign_2_fu_1227_p4;

assign zext_ln215_3_fu_1269_p1 = arg_V_read_assign_3_fu_1255_p4;

assign zext_ln215_4_fu_1297_p1 = arg_V_read_assign_4_fu_1283_p4;

assign zext_ln215_5_fu_1325_p1 = arg_V_read_assign_5_fu_1311_p4;

assign zext_ln215_6_fu_1353_p1 = arg_V_read_assign_6_fu_1339_p4;

assign zext_ln215_7_fu_1381_p1 = arg_V_read_assign_7_fu_1367_p4;

assign zext_ln215_8_fu_1409_p1 = arg_V_read_assign_8_fu_1395_p4;

assign zext_ln215_9_fu_1437_p1 = arg_V_read_assign_9_fu_1423_p4;

assign zext_ln215_fu_1185_p1 = trunc_ln647_fu_1177_p1;

endmodule //StreamingFCLayer_Batch_1_Matrix_Vector_Activa
