[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  26104       tick       6045323       1960105       1924431       6045323 
      2  26104       tick       8594623       2857979       2838838       8594623 
      3  26104       tick       8567331       2852411       2826012       8567331 
      4  26104       tick       8600956       2860477       2842793       8600956 
      5  26104       tick       8603071       2860386       2842589       8603071 
      6  26104       tick       8573019       2853168       2830370       8573019 
      7  26104       tick       8601193       2859475       2841980       8601193 
      8  26104       tick       8562959       2849163       2822052       8562959 
      9  26104       tick       8595923       2858413       2841101       8595923 
     10  26104       tick       8597290       2859503       2843117       8597290 
     11  26104       tick       8573049       2853315       2831489       8573049 
     12  26104       tick       8590102       2857312       2838253       8590102 
     13  26104       tick       8588074       2857611       2837545       8588074 
     14  26104       tick       8586448       2856117       2836049       8586448 
     15  26104       tick       8591265       2857264       2839823       8591265 
     16  26104       tick       8577389       2854424       2832346       8577389 
     17  26104       tick       8583791       2855711       2834473       8583791 
     18  26104       tick       8586569       2855773       2831741       8586569 
     19  26104       tick       8573710       2852584       2830214       8573710 
     20  26104       tick       8597597       2858538       2839237       8597597 
     21  26104       exit       4487002       1491487       1481620       4487002 
