// Seed: 2661708306
module module_0 (
    input supply0 id_0,
    input wor id_1,
    input wand id_2,
    output supply0 id_3,
    input tri id_4,
    input supply1 id_5,
    input tri id_6,
    input supply1 id_7,
    output uwire id_8,
    output supply1 id_9,
    input uwire id_10,
    output wor id_11,
    output wire id_12,
    output uwire id_13
    , id_35,
    output supply0 id_14
    , id_36,
    output wire id_15,
    output wand id_16,
    input supply0 id_17,
    output uwire id_18,
    input wand id_19,
    output tri0 id_20,
    input tri0 id_21,
    output supply0 id_22,
    input wor id_23,
    input tri0 id_24,
    input tri id_25,
    input supply1 id_26,
    input tri0 id_27,
    input wor id_28,
    output tri1 id_29,
    output supply0 id_30,
    output tri0 id_31,
    output wand id_32,
    output wire id_33
);
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input wand id_2,
    input tri1 id_3,
    output wor id_4,
    input wor id_5,
    input wire id_6,
    input tri0 id_7,
    input tri1 id_8,
    input tri id_9,
    output uwire id_10,
    input wand id_11,
    input uwire id_12,
    input wand id_13,
    output tri1 id_14,
    input tri0 id_15,
    input supply1 id_16,
    output tri id_17
);
  module_0(
      id_15,
      id_16,
      id_6,
      id_4,
      id_2,
      id_13,
      id_6,
      id_7,
      id_17,
      id_17,
      id_5,
      id_4,
      id_14,
      id_10,
      id_10,
      id_4,
      id_4,
      id_1,
      id_4,
      id_12,
      id_17,
      id_8,
      id_4,
      id_12,
      id_11,
      id_2,
      id_15,
      id_12,
      id_3,
      id_14,
      id_4,
      id_17,
      id_17,
      id_17
  );
  assign id_4 = (1);
endmodule
