Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Jun  8 21:31:47 2020
| Host         : JacobOffersen running 64-bit Ubuntu 19.10
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: SPI_SCLK_I (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 145 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.171        0.000                      0                  781        0.092        0.000                      0                  781        0.511        0.000                       0                   411  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
sys_clk_pin                     {0.000 5.000}        10.000          100.000         
  CLKFBIN                       {0.000 5.000}        10.000          100.000         
  CLK_SPI_O                     {0.000 5.000}        10.000          100.000         
  clk_A                         {0.000 31.220}       62.439          16.016          
  clk_feedback                  {0.000 5.000}        10.000          100.000         
  clock_pixel_unbuffered        {0.000 6.667}        13.333          75.000          
    clk_feedback_1              {0.000 6.667}        13.333          75.000          
    clock_x5pixel_unbuffered_1  {0.000 1.333}        2.667           375.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                       3.000        0.000                       0                     3  
  CLKFBIN                                                                                                                                                                         8.751        0.000                       0                     2  
  CLK_SPI_O                           6.326        0.000                      0                   77        0.174        0.000                      0                   77        4.500        0.000                       0                    44  
  clk_A                              55.545        0.000                      0                  363        0.157        0.000                      0                  363       30.720        0.000                       0                   179  
  clk_feedback                                                                                                                                                                    8.751        0.000                       0                     2  
  clock_pixel_unbuffered              4.171        0.000                      0                  341        0.092        0.000                      0                  341        3.667        0.000                       0                   169  
    clk_feedback_1                                                                                                                                                               12.084        0.000                       0                     2  
    clock_x5pixel_unbuffered_1                                                                                                                                                    0.511        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_SPI_O
  To Clock:  CLK_SPI_O

Setup :            0  Failing Endpoints,  Worst Slack        6.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.326ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 2.454ns (70.298%)  route 1.037ns (29.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.521ns = ( 17.521 - 10.000 ) 
    Source Clock Delay      (SCD):    8.269ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.613     8.269    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      2.454    10.723 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[14]
                         net (fo=1, routed)           1.037    11.760    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D[14]
    SLICE_X35Y8          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    14.249    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.332 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.914    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.005 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.516    17.521    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X35Y8          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[14]/C
                         clock pessimism              0.730    18.251    
                         clock uncertainty           -0.073    18.179    
    SLICE_X35Y8          FDRE (Setup_fdre_C_D)       -0.093    18.086    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[14]
  -------------------------------------------------------------------
                         required time                         18.086    
                         arrival time                         -11.760    
  -------------------------------------------------------------------
                         slack                                  6.326    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 2.454ns (70.687%)  route 1.018ns (29.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.521ns = ( 17.521 - 10.000 ) 
    Source Clock Delay      (SCD):    8.269ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.613     8.269    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.723 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[0]
                         net (fo=1, routed)           1.018    11.741    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D[0]
    SLICE_X35Y8          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    14.249    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.332 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.914    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.005 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.516    17.521    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X35Y8          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[0]/C
                         clock pessimism              0.730    18.251    
                         clock uncertainty           -0.073    18.179    
    SLICE_X35Y8          FDRE (Setup_fdre_C_D)       -0.095    18.084    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[0]
  -------------------------------------------------------------------
                         required time                         18.084    
                         arrival time                         -11.741    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.430ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 2.454ns (72.466%)  route 0.932ns (27.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.520ns = ( 17.520 - 10.000 ) 
    Source Clock Delay      (SCD):    8.269ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.613     8.269    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    10.723 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[3]
                         net (fo=1, routed)           0.932    11.655    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D[3]
    SLICE_X35Y9          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    14.249    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.332 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.914    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.005 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.515    17.520    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X35Y9          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[3]/C
                         clock pessimism              0.730    18.250    
                         clock uncertainty           -0.073    18.178    
    SLICE_X35Y9          FDRE (Setup_fdre_C_D)       -0.093    18.085    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[3]
  -------------------------------------------------------------------
                         required time                         18.085    
                         arrival time                         -11.655    
  -------------------------------------------------------------------
                         slack                                  6.430    

Slack (MET) :             6.448ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 2.454ns (71.823%)  route 0.963ns (28.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.521ns = ( 17.521 - 10.000 ) 
    Source Clock Delay      (SCD):    8.269ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.613     8.269    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    10.723 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[2]
                         net (fo=1, routed)           0.963    11.686    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D[2]
    SLICE_X36Y8          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    14.249    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.332 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.914    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.005 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.516    17.521    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X36Y8          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[2]/C
                         clock pessimism              0.730    18.251    
                         clock uncertainty           -0.073    18.179    
    SLICE_X36Y8          FDRE (Setup_fdre_C_D)       -0.045    18.134    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[2]
  -------------------------------------------------------------------
                         required time                         18.134    
                         arrival time                         -11.686    
  -------------------------------------------------------------------
                         slack                                  6.448    

Slack (MET) :             6.459ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 2.454ns (71.372%)  route 0.984ns (28.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.521ns = ( 17.521 - 10.000 ) 
    Source Clock Delay      (SCD):    8.269ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.613     8.269    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454    10.723 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[8]
                         net (fo=1, routed)           0.984    11.707    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D[8]
    SLICE_X36Y8          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    14.249    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.332 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.914    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.005 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.516    17.521    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X36Y8          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[8]/C
                         clock pessimism              0.730    18.251    
                         clock uncertainty           -0.073    18.179    
    SLICE_X36Y8          FDRE (Setup_fdre_C_D)       -0.013    18.166    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[8]
  -------------------------------------------------------------------
                         required time                         18.166    
                         arrival time                         -11.707    
  -------------------------------------------------------------------
                         slack                                  6.459    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 2.454ns (72.693%)  route 0.922ns (27.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.520ns = ( 17.520 - 10.000 ) 
    Source Clock Delay      (SCD):    8.269ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.613     8.269    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.454    10.723 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[11]
                         net (fo=1, routed)           0.922    11.645    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D[11]
    SLICE_X34Y9          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    14.249    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.332 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.914    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.005 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.515    17.520    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X34Y9          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[11]/C
                         clock pessimism              0.730    18.250    
                         clock uncertainty           -0.073    18.178    
    SLICE_X34Y9          FDRE (Setup_fdre_C_D)       -0.067    18.111    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[11]
  -------------------------------------------------------------------
                         required time                         18.111    
                         arrival time                         -11.645    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.478ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 2.454ns (72.456%)  route 0.933ns (27.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.521ns = ( 17.521 - 10.000 ) 
    Source Clock Delay      (SCD):    8.269ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.613     8.269    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454    10.723 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[12]
                         net (fo=1, routed)           0.933    11.656    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D[12]
    SLICE_X36Y8          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    14.249    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.332 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.914    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.005 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.516    17.521    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X36Y8          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[12]/C
                         clock pessimism              0.730    18.251    
                         clock uncertainty           -0.073    18.179    
    SLICE_X36Y8          FDRE (Setup_fdre_C_D)       -0.045    18.134    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[12]
  -------------------------------------------------------------------
                         required time                         18.134    
                         arrival time                         -11.656    
  -------------------------------------------------------------------
                         slack                                  6.478    

Slack (MET) :             6.484ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 2.454ns (72.938%)  route 0.910ns (27.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.520ns = ( 17.520 - 10.000 ) 
    Source Clock Delay      (SCD):    8.269ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.613     8.269    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    10.723 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[15]
                         net (fo=1, routed)           0.910    11.633    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D[15]
    SLICE_X34Y9          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    14.249    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.332 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.914    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.005 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.515    17.520    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X34Y9          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[15]/C
                         clock pessimism              0.730    18.250    
                         clock uncertainty           -0.073    18.178    
    SLICE_X34Y9          FDRE (Setup_fdre_C_D)       -0.061    18.117    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[15]
  -------------------------------------------------------------------
                         required time                         18.117    
                         arrival time                         -11.633    
  -------------------------------------------------------------------
                         slack                                  6.484    

Slack (MET) :             6.496ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 2.454ns (72.846%)  route 0.915ns (27.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.521ns = ( 17.521 - 10.000 ) 
    Source Clock Delay      (SCD):    8.269ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.613     8.269    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      2.454    10.723 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[10]
                         net (fo=1, routed)           0.915    11.638    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D[10]
    SLICE_X36Y8          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    14.249    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.332 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.914    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.005 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.516    17.521    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X36Y8          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[10]/C
                         clock pessimism              0.730    18.251    
                         clock uncertainty           -0.073    18.179    
    SLICE_X36Y8          FDRE (Setup_fdre_C_D)       -0.045    18.134    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[10]
  -------------------------------------------------------------------
                         required time                         18.134    
                         arrival time                         -11.638    
  -------------------------------------------------------------------
                         slack                                  6.496    

Slack (MET) :             6.555ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 2.454ns (74.653%)  route 0.833ns (25.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.520ns = ( 17.520 - 10.000 ) 
    Source Clock Delay      (SCD):    8.269ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.613     8.269    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      2.454    10.723 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[25]
                         net (fo=1, routed)           0.833    11.556    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D[25]
    SLICE_X34Y10         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    14.249    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.332 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.914    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.005 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.515    17.520    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X34Y10         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[25]/C
                         clock pessimism              0.730    18.250    
                         clock uncertainty           -0.073    18.178    
    SLICE_X34Y10         FDRE (Setup_fdre_C_D)       -0.067    18.111    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[25]
  -------------------------------------------------------------------
                         required time                         18.111    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                  6.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D2_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/ODDR_MOSI/D2
                            (rising edge-triggered cell ODDR clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.141ns (12.017%)  route 1.032ns (87.983%))
  Logic Levels:           0  
  Clock Path Skew:        1.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.378ns
    Source Clock Delay      (SCD):    2.820ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.593     2.820    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X37Y8          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.141     2.961 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D2_reg/Q
                         net (fo=1, routed)           1.032     3.994    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D2
    OLOGIC_X1Y5          ODDR                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/ODDR_MOSI/D2
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.137     3.830    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X37Y8          LUT2 (Prop_lut2_I1_O)        0.056     3.886 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/ODDR_MOSI_i_1/O
                         net (fo=2, routed)           0.492     4.378    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/sclk
    OLOGIC_X1Y5          ODDR                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/ODDR_MOSI/C
                         clock pessimism             -0.465     3.913    
    OLOGIC_X1Y5          ODDR (Hold_oddr_C_D2)       -0.093     3.820    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/ODDR_MOSI
  -------------------------------------------------------------------
                         required time                         -3.820    
                         arrival time                           3.994    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/sclk_active_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/sclk_active_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.728%)  route 0.154ns (45.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    2.820ns
    Clock Pessimism Removal (CPR):    0.736ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.593     2.820    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X37Y8          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/sclk_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.141     2.961 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/sclk_active_reg/Q
                         net (fo=2, routed)           0.154     3.115    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/sclk_active
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.045     3.160 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/sclk_active_i_1/O
                         net (fo=1, routed)           0.000     3.160    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/sclk_active_i_1_n_0
    SLICE_X37Y8          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/sclk_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.864     3.557    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X37Y8          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/sclk_active_reg/C
                         clock pessimism             -0.736     2.820    
    SLICE_X37Y8          FDRE (Hold_fdre_C_D)         0.092     2.912    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/sclk_active_reg
  -------------------------------------------------------------------
                         required time                         -2.912    
                         arrival time                           3.160    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/ODDR_MOSI/D1
                            (rising edge-triggered cell ODDR clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.141ns (11.238%)  route 1.114ns (88.762%))
  Logic Levels:           0  
  Clock Path Skew:        1.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.378ns
    Source Clock Delay      (SCD):    2.820ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.593     2.820    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X37Y8          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.141     2.961 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D1_reg/Q
                         net (fo=1, routed)           1.114     4.075    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D1
    OLOGIC_X1Y5          ODDR                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/ODDR_MOSI/D1
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.137     3.830    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X37Y8          LUT2 (Prop_lut2_I1_O)        0.056     3.886 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/ODDR_MOSI_i_1/O
                         net (fo=2, routed)           0.492     4.378    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/sclk
    OLOGIC_X1Y5          ODDR                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/ODDR_MOSI/C
                         clock pessimism             -0.465     3.913    
    OLOGIC_X1Y5          ODDR (Hold_oddr_C_D1)       -0.093     3.820    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/ODDR_MOSI
  -------------------------------------------------------------------
                         required time                         -3.820    
                         arrival time                           4.075    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.207ns (48.161%)  route 0.223ns (51.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    2.820ns
    Clock Pessimism Removal (CPR):    0.736ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.593     2.820    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X36Y9          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.164     2.984 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/Q
                         net (fo=14, routed)          0.223     3.207    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg__0[1]
    SLICE_X36Y9          LUT2 (Prop_lut2_I0_O)        0.043     3.250 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.250    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/p_0_in__1[2]
    SLICE_X36Y9          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.864     3.557    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X36Y9          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[2]/C
                         clock pessimism             -0.736     2.820    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.131     2.951    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.951    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.207ns (48.161%)  route 0.223ns (51.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    2.820ns
    Clock Pessimism Removal (CPR):    0.736ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.593     2.820    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X36Y9          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.164     2.984 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/Q
                         net (fo=14, routed)          0.223     3.207    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg__0[1]
    SLICE_X36Y9          LUT4 (Prop_lut4_I2_O)        0.043     3.250 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt[4]_i_2/O
                         net (fo=1, routed)           0.000     3.250    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/p_0_in__1[4]
    SLICE_X36Y9          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.864     3.557    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X36Y9          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[4]/C
                         clock pessimism             -0.736     2.820    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.131     2.951    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.951    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.401%)  route 0.223ns (51.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    2.820ns
    Clock Pessimism Removal (CPR):    0.736ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.593     2.820    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X36Y9          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.164     2.984 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/Q
                         net (fo=14, routed)          0.223     3.207    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg__0[1]
    SLICE_X36Y9          LUT3 (Prop_lut3_I2_O)        0.045     3.252 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     3.252    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/p_0_in__1[3]
    SLICE_X36Y9          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.864     3.557    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X36Y9          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/C
                         clock pessimism             -0.736     2.820    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.121     2.941    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.941    
                         arrival time                           3.252    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.401%)  route 0.223ns (51.599%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    2.820ns
    Clock Pessimism Removal (CPR):    0.736ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.593     2.820    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X36Y9          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.164     2.984 f  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/Q
                         net (fo=14, routed)          0.223     3.207    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg__0[1]
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.045     3.252 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.252    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/p_0_in__1[1]
    SLICE_X36Y9          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.864     3.557    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X36Y9          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/C
                         clock pessimism             -0.736     2.820    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.120     2.940    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.940    
                         arrival time                           3.252    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D2_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.209ns (46.422%)  route 0.241ns (53.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    2.820ns
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.593     2.820    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X36Y9          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.164     2.984 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/Q
                         net (fo=8, routed)           0.241     3.226    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg__0[3]
    SLICE_X37Y8          LUT6 (Prop_lut6_I3_O)        0.045     3.271 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D2_i_1/O
                         net (fo=1, routed)           0.000     3.271    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D2_i_1_n_0
    SLICE_X37Y8          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.864     3.557    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X37Y8          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D2_reg/C
                         clock pessimism             -0.720     2.836    
    SLICE_X37Y8          FDRE (Hold_fdre_C_D)         0.092     2.928    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D2_reg
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.271    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.231ns (47.368%)  route 0.257ns (52.632%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    2.821ns
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.594     2.821    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X35Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141     2.962 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[30]/Q
                         net (fo=1, routed)           0.105     3.068    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/data[30]
    SLICE_X35Y6          LUT6 (Prop_lut6_I0_O)        0.045     3.113 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D1_i_4/O
                         net (fo=1, routed)           0.151     3.264    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D1_i_4_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I4_O)        0.045     3.309 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D1_i_1/O
                         net (fo=1, routed)           0.000     3.309    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D1_i_1_n_0
    SLICE_X37Y8          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.864     3.557    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X37Y8          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D1_reg/C
                         clock pessimism             -0.720     2.836    
    SLICE_X37Y8          FDRE (Hold_fdre_C_D)         0.091     2.927    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D1_reg
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.247ns (43.732%)  route 0.318ns (56.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    2.820ns
    Clock Pessimism Removal (CPR):    0.736ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.593     2.820    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X36Y9          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.148     2.968 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[4]/Q
                         net (fo=5, routed)           0.138     3.107    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg__0[4]
    SLICE_X36Y9          LUT6 (Prop_lut6_I3_O)        0.099     3.206 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt[4]_i_1/O
                         net (fo=4, routed)           0.179     3.385    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt[4]_i_1_n_0
    SLICE_X36Y9          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.864     3.557    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X36Y9          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/C
                         clock pessimism             -0.736     2.820    
    SLICE_X36Y9          FDRE (Hold_fdre_C_R)         0.009     2.829    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.829    
                         arrival time                           3.385    
  -------------------------------------------------------------------
                         slack                                  0.556    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_SPI_O
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1      FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/I
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y5      FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/ODDR_MOSI/C
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y23     FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/ODDR_SCLK/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y8      FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y8      FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y9      FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y9      FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y9      FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y8      FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y8      FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y9      FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y9      FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y9      FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y9      FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y9      FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y9      FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y9      FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y9      FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y9      FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y9      FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y9      FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y9      FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y9      FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y9      FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y9      FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y9      FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y10     FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y10     FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[27]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_A
  To Clock:  clk_A

Setup :            0  Failing Endpoints,  Worst Slack       55.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             55.545ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.540ns  (logic 1.232ns (18.838%)  route 5.308ns (81.162%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.521ns = ( 69.960 - 62.439 ) 
    Source Clock Delay      (SCD):    8.226ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.570     8.226    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X33Y3          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.456     8.682 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[5]/Q
                         net (fo=10, routed)          1.300     9.983    FPGA1_inst/QLINK1/DECODE/dec_data[5]
    SLICE_X32Y3          LUT4 (Prop_lut4_I3_O)        0.152    10.135 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_19/O
                         net (fo=2, routed)           0.671    10.806    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_19_n_0
    SLICE_X32Y2          LUT6 (Prop_lut6_I3_O)        0.348    11.154 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_11/O
                         net (fo=3, routed)           1.171    12.325    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_11_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I1_O)        0.124    12.449 f  FPGA1_inst/QLINK1/DECODE/adr[5]_i_2/O
                         net (fo=10, routed)          1.421    13.870    FPGA1_inst/QLINK1/DECODE/adr[5]_i_2_n_0
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.152    14.022 r  FPGA1_inst/QLINK1/DECODE/data32[9]_i_1/O
                         net (fo=1, routed)           0.745    14.766    FPGA1_inst/QLINK1/DECODE_n_40
    SLICE_X35Y7          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    66.689    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    66.772 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.581    68.353    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.444 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.516    69.960    FPGA1_inst/QLINK1/CLK
    SLICE_X35Y7          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[9]/C
                         clock pessimism              0.730    70.690    
                         clock uncertainty           -0.096    70.594    
    SLICE_X35Y7          FDRE (Setup_fdre_C_D)       -0.283    70.311    FPGA1_inst/QLINK1/data32_reg[9]
  -------------------------------------------------------------------
                         required time                         70.311    
                         arrival time                         -14.766    
  -------------------------------------------------------------------
                         slack                                 55.545    

Slack (MET) :             55.552ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 1.496ns (22.811%)  route 5.062ns (77.189%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.456ns = ( 69.895 - 62.439 ) 
    Source Clock Delay      (SCD):    8.227ns
    Clock Pessimism Removal (CPR):    0.744ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.571     8.227    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X32Y1          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.518     8.745 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/Q
                         net (fo=12, routed)          1.134     9.879    FPGA1_inst/QLINK1/DECODE/dec_data[7]
    SLICE_X32Y3          LUT5 (Prop_lut5_I2_O)        0.150    10.029 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_14/O
                         net (fo=2, routed)           0.833    10.862    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_14_n_0
    SLICE_X32Y2          LUT5 (Prop_lut5_I0_O)        0.356    11.218 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_7/O
                         net (fo=2, routed)           0.848    12.065    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_7_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I1_O)        0.348    12.413 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3/O
                         net (fo=33, routed)          1.405    13.818    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I1_O)        0.124    13.942 r  FPGA1_inst/QLINK1/DECODE/data32[23]_i_1/O
                         net (fo=4, routed)           0.844    14.786    FPGA1_inst/QLINK1/DECODE_n_52
    SLICE_X33Y8          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    66.689    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    66.772 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.581    68.353    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.444 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.451    69.895    FPGA1_inst/QLINK1/CLK
    SLICE_X33Y8          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[21]/C
                         clock pessimism              0.744    70.639    
                         clock uncertainty           -0.096    70.543    
    SLICE_X33Y8          FDRE (Setup_fdre_C_CE)      -0.205    70.338    FPGA1_inst/QLINK1/data32_reg[21]
  -------------------------------------------------------------------
                         required time                         70.338    
                         arrival time                         -14.786    
  -------------------------------------------------------------------
                         slack                                 55.552    

Slack (MET) :             55.552ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 1.496ns (22.811%)  route 5.062ns (77.189%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.456ns = ( 69.895 - 62.439 ) 
    Source Clock Delay      (SCD):    8.227ns
    Clock Pessimism Removal (CPR):    0.744ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.571     8.227    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X32Y1          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.518     8.745 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/Q
                         net (fo=12, routed)          1.134     9.879    FPGA1_inst/QLINK1/DECODE/dec_data[7]
    SLICE_X32Y3          LUT5 (Prop_lut5_I2_O)        0.150    10.029 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_14/O
                         net (fo=2, routed)           0.833    10.862    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_14_n_0
    SLICE_X32Y2          LUT5 (Prop_lut5_I0_O)        0.356    11.218 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_7/O
                         net (fo=2, routed)           0.848    12.065    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_7_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I1_O)        0.348    12.413 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3/O
                         net (fo=33, routed)          1.405    13.818    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I1_O)        0.124    13.942 r  FPGA1_inst/QLINK1/DECODE/data32[23]_i_1/O
                         net (fo=4, routed)           0.844    14.786    FPGA1_inst/QLINK1/DECODE_n_52
    SLICE_X33Y8          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    66.689    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    66.772 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.581    68.353    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.444 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.451    69.895    FPGA1_inst/QLINK1/CLK
    SLICE_X33Y8          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[23]/C
                         clock pessimism              0.744    70.639    
                         clock uncertainty           -0.096    70.543    
    SLICE_X33Y8          FDRE (Setup_fdre_C_CE)      -0.205    70.338    FPGA1_inst/QLINK1/data32_reg[23]
  -------------------------------------------------------------------
                         required time                         70.338    
                         arrival time                         -14.786    
  -------------------------------------------------------------------
                         slack                                 55.552    

Slack (MET) :             55.715ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.395ns  (logic 1.496ns (23.393%)  route 4.899ns (76.607%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.455ns = ( 69.894 - 62.439 ) 
    Source Clock Delay      (SCD):    8.227ns
    Clock Pessimism Removal (CPR):    0.744ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.571     8.227    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X32Y1          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.518     8.745 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/Q
                         net (fo=12, routed)          1.134     9.879    FPGA1_inst/QLINK1/DECODE/dec_data[7]
    SLICE_X32Y3          LUT5 (Prop_lut5_I2_O)        0.150    10.029 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_14/O
                         net (fo=2, routed)           0.833    10.862    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_14_n_0
    SLICE_X32Y2          LUT5 (Prop_lut5_I0_O)        0.356    11.218 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_7/O
                         net (fo=2, routed)           0.848    12.065    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_7_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I1_O)        0.348    12.413 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3/O
                         net (fo=33, routed)          1.415    13.828    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I1_O)        0.124    13.952 r  FPGA1_inst/QLINK1/DECODE/data32[19]_i_1/O
                         net (fo=4, routed)           0.670    14.622    FPGA1_inst/QLINK1/DECODE_n_53
    SLICE_X33Y9          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    66.689    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    66.772 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.581    68.353    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.444 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.450    69.894    FPGA1_inst/QLINK1/CLK
    SLICE_X33Y9          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[17]/C
                         clock pessimism              0.744    70.638    
                         clock uncertainty           -0.096    70.542    
    SLICE_X33Y9          FDRE (Setup_fdre_C_CE)      -0.205    70.337    FPGA1_inst/QLINK1/data32_reg[17]
  -------------------------------------------------------------------
                         required time                         70.337    
                         arrival time                         -14.622    
  -------------------------------------------------------------------
                         slack                                 55.715    

Slack (MET) :             55.715ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.395ns  (logic 1.496ns (23.393%)  route 4.899ns (76.607%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.455ns = ( 69.894 - 62.439 ) 
    Source Clock Delay      (SCD):    8.227ns
    Clock Pessimism Removal (CPR):    0.744ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.571     8.227    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X32Y1          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.518     8.745 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/Q
                         net (fo=12, routed)          1.134     9.879    FPGA1_inst/QLINK1/DECODE/dec_data[7]
    SLICE_X32Y3          LUT5 (Prop_lut5_I2_O)        0.150    10.029 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_14/O
                         net (fo=2, routed)           0.833    10.862    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_14_n_0
    SLICE_X32Y2          LUT5 (Prop_lut5_I0_O)        0.356    11.218 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_7/O
                         net (fo=2, routed)           0.848    12.065    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_7_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I1_O)        0.348    12.413 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3/O
                         net (fo=33, routed)          1.415    13.828    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I1_O)        0.124    13.952 r  FPGA1_inst/QLINK1/DECODE/data32[19]_i_1/O
                         net (fo=4, routed)           0.670    14.622    FPGA1_inst/QLINK1/DECODE_n_53
    SLICE_X33Y9          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    66.689    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    66.772 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.581    68.353    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.444 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.450    69.894    FPGA1_inst/QLINK1/CLK
    SLICE_X33Y9          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[19]/C
                         clock pessimism              0.744    70.638    
                         clock uncertainty           -0.096    70.542    
    SLICE_X33Y9          FDRE (Setup_fdre_C_CE)      -0.205    70.337    FPGA1_inst/QLINK1/data32_reg[19]
  -------------------------------------------------------------------
                         required time                         70.337    
                         arrival time                         -14.622    
  -------------------------------------------------------------------
                         slack                                 55.715    

Slack (MET) :             55.762ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 1.522ns (24.074%)  route 4.800ns (75.926%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.456ns = ( 69.895 - 62.439 ) 
    Source Clock Delay      (SCD):    8.227ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.571     8.227    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X32Y1          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.518     8.745 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/Q
                         net (fo=12, routed)          1.134     9.879    FPGA1_inst/QLINK1/DECODE/dec_data[7]
    SLICE_X32Y3          LUT5 (Prop_lut5_I2_O)        0.150    10.029 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_14/O
                         net (fo=2, routed)           0.833    10.862    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_14_n_0
    SLICE_X32Y2          LUT5 (Prop_lut5_I0_O)        0.356    11.218 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_7/O
                         net (fo=2, routed)           0.848    12.065    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_7_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I1_O)        0.348    12.413 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3/O
                         net (fo=33, routed)          1.415    13.828    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3_n_0
    SLICE_X30Y6          LUT4 (Prop_lut4_I3_O)        0.150    13.978 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[9]_i_1/O
                         net (fo=1, routed)           0.572    14.550    FPGA1_inst/QLINK1/DECODE_n_8
    SLICE_X30Y6          FDRE                                         r  FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    66.689    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    66.772 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.581    68.353    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.444 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.451    69.895    FPGA1_inst/QLINK1/CLK
    SLICE_X30Y6          FDRE                                         r  FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[9]/C
                         clock pessimism              0.730    70.625    
                         clock uncertainty           -0.096    70.529    
    SLICE_X30Y6          FDRE (Setup_fdre_C_D)       -0.217    70.312    FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[9]
  -------------------------------------------------------------------
                         required time                         70.312    
                         arrival time                         -14.550    
  -------------------------------------------------------------------
                         slack                                 55.762    

Slack (MET) :             55.768ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.379ns  (logic 1.496ns (23.453%)  route 4.883ns (76.547%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.456ns = ( 69.895 - 62.439 ) 
    Source Clock Delay      (SCD):    8.227ns
    Clock Pessimism Removal (CPR):    0.744ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.571     8.227    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X32Y1          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.518     8.745 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/Q
                         net (fo=12, routed)          1.134     9.879    FPGA1_inst/QLINK1/DECODE/dec_data[7]
    SLICE_X32Y3          LUT5 (Prop_lut5_I2_O)        0.150    10.029 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_14/O
                         net (fo=2, routed)           0.833    10.862    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_14_n_0
    SLICE_X32Y2          LUT5 (Prop_lut5_I0_O)        0.356    11.218 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_7/O
                         net (fo=2, routed)           0.848    12.065    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_7_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I1_O)        0.348    12.413 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3/O
                         net (fo=33, routed)          1.424    13.837    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.961 r  FPGA1_inst/QLINK1/DECODE/data32[3]_i_1/O
                         net (fo=4, routed)           0.645    14.606    FPGA1_inst/QLINK1/DECODE_n_57
    SLICE_X32Y8          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    66.689    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    66.772 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.581    68.353    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.444 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.451    69.895    FPGA1_inst/QLINK1/CLK
    SLICE_X32Y8          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[0]/C
                         clock pessimism              0.744    70.639    
                         clock uncertainty           -0.096    70.543    
    SLICE_X32Y8          FDRE (Setup_fdre_C_CE)      -0.169    70.374    FPGA1_inst/QLINK1/data32_reg[0]
  -------------------------------------------------------------------
                         required time                         70.374    
                         arrival time                         -14.606    
  -------------------------------------------------------------------
                         slack                                 55.768    

Slack (MET) :             55.768ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.379ns  (logic 1.496ns (23.453%)  route 4.883ns (76.547%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.456ns = ( 69.895 - 62.439 ) 
    Source Clock Delay      (SCD):    8.227ns
    Clock Pessimism Removal (CPR):    0.744ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.571     8.227    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X32Y1          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.518     8.745 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/Q
                         net (fo=12, routed)          1.134     9.879    FPGA1_inst/QLINK1/DECODE/dec_data[7]
    SLICE_X32Y3          LUT5 (Prop_lut5_I2_O)        0.150    10.029 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_14/O
                         net (fo=2, routed)           0.833    10.862    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_14_n_0
    SLICE_X32Y2          LUT5 (Prop_lut5_I0_O)        0.356    11.218 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_7/O
                         net (fo=2, routed)           0.848    12.065    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_7_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I1_O)        0.348    12.413 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3/O
                         net (fo=33, routed)          1.424    13.837    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.961 r  FPGA1_inst/QLINK1/DECODE/data32[3]_i_1/O
                         net (fo=4, routed)           0.645    14.606    FPGA1_inst/QLINK1/DECODE_n_57
    SLICE_X32Y8          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    66.689    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    66.772 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.581    68.353    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.444 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.451    69.895    FPGA1_inst/QLINK1/CLK
    SLICE_X32Y8          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[2]/C
                         clock pessimism              0.744    70.639    
                         clock uncertainty           -0.096    70.543    
    SLICE_X32Y8          FDRE (Setup_fdre_C_CE)      -0.169    70.374    FPGA1_inst/QLINK1/data32_reg[2]
  -------------------------------------------------------------------
                         required time                         70.374    
                         arrival time                         -14.606    
  -------------------------------------------------------------------
                         slack                                 55.768    

Slack (MET) :             55.768ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.379ns  (logic 1.496ns (23.453%)  route 4.883ns (76.547%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.456ns = ( 69.895 - 62.439 ) 
    Source Clock Delay      (SCD):    8.227ns
    Clock Pessimism Removal (CPR):    0.744ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.571     8.227    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X32Y1          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.518     8.745 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/Q
                         net (fo=12, routed)          1.134     9.879    FPGA1_inst/QLINK1/DECODE/dec_data[7]
    SLICE_X32Y3          LUT5 (Prop_lut5_I2_O)        0.150    10.029 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_14/O
                         net (fo=2, routed)           0.833    10.862    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_14_n_0
    SLICE_X32Y2          LUT5 (Prop_lut5_I0_O)        0.356    11.218 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_7/O
                         net (fo=2, routed)           0.848    12.065    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_7_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I1_O)        0.348    12.413 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3/O
                         net (fo=33, routed)          1.424    13.837    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.961 r  FPGA1_inst/QLINK1/DECODE/data32[3]_i_1/O
                         net (fo=4, routed)           0.645    14.606    FPGA1_inst/QLINK1/DECODE_n_57
    SLICE_X32Y8          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    66.689    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    66.772 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.581    68.353    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.444 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.451    69.895    FPGA1_inst/QLINK1/CLK
    SLICE_X32Y8          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[3]/C
                         clock pessimism              0.744    70.639    
                         clock uncertainty           -0.096    70.543    
    SLICE_X32Y8          FDRE (Setup_fdre_C_CE)      -0.169    70.374    FPGA1_inst/QLINK1/data32_reg[3]
  -------------------------------------------------------------------
                         required time                         70.374    
                         arrival time                         -14.606    
  -------------------------------------------------------------------
                         slack                                 55.768    

Slack (MET) :             55.812ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.237ns  (logic 1.525ns (24.449%)  route 4.712ns (75.551%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.456ns = ( 69.895 - 62.439 ) 
    Source Clock Delay      (SCD):    8.227ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.571     8.227    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X32Y1          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.518     8.745 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/Q
                         net (fo=12, routed)          1.134     9.879    FPGA1_inst/QLINK1/DECODE/dec_data[7]
    SLICE_X32Y3          LUT5 (Prop_lut5_I2_O)        0.150    10.029 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_14/O
                         net (fo=2, routed)           0.833    10.862    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_14_n_0
    SLICE_X32Y2          LUT5 (Prop_lut5_I0_O)        0.356    11.218 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_7/O
                         net (fo=2, routed)           0.848    12.065    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_7_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I1_O)        0.348    12.413 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3/O
                         net (fo=33, routed)          1.424    13.837    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3_n_0
    SLICE_X30Y7          LUT4 (Prop_lut4_I3_O)        0.153    13.990 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[13]_i_1/O
                         net (fo=1, routed)           0.475    14.465    FPGA1_inst/QLINK1/DECODE_n_4
    SLICE_X30Y6          FDRE                                         r  FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    66.689    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    66.772 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.581    68.353    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.444 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.451    69.895    FPGA1_inst/QLINK1/CLK
    SLICE_X30Y6          FDRE                                         r  FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[13]/C
                         clock pessimism              0.730    70.625    
                         clock uncertainty           -0.096    70.529    
    SLICE_X30Y6          FDRE (Setup_fdre_C_D)       -0.252    70.277    FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[13]
  -------------------------------------------------------------------
                         required time                         70.277    
                         arrival time                         -14.465    
  -------------------------------------------------------------------
                         slack                                 55.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/adr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.303%)  route 0.253ns (60.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.571ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.699ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.567     2.794    FPGA1_inst/QLINK1/CLK
    SLICE_X30Y5          FDRE                                         r  FPGA1_inst/QLINK1/adr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.164     2.958 r  FPGA1_inst/QLINK1/adr_reg[6]/Q
                         net (fo=7, routed)           0.253     3.212    FPGA1_inst/RAM_inst0/Q[6]
    RAMB36_X2Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.878     3.571    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X2Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.699     2.872    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     3.055    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -3.055    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/clk_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/timestamp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.775%)  route 0.131ns (48.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    2.822ns
    Clock Pessimism Removal (CPR):    0.699ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.595     2.822    FPGA1_inst/QLINK1/CLK
    SLICE_X38Y6          FDRE                                         r  FPGA1_inst/QLINK1/clk_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.141     2.963 r  FPGA1_inst/QLINK1/clk_cnt_reg[23]/Q
                         net (fo=2, routed)           0.131     3.095    FPGA1_inst/QLINK1/clk_cnt_reg[23]
    SLICE_X37Y6          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.865     3.558    FPGA1_inst/QLINK1/CLK
    SLICE_X37Y6          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[23]/C
                         clock pessimism             -0.699     2.858    
    SLICE_X37Y6          FDRE (Hold_fdre_C_D)         0.072     2.930    FPGA1_inst/QLINK1/timestamp_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.930    
                         arrival time                           3.095    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/timestamp_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.763%)  route 0.131ns (48.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    2.822ns
    Clock Pessimism Removal (CPR):    0.699ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.595     2.822    FPGA1_inst/QLINK1/CLK
    SLICE_X38Y5          FDRE                                         r  FPGA1_inst/QLINK1/clk_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.141     2.963 r  FPGA1_inst/QLINK1/clk_cnt_reg[19]/Q
                         net (fo=2, routed)           0.131     3.095    FPGA1_inst/QLINK1/clk_cnt_reg[19]
    SLICE_X37Y5          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.865     3.558    FPGA1_inst/QLINK1/CLK
    SLICE_X37Y5          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[19]/C
                         clock pessimism             -0.699     2.858    
    SLICE_X37Y5          FDRE (Hold_fdre_C_D)         0.072     2.930    FPGA1_inst/QLINK1/timestamp_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.930    
                         arrival time                           3.095    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/clk_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/timestamp_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    2.822ns
    Clock Pessimism Removal (CPR):    0.699ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.595     2.822    FPGA1_inst/QLINK1/CLK
    SLICE_X38Y5          FDRE                                         r  FPGA1_inst/QLINK1/clk_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.141     2.963 r  FPGA1_inst/QLINK1/clk_cnt_reg[17]/Q
                         net (fo=2, routed)           0.129     3.092    FPGA1_inst/QLINK1/clk_cnt_reg[17]
    SLICE_X37Y5          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.865     3.558    FPGA1_inst/QLINK1/CLK
    SLICE_X37Y5          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[17]/C
                         clock pessimism             -0.699     2.858    
    SLICE_X37Y5          FDRE (Hold_fdre_C_D)         0.066     2.924    FPGA1_inst/QLINK1/timestamp_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.924    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/clk_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/timestamp_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    2.822ns
    Clock Pessimism Removal (CPR):    0.699ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.595     2.822    FPGA1_inst/QLINK1/CLK
    SLICE_X38Y6          FDRE                                         r  FPGA1_inst/QLINK1/clk_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.141     2.963 r  FPGA1_inst/QLINK1/clk_cnt_reg[21]/Q
                         net (fo=2, routed)           0.129     3.092    FPGA1_inst/QLINK1/clk_cnt_reg[21]
    SLICE_X37Y6          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.865     3.558    FPGA1_inst/QLINK1/CLK
    SLICE_X37Y6          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[21]/C
                         clock pessimism             -0.699     2.858    
    SLICE_X37Y6          FDRE (Hold_fdre_C_D)         0.066     2.924    FPGA1_inst/QLINK1/timestamp_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.924    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/timestamp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.066%)  route 0.125ns (46.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.559ns
    Source Clock Delay      (SCD):    2.823ns
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.596     2.823    FPGA1_inst/QLINK1/CLK
    SLICE_X38Y2          FDRE                                         r  FPGA1_inst/QLINK1/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.141     2.964 r  FPGA1_inst/QLINK1/clk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.125     3.089    FPGA1_inst/QLINK1/clk_cnt_reg[7]
    SLICE_X39Y3          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.866     3.559    FPGA1_inst/QLINK1/CLK
    SLICE_X39Y3          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[7]/C
                         clock pessimism             -0.720     2.838    
    SLICE_X39Y3          FDRE (Hold_fdre_C_D)         0.072     2.910    FPGA1_inst/QLINK1/timestamp_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.910    
                         arrival time                           3.089    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/nxt_enc_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/ENCODE/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.256%)  route 0.108ns (39.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.559ns
    Source Clock Delay      (SCD):    2.821ns
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.594     2.821    FPGA1_inst/QLINK1/CLK
    SLICE_X36Y3          FDRE                                         r  FPGA1_inst/QLINK1/nxt_enc_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.164     2.985 r  FPGA1_inst/QLINK1/nxt_enc_data_reg[2]/Q
                         net (fo=1, routed)           0.108     3.094    FPGA1_inst/QLINK1/ENCODE/nxt_enc_data_reg[6][2]
    SLICE_X36Y2          FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.866     3.559    FPGA1_inst/QLINK1/ENCODE/CLK
    SLICE_X36Y2          FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/data_reg[2]/C
                         clock pessimism             -0.720     2.838    
    SLICE_X36Y2          FDRE (Hold_fdre_C_D)         0.076     2.914    FPGA1_inst/QLINK1/ENCODE/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.914    
                         arrival time                           3.094    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/enc_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/ENCODE/tx_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.559ns
    Source Clock Delay      (SCD):    2.822ns
    Clock Pessimism Removal (CPR):    0.723ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.595     2.822    FPGA1_inst/QLINK1/CLK
    SLICE_X34Y1          FDRE                                         r  FPGA1_inst/QLINK1/enc_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.141     2.963 r  FPGA1_inst/QLINK1/enc_wr_reg/Q
                         net (fo=9, routed)           0.098     3.061    FPGA1_inst/QLINK1/ENCODE/enc_wr_reg_0[0]
    SLICE_X35Y1          LUT3 (Prop_lut3_I1_O)        0.045     3.106 r  FPGA1_inst/QLINK1/ENCODE/tx_req_i_1/O
                         net (fo=1, routed)           0.000     3.106    FPGA1_inst/QLINK1/ENCODE/tx_req_i_1_n_0
    SLICE_X35Y1          FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/tx_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.866     3.559    FPGA1_inst/QLINK1/ENCODE/CLK
    SLICE_X35Y1          FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/tx_req_reg/C
                         clock pessimism             -0.723     2.835    
    SLICE_X35Y1          FDRE (Hold_fdre_C_D)         0.091     2.926    FPGA1_inst/QLINK1/ENCODE/tx_req_reg
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/timestamp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.117%)  route 0.124ns (46.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.559ns
    Source Clock Delay      (SCD):    2.823ns
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.596     2.823    FPGA1_inst/QLINK1/CLK
    SLICE_X38Y2          FDRE                                         r  FPGA1_inst/QLINK1/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.141     2.964 r  FPGA1_inst/QLINK1/clk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.124     3.089    FPGA1_inst/QLINK1/clk_cnt_reg[4]
    SLICE_X39Y3          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.866     3.559    FPGA1_inst/QLINK1/CLK
    SLICE_X39Y3          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[4]/C
                         clock pessimism             -0.720     2.838    
    SLICE_X39Y3          FDRE (Hold_fdre_C_D)         0.070     2.908    FPGA1_inst/QLINK1/timestamp_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.908    
                         arrival time                           3.089    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/timestamp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.858%)  route 0.126ns (47.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.559ns
    Source Clock Delay      (SCD):    2.823ns
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.596     2.823    FPGA1_inst/QLINK1/CLK
    SLICE_X38Y2          FDRE                                         r  FPGA1_inst/QLINK1/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.141     2.964 r  FPGA1_inst/QLINK1/clk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.126     3.090    FPGA1_inst/QLINK1/clk_cnt_reg[6]
    SLICE_X39Y3          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.866     3.559    FPGA1_inst/QLINK1/CLK
    SLICE_X39Y3          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[6]/C
                         clock pessimism             -0.720     2.838    
    SLICE_X39Y3          FDRE (Hold_fdre_C_D)         0.070     2.908    FPGA1_inst/QLINK1/timestamp_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.908    
                         arrival time                           3.090    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_A
Waveform(ns):       { 0.000 31.220 }
Period(ns):         62.439
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.439      59.863     RAMB36_X2Y1      FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.439      59.863     RAMB36_X1Y1      RAM_spi_debug/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         62.439      60.284     BUFGCTRL_X0Y16   FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         62.439      61.190     MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X37Y4      FPGA1_inst/QLINK1/nxt_enc_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X36Y4      FPGA1_inst/QLINK1/nxt_enc_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X36Y3      FPGA1_inst/QLINK1/nxt_enc_data_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X36Y3      FPGA1_inst/QLINK1/nxt_enc_data_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X35Y2      FPGA1_inst/QLINK1/nxt_enc_data_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X35Y2      FPGA1_inst/QLINK1/nxt_enc_data_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       62.439      150.921    MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X35Y2      FPGA1_inst/QLINK1/nxt_enc_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X35Y2      FPGA1_inst/QLINK1/nxt_enc_data_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X35Y2      FPGA1_inst/QLINK1/nxt_enc_data_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X33Y4      FPGA1_inst/QLINK1/sendstring_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X34Y2      FPGA1_inst/QLINK1/timestamp_enable_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X39Y4      FPGA1_inst/QLINK1/timestamp_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X39Y4      FPGA1_inst/QLINK1/timestamp_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X39Y4      FPGA1_inst/QLINK1/timestamp_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X39Y4      FPGA1_inst/QLINK1/timestamp_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X39Y7      FPGA1_inst/QLINK1/timestamp_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X37Y4      FPGA1_inst/QLINK1/nxt_enc_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X37Y4      FPGA1_inst/QLINK1/nxt_enc_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X36Y4      FPGA1_inst/QLINK1/nxt_enc_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X36Y4      FPGA1_inst/QLINK1/nxt_enc_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X36Y3      FPGA1_inst/QLINK1/nxt_enc_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X36Y3      FPGA1_inst/QLINK1/nxt_enc_data_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X36Y3      FPGA1_inst/QLINK1/nxt_enc_data_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X36Y3      FPGA1_inst/QLINK1/nxt_enc_data_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X35Y2      FPGA1_inst/QLINK1/nxt_enc_data_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X35Y2      FPGA1_inst/QLINK1/nxt_enc_data_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clock_pixel_unbuffered
  To Clock:  clock_pixel_unbuffered

Setup :            0  Failing Endpoints,  Worst Slack        4.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        8.395ns  (logic 4.513ns (53.759%)  route 3.882ns (46.241%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 21.776 - 13.333 ) 
    Source Clock Delay      (SCD):    9.286ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.730     4.169    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.265 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.833    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.921 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.581    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.677 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         1.609     9.286    FPGA2_inst/RAM_inst1/O_buff_clkpixel
    RAMB36_X1Y0          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454    11.740 r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[17]
                         net (fo=3, routed)           0.888    12.628    FPGA2_inst/RAM_inst1/DATA_A_O[17]
    SLICE_X26Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.265 r  FPGA2_inst/RAM_inst1/_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.265    FPGA2_inst/RAM_inst1/_carry_i_5_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.382 r  FPGA2_inst/RAM_inst1/_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.382    FPGA2_inst/RAM_inst1/_carry__0_i_5_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.499 r  FPGA2_inst/RAM_inst1/_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.499    FPGA2_inst/RAM_inst1/_carry__1_i_5_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.718 f  FPGA2_inst/RAM_inst1/_carry__2_i_5/O[0]
                         net (fo=1, routed)           0.484    14.202    FPGA2_inst/hdmi_driver_inst/image_driver_inst/UNISIM_RAM0_1[0]
    SLICE_X27Y3          LUT1 (Prop_lut1_I0_O)        0.295    14.497 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.497    FPGA2_inst/hdmi_driver_inst/image_driver_inst/_carry__2_i_3_n_0
    SLICE_X27Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.047 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/_carry__2/CO[3]
                         net (fo=1, routed)           1.039    16.085    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/CO[0]
    SLICE_X24Y5          LUT4 (Prop_lut4_I0_O)        0.124    16.209 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out[1]_i_1/O
                         net (fo=5, routed)           1.471    17.681    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][hCounter][11]_0[0]
    SLICE_X8Y14          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.341    17.043    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.134 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.584    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.667 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.248    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.339 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         1.437    21.776    FPGA2_inst/hdmi_driver_inst/image_driver_inst/O_buff_clkpixel
    SLICE_X8Y14          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[5]/C
                         clock pessimism              0.679    22.456    
                         clock uncertainty           -0.080    22.376    
    SLICE_X8Y14          FDSE (Setup_fdse_C_S)       -0.524    21.852    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[5]
  -------------------------------------------------------------------
                         required time                         21.852    
                         arrival time                         -17.681    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        8.395ns  (logic 4.513ns (53.759%)  route 3.882ns (46.241%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 21.776 - 13.333 ) 
    Source Clock Delay      (SCD):    9.286ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.730     4.169    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.265 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.833    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.921 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.581    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.677 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         1.609     9.286    FPGA2_inst/RAM_inst1/O_buff_clkpixel
    RAMB36_X1Y0          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454    11.740 r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[17]
                         net (fo=3, routed)           0.888    12.628    FPGA2_inst/RAM_inst1/DATA_A_O[17]
    SLICE_X26Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.265 r  FPGA2_inst/RAM_inst1/_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.265    FPGA2_inst/RAM_inst1/_carry_i_5_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.382 r  FPGA2_inst/RAM_inst1/_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.382    FPGA2_inst/RAM_inst1/_carry__0_i_5_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.499 r  FPGA2_inst/RAM_inst1/_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.499    FPGA2_inst/RAM_inst1/_carry__1_i_5_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.718 f  FPGA2_inst/RAM_inst1/_carry__2_i_5/O[0]
                         net (fo=1, routed)           0.484    14.202    FPGA2_inst/hdmi_driver_inst/image_driver_inst/UNISIM_RAM0_1[0]
    SLICE_X27Y3          LUT1 (Prop_lut1_I0_O)        0.295    14.497 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.497    FPGA2_inst/hdmi_driver_inst/image_driver_inst/_carry__2_i_3_n_0
    SLICE_X27Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.047 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/_carry__2/CO[3]
                         net (fo=1, routed)           1.039    16.085    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/CO[0]
    SLICE_X24Y5          LUT4 (Prop_lut4_I0_O)        0.124    16.209 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out[1]_i_1/O
                         net (fo=5, routed)           1.471    17.681    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][hCounter][11]_0[0]
    SLICE_X9Y14          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.341    17.043    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.134 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.584    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.667 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.248    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.339 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         1.437    21.776    FPGA2_inst/hdmi_driver_inst/image_driver_inst/O_buff_clkpixel
    SLICE_X9Y14          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[7]/C
                         clock pessimism              0.679    22.456    
                         clock uncertainty           -0.080    22.376    
    SLICE_X9Y14          FDSE (Setup_fdse_C_S)       -0.429    21.947    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[7]
  -------------------------------------------------------------------
                         required time                         21.947    
                         arrival time                         -17.681    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.267ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        8.300ns  (logic 4.513ns (54.374%)  route 3.787ns (45.626%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.444ns = ( 21.777 - 13.333 ) 
    Source Clock Delay      (SCD):    9.286ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.730     4.169    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.265 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.833    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.921 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.581    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.677 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         1.609     9.286    FPGA2_inst/RAM_inst1/O_buff_clkpixel
    RAMB36_X1Y0          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454    11.740 r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[17]
                         net (fo=3, routed)           0.888    12.628    FPGA2_inst/RAM_inst1/DATA_A_O[17]
    SLICE_X26Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.265 r  FPGA2_inst/RAM_inst1/_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.265    FPGA2_inst/RAM_inst1/_carry_i_5_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.382 r  FPGA2_inst/RAM_inst1/_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.382    FPGA2_inst/RAM_inst1/_carry__0_i_5_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.499 r  FPGA2_inst/RAM_inst1/_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.499    FPGA2_inst/RAM_inst1/_carry__1_i_5_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.718 f  FPGA2_inst/RAM_inst1/_carry__2_i_5/O[0]
                         net (fo=1, routed)           0.484    14.202    FPGA2_inst/hdmi_driver_inst/image_driver_inst/UNISIM_RAM0_1[0]
    SLICE_X27Y3          LUT1 (Prop_lut1_I0_O)        0.295    14.497 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.497    FPGA2_inst/hdmi_driver_inst/image_driver_inst/_carry__2_i_3_n_0
    SLICE_X27Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.047 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/_carry__2/CO[3]
                         net (fo=1, routed)           1.039    16.085    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/CO[0]
    SLICE_X24Y5          LUT4 (Prop_lut4_I0_O)        0.124    16.209 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out[1]_i_1/O
                         net (fo=5, routed)           1.376    17.586    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][hCounter][11]_0[0]
    SLICE_X8Y12          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.341    17.043    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.134 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.584    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.667 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.248    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.339 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         1.438    21.777    FPGA2_inst/hdmi_driver_inst/image_driver_inst/O_buff_clkpixel
    SLICE_X8Y12          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[6]/C
                         clock pessimism              0.679    22.457    
                         clock uncertainty           -0.080    22.377    
    SLICE_X8Y12          FDSE (Setup_fdse_C_S)       -0.524    21.853    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[6]
  -------------------------------------------------------------------
                         required time                         21.853    
                         arrival time                         -17.586    
  -------------------------------------------------------------------
                         slack                                  4.267    

Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        8.097ns  (logic 4.513ns (55.737%)  route 3.584ns (44.263%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 21.776 - 13.333 ) 
    Source Clock Delay      (SCD):    9.286ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.730     4.169    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.265 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.833    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.921 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.581    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.677 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         1.609     9.286    FPGA2_inst/RAM_inst1/O_buff_clkpixel
    RAMB36_X1Y0          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454    11.740 r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[17]
                         net (fo=3, routed)           0.888    12.628    FPGA2_inst/RAM_inst1/DATA_A_O[17]
    SLICE_X26Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.265 r  FPGA2_inst/RAM_inst1/_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.265    FPGA2_inst/RAM_inst1/_carry_i_5_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.382 r  FPGA2_inst/RAM_inst1/_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.382    FPGA2_inst/RAM_inst1/_carry__0_i_5_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.499 r  FPGA2_inst/RAM_inst1/_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.499    FPGA2_inst/RAM_inst1/_carry__1_i_5_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.718 f  FPGA2_inst/RAM_inst1/_carry__2_i_5/O[0]
                         net (fo=1, routed)           0.484    14.202    FPGA2_inst/hdmi_driver_inst/image_driver_inst/UNISIM_RAM0_1[0]
    SLICE_X27Y3          LUT1 (Prop_lut1_I0_O)        0.295    14.497 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.497    FPGA2_inst/hdmi_driver_inst/image_driver_inst/_carry__2_i_3_n_0
    SLICE_X27Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.047 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/_carry__2/CO[3]
                         net (fo=1, routed)           1.039    16.085    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/CO[0]
    SLICE_X24Y5          LUT4 (Prop_lut4_I0_O)        0.124    16.209 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out[1]_i_1/O
                         net (fo=5, routed)           1.173    17.383    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][hCounter][11]_0[0]
    SLICE_X8Y13          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.341    17.043    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.134 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.584    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.667 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.248    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.339 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         1.437    21.776    FPGA2_inst/hdmi_driver_inst/image_driver_inst/O_buff_clkpixel
    SLICE_X8Y13          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[4]/C
                         clock pessimism              0.679    22.456    
                         clock uncertainty           -0.080    22.376    
    SLICE_X8Y13          FDSE (Setup_fdse_C_S)       -0.524    21.852    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[4]
  -------------------------------------------------------------------
                         required time                         21.852    
                         arrival time                         -17.383    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             5.046ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        8.015ns  (logic 4.513ns (56.310%)  route 3.502ns (43.690%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.445ns = ( 21.778 - 13.333 ) 
    Source Clock Delay      (SCD):    9.286ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.730     4.169    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.265 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.833    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.921 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.581    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.677 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         1.609     9.286    FPGA2_inst/RAM_inst1/O_buff_clkpixel
    RAMB36_X1Y0          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454    11.740 r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[17]
                         net (fo=3, routed)           0.888    12.628    FPGA2_inst/RAM_inst1/DATA_A_O[17]
    SLICE_X26Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.265 r  FPGA2_inst/RAM_inst1/_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.265    FPGA2_inst/RAM_inst1/_carry_i_5_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.382 r  FPGA2_inst/RAM_inst1/_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.382    FPGA2_inst/RAM_inst1/_carry__0_i_5_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.499 r  FPGA2_inst/RAM_inst1/_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.499    FPGA2_inst/RAM_inst1/_carry__1_i_5_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.718 f  FPGA2_inst/RAM_inst1/_carry__2_i_5/O[0]
                         net (fo=1, routed)           0.484    14.202    FPGA2_inst/hdmi_driver_inst/image_driver_inst/UNISIM_RAM0_1[0]
    SLICE_X27Y3          LUT1 (Prop_lut1_I0_O)        0.295    14.497 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.497    FPGA2_inst/hdmi_driver_inst/image_driver_inst/_carry__2_i_3_n_0
    SLICE_X27Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.047 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/_carry__2/CO[3]
                         net (fo=1, routed)           1.039    16.085    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/CO[0]
    SLICE_X24Y5          LUT4 (Prop_lut4_I0_O)        0.124    16.209 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out[1]_i_1/O
                         net (fo=5, routed)           1.091    17.300    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][hCounter][11]_0[0]
    SLICE_X8Y11          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.341    17.043    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.134 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.584    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.667 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.248    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.339 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         1.439    21.778    FPGA2_inst/hdmi_driver_inst/image_driver_inst/O_buff_clkpixel
    SLICE_X8Y11          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]/C
                         clock pessimism              0.679    22.458    
                         clock uncertainty           -0.080    22.378    
    SLICE_X8Y11          FDRE (Setup_fdre_C_D)       -0.031    22.347    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]
  -------------------------------------------------------------------
                         required time                         22.347    
                         arrival time                         -17.300    
  -------------------------------------------------------------------
                         slack                                  5.046    

Slack (MET) :             8.251ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[15][vCounter][5]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/RAMB36E1_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 0.779ns (17.849%)  route 3.585ns (82.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.490ns = ( 21.824 - 13.333 ) 
    Source Clock Delay      (SCD):    9.242ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.730     4.169    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.265 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.833    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.921 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.581    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.677 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         1.565     9.242    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X22Y1          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[15][vCounter][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.478     9.720 f  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[15][vCounter][5]/Q
                         net (fo=5, routed)           0.850    10.571    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_v[3]
    SLICE_X24Y5          LUT1 (Prop_lut1_I0_O)        0.301    10.872 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/RAMB36E1_0_i_1/O
                         net (fo=8, routed)           2.735    13.607    FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/ADDRARDADDR[4]
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/RAMB36E1_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.341    17.043    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.134 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.584    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.667 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.248    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.339 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         1.485    21.824    FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/O_buff_clkpixel
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/RAMB36E1_1/CLKARDCLK
                         clock pessimism              0.679    22.503    
                         clock uncertainty           -0.080    22.423    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    21.857    FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/RAMB36E1_1
  -------------------------------------------------------------------
                         required time                         21.857    
                         arrival time                         -13.607    
  -------------------------------------------------------------------
                         slack                                  8.251    

Slack (MET) :             8.251ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[15][vCounter][3]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/RAMB36E1_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.670ns (16.182%)  route 3.471ns (83.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.475ns = ( 21.809 - 13.333 ) 
    Source Clock Delay      (SCD):    9.242ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.730     4.169    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.265 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.833    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.921 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.581    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.677 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         1.565     9.242    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X22Y1          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[15][vCounter][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.518     9.760 f  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[15][vCounter][3]/Q
                         net (fo=5, routed)           1.200    10.960    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_v[1]
    SLICE_X24Y5          LUT1 (Prop_lut1_I0_O)        0.152    11.112 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/RAMB36E1_0_i_3/O
                         net (fo=8, routed)           2.271    13.383    FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/ADDRARDADDR[2]
    RAMB36_X0Y4          RAMB36E1                                     r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/RAMB36E1_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.341    17.043    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.134 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.584    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.667 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.248    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.339 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         1.470    21.809    FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/O_buff_clkpixel
    RAMB36_X0Y4          RAMB36E1                                     r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/RAMB36E1_2/CLKARDCLK
                         clock pessimism              0.679    22.488    
                         clock uncertainty           -0.080    22.408    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.774    21.634    FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/RAMB36E1_2
  -------------------------------------------------------------------
                         required time                         21.634    
                         arrival time                         -13.383    
  -------------------------------------------------------------------
                         slack                                  8.251    

Slack (MET) :             8.253ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/RAMB36E1_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 2.880ns (57.967%)  route 2.088ns (42.033%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 21.776 - 13.333 ) 
    Source Clock Delay      (SCD):    9.268ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.730     4.169    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.265 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.833    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.921 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.581    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.677 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         1.591     9.268    FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/O_buff_clkpixel
    RAMB36_X1Y4          RAMB36E1                                     r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/RAMB36E1_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.722 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/RAMB36E1_5/DOADO[1]
                         net (fo=1, routed)           2.088    13.810    FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/RAM_O_5[1]
    SLICE_X8Y14          LUT6 (Prop_lut6_I3_O)        0.124    13.934 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/r_out[5]_i_7/O
                         net (fo=1, routed)           0.000    13.934    FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/r_out[5]_i_7_n_0
    SLICE_X8Y14          MUXF7 (Prop_muxf7_I1_O)      0.214    14.148 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/r_out_reg[5]_i_3/O
                         net (fo=1, routed)           0.000    14.148    FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/r_out_reg[5]_i_3_n_0
    SLICE_X8Y14          MUXF8 (Prop_muxf8_I1_O)      0.088    14.236 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/r_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    14.236    FPGA2_inst/hdmi_driver_inst/image_driver_inst/DATA_O[5]
    SLICE_X8Y14          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.341    17.043    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.134 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.584    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.667 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.248    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.339 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         1.437    21.776    FPGA2_inst/hdmi_driver_inst/image_driver_inst/O_buff_clkpixel
    SLICE_X8Y14          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[5]/C
                         clock pessimism              0.679    22.456    
                         clock uncertainty           -0.080    22.376    
    SLICE_X8Y14          FDSE (Setup_fdse_C_D)        0.113    22.489    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[5]
  -------------------------------------------------------------------
                         required time                         22.489    
                         arrival time                         -14.236    
  -------------------------------------------------------------------
                         slack                                  8.253    

Slack (MET) :             8.266ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[15][vCounter][3]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/RAMB36E1_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.670ns (16.182%)  route 3.471ns (83.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.490ns = ( 21.824 - 13.333 ) 
    Source Clock Delay      (SCD):    9.242ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.730     4.169    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.265 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.833    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.921 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.581    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.677 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         1.565     9.242    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X22Y1          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[15][vCounter][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.518     9.760 f  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[15][vCounter][3]/Q
                         net (fo=5, routed)           1.200    10.960    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_v[1]
    SLICE_X24Y5          LUT1 (Prop_lut1_I0_O)        0.152    11.112 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/RAMB36E1_0_i_3/O
                         net (fo=8, routed)           2.271    13.383    FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/ADDRARDADDR[2]
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/RAMB36E1_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.341    17.043    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.134 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.584    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.667 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.248    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.339 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         1.485    21.824    FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/O_buff_clkpixel
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/RAMB36E1_1/CLKARDCLK
                         clock pessimism              0.679    22.503    
                         clock uncertainty           -0.080    22.423    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.774    21.649    FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/RAMB36E1_1
  -------------------------------------------------------------------
                         required time                         21.649    
                         arrival time                         -13.383    
  -------------------------------------------------------------------
                         slack                                  8.266    

Slack (MET) :             8.315ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/RAMB36E1_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 2.889ns (59.636%)  route 1.955ns (40.364%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 21.776 - 13.333 ) 
    Source Clock Delay      (SCD):    9.281ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.730     4.169    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.265 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.833    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.921 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.581    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.677 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         1.604     9.281    FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/O_buff_clkpixel
    RAMB36_X1Y2          RAMB36E1                                     r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/RAMB36E1_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    11.735 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/RAMB36E1_4/DOADO[3]
                         net (fo=1, routed)           1.955    13.690    FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/RAM_O_4[3]
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.124    13.814 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/r_out[7]_i_7/O
                         net (fo=1, routed)           0.000    13.814    FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/r_out[7]_i_7_n_0
    SLICE_X9Y14          MUXF7 (Prop_muxf7_I1_O)      0.217    14.031 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/r_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.000    14.031    FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/r_out_reg[7]_i_3_n_0
    SLICE_X9Y14          MUXF8 (Prop_muxf8_I1_O)      0.094    14.125 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/r_out_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    14.125    FPGA2_inst/hdmi_driver_inst/image_driver_inst/DATA_O[7]
    SLICE_X9Y14          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.341    17.043    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.134 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.584    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.667 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.248    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.339 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         1.437    21.776    FPGA2_inst/hdmi_driver_inst/image_driver_inst/O_buff_clkpixel
    SLICE_X9Y14          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[7]/C
                         clock pessimism              0.679    22.456    
                         clock uncertainty           -0.080    22.376    
    SLICE_X9Y14          FDSE (Setup_fdse_C_D)        0.064    22.440    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[7]
  -------------------------------------------------------------------
                         required time                         22.440    
                         arrival time                         -14.125    
  -------------------------------------------------------------------
                         slack                                  8.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][7]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][7]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.529%)  route 0.150ns (51.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.957ns
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.940ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.098     1.305    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.331 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.876    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.926 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.412    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.438 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         0.563     3.000    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X20Y2          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y2          FDRE (Prop_fdre_C_Q)         0.141     3.141 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][7]/Q
                         net (fo=8, routed)           0.150     3.291    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][7]
    SLICE_X22Y1          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][7]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.276     1.671    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.700 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.512    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.565 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.095    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.124 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         0.833     3.957    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X22Y1          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][7]_srl14/CLK
                         clock pessimism             -0.940     3.016    
    SLICE_X22Y1          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     3.199    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][7]_srl14
  -------------------------------------------------------------------
                         required time                         -3.199    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.984ns
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.957ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.098     1.305    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.331 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.876    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.926 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.412    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.438 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         0.589     3.026    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/O_buff_clkpixel
    SLICE_X1Y10          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     3.167 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[9]/Q
                         net (fo=1, routed)           0.056     3.223    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue_n_4
    SLICE_X1Y10          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.276     1.671    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.700 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.512    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.565 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.095    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.124 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         0.860     3.984    FPGA2_inst/hdmi_driver_inst/dvid_1/O_buff_clkpixel
    SLICE_X1Y10          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[9]/C
                         clock pessimism             -0.957     3.026    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.075     3.101    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.497%)  route 0.207ns (59.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.955ns
    Source Clock Delay      (SCD):    2.999ns
    Clock Pessimism Removal (CPR):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.098     1.305    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.331 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.876    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.926 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.412    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.438 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         0.562     2.999    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X21Y6          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_fdre_C_Q)         0.141     3.140 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/Q
                         net (fo=7, routed)           0.207     3.348    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]
    SLICE_X18Y6          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.276     1.671    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.700 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.512    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.565 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.095    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.124 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         0.831     3.955    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X18Y6          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/CLK
                         clock pessimism             -0.920     3.034    
    SLICE_X18Y6          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     3.217    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][7]_srl14
  -------------------------------------------------------------------
                         required time                         -3.217    
                         arrival time                           3.348    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.665%)  route 0.137ns (49.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.955ns
    Source Clock Delay      (SCD):    2.999ns
    Clock Pessimism Removal (CPR):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.098     1.305    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.331 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.876    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.926 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.412    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.438 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         0.562     2.999    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X21Y5          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y5          FDRE (Prop_fdre_C_Q)         0.141     3.140 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][1]/Q
                         net (fo=5, routed)           0.137     3.278    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][1]
    SLICE_X18Y6          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.276     1.671    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.700 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.512    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.565 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.095    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.124 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         0.831     3.955    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X18Y6          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/CLK
                         clock pessimism             -0.920     3.034    
    SLICE_X18Y6          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     3.143    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][1]_srl14
  -------------------------------------------------------------------
                         required time                         -3.143    
                         arrival time                           3.278    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][5]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.959%)  route 0.159ns (53.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.955ns
    Source Clock Delay      (SCD):    2.999ns
    Clock Pessimism Removal (CPR):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.098     1.305    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.331 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.876    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.926 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.412    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.438 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         0.562     2.999    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X21Y6          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_fdre_C_Q)         0.141     3.140 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][5]/Q
                         net (fo=7, routed)           0.159     3.300    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][5]
    SLICE_X18Y6          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.276     1.671    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.700 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.512    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.565 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.095    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.124 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         0.831     3.955    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X18Y6          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/CLK
                         clock pessimism             -0.920     3.034    
    SLICE_X18Y6          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     3.149    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][5]_srl14
  -------------------------------------------------------------------
                         required time                         -3.149    
                         arrival time                           3.300    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][9]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][9]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.848%)  route 0.136ns (49.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.956ns
    Source Clock Delay      (SCD):    2.999ns
    Clock Pessimism Removal (CPR):    0.940ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.098     1.305    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.331 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.876    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.926 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.412    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.438 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         0.562     2.999    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X20Y3          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.141     3.140 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][9]/Q
                         net (fo=9, routed)           0.136     3.277    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][9]
    SLICE_X22Y4          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][9]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.276     1.671    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.700 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.512    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.565 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.095    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.124 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         0.832     3.956    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X22Y4          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][9]_srl14/CLK
                         clock pessimism             -0.940     3.015    
    SLICE_X22Y4          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     3.124    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][9]_srl14
  -------------------------------------------------------------------
                         required time                         -3.124    
                         arrival time                           3.277    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][6]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][6]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.733%)  route 0.148ns (51.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.957ns
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.940ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.098     1.305    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.331 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.876    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.926 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.412    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.438 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         0.563     3.000    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X20Y2          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y2          FDRE (Prop_fdre_C_Q)         0.141     3.141 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][6]/Q
                         net (fo=8, routed)           0.148     3.290    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][6]
    SLICE_X22Y1          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][6]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.276     1.671    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.700 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.512    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.565 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.095    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.124 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         0.833     3.957    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X22Y1          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][6]_srl14/CLK
                         clock pessimism             -0.940     3.016    
    SLICE_X22Y1          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     3.125    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][6]_srl14
  -------------------------------------------------------------------
                         required time                         -3.125    
                         arrival time                           3.290    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][11]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][11]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.347%)  route 0.151ns (51.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.956ns
    Source Clock Delay      (SCD):    2.999ns
    Clock Pessimism Removal (CPR):    0.940ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.098     1.305    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.331 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.876    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.926 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.412    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.438 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         0.562     2.999    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X20Y3          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.141     3.140 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][11]/Q
                         net (fo=7, routed)           0.151     3.291    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][11]
    SLICE_X22Y4          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][11]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.276     1.671    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.700 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.512    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.565 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.095    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.124 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         0.832     3.956    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X22Y4          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][11]_srl14/CLK
                         clock pessimism             -0.940     3.015    
    SLICE_X22Y4          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     3.123    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][11]_srl14
  -------------------------------------------------------------------
                         required time                         -3.123    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][5]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][5]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.212%)  route 0.158ns (52.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.957ns
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.940ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.098     1.305    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.331 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.876    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.926 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.412    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.438 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         0.563     3.000    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X20Y2          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y2          FDRE (Prop_fdre_C_Q)         0.141     3.141 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][5]/Q
                         net (fo=9, routed)           0.158     3.299    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][5]
    SLICE_X22Y1          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][5]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.276     1.671    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.700 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.512    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.565 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.095    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.124 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         0.833     3.957    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X22Y1          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][5]_srl14/CLK
                         clock pessimism             -0.940     3.016    
    SLICE_X22Y1          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     3.131    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][5]_srl14
  -------------------------------------------------------------------
                         required time                         -3.131    
                         arrival time                           3.299    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.912%)  route 0.116ns (45.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.985ns
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.941ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.098     1.305    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.331 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.876    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.926 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.412    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.438 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         0.589     3.026    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/O_buff_clkpixel
    SLICE_X0Y10          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     3.167 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[7]/Q
                         net (fo=1, routed)           0.116     3.283    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green_n_6
    SLICE_X0Y9           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.276     1.671    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.700 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.512    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.565 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.095    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.124 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=167, routed)         0.861     3.985    FPGA2_inst/hdmi_driver_inst/dvid_1/O_buff_clkpixel
    SLICE_X0Y9           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[7]/C
                         clock pessimism             -0.941     3.043    
    SLICE_X0Y9           FDRE (Hold_fdre_C_D)         0.072     3.115    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.115    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_pixel_unbuffered
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y0      FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/RAMB36E1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y4      FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/RAMB36E1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y3      FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/RAMB36E1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y2      FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/RAMB36E1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y4      FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/RAMB36E1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y2      FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/RAMB36E1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y3      FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/RAMB36E1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y0      FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y1      FPGA2_inst/hdmi_driver_inst/image_driver_inst/RAM2_inst/RAMB36E1_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y0    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/I
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       13.333      86.667     MMCME2_ADV_X1Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.667       3.667      MMCME2_ADV_X1Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.667       3.667      MMCME2_ADV_X1Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X10Y7      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][blank]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X18Y6      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][0]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X18Y6      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][0]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X28Y4      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][10]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X28Y4      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][10]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X28Y4      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][11]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X28Y4      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][11]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X18Y6      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.667       3.667      MMCME2_ADV_X1Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.667       3.667      MMCME2_ADV_X1Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X10Y7      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][blank]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X18Y6      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][0]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X18Y6      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X18Y6      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][2]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X18Y6      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X18Y6      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X18Y6      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X18Y6      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][6]_srl14/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback_1
  To Clock:  clk_feedback_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       13.333      86.667     MMCME2_ADV_X1Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clock_x5pixel_unbuffered_1
  To Clock:  clock_x5pixel_unbuffered_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_x5pixel_unbuffered_1
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.667
Sources:            { FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.667       0.511      BUFGCTRL_X0Y2    FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/BUFG_pclockx5/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y12     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y11     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y10     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y9      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y8      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y7      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y16     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y15     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.667       1.418      MMCME2_ADV_X1Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.667       210.693    MMCME2_ADV_X1Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1



