<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: dev/arm/gic_v3_cpu_interface.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_5fc0168d11760b9445bd29fa15d9290f.html">dev</a></li><li class="navelem"><a class="el" href="dir_ad1153afec1dfeb24927e7a8e958206e.html">arm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">gic_v3_cpu_interface.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="gic__v3__cpu__interface_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2019 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Copyright (c) 2018 Metempsy Technology Consulting</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Authors: Jairo Balart</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="gic__v3__cpu__interface_8hh.html">dev/arm/gic_v3_cpu_interface.hh</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm_2isa_8hh.html">arch/arm/isa.hh</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;debug/GIC.hh&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="gic__v3_8hh.html">dev/arm/gic_v3.hh</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="gic__v3__distributor_8hh.html">dev/arm/gic_v3_distributor.hh</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="gic__v3__redistributor_8hh.html">dev/arm/gic_v3_redistributor.hh</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">const</span> uint8_t <a class="code" href="classGicv3CPUInterface.html#ab4e09e9d211eeb2fdd0fa29d7b29cfad">Gicv3CPUInterface::GIC_MIN_BPR</a>;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="keyword">const</span> uint8_t <a class="code" href="classGicv3CPUInterface.html#a990507b08ba52887cf2532ff1ee4e16a">Gicv3CPUInterface::GIC_MIN_BPR_NS</a>;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a8674ef428fd155877a469e9ec8b6de25">   54</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#a8674ef428fd155877a469e9ec8b6de25">Gicv3CPUInterface::Gicv3CPUInterface</a>(<a class="code" href="classGicv3.html">Gicv3</a> * <a class="code" href="namespaceArmISA.html#a519264fbcf8a5ef12e417125f111ab2c">gic</a>, uint32_t cpu_id)</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    : <a class="code" href="classArmISA_1_1BaseISADevice.html">BaseISADevice</a>(),</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;      gic(gic),</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;      redistributor(nullptr),</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;      <a class="code" href="classGicv3Redistributor.html#a18cba9bf8ea46273cbe01c6f5c2ae831">distributor</a>(nullptr),</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;      <a class="code" href="classGicv3Redistributor.html#a0e76008ed26afb7667199d12ae472880">cpuId</a>(cpu_id)</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;{</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a116c91aa471a7b78f3ddf9bb5ebd4b73">prio</a> = 0xff;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a7e37b9e6621c022eb4de17c05d5d2c29">intid</a> = <a class="code" href="classGicv3.html#a4842f3cfadc8ea1097e33424f4228d25">Gicv3::INTID_SPURIOUS</a>;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;}</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a03be1621057b81456118ce87c54db3ec">   66</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#a03be1621057b81456118ce87c54db3ec">Gicv3CPUInterface::init</a>()</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;{</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a793b0d41533b7df2994dc73de1011868">redistributor</a> = <a class="code" href="classGicv3CPUInterface.html#af53b7cda3f8c84a19c3c1000331faf8f">gic</a>-&gt;<a class="code" href="classGicv3.html#a8108af158efd84f031850275b1a41104">getRedistributor</a>(<a class="code" href="classGicv3CPUInterface.html#a1d21a4602d09665e1c7bb1051e854d03">cpuId</a>);</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a593a3c8bda350838bcfa30fa860e42fa">distributor</a> = <a class="code" href="classGicv3CPUInterface.html#af53b7cda3f8c84a19c3c1000331faf8f">gic</a>-&gt;<a class="code" href="classGicv3.html#a4553e81f69791abcaf33c6ea19f46a5e">getDistributor</a>();</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;}</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a45162246c1dc791848d8ce481abc3f19">   73</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#a45162246c1dc791848d8ce481abc3f19">Gicv3CPUInterface::resetHppi</a>(uint32_t intid)</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;{</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="keywordflow">if</span> (intid == <a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a7e37b9e6621c022eb4de17c05d5d2c29">intid</a>)</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        <a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a116c91aa471a7b78f3ddf9bb5ebd4b73">prio</a> = 0xff;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;}</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ad73bc359f5d5a63b2225ce5eef416639">   80</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#ad73bc359f5d5a63b2225ce5eef416639">Gicv3CPUInterface::setThreadContext</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;{</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a18462dc257130bc048745cdc2af8ed5f">maintenanceInterrupt</a> = <a class="code" href="classGicv3CPUInterface.html#af53b7cda3f8c84a19c3c1000331faf8f">gic</a>-&gt;<a class="code" href="classGicv3.html#ac3a1e124dfb3c60681bb651ea6776298">params</a>()-&gt;maint_int-&gt;get(tc);</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;}</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a81ce85a382b8f2178111efccb272b4dd">   86</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#a81ce85a382b8f2178111efccb272b4dd">Gicv3CPUInterface::getHCREL2FMO</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    HCR hcr = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf7b3320067d0141f9d3e408adb3200ea">MISCREG_HCR_EL2</a>);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="keywordflow">if</span> (hcr.tge &amp;&amp; hcr.e2h) {</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (hcr.tge) {</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        <span class="keywordflow">return</span> hcr.fmo;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    }</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;}</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a89023cbb028c98e16836f959879de6b0">  100</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#a89023cbb028c98e16836f959879de6b0">Gicv3CPUInterface::getHCREL2IMO</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    HCR hcr = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf7b3320067d0141f9d3e408adb3200ea">MISCREG_HCR_EL2</a>);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="keywordflow">if</span> (hcr.tge &amp;&amp; hcr.e2h) {</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (hcr.tge) {</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        <span class="keywordflow">return</span> hcr.imo;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    }</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;}</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ae16a0833de460361664d0557d9056462">  114</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#ae16a0833de460361664d0557d9056462">Gicv3CPUInterface::readMiscReg</a>(<span class="keywordtype">int</span> misc_reg)</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;{</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> value = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(misc_reg);</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="keywordtype">bool</span> hcr_fmo = <a class="code" href="classGicv3CPUInterface.html#a81ce85a382b8f2178111efccb272b4dd">getHCREL2FMO</a>();</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="keywordtype">bool</span> hcr_imo = <a class="code" href="classGicv3CPUInterface.html#a89023cbb028c98e16836f959879de6b0">getHCREL2IMO</a>();</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keywordflow">switch</span> (misc_reg) {</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;      <span class="comment">// Active Priorities Group 1 Registers</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca27cd203a9bca6eab37a554e898142d93">MISCREG_ICC_AP1R0</a>:</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca94036d32e13456b3051cef01f5bec7e4">MISCREG_ICC_AP1R0_EL1</a>: {</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;          <span class="keywordflow">if</span> ((<a class="code" href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">currEL</a>() == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>) &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() &amp;&amp; hcr_imo) {</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;              <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa21568657eb66ec235224aff303ecd5d">MISCREG_ICV_AP1R0_EL1</a>);</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;          }</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;          <span class="keywordflow">return</span> <a class="code" href="classGicv3CPUInterface.html#a2e076c5a14664bcc4f42bbf6d8f0ea13">readBankedMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca94036d32e13456b3051cef01f5bec7e4">MISCREG_ICC_AP1R0_EL1</a>);</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;      }</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca45e85a7946312872e9c33f350b766a60">MISCREG_ICC_AP1R1</a>:</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca475596635ca42ac1d9c4fac0a9f69724">MISCREG_ICC_AP1R1_EL1</a>:</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        <span class="comment">// only implemented if supporting 6 or more bits of priority</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacb79ec2fc3f83cf135119c0c87f71928">MISCREG_ICC_AP1R2</a>:</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad57f685f5b3ddf9fdb311dc42219bb6b">MISCREG_ICC_AP1R2_EL1</a>:</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        <span class="comment">// only implemented if supporting 7 or more bits of priority</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacf06b0676b71327ff81b1279017a70f4">MISCREG_ICC_AP1R3</a>:</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caec3c25740713ed7ada17ffbec144ee12">MISCREG_ICC_AP1R3_EL1</a>:</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        <span class="comment">// only implemented if supporting 7 or more bits of priority</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;      <span class="comment">// Active Priorities Group 0 Registers</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacb61059addf4422bd8083f71772380c2">MISCREG_ICC_AP0R0</a>:</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca436ad1f1cbb9b39963c98ed6a60b8c53">MISCREG_ICC_AP0R0_EL1</a>: {</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;          <span class="keywordflow">if</span> ((<a class="code" href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">currEL</a>() == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>) &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() &amp;&amp; hcr_fmo) {</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;              <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1a155f1731697476ef2e0698e481a8ad">MISCREG_ICV_AP0R0_EL1</a>);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;          }</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;      }</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad214048215fdcc35dd08cf5dd66f6dd9">MISCREG_ICC_AP0R1</a>:</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac9f483eaf886eac63500f6ffe11f7202">MISCREG_ICC_AP0R1_EL1</a>:</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        <span class="comment">// only implemented if supporting 6 or more bits of priority</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad34ee69ef91d0149afb1ff59bf77aa44">MISCREG_ICC_AP0R2</a>:</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0a7720994c0c1e197e8c1430ed32a789">MISCREG_ICC_AP0R2_EL1</a>:</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        <span class="comment">// only implemented if supporting 7 or more bits of priority</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac55582e3f282170f2c0836d3937e51e3">MISCREG_ICC_AP0R3</a>:</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8b47a54182d0101ed78f110859fdd6c5">MISCREG_ICC_AP0R3_EL1</a>:</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        <span class="comment">// only implemented if supporting 7 or more bits of priority</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;      <span class="comment">// Interrupt Group 0 Enable register EL1</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caebf6310c1b5ae0a4897150bb7d248151">MISCREG_ICC_IGRPEN0</a>:</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac96db49da189f075fd8429c59091cbee">MISCREG_ICC_IGRPEN0_EL1</a>: {</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;          <span class="keywordflow">if</span> ((<a class="code" href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">currEL</a>() == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>) &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() &amp;&amp; hcr_fmo) {</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;              <span class="keywordflow">return</span> <a class="code" href="classGicv3CPUInterface.html#ae16a0833de460361664d0557d9056462">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad3abd4e351531e15fa1b24a03f56f8d9">MISCREG_ICV_IGRPEN0_EL1</a>);</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;          }</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;      }</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad3abd4e351531e15fa1b24a03f56f8d9">MISCREG_ICV_IGRPEN0_EL1</a>: {</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;          ICH_VMCR_EL2 ich_vmcr_el2 =</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;              <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaff4ded51dc072e0b5a9a046311d0138">MISCREG_ICH_VMCR_EL2</a>);</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;          value = ich_vmcr_el2.VENG0;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;      }</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;      <span class="comment">// Interrupt Group 1 Enable register EL1</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca27c9f066df04eb10cf842ccc051c3816">MISCREG_ICC_IGRPEN1</a>:</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae8f594213fb0d2cadb2621c28b3d4698">MISCREG_ICC_IGRPEN1_EL1</a>: {</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;          <span class="keywordflow">if</span> ((<a class="code" href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">currEL</a>() == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>) &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() &amp;&amp; hcr_imo) {</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;              <span class="keywordflow">return</span> <a class="code" href="classGicv3CPUInterface.html#ae16a0833de460361664d0557d9056462">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca68ff21de9b144d8121c8ae916b774d35">MISCREG_ICV_IGRPEN1_EL1</a>);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;          }</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;          value = <a class="code" href="classGicv3CPUInterface.html#a2e076c5a14664bcc4f42bbf6d8f0ea13">readBankedMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae8f594213fb0d2cadb2621c28b3d4698">MISCREG_ICC_IGRPEN1_EL1</a>);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;      }</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca68ff21de9b144d8121c8ae916b774d35">MISCREG_ICV_IGRPEN1_EL1</a>: {</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;          ICH_VMCR_EL2 ich_vmcr_el2 =</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;              <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaff4ded51dc072e0b5a9a046311d0138">MISCREG_ICH_VMCR_EL2</a>);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;          value = ich_vmcr_el2.VENG1;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;      }</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;      <span class="comment">// Interrupt Group 1 Enable register EL3</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa39d58577a3df5de2a8c366f82e003ef">MISCREG_ICC_MGRPEN1</a>:</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1b59e34222a1ad9101827df743e8b23a">MISCREG_ICC_IGRPEN1_EL3</a>: {</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;          ICC_IGRPEN1_EL3 igrp_el3 = 0;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;          igrp_el3.EnableGrp1S = ((ICC_IGRPEN1_EL1)<a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;              <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa1172bbe8c75e9e22e4588d4c25945ef">MISCREG_ICC_IGRPEN1_EL1_S</a>)).<a class="code" href="classGicv3CPUInterface.html#a650bf35bec296bc6022d30ed5756bf2c">Enable</a>;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;          igrp_el3.EnableGrp1NS = ((ICC_IGRPEN1_EL1)<a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;              <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab49aefaf8efcb39bd5358e4d70bfc70b">MISCREG_ICC_IGRPEN1_EL1_NS</a>)).<a class="code" href="classGicv3CPUInterface.html#a650bf35bec296bc6022d30ed5756bf2c">Enable</a>;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;          value = igrp_el3;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;      }</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;      <span class="comment">// Running Priority Register</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca914ec93eb7ef2000d809895e9671dfdc">MISCREG_ICC_RPR</a>:</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca760cca6faf3566c48178215cbae2d7ff">MISCREG_ICC_RPR_EL1</a>: {</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;          <span class="keywordflow">if</span> ((<a class="code" href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">currEL</a>() == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>) &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() &amp;&amp;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;              (hcr_imo || hcr_fmo)) {</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;              <span class="keywordflow">return</span> <a class="code" href="classGicv3CPUInterface.html#ae16a0833de460361664d0557d9056462">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae14ba9ba97c8690c2deafa93bda17821">MISCREG_ICV_RPR_EL1</a>);</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;          }</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;          uint8_t rprio = <a class="code" href="classGicv3CPUInterface.html#a041b33733b065f6335a8f6c3c53ea1c0">highestActivePriority</a>();</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#a7741831db784644d94b3797bbbfc884c">haveEL</a>(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>) &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() &amp;&amp;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;              (<a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4">MISCREG_SCR_EL3</a>) &amp; (1<a class="code" href="classGicv3CPUInterface.html#abad88df32d0b8a3b7d53b243bed4330c">U</a> &lt;&lt; 2))) {</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;              <span class="comment">// Spec section 4.8.1</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;              <span class="comment">// For Non-secure access to ICC_RPR_EL1 when SCR_EL3.FIQ == 1</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;              <span class="keywordflow">if</span> ((rprio &amp; 0x80) == 0) {</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                  <span class="comment">// If the current priority mask value is in the range of</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                  <span class="comment">// 0x00-0x7F a read access returns the value 0x0</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                  rprio = 0;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;              } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (rprio != 0xff) {</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                  <span class="comment">// If the current priority mask value is in the range of</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                  <span class="comment">// 0x80-0xFF a read access returns the Non-secure read of</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                  <span class="comment">// the current value</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                  rprio = (rprio &lt;&lt; 1) &amp; 0xff;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;              }</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;          }</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;          value = rprio;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;      }</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;      <span class="comment">// Virtual Running Priority Register</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae14ba9ba97c8690c2deafa93bda17821">MISCREG_ICV_RPR_EL1</a>: {</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;          value = <a class="code" href="classGicv3CPUInterface.html#ab1fda1cddacd0738c07bc0f7d0df5f92">virtualHighestActivePriority</a>();</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;      }</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;      <span class="comment">// Highest Priority Pending Interrupt Register 0</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca068828a2dd9c0cbb20df721d051cf5f1">MISCREG_ICC_HPPIR0</a>:</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1b19d476847be7990988229c7e968767">MISCREG_ICC_HPPIR0_EL1</a>: {</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;          <span class="keywordflow">if</span> ((<a class="code" href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">currEL</a>() == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>) &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() &amp;&amp; hcr_fmo) {</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;              <span class="keywordflow">return</span> <a class="code" href="classGicv3CPUInterface.html#ae16a0833de460361664d0557d9056462">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadcb9d4ae465eafd88806a6b894aa3bf8">MISCREG_ICV_HPPIR0_EL1</a>);</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;          }</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;          value = <a class="code" href="classGicv3CPUInterface.html#abfc774002b7b3e1e8ef3f27dbc9e0ab2">getHPPIR0</a>();</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;      }</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;      <span class="comment">// Virtual Highest Priority Pending Interrupt Register 0</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadcb9d4ae465eafd88806a6b894aa3bf8">MISCREG_ICV_HPPIR0_EL1</a>: {</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;          value = <a class="code" href="classGicv3.html#a4842f3cfadc8ea1097e33424f4228d25">Gicv3::INTID_SPURIOUS</a>;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;          <span class="keywordtype">int</span> lr_idx = <a class="code" href="classGicv3CPUInterface.html#aba8ca3f3b3dc9a6cd3704617e552bbb2">getHPPVILR</a>();</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;          <span class="keywordflow">if</span> (lr_idx &gt;= 0) {</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;              ICH_LR_EL2 ich_lr_el2 =</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                  <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7cdb4acb0296e07d68c8bceede9c43be">MISCREG_ICH_LR0_EL2</a> + lr_idx);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;              <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a> group =</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                  ich_lr_el2.Group ? <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1dac81799d77f0517dc9f86e13b227fb3a5">Gicv3::G1NS</a> : <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1da69221f53aac4575e3da41e3431a75b95">Gicv3::G0S</a>;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;              <span class="keywordflow">if</span> (group == <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1da69221f53aac4575e3da41e3431a75b95">Gicv3::G0S</a>) {</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                  value = ich_lr_el2.vINTID;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;              }</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;          }</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;      }</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;      <span class="comment">// Highest Priority Pending Interrupt Register 1</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0cb22eec0de9d39ddc92e430bcf3b328">MISCREG_ICC_HPPIR1</a>:</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca26821647983f6fdab35988a6313e6cd7">MISCREG_ICC_HPPIR1_EL1</a>: {</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;          <span class="keywordflow">if</span> ((<a class="code" href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">currEL</a>() == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>) &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() &amp;&amp; hcr_imo) {</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;              <span class="keywordflow">return</span> <a class="code" href="classGicv3CPUInterface.html#ae16a0833de460361664d0557d9056462">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca63b36a2dcb728823bf3839bf06816fc0">MISCREG_ICV_HPPIR1_EL1</a>);</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;          }</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;          value = <a class="code" href="classGicv3CPUInterface.html#a4d0819f1c60dd3f6f5bbf4fb53620c03">getHPPIR1</a>();</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;      }</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;      <span class="comment">// Virtual Highest Priority Pending Interrupt Register 1</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca63b36a2dcb728823bf3839bf06816fc0">MISCREG_ICV_HPPIR1_EL1</a>: {</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;          value = <a class="code" href="classGicv3.html#a4842f3cfadc8ea1097e33424f4228d25">Gicv3::INTID_SPURIOUS</a>;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;          <span class="keywordtype">int</span> lr_idx = <a class="code" href="classGicv3CPUInterface.html#aba8ca3f3b3dc9a6cd3704617e552bbb2">getHPPVILR</a>();</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;          <span class="keywordflow">if</span> (lr_idx &gt;= 0) {</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;              ICH_LR_EL2 ich_lr_el2 =</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;                  <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7cdb4acb0296e07d68c8bceede9c43be">MISCREG_ICH_LR0_EL2</a> + lr_idx);</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;              <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a> group =</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;                  ich_lr_el2.Group ? <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1dac81799d77f0517dc9f86e13b227fb3a5">Gicv3::G1NS</a> : <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1da69221f53aac4575e3da41e3431a75b95">Gicv3::G0S</a>;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;              <span class="keywordflow">if</span> (group == <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1dac81799d77f0517dc9f86e13b227fb3a5">Gicv3::G1NS</a>) {</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                  value = ich_lr_el2.vINTID;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;              }</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;          }</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;      }</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;      <span class="comment">// Binary Point Register 0</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca277ce93cc320101fbd084a0ce4f13fea">MISCREG_ICC_BPR0</a>:</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae5ef89ebf1ede2059477cad3c55c9312">MISCREG_ICC_BPR0_EL1</a>: {</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        <span class="keywordflow">if</span> ((<a class="code" href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">currEL</a>() == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>) &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() &amp;&amp; hcr_fmo) {</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classGicv3CPUInterface.html#ae16a0833de460361664d0557d9056462">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa6864f438e4d753aae8738bc2dbc2aaf">MISCREG_ICV_BPR0_EL1</a>);</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        }</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        value = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae5ef89ebf1ede2059477cad3c55c9312">MISCREG_ICC_BPR0_EL1</a>);</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;      }</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;      <span class="comment">// Binary Point Register 1</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3482db1432ccd97bf4aeb564ee8984a1">MISCREG_ICC_BPR1</a>:</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9145ada786ef19b78bde92073ac5ce64">MISCREG_ICC_BPR1_EL1</a>: {</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        value = <a class="code" href="classGicv3CPUInterface.html#ac40bf9aff664c65b0d34b61dee76960c">bpr1</a>(<a class="code" href="classGicv3CPUInterface.html#abbe7979badc9d01833d7fcc0cf0f2f08">isSecureBelowEL3</a>() ? <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1daabe68d7775220e886edcd65afe7e471e">Gicv3::G1S</a> : <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1dac81799d77f0517dc9f86e13b227fb3a5">Gicv3::G1NS</a>);</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;      }</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;      <span class="comment">// Virtual Binary Point Register 0</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa6864f438e4d753aae8738bc2dbc2aaf">MISCREG_ICV_BPR0_EL1</a>: {</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        ICH_VMCR_EL2 ich_vmcr_el2 =</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;            <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaff4ded51dc072e0b5a9a046311d0138">MISCREG_ICH_VMCR_EL2</a>);</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        value = ich_vmcr_el2.VBPR0;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;      }</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;      <span class="comment">// Virtual Binary Point Register 1</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4a86ce3b6916ffb73ac367eb0f368904">MISCREG_ICV_BPR1_EL1</a>: {</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        ICH_VMCR_EL2 ich_vmcr_el2 =</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;            <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaff4ded51dc072e0b5a9a046311d0138">MISCREG_ICH_VMCR_EL2</a>);</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        <span class="keywordflow">if</span> (ich_vmcr_el2.VCBPR) {</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;            <span class="comment">// bpr0 + 1 saturated to 7, WI</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;            value = ich_vmcr_el2.VBPR0 + 1;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;            value = value &lt; 7 ? value : 7;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;            value = ich_vmcr_el2.VBPR1;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        }</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;      }</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;      <span class="comment">// Interrupt Priority Mask Register</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca27ee79b5ad39eaf6e042db7b9b46d1d4">MISCREG_ICC_PMR</a>:</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf24c33b9027ea614619b23cc78de8fc7">MISCREG_ICC_PMR_EL1</a>:</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;        <span class="keywordflow">if</span> ((<a class="code" href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">currEL</a>() == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>) &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() &amp;&amp; (hcr_imo || hcr_fmo)) {</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classGicv3CPUInterface.html#ae16a0833de460361664d0557d9056462">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7f76114eb4bb880314f887441fe7b16e">MISCREG_ICV_PMR_EL1</a>);</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;        }</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#a7741831db784644d94b3797bbbfc884c">haveEL</a>(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>) &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() &amp;&amp;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;            (<a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4">MISCREG_SCR_EL3</a>) &amp; (1<a class="code" href="classGicv3CPUInterface.html#abad88df32d0b8a3b7d53b243bed4330c">U</a> &lt;&lt; 2))) {</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;            <span class="comment">// Spec section 4.8.1</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;            <span class="comment">// For Non-secure access to ICC_PMR_EL1 when SCR_EL3.FIQ == 1:</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;            <span class="keywordflow">if</span> ((value &amp; 0x80) == 0) {</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;                <span class="comment">// If the current priority mask value is in the range of</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;                <span class="comment">// 0x00-0x7F a read access returns the value 0x00.</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;                value = 0;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;            } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (value != 0xff) {</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;                <span class="comment">// If the current priority mask value is in the range of</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;                <span class="comment">// 0x80-0xFF a read access returns the Non-secure read of the</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;                <span class="comment">// current value.</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;                value = (value &lt;&lt; 1) &amp; 0xff;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;            }</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        }</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7f76114eb4bb880314f887441fe7b16e">MISCREG_ICV_PMR_EL1</a>: { <span class="comment">// Priority Mask Register</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;          ICH_VMCR_EL2 ich_vmcr_el2 =</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;              <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaff4ded51dc072e0b5a9a046311d0138">MISCREG_ICH_VMCR_EL2</a>);</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;          value = ich_vmcr_el2.VPMR;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;      }</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;      <span class="comment">// Interrupt Acknowledge Register 0</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac7c98e9d9418d80ff614763dd5086b83">MISCREG_ICC_IAR0</a>:</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca614c417a9f615e4c932bb8d53696c46d">MISCREG_ICC_IAR0_EL1</a>: {</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;          <span class="keywordflow">if</span> ((<a class="code" href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">currEL</a>() == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>) &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() &amp;&amp; hcr_fmo) {</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;              <span class="keywordflow">return</span> <a class="code" href="classGicv3CPUInterface.html#ae16a0833de460361664d0557d9056462">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafc6d17c0e41ccff9334b8a2b634210b2">MISCREG_ICV_IAR0_EL1</a>);</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;          }</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;          uint32_t int_id;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#a35e150de070446181b9af5defbc1c44e">hppiCanPreempt</a>()) {</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;              int_id = <a class="code" href="classGicv3CPUInterface.html#abfc774002b7b3e1e8ef3f27dbc9e0ab2">getHPPIR0</a>();</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;              <span class="comment">// avoid activation for special interrupts</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;              <span class="keywordflow">if</span> (int_id &lt; <a class="code" href="classGicv3.html#a1db940c0baaf75548318d0c3bc99422d">Gicv3::INTID_SECURE</a> ||</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                  int_id &gt;= <a class="code" href="classGicv3Redistributor.html#a54e7e5df8e7ff32b30c583f2e1a98139">Gicv3Redistributor::SMALLEST_LPI_ID</a>) {</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                  <a class="code" href="classGicv3Redistributor.html#a9aff58f28c4457432ef5a7f380a893c3">activateIRQ</a>(int_id, <a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a81785523f9731ad7c9a28b23ee467721">group</a>);</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;              }</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;          } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;              int_id = <a class="code" href="classGicv3.html#a4842f3cfadc8ea1097e33424f4228d25">Gicv3::INTID_SPURIOUS</a>;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;          }</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;          value = int_id;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;      }</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;      <span class="comment">// Virtual Interrupt Acknowledge Register 0</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafc6d17c0e41ccff9334b8a2b634210b2">MISCREG_ICV_IAR0_EL1</a>: {</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;          <span class="keywordtype">int</span> lr_idx = <a class="code" href="classGicv3CPUInterface.html#aba8ca3f3b3dc9a6cd3704617e552bbb2">getHPPVILR</a>();</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;          uint32_t int_id = <a class="code" href="classGicv3.html#a4842f3cfadc8ea1097e33424f4228d25">Gicv3::INTID_SPURIOUS</a>;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;          <span class="keywordflow">if</span> (lr_idx &gt;= 0) {</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;              ICH_LR_EL2 ich_lr_el2 =</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;                  <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7cdb4acb0296e07d68c8bceede9c43be">MISCREG_ICH_LR0_EL2</a> + lr_idx);</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;              <span class="keywordflow">if</span> (!ich_lr_el2.Group &amp;&amp; <a class="code" href="classGicv3CPUInterface.html#a7b022fedba1e7416860e601b26a852e7">hppviCanPreempt</a>(lr_idx)) {</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;                  int_id = ich_lr_el2.vINTID;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;                  <span class="keywordflow">if</span> (int_id &lt; <a class="code" href="classGicv3.html#a1db940c0baaf75548318d0c3bc99422d">Gicv3::INTID_SECURE</a> ||</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;                      int_id &gt; <a class="code" href="classGicv3.html#a4842f3cfadc8ea1097e33424f4228d25">Gicv3::INTID_SPURIOUS</a>) {</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;                      <a class="code" href="classGicv3CPUInterface.html#aa25defd0ffe61fdd8024a32be60b79ed">virtualActivateIRQ</a>(lr_idx);</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;                  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                      <span class="comment">// Bogus... Pseudocode says:</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;                      <span class="comment">// - Move from pending to invalid...</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;                      <span class="comment">// - Return de bogus id...</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;                      ich_lr_el2.State = ICH_LR_EL2_STATE_INVALID;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;                      <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7cdb4acb0296e07d68c8bceede9c43be">MISCREG_ICH_LR0_EL2</a> + lr_idx,</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;                                              ich_lr_el2);</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;                  }</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;              }</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;          }</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;          value = int_id;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;          <a class="code" href="classGicv3CPUInterface.html#a2e9f04d97d7201132a73a92b29b12978">virtualUpdate</a>();</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;      }</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;      <span class="comment">// Interrupt Acknowledge Register 1</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac732b81054b0ab6a0ab3def8d8ca4ec5">MISCREG_ICC_IAR1</a>:</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9f598b2acd72be911d2d7665c6fc28b7">MISCREG_ICC_IAR1_EL1</a>: {</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;          <span class="keywordflow">if</span> ((<a class="code" href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">currEL</a>() == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>) &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() &amp;&amp; hcr_imo) {</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;              <span class="keywordflow">return</span> <a class="code" href="classGicv3CPUInterface.html#ae16a0833de460361664d0557d9056462">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa45728e353f69e127bb4a502ea0084fe">MISCREG_ICV_IAR1_EL1</a>);</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;          }</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;          uint32_t int_id;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#a35e150de070446181b9af5defbc1c44e">hppiCanPreempt</a>()) {</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;              int_id = <a class="code" href="classGicv3CPUInterface.html#a4d0819f1c60dd3f6f5bbf4fb53620c03">getHPPIR1</a>();</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;              <span class="comment">// avoid activation for special interrupts</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;              <span class="keywordflow">if</span> (int_id &lt; <a class="code" href="classGicv3.html#a1db940c0baaf75548318d0c3bc99422d">Gicv3::INTID_SECURE</a> ||</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;                  int_id &gt;= <a class="code" href="classGicv3Redistributor.html#a54e7e5df8e7ff32b30c583f2e1a98139">Gicv3Redistributor::SMALLEST_LPI_ID</a>) {</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;                  <a class="code" href="classGicv3Redistributor.html#a9aff58f28c4457432ef5a7f380a893c3">activateIRQ</a>(int_id, <a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a81785523f9731ad7c9a28b23ee467721">group</a>);</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;              }</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;          } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;              int_id = <a class="code" href="classGicv3.html#a4842f3cfadc8ea1097e33424f4228d25">Gicv3::INTID_SPURIOUS</a>;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;          }</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;          value = int_id;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;      }</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;      <span class="comment">// Virtual Interrupt Acknowledge Register 1</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa45728e353f69e127bb4a502ea0084fe">MISCREG_ICV_IAR1_EL1</a>: {</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;          <span class="keywordtype">int</span> lr_idx = <a class="code" href="classGicv3CPUInterface.html#aba8ca3f3b3dc9a6cd3704617e552bbb2">getHPPVILR</a>();</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;          uint32_t int_id = <a class="code" href="classGicv3.html#a4842f3cfadc8ea1097e33424f4228d25">Gicv3::INTID_SPURIOUS</a>;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;          <span class="keywordflow">if</span> (lr_idx &gt;= 0) {</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;              ICH_LR_EL2 ich_lr_el2 =</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;                  <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7cdb4acb0296e07d68c8bceede9c43be">MISCREG_ICH_LR0_EL2</a> + lr_idx);</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;              <span class="keywordflow">if</span> (ich_lr_el2.Group &amp;&amp; <a class="code" href="classGicv3CPUInterface.html#a7b022fedba1e7416860e601b26a852e7">hppviCanPreempt</a>(lr_idx)) {</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;                  int_id = ich_lr_el2.vINTID;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;                  <span class="keywordflow">if</span> (int_id &lt; <a class="code" href="classGicv3.html#a1db940c0baaf75548318d0c3bc99422d">Gicv3::INTID_SECURE</a> ||</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;                      int_id &gt; <a class="code" href="classGicv3.html#a4842f3cfadc8ea1097e33424f4228d25">Gicv3::INTID_SPURIOUS</a>) {</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;                      <a class="code" href="classGicv3CPUInterface.html#aa25defd0ffe61fdd8024a32be60b79ed">virtualActivateIRQ</a>(lr_idx);</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;                  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;                      <span class="comment">// Bogus... Pseudocode says:</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;                      <span class="comment">// - Move from pending to invalid...</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;                      <span class="comment">// - Return de bogus id...</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;                      ich_lr_el2.State = ICH_LR_EL2_STATE_INVALID;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;                      <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7cdb4acb0296e07d68c8bceede9c43be">MISCREG_ICH_LR0_EL2</a> + lr_idx,</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;                                              ich_lr_el2);</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;                  }</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;              }</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;          }</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;          value = int_id;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;          <a class="code" href="classGicv3CPUInterface.html#a2e9f04d97d7201132a73a92b29b12978">virtualUpdate</a>();</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;      }</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;      <span class="comment">// System Register Enable Register EL1</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab5f4250f1ff66c148551b5f38265f1f2">MISCREG_ICC_SRE</a>:</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab15163159502cada493e68e6fd30cd3d">MISCREG_ICC_SRE_EL1</a>: {</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;        <span class="comment">/*</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">         * DIB [2] == 1 (IRQ bypass not supported, RAO/WI)</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">         * DFB [1] == 1 (FIQ bypass not supported, RAO/WI)</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">         * SRE [0] == 1 (Only system register interface supported, RAO/WI)</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;          ICC_SRE_EL1 icc_sre_el1 = 0;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;          icc_sre_el1.SRE = 1;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;          icc_sre_el1.DIB = 1;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;          icc_sre_el1.DFB = 1;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;          value = icc_sre_el1;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;      }</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;      <span class="comment">// System Register Enable Register EL2</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab8c3568196a941ebb8b286fc83abfead">MISCREG_ICC_HSRE</a>:</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7152f819cd62270f1bb776e457992134">MISCREG_ICC_SRE_EL2</a>: {</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;        <span class="comment">/*</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">         * Enable [3] == 1</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">         * (EL1 accesses to ICC_SRE_EL1 do not trap to EL2, RAO/WI)</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">         * DIB [2] == 1 (IRQ bypass not supported, RAO/WI)</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">         * DFB [1] == 1 (FIQ bypass not supported, RAO/WI)</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">         * SRE [0] == 1 (Only system register interface supported, RAO/WI)</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;        ICC_SRE_EL2 icc_sre_el2 = 0;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;        icc_sre_el2.SRE = 1;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;        icc_sre_el2.DIB = 1;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;        icc_sre_el2.DFB = 1;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        icc_sre_el2.Enable = 1;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;        value = icc_sre_el2;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;      }</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;      <span class="comment">// System Register Enable Register EL3</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae481d6903ff005d75618595e07c0cd91">MISCREG_ICC_MSRE</a>:</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca765cc18afe40eb0ea678227c1a22b482">MISCREG_ICC_SRE_EL3</a>: {</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;        <span class="comment">/*</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">         * Enable [3] == 1</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">         * (EL1 accesses to ICC_SRE_EL1 do not trap to EL3.</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">         *  EL2 accesses to ICC_SRE_EL1 and ICC_SRE_EL2 do not trap to EL3.</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">         *  RAO/WI)</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">         * DIB [2] == 1 (IRQ bypass not supported, RAO/WI)</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">         * DFB [1] == 1 (FIQ bypass not supported, RAO/WI)</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">         * SRE [0] == 1 (Only system register interface supported, RAO/WI)</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;        ICC_SRE_EL3 icc_sre_el3 = 0;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;        icc_sre_el3.SRE = 1;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;        icc_sre_el3.DIB = 1;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;        icc_sre_el3.DFB = 1;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;        icc_sre_el3.Enable = 1;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;        value = icc_sre_el3;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;      }</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;      <span class="comment">// Control Register</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2eed81b30a693fc3bb6871da425dc355">MISCREG_ICC_CTLR</a>:</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf989741ead622016f7667ef22de9221b">MISCREG_ICC_CTLR_EL1</a>: {</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;          <span class="keywordflow">if</span> ((<a class="code" href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">currEL</a>() == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>) &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() &amp;&amp; (hcr_imo || hcr_fmo)) {</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;              <span class="keywordflow">return</span> <a class="code" href="classGicv3CPUInterface.html#ae16a0833de460361664d0557d9056462">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5f193183c28a65cc7e32fb1823efb324">MISCREG_ICV_CTLR_EL1</a>);</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;          }</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;          value = <a class="code" href="classGicv3CPUInterface.html#a2e076c5a14664bcc4f42bbf6d8f0ea13">readBankedMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf989741ead622016f7667ef22de9221b">MISCREG_ICC_CTLR_EL1</a>);</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;          <span class="comment">// Enforce value for RO bits</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;          <span class="comment">// ExtRange [19], INTIDs in the range 1024..8191 not supported</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;          <span class="comment">// RSS [18], SGIs with affinity level 0 values of 0-255 are supported</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;          <span class="comment">// A3V [15], supports non-zero values of the Aff3 field in SGI</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;          <span class="comment">//           generation System registers</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;          <span class="comment">// SEIS [14], does not support generation of SEIs (deprecated)</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;          <span class="comment">// IDbits [13:11], 001 = 24 bits | 000 = 16 bits</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;          <span class="comment">// PRIbits [10:8], number of priority bits implemented, minus one</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;          ICC_CTLR_EL1 icc_ctlr_el1 = value;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;          icc_ctlr_el1.ExtRange = 0;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;          icc_ctlr_el1.RSS = 1;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;          icc_ctlr_el1.A3V = 1;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;          icc_ctlr_el1.SEIS = 0;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;          icc_ctlr_el1.IDbits = 1;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;          icc_ctlr_el1.PRIbits = PRIORITY_BITS - 1;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;          value = icc_ctlr_el1;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;      }</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;      <span class="comment">// Virtual Control Register</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5f193183c28a65cc7e32fb1823efb324">MISCREG_ICV_CTLR_EL1</a>: {</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;          ICV_CTLR_EL1 icv_ctlr_el1 = value;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;          icv_ctlr_el1.RSS = 0;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;          icv_ctlr_el1.A3V = 1;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;          icv_ctlr_el1.SEIS = 0;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;          icv_ctlr_el1.IDbits = 1;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;          icv_ctlr_el1.PRIbits = 7;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;          value = icv_ctlr_el1;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;      }</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;      <span class="comment">// Control Register</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac096a560e0696a8284ea711d7b9accb3">MISCREG_ICC_MCTLR</a>:</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca03b2af3d5dfb948036a0bc0963528500">MISCREG_ICC_CTLR_EL3</a>: {</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;          <span class="comment">// Enforce value for RO bits</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;          <span class="comment">// ExtRange [19], INTIDs in the range 1024..8191 not supported</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;          <span class="comment">// RSS [18], SGIs with affinity level 0 values of 0-255 are supported</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;          <span class="comment">// nDS [17], supports disabling of security</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;          <span class="comment">// A3V [15], supports non-zero values of the Aff3 field in SGI</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;          <span class="comment">//           generation System registers</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;          <span class="comment">// SEIS [14], does not support generation of SEIs (deprecated)</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;          <span class="comment">// IDbits [13:11], 001 = 24 bits | 000 = 16 bits</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;          <span class="comment">// PRIbits [10:8], number of priority bits implemented, minus one</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;          ICC_CTLR_EL3 icc_ctlr_el3 = value;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;          icc_ctlr_el3.ExtRange = 0;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;          icc_ctlr_el3.RSS = 1;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;          icc_ctlr_el3.nDS = 0;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;          icc_ctlr_el3.A3V = 1;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;          icc_ctlr_el3.SEIS = 0;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;          icc_ctlr_el3.IDbits = 0;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;          icc_ctlr_el3.PRIbits = PRIORITY_BITS - 1;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;          value = icc_ctlr_el3;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;      }</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;      <span class="comment">// Hyp Control Register</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9a2970e3c1e8f16dd70c8b59ca70cdaa">MISCREG_ICH_HCR</a>:</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca740fa095ed6375464a921bc3e1198424">MISCREG_ICH_HCR_EL2</a>:</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;      <span class="comment">// Hyp Active Priorities Group 0 Registers</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad1fde8d70184ea1f0423eea69fbb6e09">MISCREG_ICH_AP0R0</a>:</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca506614b40a3bdbfe8b75e14a9201f31a">MISCREG_ICH_AP0R0_EL2</a>:</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;      <span class="comment">// only implemented if supporting 6 or more bits of priority</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7aa0754ad180ae9b27a6970c0ee19c11">MISCREG_ICH_AP0R1</a>:</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0489d287e3015fd5c5104ec598cfa175">MISCREG_ICH_AP0R1_EL2</a>:</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;      <span class="comment">// only implemented if supporting 7 or more bits of priority</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca15afc78cb7a8666d2006195ebd53f923">MISCREG_ICH_AP0R2</a>:</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9e52c9884813fac1b5a04c44c9c5be6e">MISCREG_ICH_AP0R2_EL2</a>:</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;      <span class="comment">// only implemented if supporting 7 or more bits of priority</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca49e10cd1001a1ac99d7a1dd65891ee7e">MISCREG_ICH_AP0R3</a>:</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca773283e0034a5c4818ecb1092eaa7428">MISCREG_ICH_AP0R3_EL2</a>:</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;        <span class="comment">// Unimplemented registers are RAZ/WI</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;      <span class="comment">// Hyp Active Priorities Group 1 Registers</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9f29b01b6a0daaac0fc564af1768eb34">MISCREG_ICH_AP1R0</a>:</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5da404b36cf0591c9a0bef9913f3b133">MISCREG_ICH_AP1R0_EL2</a>:</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;      <span class="comment">// only implemented if supporting 6 or more bits of priority</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca89cf4b757dcc31564106ec738effa5f7">MISCREG_ICH_AP1R1</a>:</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf7dbba129252a67e60a0c004db99631c">MISCREG_ICH_AP1R1_EL2</a>:</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;      <span class="comment">// only implemented if supporting 7 or more bits of priority</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad68be9de59b48666fc6bb8690e3a4e94">MISCREG_ICH_AP1R2</a>:</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac6aaf6058587eba56814fb83bf08c8cc">MISCREG_ICH_AP1R2_EL2</a>:</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;      <span class="comment">// only implemented if supporting 7 or more bits of priority</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa7e5a49456e960f66089e61b9da34c39">MISCREG_ICH_AP1R3</a>:</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad1931536e9815804d2f14f229ff31cfd">MISCREG_ICH_AP1R3_EL2</a>:</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;        <span class="comment">// Unimplemented registers are RAZ/WI</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;      <span class="comment">// Maintenance Interrupt State Register</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac920c8d81606ef1fc1051ad1e8e771dc">MISCREG_ICH_MISR</a>:</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2ae8b7f431c23bfeeb13b32672681c90">MISCREG_ICH_MISR_EL2</a>:</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;        value = <a class="code" href="classGicv3CPUInterface.html#ab8e1cac281cd121039f1d5d7f72a14bb">maintenanceInterruptStatus</a>();</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;      <span class="comment">// VGIC Type Register</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc11476de7774bfbcb72c5b9ca80fc21">MISCREG_ICH_VTR</a>:</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa01c46936a71c1f1e0c9b98a4339a07c">MISCREG_ICH_VTR_EL2</a>: {</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;        ICH_VTR_EL2 ich_vtr_el2 = value;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;        ich_vtr_el2.ListRegs = <a class="code" href="classGicv3CPUInterface.html#afe424d9bd877e4cd83e08f164ec51f5f">VIRTUAL_NUM_LIST_REGS</a> - 1;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;        ich_vtr_el2.A3V = 1;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;        ich_vtr_el2.IDbits = 1;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;        ich_vtr_el2.PREbits = <a class="code" href="classGicv3CPUInterface.html#a9e8d1d4a5291f27f8225e0142d07b231">VIRTUAL_PREEMPTION_BITS</a> - 1;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;        ich_vtr_el2.PRIbits = <a class="code" href="classGicv3CPUInterface.html#a050a187362f52500086c44b3207e2b66">VIRTUAL_PRIORITY_BITS</a> - 1;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;        value = ich_vtr_el2;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;      }</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;      <span class="comment">// End of Interrupt Status Register</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabbeb5693a698ad8aaeeb3fae230c850f">MISCREG_ICH_EISR</a>:</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca87af7d7cd2bd37c3029433bcd9264175">MISCREG_ICH_EISR_EL2</a>:</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;        value = <a class="code" href="classGicv3CPUInterface.html#ab9f254caf6287f8ffcf31ec3e4f7bb30">eoiMaintenanceInterruptStatus</a>();</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;      <span class="comment">// Empty List Register Status Register</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2c03a9ae1d4cd1bbd3c26c49770baeaa">MISCREG_ICH_ELRSR</a>:</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caffa000a503de7c2f0a2195b72a8598ed">MISCREG_ICH_ELRSR_EL2</a>:</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;        value = 0;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> lr_idx = 0; lr_idx &lt; <a class="code" href="classGicv3CPUInterface.html#afe424d9bd877e4cd83e08f164ec51f5f">VIRTUAL_NUM_LIST_REGS</a>; lr_idx++) {</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;            ICH_LR_EL2 ich_lr_el2 =</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;                <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7cdb4acb0296e07d68c8bceede9c43be">MISCREG_ICH_LR0_EL2</a> + lr_idx);</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;            <span class="keywordflow">if</span> ((ich_lr_el2.State  == ICH_LR_EL2_STATE_INVALID) &amp;&amp;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;                (ich_lr_el2.HW || !ich_lr_el2.EOI)) {</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;                value |= (1 &lt;&lt; lr_idx);</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;            }</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;        }</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;      <span class="comment">// List Registers</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2af2427f64a63140e8cbfd97ea500859">MISCREG_ICH_LRC0</a> ... <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeb681c1afdf97953fcecda8abe046e13">MISCREG_ICH_LRC15</a>:</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;        <span class="comment">// AArch32 (maps to AArch64 MISCREG_ICH_LR&lt;n&gt;_EL2 high half part)</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;        value = value &gt;&gt; 32;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;      <span class="comment">// List Registers</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4a671267500eaaa2f4c5a1961eeef34a">MISCREG_ICH_LR0</a> ... <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7765bf47ca853dc33c65ed98baeb8ab0">MISCREG_ICH_LR15</a>:</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;        <span class="comment">// AArch32 (maps to AArch64 MISCREG_ICH_LR&lt;n&gt;_EL2 low half part)</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;        value = value &amp; 0xffffffff;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;      <span class="comment">// List Registers</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7cdb4acb0296e07d68c8bceede9c43be">MISCREG_ICH_LR0_EL2</a> ... <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca57bd506220c71a7bcf45be485ddee6e5">MISCREG_ICH_LR15_EL2</a>:</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;      <span class="comment">// Virtual Machine Control Register</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1069f2ef62ab473c8eaf110b37e8218d">MISCREG_ICH_VMCR</a>:</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaff4ded51dc072e0b5a9a046311d0138">MISCREG_ICH_VMCR_EL2</a>:</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Gicv3CPUInterface::readMiscReg(): unknown register %d (%s)&quot;</span>,</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;              misc_reg, <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[misc_reg]);</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    }</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GIC, <span class="stringliteral">&quot;Gicv3CPUInterface::readMiscReg(): register %s value %#x\n&quot;</span>,</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;            <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[misc_reg], value);</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    <span class="keywordflow">return</span> value;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;}</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a6dcd67f709998bbd968201c048fda8cd">  734</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#a6dcd67f709998bbd968201c048fda8cd">Gicv3CPUInterface::setMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;{</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    <span class="keywordtype">bool</span> do_virtual_update = <span class="keyword">false</span>;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GIC, <span class="stringliteral">&quot;Gicv3CPUInterface::setMiscReg(): register %s value %#x\n&quot;</span>,</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;            <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[misc_reg], val);</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;    <span class="keywordtype">bool</span> hcr_fmo = <a class="code" href="classGicv3CPUInterface.html#a81ce85a382b8f2178111efccb272b4dd">getHCREL2FMO</a>();</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;    <span class="keywordtype">bool</span> hcr_imo = <a class="code" href="classGicv3CPUInterface.html#a89023cbb028c98e16836f959879de6b0">getHCREL2IMO</a>();</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;    <span class="keywordflow">switch</span> (misc_reg) {</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;      <span class="comment">// Active Priorities Group 1 Registers</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca27cd203a9bca6eab37a554e898142d93">MISCREG_ICC_AP1R0</a>:</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca94036d32e13456b3051cef01f5bec7e4">MISCREG_ICC_AP1R0_EL1</a>:</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;        <span class="keywordflow">if</span> ((<a class="code" href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">currEL</a>() == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>) &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() &amp;&amp; hcr_imo) {</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa21568657eb66ec235224aff303ecd5d">MISCREG_ICV_AP1R0_EL1</a>, val);</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;        }</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;        <a class="code" href="classGicv3CPUInterface.html#a6c13895415ee2c0bacde61e6ec35f340">setBankedMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca94036d32e13456b3051cef01f5bec7e4">MISCREG_ICC_AP1R0_EL1</a>, val);</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca45e85a7946312872e9c33f350b766a60">MISCREG_ICC_AP1R1</a>:</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca475596635ca42ac1d9c4fac0a9f69724">MISCREG_ICC_AP1R1_EL1</a>:</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;        <span class="comment">// only implemented if supporting 6 or more bits of priority</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacb79ec2fc3f83cf135119c0c87f71928">MISCREG_ICC_AP1R2</a>:</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad57f685f5b3ddf9fdb311dc42219bb6b">MISCREG_ICC_AP1R2_EL1</a>:</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;        <span class="comment">// only implemented if supporting 7 or more bits of priority</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacf06b0676b71327ff81b1279017a70f4">MISCREG_ICC_AP1R3</a>:</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caec3c25740713ed7ada17ffbec144ee12">MISCREG_ICC_AP1R3_EL1</a>:</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;        <span class="comment">// only implemented if supporting 7 or more bits of priority</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;      <span class="comment">// Active Priorities Group 0 Registers</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacb61059addf4422bd8083f71772380c2">MISCREG_ICC_AP0R0</a>:</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca436ad1f1cbb9b39963c98ed6a60b8c53">MISCREG_ICC_AP0R0_EL1</a>:</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;        <span class="keywordflow">if</span> ((<a class="code" href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">currEL</a>() == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>) &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() &amp;&amp; hcr_fmo) {</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1a155f1731697476ef2e0698e481a8ad">MISCREG_ICV_AP0R0_EL1</a>, val);</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;        }</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad214048215fdcc35dd08cf5dd66f6dd9">MISCREG_ICC_AP0R1</a>:</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac9f483eaf886eac63500f6ffe11f7202">MISCREG_ICC_AP0R1_EL1</a>:</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;        <span class="comment">// only implemented if supporting 6 or more bits of priority</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad34ee69ef91d0149afb1ff59bf77aa44">MISCREG_ICC_AP0R2</a>:</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0a7720994c0c1e197e8c1430ed32a789">MISCREG_ICC_AP0R2_EL1</a>:</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;        <span class="comment">// only implemented if supporting 7 or more bits of priority</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac55582e3f282170f2c0836d3937e51e3">MISCREG_ICC_AP0R3</a>:</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8b47a54182d0101ed78f110859fdd6c5">MISCREG_ICC_AP0R3_EL1</a>:</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;        <span class="comment">// only implemented if supporting 7 or more bits of priority</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;      <span class="comment">// End Of Interrupt Register 0</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca98e744a76b9cda50cd8cd5798d44bdb8">MISCREG_ICC_EOIR0</a>:</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa4763a9d18fc039d83b96a78f6f87f12">MISCREG_ICC_EOIR0_EL1</a>: { <span class="comment">// End Of Interrupt Register 0</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;          <span class="keywordflow">if</span> ((<a class="code" href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">currEL</a>() == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>) &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() &amp;&amp; hcr_fmo) {</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;              <span class="keywordflow">return</span> <a class="code" href="classGicv3CPUInterface.html#a6dcd67f709998bbd968201c048fda8cd">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa36f87e7909e9438f867b4cfc0e2645c">MISCREG_ICV_EOIR0_EL1</a>, val);</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;          }</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;          <span class="keywordtype">int</span> int_id = val &amp; 0xffffff;</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;          <span class="comment">// avoid activation for special interrupts</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;          <span class="keywordflow">if</span> (int_id &gt;= <a class="code" href="classGicv3.html#a1db940c0baaf75548318d0c3bc99422d">Gicv3::INTID_SECURE</a> &amp;&amp;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;              int_id &lt;= <a class="code" href="classGicv3.html#a4842f3cfadc8ea1097e33424f4228d25">Gicv3::INTID_SPURIOUS</a>) {</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;              <span class="keywordflow">return</span>;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;          }</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;          <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a> group = <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1da69221f53aac4575e3da41e3431a75b95">Gicv3::G0S</a>;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#afb091c8a3a1c3f79427f4a4476f9fd60">highestActiveGroup</a>() != group) {</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;              <span class="keywordflow">return</span>;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;          }</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;          <a class="code" href="classGicv3CPUInterface.html#aefe793f4ff799ae3f0112882d048b4b8">dropPriority</a>(group);</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;          <span class="keywordflow">if</span> (!<a class="code" href="classGicv3CPUInterface.html#aefdd1bb4c308967411b7621fb8d9acf2">isEOISplitMode</a>()) {</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;              <a class="code" href="classGicv3CPUInterface.html#ae115ee58c8bfc3298df894f1788a6958">deactivateIRQ</a>(int_id, group);</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;          }</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;      }</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;      <span class="comment">// Virtual End Of Interrupt Register 0</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa36f87e7909e9438f867b4cfc0e2645c">MISCREG_ICV_EOIR0_EL1</a>: {</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;          <span class="keywordtype">int</span> int_id = val &amp; 0xffffff;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;          <span class="comment">// avoid deactivation for special interrupts</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;          <span class="keywordflow">if</span> (int_id &gt;= <a class="code" href="classGicv3.html#a1db940c0baaf75548318d0c3bc99422d">Gicv3::INTID_SECURE</a> &amp;&amp;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;                  int_id &lt;= <a class="code" href="classGicv3.html#a4842f3cfadc8ea1097e33424f4228d25">Gicv3::INTID_SPURIOUS</a>) {</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;              <span class="keywordflow">return</span>;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;          }</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;          uint8_t drop_prio = <a class="code" href="classGicv3CPUInterface.html#ac294e3060ba2d9e3a5cd13cd17b30a29">virtualDropPriority</a>();</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;          <span class="keywordflow">if</span> (drop_prio == 0xff) {</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;              <span class="keywordflow">return</span>;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;          }</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;          <span class="keywordtype">int</span> lr_idx = <a class="code" href="classGicv3CPUInterface.html#a25cf0024cc3088adcfa5e5b3f7157a32">virtualFindActive</a>(int_id);</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;          <span class="keywordflow">if</span> (lr_idx &lt; 0) {</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;              <span class="comment">// No LR found matching</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;              <a class="code" href="classGicv3CPUInterface.html#a8f75588bec3cef930dbc737c28f9fa9a">virtualIncrementEOICount</a>();</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;          } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;              ICH_LR_EL2 ich_lr_el2 =</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;                  <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7cdb4acb0296e07d68c8bceede9c43be">MISCREG_ICH_LR0_EL2</a> + lr_idx);</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;              <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a> lr_group =</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;                  ich_lr_el2.Group ? <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1dac81799d77f0517dc9f86e13b227fb3a5">Gicv3::G1NS</a> : <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1da69221f53aac4575e3da41e3431a75b95">Gicv3::G0S</a>;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;              uint8_t lr_group_prio = ich_lr_el2.Priority &amp; 0xf8;</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;              <span class="keywordflow">if</span> (lr_group == <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1da69221f53aac4575e3da41e3431a75b95">Gicv3::G0S</a> &amp;&amp; lr_group_prio == drop_prio) {</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;                  <span class="comment">//if (!virtualIsEOISplitMode())</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;                  {</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;                      <a class="code" href="classGicv3CPUInterface.html#a1dd02376798111c4f761a3606af35396">virtualDeactivateIRQ</a>(lr_idx);</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;                  }</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;              }</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;          }</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;          <a class="code" href="classGicv3CPUInterface.html#a2e9f04d97d7201132a73a92b29b12978">virtualUpdate</a>();</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;      }</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;      <span class="comment">// End Of Interrupt Register 1</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4e49d90b1dbacdf1a4024bf97810e811">MISCREG_ICC_EOIR1</a>:</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca51e2fd33a7dcf2ff7600f8fb8498ea20">MISCREG_ICC_EOIR1_EL1</a>: {</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;          <span class="keywordflow">if</span> ((<a class="code" href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">currEL</a>() == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>) &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() &amp;&amp; hcr_imo) {</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;              <span class="keywordflow">return</span> <a class="code" href="classGicv3CPUInterface.html#a6dcd67f709998bbd968201c048fda8cd">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae5447c228e83e8c42dde91e5f43be6fe">MISCREG_ICV_EOIR1_EL1</a>, val);</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;          }</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;          <span class="keywordtype">int</span> int_id = val &amp; 0xffffff;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;          <span class="comment">// avoid deactivation for special interrupts</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;          <span class="keywordflow">if</span> (int_id &gt;= <a class="code" href="classGicv3.html#a1db940c0baaf75548318d0c3bc99422d">Gicv3::INTID_SECURE</a> &amp;&amp;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;              int_id &lt;= <a class="code" href="classGicv3.html#a4842f3cfadc8ea1097e33424f4228d25">Gicv3::INTID_SPURIOUS</a>) {</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;              <span class="keywordflow">return</span>;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;          }</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;          <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a> group = <a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() ? <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1daabe68d7775220e886edcd65afe7e471e">Gicv3::G1S</a> : <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1dac81799d77f0517dc9f86e13b227fb3a5">Gicv3::G1NS</a>;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#afb091c8a3a1c3f79427f4a4476f9fd60">highestActiveGroup</a>() == <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1da69221f53aac4575e3da41e3431a75b95">Gicv3::G0S</a>) {</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;              <span class="keywordflow">return</span>;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;          }</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#a593a3c8bda350838bcfa30fa860e42fa">distributor</a>-&gt;<a class="code" href="classGicv3Distributor.html#ad8ffbcc8f1bd8cbc2273b3c56d013a61">DS</a> == 0) {</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;              <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#afb091c8a3a1c3f79427f4a4476f9fd60">highestActiveGroup</a>() == <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1daabe68d7775220e886edcd65afe7e471e">Gicv3::G1S</a> &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>()) {</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;                  <span class="keywordflow">return</span>;</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;              } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#afb091c8a3a1c3f79427f4a4476f9fd60">highestActiveGroup</a>() == <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1dac81799d77f0517dc9f86e13b227fb3a5">Gicv3::G1NS</a> &amp;&amp;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;                         !(!<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() or (<a class="code" href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">currEL</a>() == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>))) {</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;                  <span class="keywordflow">return</span>;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;              }</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;          }</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;          <a class="code" href="classGicv3CPUInterface.html#aefe793f4ff799ae3f0112882d048b4b8">dropPriority</a>(group);</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;          <span class="keywordflow">if</span> (!<a class="code" href="classGicv3CPUInterface.html#aefdd1bb4c308967411b7621fb8d9acf2">isEOISplitMode</a>()) {</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;              <a class="code" href="classGicv3CPUInterface.html#ae115ee58c8bfc3298df894f1788a6958">deactivateIRQ</a>(int_id, group);</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;          }</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;      }</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;      <span class="comment">// Virtual End Of Interrupt Register 1</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae5447c228e83e8c42dde91e5f43be6fe">MISCREG_ICV_EOIR1_EL1</a>: {</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;          <span class="keywordtype">int</span> int_id = val &amp; 0xffffff;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;          <span class="comment">// avoid deactivation for special interrupts</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;          <span class="keywordflow">if</span> (int_id &gt;= <a class="code" href="classGicv3.html#a1db940c0baaf75548318d0c3bc99422d">Gicv3::INTID_SECURE</a> &amp;&amp;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;              int_id &lt;= <a class="code" href="classGicv3.html#a4842f3cfadc8ea1097e33424f4228d25">Gicv3::INTID_SPURIOUS</a>) {</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;              <span class="keywordflow">return</span>;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;          }</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;          uint8_t drop_prio = <a class="code" href="classGicv3CPUInterface.html#ac294e3060ba2d9e3a5cd13cd17b30a29">virtualDropPriority</a>();</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;          <span class="keywordflow">if</span> (drop_prio == 0xff) {</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;              <span class="keywordflow">return</span>;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;          }</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;          <span class="keywordtype">int</span> lr_idx = <a class="code" href="classGicv3CPUInterface.html#a25cf0024cc3088adcfa5e5b3f7157a32">virtualFindActive</a>(int_id);</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;          <span class="keywordflow">if</span> (lr_idx &lt; 0) {</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;              <span class="comment">// No matching LR found</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;              <a class="code" href="classGicv3CPUInterface.html#a8f75588bec3cef930dbc737c28f9fa9a">virtualIncrementEOICount</a>();</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;          } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;              ICH_LR_EL2 ich_lr_el2 =</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;                  <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7cdb4acb0296e07d68c8bceede9c43be">MISCREG_ICH_LR0_EL2</a> + lr_idx);</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;              <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a> lr_group =</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;                  ich_lr_el2.Group ? <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1dac81799d77f0517dc9f86e13b227fb3a5">Gicv3::G1NS</a> : <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1da69221f53aac4575e3da41e3431a75b95">Gicv3::G0S</a>;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;              uint8_t lr_group_prio = ich_lr_el2.Priority &amp; 0xf8;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;              <span class="keywordflow">if</span> (lr_group == <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1dac81799d77f0517dc9f86e13b227fb3a5">Gicv3::G1NS</a> &amp;&amp; lr_group_prio == drop_prio) {</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;                  <span class="keywordflow">if</span> (!<a class="code" href="classGicv3CPUInterface.html#a45e1aeae0c3f2f652f8671858dc3e4d7">virtualIsEOISplitMode</a>()) {</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;                      <a class="code" href="classGicv3CPUInterface.html#a1dd02376798111c4f761a3606af35396">virtualDeactivateIRQ</a>(lr_idx);</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;                  }</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;              }</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;          }</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;          <a class="code" href="classGicv3CPUInterface.html#a2e9f04d97d7201132a73a92b29b12978">virtualUpdate</a>();</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;      }</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;      <span class="comment">// Deactivate Interrupt Register</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8a40603a460899e67fae313f4009d2bc">MISCREG_ICC_DIR</a>:</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca87c2a4830e862250de0edc6fc86f504c">MISCREG_ICC_DIR_EL1</a>: {</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;          <span class="keywordflow">if</span> ((<a class="code" href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">currEL</a>() == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>) &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() &amp;&amp;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;              (hcr_imo || hcr_fmo)) {</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;              <span class="keywordflow">return</span> <a class="code" href="classGicv3CPUInterface.html#a6dcd67f709998bbd968201c048fda8cd">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caabb1dd42a252f26cd27289fec0383746">MISCREG_ICV_DIR_EL1</a>, val);</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;          }</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;          <span class="keywordtype">int</span> int_id = val &amp; 0xffffff;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;          <span class="comment">// The following checks are as per spec pseudocode</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;          <span class="comment">// aarch64/support/ICC_DIR_EL1</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;          <span class="comment">// Check for spurious ID</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;          <span class="keywordflow">if</span> (int_id &gt;= <a class="code" href="classGicv3.html#a1db940c0baaf75548318d0c3bc99422d">Gicv3::INTID_SECURE</a>) {</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;              <span class="keywordflow">return</span>;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;          }</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;          <span class="comment">// EOI mode is not set, so don&#39;t deactivate</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;          <span class="keywordflow">if</span> (!<a class="code" href="classGicv3CPUInterface.html#aefdd1bb4c308967411b7621fb8d9acf2">isEOISplitMode</a>()) {</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;              <span class="keywordflow">return</span>;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;          }</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;          <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a> group =</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;              int_id &gt;= 32 ? <a class="code" href="classGicv3CPUInterface.html#a593a3c8bda350838bcfa30fa860e42fa">distributor</a>-&gt;<a class="code" href="classGicv3Distributor.html#a97456dea0a14d4464fe26b75786ade1a">getIntGroup</a>(int_id) :</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;              <a class="code" href="classGicv3CPUInterface.html#a793b0d41533b7df2994dc73de1011868">redistributor</a>-&gt;<a class="code" href="classGicv3Redistributor.html#ab55389c7b5b4d9bd01464aa648e40794">getIntGroup</a>(int_id);</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;          <span class="keywordtype">bool</span> irq_is_grp0 = group == <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1da69221f53aac4575e3da41e3431a75b95">Gicv3::G0S</a>;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;          <span class="keywordtype">bool</span> single_sec_state = <a class="code" href="classGicv3CPUInterface.html#a593a3c8bda350838bcfa30fa860e42fa">distributor</a>-&gt;<a class="code" href="classGicv3Distributor.html#ad8ffbcc8f1bd8cbc2273b3c56d013a61">DS</a>;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;          <span class="keywordtype">bool</span> irq_is_secure = !single_sec_state &amp;&amp; (group != <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1dac81799d77f0517dc9f86e13b227fb3a5">Gicv3::G1NS</a>);</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;          SCR scr_el3 = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4">MISCREG_SCR_EL3</a>);</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;          <span class="keywordtype">bool</span> route_fiq_to_el3 = scr_el3.fiq;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;          <span class="keywordtype">bool</span> route_irq_to_el3 = scr_el3.irq;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;          <span class="keywordtype">bool</span> route_fiq_to_el2 = hcr_fmo;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;          <span class="keywordtype">bool</span> route_irq_to_el2 = hcr_imo;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;          <span class="keywordflow">switch</span> (<a class="code" href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">currEL</a>()) {</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;            <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>:</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;              <span class="keywordflow">break</span>;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;            <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>:</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;              <span class="keywordflow">if</span> (single_sec_state &amp;&amp; irq_is_grp0 &amp;&amp; !route_fiq_to_el3) {</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;                  <span class="keywordflow">break</span>;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;              }</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;              <span class="keywordflow">if</span> (!irq_is_secure &amp;&amp; !irq_is_grp0 &amp;&amp; !route_irq_to_el3) {</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;                  <span class="keywordflow">break</span>;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;              }</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;              <span class="keywordflow">return</span>;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;            <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>:</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;              <span class="keywordflow">if</span> (!<a class="code" href="classGicv3CPUInterface.html#abbe7979badc9d01833d7fcc0cf0f2f08">isSecureBelowEL3</a>()) {</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;                  <span class="keywordflow">if</span> (single_sec_state &amp;&amp; irq_is_grp0 &amp;&amp;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;                      !route_fiq_to_el3 &amp;&amp; !route_fiq_to_el2) {</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;                      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;                  }</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;                  <span class="keywordflow">if</span> (!irq_is_secure &amp;&amp; !irq_is_grp0 &amp;&amp;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;                      !route_irq_to_el3 &amp;&amp; !route_irq_to_el2) {</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;                      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;                  }</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;              } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;                  <span class="keywordflow">if</span> (irq_is_grp0 &amp;&amp; !route_fiq_to_el3) {</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;                      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;                  }</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;                  <span class="keywordflow">if</span> (!irq_is_grp0 &amp;&amp;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;                      (!irq_is_secure || !single_sec_state) &amp;&amp;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;                      !route_irq_to_el3) {</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;                      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;                  }</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;              }</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;              <span class="keywordflow">return</span>;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;            <span class="keywordflow">default</span>:</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;              <span class="keywordflow">break</span>;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;          }</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;          <a class="code" href="classGicv3CPUInterface.html#ae115ee58c8bfc3298df894f1788a6958">deactivateIRQ</a>(int_id, group);</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;      }</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;      <span class="comment">// Deactivate Virtual Interrupt Register</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caabb1dd42a252f26cd27289fec0383746">MISCREG_ICV_DIR_EL1</a>: {</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;          <span class="keywordtype">int</span> int_id = val &amp; 0xffffff;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;          <span class="comment">// avoid deactivation for special interrupts</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;          <span class="keywordflow">if</span> (int_id &gt;= <a class="code" href="classGicv3.html#a1db940c0baaf75548318d0c3bc99422d">Gicv3::INTID_SECURE</a> &amp;&amp;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;              int_id &lt;= <a class="code" href="classGicv3.html#a4842f3cfadc8ea1097e33424f4228d25">Gicv3::INTID_SPURIOUS</a>) {</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;              <span class="keywordflow">return</span>;</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;          }</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;          <span class="keywordflow">if</span> (!<a class="code" href="classGicv3CPUInterface.html#a45e1aeae0c3f2f652f8671858dc3e4d7">virtualIsEOISplitMode</a>()) {</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;              <span class="keywordflow">return</span>;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;          }</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;          <span class="keywordtype">int</span> lr_idx = <a class="code" href="classGicv3CPUInterface.html#a25cf0024cc3088adcfa5e5b3f7157a32">virtualFindActive</a>(int_id);</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;          <span class="keywordflow">if</span> (lr_idx &lt; 0) {</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;              <span class="comment">// No matching LR found</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;              <a class="code" href="classGicv3CPUInterface.html#a8f75588bec3cef930dbc737c28f9fa9a">virtualIncrementEOICount</a>();</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;          } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;              <a class="code" href="classGicv3CPUInterface.html#a1dd02376798111c4f761a3606af35396">virtualDeactivateIRQ</a>(lr_idx);</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;          }</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;          <a class="code" href="classGicv3CPUInterface.html#a2e9f04d97d7201132a73a92b29b12978">virtualUpdate</a>();</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;      }</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;      <span class="comment">// Binary Point Register 0</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca277ce93cc320101fbd084a0ce4f13fea">MISCREG_ICC_BPR0</a>:</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae5ef89ebf1ede2059477cad3c55c9312">MISCREG_ICC_BPR0_EL1</a>: {</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;        <span class="keywordflow">if</span> ((<a class="code" href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">currEL</a>() == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>) &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() &amp;&amp; hcr_fmo) {</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classGicv3CPUInterface.html#a6dcd67f709998bbd968201c048fda8cd">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa6864f438e4d753aae8738bc2dbc2aaf">MISCREG_ICV_BPR0_EL1</a>, val);</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;        }</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;      }</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;      <span class="comment">// Binary Point Register 1</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3482db1432ccd97bf4aeb564ee8984a1">MISCREG_ICC_BPR1</a>:</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9145ada786ef19b78bde92073ac5ce64">MISCREG_ICC_BPR1_EL1</a>: {</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;        <span class="keywordflow">if</span> ((<a class="code" href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">currEL</a>() == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>) &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() &amp;&amp; hcr_imo) {</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classGicv3CPUInterface.html#a6dcd67f709998bbd968201c048fda8cd">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4a86ce3b6916ffb73ac367eb0f368904">MISCREG_ICV_BPR1_EL1</a>, val);</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;        }</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;        val &amp;= 0x7;</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#abbe7979badc9d01833d7fcc0cf0f2f08">isSecureBelowEL3</a>()) {</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;            <span class="comment">// group == Gicv3::G1S</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;            ICC_CTLR_EL1 icc_ctlr_el1_s =</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;                <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacd54b8977b8d62c8376c92711b72c231">MISCREG_ICC_CTLR_EL1_S</a>);</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;            val = val &gt; <a class="code" href="classGicv3CPUInterface.html#ab4e09e9d211eeb2fdd0fa29d7b29cfad">GIC_MIN_BPR</a> ? <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a> : <a class="code" href="classGicv3CPUInterface.html#ab4e09e9d211eeb2fdd0fa29d7b29cfad">GIC_MIN_BPR</a>;</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#a7741831db784644d94b3797bbbfc884c">haveEL</a>(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>) &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a06956821c6598c984fe6b37ea9f1e475">isEL3OrMon</a>() &amp;&amp; icc_ctlr_el1_s.CBPR) {</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;                <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae5ef89ebf1ede2059477cad3c55c9312">MISCREG_ICC_BPR0_EL1</a>, val);</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;                <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca922caddba50f0bb2f2bbda2c937d2d6d">MISCREG_ICC_BPR1_EL1_S</a>, val);</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;            }</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;            <span class="keywordflow">return</span>;</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;            <span class="comment">// group == Gicv3::G1NS</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;            ICC_CTLR_EL1 icc_ctlr_el1_ns =</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;                <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca39551eaec401870c7536fb877bb9690f">MISCREG_ICC_CTLR_EL1_NS</a>);</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;            val = val &gt; <a class="code" href="classGicv3CPUInterface.html#a990507b08ba52887cf2532ff1ee4e16a">GIC_MIN_BPR_NS</a> ? <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a> : <a class="code" href="classGicv3CPUInterface.html#a990507b08ba52887cf2532ff1ee4e16a">GIC_MIN_BPR_NS</a>;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#a7741831db784644d94b3797bbbfc884c">haveEL</a>(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>) &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a06956821c6598c984fe6b37ea9f1e475">isEL3OrMon</a>() &amp;&amp; icc_ctlr_el1_ns.CBPR) {</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;                <span class="comment">// Non secure writes from EL1 and EL2 are ignored</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;                <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3dd60124f44409b0cbb8f06fb2b97887">MISCREG_ICC_BPR1_EL1_NS</a>, val);</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;            }</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;            <span class="keywordflow">return</span>;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;        }</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;      }</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;      <span class="comment">// Virtual Binary Point Register 0</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa6864f438e4d753aae8738bc2dbc2aaf">MISCREG_ICV_BPR0_EL1</a>:</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;      <span class="comment">// Virtual Binary Point Register 1</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4a86ce3b6916ffb73ac367eb0f368904">MISCREG_ICV_BPR1_EL1</a>: {</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;          <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a> group =</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;              misc_reg == <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa6864f438e4d753aae8738bc2dbc2aaf">MISCREG_ICV_BPR0_EL1</a> ? <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1da69221f53aac4575e3da41e3431a75b95">Gicv3::G0S</a> : <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1dac81799d77f0517dc9f86e13b227fb3a5">Gicv3::G1NS</a>;</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;          ICH_VMCR_EL2 ich_vmcr_el2 =</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;              <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaff4ded51dc072e0b5a9a046311d0138">MISCREG_ICH_VMCR_EL2</a>);</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;          <span class="keywordflow">if</span> ((group == <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1dac81799d77f0517dc9f86e13b227fb3a5">Gicv3::G1NS</a>) &amp;&amp; ich_vmcr_el2.VCBPR) {</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;              <span class="comment">// BPR0 + 1 saturated to 7, WI</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;              <span class="keywordflow">return</span>;</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;          }</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;          uint8_t min_VPBR = 7 - <a class="code" href="classGicv3CPUInterface.html#a9e8d1d4a5291f27f8225e0142d07b231">VIRTUAL_PREEMPTION_BITS</a>;</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;          <span class="keywordflow">if</span> (group != <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1da69221f53aac4575e3da41e3431a75b95">Gicv3::G0S</a>) {</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;              min_VPBR++;</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;          }</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;          <span class="keywordflow">if</span> (val &lt; min_VPBR) {</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;              val = min_VPBR;</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;          }</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;          <span class="keywordflow">if</span> (group == <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1da69221f53aac4575e3da41e3431a75b95">Gicv3::G0S</a>) {</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;              ich_vmcr_el2.VBPR0 = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;          } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;              ich_vmcr_el2.VBPR1 = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;          }</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;          <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaff4ded51dc072e0b5a9a046311d0138">MISCREG_ICH_VMCR_EL2</a>, ich_vmcr_el2);</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;          do_virtual_update = <span class="keyword">true</span>;</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;      }</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;      <span class="comment">// Control Register EL1</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2eed81b30a693fc3bb6871da425dc355">MISCREG_ICC_CTLR</a>:</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf989741ead622016f7667ef22de9221b">MISCREG_ICC_CTLR_EL1</a>: {</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;          <span class="keywordflow">if</span> ((<a class="code" href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">currEL</a>() == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>) &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() &amp;&amp; (hcr_imo || hcr_fmo)) {</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;              <span class="keywordflow">return</span> <a class="code" href="classGicv3CPUInterface.html#a6dcd67f709998bbd968201c048fda8cd">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5f193183c28a65cc7e32fb1823efb324">MISCREG_ICV_CTLR_EL1</a>, val);</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;          }</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;          <span class="comment">/*</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="comment">           * ExtRange is RO.</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment">           * RSS is RO.</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment">           * A3V is RO.</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment">           * SEIS is RO.</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment">           * IDbits is RO.</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="comment">           * PRIbits is RO.</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="comment">           */</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;          ICC_CTLR_EL1 requested_icc_ctlr_el1 = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;          ICC_CTLR_EL1 icc_ctlr_el1 =</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;              <a class="code" href="classGicv3CPUInterface.html#a2e076c5a14664bcc4f42bbf6d8f0ea13">readBankedMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf989741ead622016f7667ef22de9221b">MISCREG_ICC_CTLR_EL1</a>);</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;          ICC_CTLR_EL3 icc_ctlr_el3 =</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;              <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca03b2af3d5dfb948036a0bc0963528500">MISCREG_ICC_CTLR_EL3</a>);</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;          <span class="comment">// The following could be refactored but it is following</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;          <span class="comment">// spec description section 9.2.6 point by point.</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;          <span class="comment">// PMHE</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#a7741831db784644d94b3797bbbfc884c">haveEL</a>(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>)) {</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;              <span class="comment">// PMHE is alias of ICC_CTLR_EL3.PMHE</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;              <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#a593a3c8bda350838bcfa30fa860e42fa">distributor</a>-&gt;<a class="code" href="classGicv3Distributor.html#ad8ffbcc8f1bd8cbc2273b3c56d013a61">DS</a> == 0) {</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;                  <span class="comment">// PMHE is RO</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;              } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#a593a3c8bda350838bcfa30fa860e42fa">distributor</a>-&gt;<a class="code" href="classGicv3Distributor.html#ad8ffbcc8f1bd8cbc2273b3c56d013a61">DS</a> == 1) {</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;                  <span class="comment">// PMHE is RW</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;                  icc_ctlr_el1.PMHE = requested_icc_ctlr_el1.PMHE;</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;                  icc_ctlr_el3.PMHE = icc_ctlr_el1.PMHE;</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;              }</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;          } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;              <span class="comment">// PMHE is RW (by implementation choice)</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;              icc_ctlr_el1.PMHE = requested_icc_ctlr_el1.PMHE;</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;          }</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;          <span class="comment">// EOImode</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;          icc_ctlr_el1.EOImode = requested_icc_ctlr_el1.EOImode;</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>()) {</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;              <span class="comment">// EOIMode is alias of ICC_CTLR_EL3.EOImode_EL1S</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;              icc_ctlr_el3.EOImode_EL1S = icc_ctlr_el1.EOImode;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;          } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;              <span class="comment">// EOIMode is alias of ICC_CTLR_EL3.EOImode_EL1NS</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;              icc_ctlr_el3.EOImode_EL1NS = icc_ctlr_el1.EOImode;</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;          }</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;          <span class="comment">// CBPR</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#a7741831db784644d94b3797bbbfc884c">haveEL</a>(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>)) {</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;              <span class="comment">// CBPR is alias of ICC_CTLR_EL3.CBPR_EL1{S,NS}</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;              <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#a593a3c8bda350838bcfa30fa860e42fa">distributor</a>-&gt;<a class="code" href="classGicv3Distributor.html#ad8ffbcc8f1bd8cbc2273b3c56d013a61">DS</a> == 0) {</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;                  <span class="comment">// CBPR is RO</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;              } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;                  <span class="comment">// CBPR is RW</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;                  icc_ctlr_el1.CBPR = requested_icc_ctlr_el1.CBPR;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;                  <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>()) {</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;                      icc_ctlr_el3.CBPR_EL1S = icc_ctlr_el1.CBPR;</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;                  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;                      icc_ctlr_el3.CBPR_EL1NS = icc_ctlr_el1.CBPR;</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;                  }</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;              }</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;          } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;              <span class="comment">// CBPR is RW</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;              icc_ctlr_el1.CBPR = requested_icc_ctlr_el1.CBPR;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;          }</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;          <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca03b2af3d5dfb948036a0bc0963528500">MISCREG_ICC_CTLR_EL3</a>, icc_ctlr_el3);</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;          <a class="code" href="classGicv3CPUInterface.html#a6c13895415ee2c0bacde61e6ec35f340">setBankedMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf989741ead622016f7667ef22de9221b">MISCREG_ICC_CTLR_EL1</a>, icc_ctlr_el1);</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;          <span class="keywordflow">return</span>;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;      }</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;      <span class="comment">// Virtual Control Register</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5f193183c28a65cc7e32fb1823efb324">MISCREG_ICV_CTLR_EL1</a>: {</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;         ICV_CTLR_EL1 requested_icv_ctlr_el1 = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;         ICV_CTLR_EL1 icv_ctlr_el1 =</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;             <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5f193183c28a65cc7e32fb1823efb324">MISCREG_ICV_CTLR_EL1</a>);</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;         icv_ctlr_el1.EOImode = requested_icv_ctlr_el1.EOImode;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;         icv_ctlr_el1.CBPR = requested_icv_ctlr_el1.CBPR;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;         val = icv_ctlr_el1;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;         <span class="comment">// Aliases</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;         <span class="comment">// ICV_CTLR_EL1.CBPR aliases ICH_VMCR_EL2.VCBPR.</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;         <span class="comment">// ICV_CTLR_EL1.EOImode aliases ICH_VMCR_EL2.VEOIM.</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;         ICH_VMCR_EL2 ich_vmcr_el2 =</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;             <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaff4ded51dc072e0b5a9a046311d0138">MISCREG_ICH_VMCR_EL2</a>);</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;         ich_vmcr_el2.VCBPR = icv_ctlr_el1.CBPR;</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;         ich_vmcr_el2.VEOIM = icv_ctlr_el1.EOImode;</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;         <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaff4ded51dc072e0b5a9a046311d0138">MISCREG_ICH_VMCR_EL2</a>, ich_vmcr_el2);</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;         <span class="keywordflow">break</span>;</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;      }</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;      <span class="comment">// Control Register EL3</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac096a560e0696a8284ea711d7b9accb3">MISCREG_ICC_MCTLR</a>:</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca03b2af3d5dfb948036a0bc0963528500">MISCREG_ICC_CTLR_EL3</a>: {</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;          <span class="comment">/*</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="comment">           * ExtRange is RO.</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="comment">           * RSS is RO.</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="comment">           * nDS is RO.</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="comment">           * A3V is RO.</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment">           * SEIS is RO.</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="comment">           * IDbits is RO.</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment">           * PRIbits is RO.</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment">           * PMHE is RAO/WI, priority-based routing is always used.</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="comment">           */</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;          ICC_CTLR_EL3 requested_icc_ctlr_el3 = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;          <span class="comment">// Aliases</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#a7741831db784644d94b3797bbbfc884c">haveEL</a>(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>))</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;          {</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;              ICC_CTLR_EL1 icc_ctlr_el1_s =</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;                  <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacd54b8977b8d62c8376c92711b72c231">MISCREG_ICC_CTLR_EL1_S</a>);</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;              ICC_CTLR_EL1 icc_ctlr_el1_ns =</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;                  <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca39551eaec401870c7536fb877bb9690f">MISCREG_ICC_CTLR_EL1_NS</a>);</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;              <span class="comment">// ICC_CTLR_EL1(NS).EOImode is an alias of</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;              <span class="comment">// ICC_CTLR_EL3.EOImode_EL1NS</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;              icc_ctlr_el1_ns.EOImode = requested_icc_ctlr_el3.EOImode_EL1NS;</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;              <span class="comment">// ICC_CTLR_EL1(S).EOImode is an alias of</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;              <span class="comment">// ICC_CTLR_EL3.EOImode_EL1S</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;              icc_ctlr_el1_s.EOImode = requested_icc_ctlr_el3.EOImode_EL1S;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;              <span class="comment">// ICC_CTLR_EL1(NS).CBPR is an alias of ICC_CTLR_EL3.CBPR_EL1NS</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;              icc_ctlr_el1_ns.CBPR = requested_icc_ctlr_el3.CBPR_EL1NS;</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;              <span class="comment">// ICC_CTLR_EL1(S).CBPR is an alias of ICC_CTLR_EL3.CBPR_EL1S</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;              icc_ctlr_el1_s.CBPR = requested_icc_ctlr_el3.CBPR_EL1S;</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;              <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacd54b8977b8d62c8376c92711b72c231">MISCREG_ICC_CTLR_EL1_S</a>, icc_ctlr_el1_s);</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;              <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca39551eaec401870c7536fb877bb9690f">MISCREG_ICC_CTLR_EL1_NS</a>,</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;                                      icc_ctlr_el1_ns);</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;          }</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;          ICC_CTLR_EL3 icc_ctlr_el3 =</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;              <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca03b2af3d5dfb948036a0bc0963528500">MISCREG_ICC_CTLR_EL3</a>);</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;          icc_ctlr_el3.RM = requested_icc_ctlr_el3.RM;</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;          icc_ctlr_el3.EOImode_EL1NS = requested_icc_ctlr_el3.EOImode_EL1NS;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;          icc_ctlr_el3.EOImode_EL1S = requested_icc_ctlr_el3.EOImode_EL1S;</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;          icc_ctlr_el3.EOImode_EL3 = requested_icc_ctlr_el3.EOImode_EL3;</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;          icc_ctlr_el3.CBPR_EL1NS = requested_icc_ctlr_el3.CBPR_EL1NS;</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;          icc_ctlr_el3.CBPR_EL1S = requested_icc_ctlr_el3.CBPR_EL1S;</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;          val = icc_ctlr_el3;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;      }</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;      <span class="comment">// Priority Mask Register</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca27ee79b5ad39eaf6e042db7b9b46d1d4">MISCREG_ICC_PMR</a>:</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf24c33b9027ea614619b23cc78de8fc7">MISCREG_ICC_PMR_EL1</a>: {</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;          <span class="keywordflow">if</span> ((<a class="code" href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">currEL</a>() == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>) &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() &amp;&amp; (hcr_imo || hcr_fmo)) {</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;              <span class="keywordflow">return</span> <a class="code" href="classGicv3CPUInterface.html#a6dcd67f709998bbd968201c048fda8cd">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7f76114eb4bb880314f887441fe7b16e">MISCREG_ICV_PMR_EL1</a>, val);</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;          }</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;          val &amp;= 0xff;</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;          SCR scr_el3 = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4">MISCREG_SCR_EL3</a>);</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#a7741831db784644d94b3797bbbfc884c">haveEL</a>(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>) &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() &amp;&amp; (scr_el3.fiq)) {</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;              <span class="comment">// Spec section 4.8.1</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;              <span class="comment">// For Non-secure access to ICC_PMR_EL1 SCR_EL3.FIQ == 1:</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;              <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> old_icc_pmr_el1 =</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;                  <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf24c33b9027ea614619b23cc78de8fc7">MISCREG_ICC_PMR_EL1</a>);</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;              <span class="keywordflow">if</span> (!(old_icc_pmr_el1 &amp; 0x80)) {</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;                  <span class="comment">// If the current priority mask value is in the range of</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;                  <span class="comment">// 0x00-0x7F then WI</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;                  <span class="keywordflow">return</span>;</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;              }</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;              <span class="comment">// If the current priority mask value is in the range of</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;              <span class="comment">// 0x80-0xFF then a write access to ICC_PMR_EL1 succeeds,</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;              <span class="comment">// based on the Non-secure read of the priority mask value</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;              <span class="comment">// written to the register.</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;              val = (val &gt;&gt; 1) | 0x80;</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;          }</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;          val &amp;= ~0<a class="code" href="classGicv3CPUInterface.html#abad88df32d0b8a3b7d53b243bed4330c">U</a> &lt;&lt; (8 - PRIORITY_BITS);</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;      }</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7f76114eb4bb880314f887441fe7b16e">MISCREG_ICV_PMR_EL1</a>: { <span class="comment">// Priority Mask Register</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;          ICH_VMCR_EL2 ich_vmcr_el2 =</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;             <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaff4ded51dc072e0b5a9a046311d0138">MISCREG_ICH_VMCR_EL2</a>);</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;          ich_vmcr_el2.VPMR = val &amp; 0xff;</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;          <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaff4ded51dc072e0b5a9a046311d0138">MISCREG_ICH_VMCR_EL2</a>, ich_vmcr_el2);</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;          <a class="code" href="classGicv3CPUInterface.html#a2e9f04d97d7201132a73a92b29b12978">virtualUpdate</a>();</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;          <span class="keywordflow">return</span>;</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;      }</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;      <span class="comment">// Interrupt Group 0 Enable Register EL1</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caebf6310c1b5ae0a4897150bb7d248151">MISCREG_ICC_IGRPEN0</a>:</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac96db49da189f075fd8429c59091cbee">MISCREG_ICC_IGRPEN0_EL1</a>: {</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;          <span class="keywordflow">if</span> ((<a class="code" href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">currEL</a>() == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>) &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() &amp;&amp; hcr_fmo) {</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;              <span class="keywordflow">return</span> <a class="code" href="classGicv3CPUInterface.html#a6dcd67f709998bbd968201c048fda8cd">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad3abd4e351531e15fa1b24a03f56f8d9">MISCREG_ICV_IGRPEN0_EL1</a>, val);</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;          }</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;          <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac96db49da189f075fd8429c59091cbee">MISCREG_ICC_IGRPEN0_EL1</a>, val);</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;          <a class="code" href="classGicv3CPUInterface.html#a1188e27f3d2d27de8c2481a2c12deb7d">updateDistributor</a>();</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;          <span class="keywordflow">return</span>;</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;      }</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;      <span class="comment">// Virtual Interrupt Group 0 Enable register</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad3abd4e351531e15fa1b24a03f56f8d9">MISCREG_ICV_IGRPEN0_EL1</a>: {</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;          <span class="keywordtype">bool</span> <a class="code" href="namespaceX86ISA.html#ad4cfc73c7653c162e9856cb0859b17b0">enable</a> = val &amp; 0x1;</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;          ICH_VMCR_EL2 ich_vmcr_el2 =</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;              <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaff4ded51dc072e0b5a9a046311d0138">MISCREG_ICH_VMCR_EL2</a>);</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;          ich_vmcr_el2.VENG0 = <a class="code" href="namespaceX86ISA.html#ad4cfc73c7653c162e9856cb0859b17b0">enable</a>;</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;          <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaff4ded51dc072e0b5a9a046311d0138">MISCREG_ICH_VMCR_EL2</a>, ich_vmcr_el2);</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;          <a class="code" href="classGicv3CPUInterface.html#a2e9f04d97d7201132a73a92b29b12978">virtualUpdate</a>();</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;          <span class="keywordflow">return</span>;</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;      }</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;      <span class="comment">// Interrupt Group 1 Enable register EL1</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca27c9f066df04eb10cf842ccc051c3816">MISCREG_ICC_IGRPEN1</a>:</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae8f594213fb0d2cadb2621c28b3d4698">MISCREG_ICC_IGRPEN1_EL1</a>: {</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;          <span class="keywordflow">if</span> ((<a class="code" href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">currEL</a>() == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>) &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() &amp;&amp; hcr_imo) {</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;              <span class="keywordflow">return</span> <a class="code" href="classGicv3CPUInterface.html#a6dcd67f709998bbd968201c048fda8cd">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca68ff21de9b144d8121c8ae916b774d35">MISCREG_ICV_IGRPEN1_EL1</a>, val);</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;          }</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;          <a class="code" href="classGicv3CPUInterface.html#a6c13895415ee2c0bacde61e6ec35f340">setBankedMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae8f594213fb0d2cadb2621c28b3d4698">MISCREG_ICC_IGRPEN1_EL1</a>, val);</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;          <a class="code" href="classGicv3CPUInterface.html#a1188e27f3d2d27de8c2481a2c12deb7d">updateDistributor</a>();</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;          <span class="keywordflow">return</span>;</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;      }</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;      <span class="comment">// Virtual Interrupt Group 1 Enable register</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca68ff21de9b144d8121c8ae916b774d35">MISCREG_ICV_IGRPEN1_EL1</a>: {</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;          <span class="keywordtype">bool</span> <a class="code" href="namespaceX86ISA.html#ad4cfc73c7653c162e9856cb0859b17b0">enable</a> = val &amp; 0x1;</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;          ICH_VMCR_EL2 ich_vmcr_el2 =</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;              <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaff4ded51dc072e0b5a9a046311d0138">MISCREG_ICH_VMCR_EL2</a>);</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;          ich_vmcr_el2.VENG1 = <a class="code" href="namespaceX86ISA.html#ad4cfc73c7653c162e9856cb0859b17b0">enable</a>;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;          <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaff4ded51dc072e0b5a9a046311d0138">MISCREG_ICH_VMCR_EL2</a>, ich_vmcr_el2);</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;          <a class="code" href="classGicv3CPUInterface.html#a2e9f04d97d7201132a73a92b29b12978">virtualUpdate</a>();</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;          <span class="keywordflow">return</span>;</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;      }</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;      <span class="comment">// Interrupt Group 1 Enable register</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa39d58577a3df5de2a8c366f82e003ef">MISCREG_ICC_MGRPEN1</a>:</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1b59e34222a1ad9101827df743e8b23a">MISCREG_ICC_IGRPEN1_EL3</a>: {</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;          ICC_IGRPEN1_EL3 icc_igrpen1_el3 = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;          <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">setMiscRegNoEffect</a>(</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;              <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa1172bbe8c75e9e22e4588d4c25945ef">MISCREG_ICC_IGRPEN1_EL1_S</a>, icc_igrpen1_el3.EnableGrp1S);</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;          <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">setMiscRegNoEffect</a>(</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;              <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab49aefaf8efcb39bd5358e4d70bfc70b">MISCREG_ICC_IGRPEN1_EL1_NS</a>, icc_igrpen1_el3.EnableGrp1NS);</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;          <a class="code" href="classGicv3CPUInterface.html#a1188e27f3d2d27de8c2481a2c12deb7d">updateDistributor</a>();</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;          <span class="keywordflow">return</span>;</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;      }</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;      <span class="comment">// Software Generated Interrupt Group 0 Register</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca15368abdb247cacb0f9da09c2cb9d4d5">MISCREG_ICC_SGI0R</a>:</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca314d26bf8543757b5fa420d3b9a833c3">MISCREG_ICC_SGI0R_EL1</a>:</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;        <a class="code" href="classGicv3CPUInterface.html#a3af4324438ec9965f184089ef7d3666c">generateSGI</a>(val, <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1da69221f53aac4575e3da41e3431a75b95">Gicv3::G0S</a>);</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;      <span class="comment">// Software Generated Interrupt Group 1 Register</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca552bffd9d22212b0a6c127596f217553">MISCREG_ICC_SGI1R</a>:</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca008f910428f48df3a84a3167835e6b03">MISCREG_ICC_SGI1R_EL1</a>: {</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;        <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a> group = <a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() ? <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1daabe68d7775220e886edcd65afe7e471e">Gicv3::G1S</a> : <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1dac81799d77f0517dc9f86e13b227fb3a5">Gicv3::G1NS</a>;</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;        <a class="code" href="classGicv3CPUInterface.html#a3af4324438ec9965f184089ef7d3666c">generateSGI</a>(val, group);</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;      }</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;      <span class="comment">// Alias Software Generated Interrupt Group 1 Register</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6f977db24b93ceac0ca9f5a8c32b1108">MISCREG_ICC_ASGI1R</a>:</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2054ed035d501de2ffe1e3d6b94972c0">MISCREG_ICC_ASGI1R_EL1</a>: {</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;        <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a> group = <a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() ? <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1dac81799d77f0517dc9f86e13b227fb3a5">Gicv3::G1NS</a> : <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1daabe68d7775220e886edcd65afe7e471e">Gicv3::G1S</a>;</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;        <a class="code" href="classGicv3CPUInterface.html#a3af4324438ec9965f184089ef7d3666c">generateSGI</a>(val, group);</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;      }</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;      <span class="comment">// System Register Enable Register EL1</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab5f4250f1ff66c148551b5f38265f1f2">MISCREG_ICC_SRE</a>:</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab15163159502cada493e68e6fd30cd3d">MISCREG_ICC_SRE_EL1</a>:</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;      <span class="comment">// System Register Enable Register EL2</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab8c3568196a941ebb8b286fc83abfead">MISCREG_ICC_HSRE</a>:</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7152f819cd62270f1bb776e457992134">MISCREG_ICC_SRE_EL2</a>:</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;      <span class="comment">// System Register Enable Register EL3</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae481d6903ff005d75618595e07c0cd91">MISCREG_ICC_MSRE</a>:</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca765cc18afe40eb0ea678227c1a22b482">MISCREG_ICC_SRE_EL3</a>:</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;        <span class="comment">// All bits are RAO/WI</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;      <span class="comment">// Hyp Control Register</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9a2970e3c1e8f16dd70c8b59ca70cdaa">MISCREG_ICH_HCR</a>:</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca740fa095ed6375464a921bc3e1198424">MISCREG_ICH_HCR_EL2</a>: {</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;        ICH_HCR_EL2 requested_ich_hcr_el2 = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;        ICH_HCR_EL2 ich_hcr_el2 =</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;            <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca740fa095ed6375464a921bc3e1198424">MISCREG_ICH_HCR_EL2</a>);</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;        <span class="keywordflow">if</span> (requested_ich_hcr_el2.EOIcount &gt;= ich_hcr_el2.EOIcount)</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;        {</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;            <span class="comment">// EOIcount - Permitted behaviors are:</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;            <span class="comment">// - Increment EOIcount.</span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;            <span class="comment">// - Leave EOIcount unchanged.</span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;            ich_hcr_el2.EOIcount = requested_ich_hcr_el2.EOIcount;</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;        }</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;        ich_hcr_el2.TDIR = requested_ich_hcr_el2.TDIR;</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;        ich_hcr_el2.TSEI = requested_ich_hcr_el2.TSEI;</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;        ich_hcr_el2.TALL1 = requested_ich_hcr_el2.TALL1;;</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;        ich_hcr_el2.TALL0 = requested_ich_hcr_el2.TALL0;;</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;        ich_hcr_el2.TC = requested_ich_hcr_el2.TC;</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;        ich_hcr_el2.VGrp1DIE = requested_ich_hcr_el2.VGrp1DIE;</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;        ich_hcr_el2.VGrp1EIE = requested_ich_hcr_el2.VGrp1EIE;</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;        ich_hcr_el2.VGrp0DIE = requested_ich_hcr_el2.VGrp0DIE;</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;        ich_hcr_el2.VGrp0EIE = requested_ich_hcr_el2.VGrp0EIE;</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;        ich_hcr_el2.NPIE = requested_ich_hcr_el2.NPIE;</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;        ich_hcr_el2.LRENPIE = requested_ich_hcr_el2.LRENPIE;</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;        ich_hcr_el2.UIE = requested_ich_hcr_el2.UIE;</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;        ich_hcr_el2.En = requested_ich_hcr_el2.En;</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;        val = ich_hcr_el2;</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;        do_virtual_update = <span class="keyword">true</span>;</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;      }</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;      <span class="comment">// List Registers</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2af2427f64a63140e8cbfd97ea500859">MISCREG_ICH_LRC0</a> ... <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeb681c1afdf97953fcecda8abe046e13">MISCREG_ICH_LRC15</a>: {</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;        <span class="comment">// AArch32 (maps to AArch64 MISCREG_ICH_LR&lt;n&gt;_EL2 high half part)</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;        ICH_LRC requested_ich_lrc = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;        ICH_LRC ich_lrc = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(misc_reg);</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;        ich_lrc.State = requested_ich_lrc.State;</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;        ich_lrc.HW = requested_ich_lrc.HW;</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;        ich_lrc.Group = requested_ich_lrc.Group;</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;        <span class="comment">// Priority, bits [23:16]</span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;        <span class="comment">// At least five bits must be implemented.</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;        <span class="comment">// Unimplemented bits are RES0 and start from bit[16] up to bit[18].</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;        <span class="comment">// We implement 5 bits.</span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;        ich_lrc.Priority = (requested_ich_lrc.Priority &amp; 0xf8) |</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;                           (ich_lrc.Priority &amp; 0x07);</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;        <span class="comment">// pINTID, bits [12:0]</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;        <span class="comment">// When ICH_LR&lt;n&gt;.HW is 0 this field has the following meaning:</span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;        <span class="comment">// - Bits[12:10] : RES0.</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;        <span class="comment">// - Bit[9] : EOI.</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;        <span class="comment">// - Bits[8:0] : RES0.</span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;        <span class="comment">// When ICH_LR&lt;n&gt;.HW is 1:</span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;        <span class="comment">// - This field is only required to implement enough bits to hold a</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;        <span class="comment">// valid value for the implemented INTID size. Any unused higher</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;        <span class="comment">// order bits are RES0.</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;        <span class="keywordflow">if</span> (requested_ich_lrc.HW == 0) {</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;            ich_lrc.EOI = requested_ich_lrc.EOI;</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;            ich_lrc.pINTID = requested_ich_lrc.pINTID;</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;        }</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;        val = ich_lrc;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;        do_virtual_update = <span class="keyword">true</span>;</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;      }</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;      <span class="comment">// List Registers</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4a671267500eaaa2f4c5a1961eeef34a">MISCREG_ICH_LR0</a> ... <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7765bf47ca853dc33c65ed98baeb8ab0">MISCREG_ICH_LR15</a>: {</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;          <span class="comment">// AArch32 (maps to AArch64 MISCREG_ICH_LR&lt;n&gt;_EL2 low half part)</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;          <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> old_val = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(misc_reg);</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;          val = (old_val &amp; 0xffffffff00000000) | (val &amp; 0xffffffff);</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;          do_virtual_update = <span class="keyword">true</span>;</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;      }</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;      <span class="comment">// List Registers</span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7cdb4acb0296e07d68c8bceede9c43be">MISCREG_ICH_LR0_EL2</a> ... <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca57bd506220c71a7bcf45be485ddee6e5">MISCREG_ICH_LR15_EL2</a>: { <span class="comment">// AArch64</span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;          ICH_LR_EL2 requested_ich_lr_el2 = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;          ICH_LR_EL2 ich_lr_el2 = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(misc_reg);</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;          ich_lr_el2.State = requested_ich_lr_el2.State;</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;          ich_lr_el2.HW = requested_ich_lr_el2.HW;</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;          ich_lr_el2.Group = requested_ich_lr_el2.Group;</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;          <span class="comment">// Priority, bits [55:48]</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;          <span class="comment">// At least five bits must be implemented.</span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;          <span class="comment">// Unimplemented bits are RES0 and start from bit[48] up to bit[50].</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;          <span class="comment">// We implement 5 bits.</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;          ich_lr_el2.Priority = (requested_ich_lr_el2.Priority &amp; 0xf8) |</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;                                (ich_lr_el2.Priority &amp; 0x07);</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;          <span class="comment">// pINTID, bits [44:32]</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;          <span class="comment">// When ICH_LR&lt;n&gt;_EL2.HW is 0 this field has the following meaning:</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;          <span class="comment">// - Bits[44:42] : RES0.</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;          <span class="comment">// - Bit[41] : EOI.</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;          <span class="comment">// - Bits[40:32] : RES0.</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;          <span class="comment">// When ICH_LR&lt;n&gt;_EL2.HW is 1:</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;          <span class="comment">// - This field is only required to implement enough bits to hold a</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;          <span class="comment">// valid value for the implemented INTID size. Any unused higher</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;          <span class="comment">// order bits are RES0.</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;          <span class="keywordflow">if</span> (requested_ich_lr_el2.HW == 0) {</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;              ich_lr_el2.EOI = requested_ich_lr_el2.EOI;</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;          } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;              ich_lr_el2.pINTID = requested_ich_lr_el2.pINTID;</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;          }</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;          <span class="comment">// vINTID, bits [31:0]</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;          <span class="comment">// It is IMPLEMENTATION DEFINED how many bits are implemented,</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;          <span class="comment">// though at least 16 bits must be implemented.</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;          <span class="comment">// Unimplemented bits are RES0.</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;          ich_lr_el2.vINTID = requested_ich_lr_el2.vINTID;</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;          val = ich_lr_el2;</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;          do_virtual_update = <span class="keyword">true</span>;</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;      }</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;      <span class="comment">// Virtual Machine Control Register</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1069f2ef62ab473c8eaf110b37e8218d">MISCREG_ICH_VMCR</a>:</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaff4ded51dc072e0b5a9a046311d0138">MISCREG_ICH_VMCR_EL2</a>: {</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;          ICH_VMCR_EL2 requested_ich_vmcr_el2 = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;          ICH_VMCR_EL2 ich_vmcr_el2 =</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;              <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaff4ded51dc072e0b5a9a046311d0138">MISCREG_ICH_VMCR_EL2</a>);</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;          ich_vmcr_el2.VPMR = requested_ich_vmcr_el2.VPMR;</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;          uint8_t min_vpr0 = 7 - <a class="code" href="classGicv3CPUInterface.html#a9e8d1d4a5291f27f8225e0142d07b231">VIRTUAL_PREEMPTION_BITS</a>;</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;          <span class="keywordflow">if</span> (requested_ich_vmcr_el2.VBPR0 &lt; min_vpr0) {</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;              ich_vmcr_el2.VBPR0 = min_vpr0;</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;          } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;              ich_vmcr_el2.VBPR0 = requested_ich_vmcr_el2.VBPR0;</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;          }</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;          uint8_t min_vpr1 = min_vpr0 + 1;</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;          <span class="keywordflow">if</span> (requested_ich_vmcr_el2.VBPR1 &lt; min_vpr1) {</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;              ich_vmcr_el2.VBPR1 = min_vpr1;</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;          } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;              ich_vmcr_el2.VBPR1 = requested_ich_vmcr_el2.VBPR1;</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;          }</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;          ich_vmcr_el2.VEOIM = requested_ich_vmcr_el2.VEOIM;</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;          ich_vmcr_el2.VCBPR = requested_ich_vmcr_el2.VCBPR;</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;          ich_vmcr_el2.VENG1 = requested_ich_vmcr_el2.VENG1;</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;          ich_vmcr_el2.VENG0 = requested_ich_vmcr_el2.VENG0;</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;          val = ich_vmcr_el2;</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;      }</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;      <span class="comment">// Hyp Active Priorities Group 0 Registers</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad1fde8d70184ea1f0423eea69fbb6e09">MISCREG_ICH_AP0R0</a>:</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca506614b40a3bdbfe8b75e14a9201f31a">MISCREG_ICH_AP0R0_EL2</a>:</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;      <span class="comment">// only implemented if supporting 6 or more bits of priority</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7aa0754ad180ae9b27a6970c0ee19c11">MISCREG_ICH_AP0R1</a>:</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0489d287e3015fd5c5104ec598cfa175">MISCREG_ICH_AP0R1_EL2</a>:</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;      <span class="comment">// only implemented if supporting 7 or more bits of priority</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca15afc78cb7a8666d2006195ebd53f923">MISCREG_ICH_AP0R2</a>:</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9e52c9884813fac1b5a04c44c9c5be6e">MISCREG_ICH_AP0R2_EL2</a>:</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;      <span class="comment">// only implemented if supporting 7 or more bits of priority</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca49e10cd1001a1ac99d7a1dd65891ee7e">MISCREG_ICH_AP0R3</a>:</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca773283e0034a5c4818ecb1092eaa7428">MISCREG_ICH_AP0R3_EL2</a>:</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;        <span class="comment">// Unimplemented registers are RAZ/WI</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;      <span class="comment">// Hyp Active Priorities Group 1 Registers</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9f29b01b6a0daaac0fc564af1768eb34">MISCREG_ICH_AP1R0</a>:</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5da404b36cf0591c9a0bef9913f3b133">MISCREG_ICH_AP1R0_EL2</a>:</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;      <span class="comment">// only implemented if supporting 6 or more bits of priority</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca89cf4b757dcc31564106ec738effa5f7">MISCREG_ICH_AP1R1</a>:</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf7dbba129252a67e60a0c004db99631c">MISCREG_ICH_AP1R1_EL2</a>:</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;      <span class="comment">// only implemented if supporting 7 or more bits of priority</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad68be9de59b48666fc6bb8690e3a4e94">MISCREG_ICH_AP1R2</a>:</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac6aaf6058587eba56814fb83bf08c8cc">MISCREG_ICH_AP1R2_EL2</a>:</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;      <span class="comment">// only implemented if supporting 7 or more bits of priority</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa7e5a49456e960f66089e61b9da34c39">MISCREG_ICH_AP1R3</a>:</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad1931536e9815804d2f14f229ff31cfd">MISCREG_ICH_AP1R3_EL2</a>:</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;        <span class="comment">// Unimplemented registers are RAZ/WI</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Gicv3CPUInterface::setMiscReg(): unknown register %d (%s)&quot;</span>,</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;              misc_reg, <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[misc_reg]);</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;    }</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;    <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">setMiscRegNoEffect</a>(misc_reg, val);</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;    <span class="keywordflow">if</span> (do_virtual_update) {</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;        <a class="code" href="classGicv3CPUInterface.html#a2e9f04d97d7201132a73a92b29b12978">virtualUpdate</a>();</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;    }</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;}</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a2e076c5a14664bcc4f42bbf6d8f0ea13"> 1617</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#a2e076c5a14664bcc4f42bbf6d8f0ea13">Gicv3CPUInterface::readBankedMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> misc_reg)<span class="keyword"> const</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;        <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a7d7219672f0a1a863be9295114d9e392">snsBankedIndex64</a>(misc_reg, !<a class="code" href="classGicv3CPUInterface.html#abbe7979badc9d01833d7fcc0cf0f2f08">isSecureBelowEL3</a>()));</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;}</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a6c13895415ee2c0bacde61e6ec35f340"> 1624</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#a6c13895415ee2c0bacde61e6ec35f340">Gicv3CPUInterface::setBankedMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> misc_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> const</span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;    <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">setMiscRegNoEffect</a>(</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;        <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a7d7219672f0a1a863be9295114d9e392">snsBankedIndex64</a>(misc_reg, !<a class="code" href="classGicv3CPUInterface.html#abbe7979badc9d01833d7fcc0cf0f2f08">isSecureBelowEL3</a>()), <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>);</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;}</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a25cf0024cc3088adcfa5e5b3f7157a32"> 1631</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#a25cf0024cc3088adcfa5e5b3f7157a32">Gicv3CPUInterface::virtualFindActive</a>(uint32_t int_id)<span class="keyword"> const</span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;    <span class="keywordflow">for</span> (uint32_t lr_idx = 0; lr_idx &lt; <a class="code" href="classGicv3CPUInterface.html#afe424d9bd877e4cd83e08f164ec51f5f">VIRTUAL_NUM_LIST_REGS</a>; lr_idx++) {</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;        ICH_LR_EL2 ich_lr_el2 =</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;            <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7cdb4acb0296e07d68c8bceede9c43be">MISCREG_ICH_LR0_EL2</a> + lr_idx);</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;        <span class="keywordflow">if</span> (((ich_lr_el2.State == <a class="code" href="classGicv3CPUInterface.html#ae9a400c1bfd21b0eefb8975cb4931489">ICH_LR_EL2_STATE_ACTIVE</a>) ||</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;             (ich_lr_el2.State == <a class="code" href="classGicv3CPUInterface.html#a596eb2084956e53d405e211beafd400f">ICH_LR_EL2_STATE_ACTIVE_PENDING</a>)) &amp;&amp;</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;            (ich_lr_el2.vINTID == int_id)) {</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;            <span class="keywordflow">return</span> lr_idx;</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;        }</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;    }</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;    <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;}</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;uint32_t</div><div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#abfc774002b7b3e1e8ef3f27dbc9e0ab2"> 1648</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#abfc774002b7b3e1e8ef3f27dbc9e0ab2">Gicv3CPUInterface::getHPPIR0</a>()<span class="keyword"> const</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a116c91aa471a7b78f3ddf9bb5ebd4b73">prio</a> == 0xff || !<a class="code" href="classGicv3CPUInterface.html#afd16201e1770c3878ba106923bb67b40">groupEnabled</a>(<a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a81785523f9731ad7c9a28b23ee467721">group</a>)) {</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classGicv3.html#a4842f3cfadc8ea1097e33424f4228d25">Gicv3::INTID_SPURIOUS</a>;</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;    }</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;    <span class="keywordtype">bool</span> irq_is_secure = !<a class="code" href="classGicv3CPUInterface.html#a593a3c8bda350838bcfa30fa860e42fa">distributor</a>-&gt;<a class="code" href="classGicv3Distributor.html#ad8ffbcc8f1bd8cbc2273b3c56d013a61">DS</a> &amp;&amp; <a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a81785523f9731ad7c9a28b23ee467721">group</a> != <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1dac81799d77f0517dc9f86e13b227fb3a5">Gicv3::G1NS</a>;</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a81785523f9731ad7c9a28b23ee467721">group</a> != <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1da69221f53aac4575e3da41e3431a75b95">Gicv3::G0S</a>) &amp;&amp; <a class="code" href="classGicv3CPUInterface.html#a06956821c6598c984fe6b37ea9f1e475">isEL3OrMon</a>()) {</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;        <span class="comment">// interrupt for the other state pending</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;        <span class="keywordflow">return</span> irq_is_secure ? <a class="code" href="classGicv3.html#a1db940c0baaf75548318d0c3bc99422d">Gicv3::INTID_SECURE</a> : <a class="code" href="classGicv3.html#a1512aa1be72b40d9ffafb1fae5eb4347">Gicv3::INTID_NONSECURE</a>;</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;    }</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a81785523f9731ad7c9a28b23ee467721">group</a> != <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1da69221f53aac4575e3da41e3431a75b95">Gicv3::G0S</a>)) { <span class="comment">// &amp;&amp; !isEL3OrMon())</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classGicv3.html#a4842f3cfadc8ea1097e33424f4228d25">Gicv3::INTID_SPURIOUS</a>;</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;    }</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;    <span class="keywordflow">if</span> (irq_is_secure &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>()) {</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;        <span class="comment">// Secure interrupts not visible in Non-secure</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classGicv3.html#a4842f3cfadc8ea1097e33424f4228d25">Gicv3::INTID_SPURIOUS</a>;</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;    }</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a7e37b9e6621c022eb4de17c05d5d2c29">intid</a>;</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;}</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;uint32_t</div><div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a4d0819f1c60dd3f6f5bbf4fb53620c03"> 1674</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#a4d0819f1c60dd3f6f5bbf4fb53620c03">Gicv3CPUInterface::getHPPIR1</a>()<span class="keyword"> const</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a116c91aa471a7b78f3ddf9bb5ebd4b73">prio</a> == 0xff || !<a class="code" href="classGicv3CPUInterface.html#afd16201e1770c3878ba106923bb67b40">groupEnabled</a>(<a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a81785523f9731ad7c9a28b23ee467721">group</a>)) {</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classGicv3.html#a4842f3cfadc8ea1097e33424f4228d25">Gicv3::INTID_SPURIOUS</a>;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;    }</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;    ICC_CTLR_EL3 icc_ctlr_el3 = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca03b2af3d5dfb948036a0bc0963528500">MISCREG_ICC_CTLR_EL3</a>);</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">currEL</a>() == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>) &amp;&amp; icc_ctlr_el3.RM) {</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a81785523f9731ad7c9a28b23ee467721">group</a> == <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1da69221f53aac4575e3da41e3431a75b95">Gicv3::G0S</a>) {</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classGicv3.html#a1db940c0baaf75548318d0c3bc99422d">Gicv3::INTID_SECURE</a>;</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a81785523f9731ad7c9a28b23ee467721">group</a> == <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1dac81799d77f0517dc9f86e13b227fb3a5">Gicv3::G1NS</a>) {</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classGicv3.html#a1512aa1be72b40d9ffafb1fae5eb4347">Gicv3::INTID_NONSECURE</a>;</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;        }</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;    }</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a81785523f9731ad7c9a28b23ee467721">group</a> == <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1da69221f53aac4575e3da41e3431a75b95">Gicv3::G0S</a>) {</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classGicv3.html#a4842f3cfadc8ea1097e33424f4228d25">Gicv3::INTID_SPURIOUS</a>;</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;    }</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;    <span class="keywordtype">bool</span> irq_is_secure = (<a class="code" href="classGicv3CPUInterface.html#a593a3c8bda350838bcfa30fa860e42fa">distributor</a>-&gt;<a class="code" href="classGicv3Distributor.html#ad8ffbcc8f1bd8cbc2273b3c56d013a61">DS</a> == 0) &amp;&amp; (<a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a81785523f9731ad7c9a28b23ee467721">group</a> != <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1dac81799d77f0517dc9f86e13b227fb3a5">Gicv3::G1NS</a>);</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;    <span class="keywordflow">if</span> (irq_is_secure) {</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>()) {</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;            <span class="comment">// Secure interrupts not visible in Non-secure</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classGicv3.html#a4842f3cfadc8ea1097e33424f4228d25">Gicv3::INTID_SPURIOUS</a>;</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;        }</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!<a class="code" href="classGicv3CPUInterface.html#a06956821c6598c984fe6b37ea9f1e475">isEL3OrMon</a>() &amp;&amp; <a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>()) {</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;        <span class="comment">// Group 1 non-secure interrupts not visible in Secure EL1</span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classGicv3.html#a4842f3cfadc8ea1097e33424f4228d25">Gicv3::INTID_SPURIOUS</a>;</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;    }</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a7e37b9e6621c022eb4de17c05d5d2c29">intid</a>;</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;}</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#aefe793f4ff799ae3f0112882d048b4b8"> 1709</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#aefe793f4ff799ae3f0112882d048b4b8">Gicv3CPUInterface::dropPriority</a>(<a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a> group)</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;{</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;    <span class="keywordtype">int</span> apr_misc_reg = 0;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;    <span class="keywordflow">switch</span> (group) {</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1da69221f53aac4575e3da41e3431a75b95">Gicv3::G0S</a>:</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;        apr_misc_reg = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca436ad1f1cbb9b39963c98ed6a60b8c53">MISCREG_ICC_AP0R0_EL1</a>;</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1daabe68d7775220e886edcd65afe7e471e">Gicv3::G1S</a>:</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;        apr_misc_reg = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5a0fc481e48e4e2c0fd2fa67a8fe465f">MISCREG_ICC_AP1R0_EL1_S</a>;</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1dac81799d77f0517dc9f86e13b227fb3a5">Gicv3::G1NS</a>:</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;        apr_misc_reg = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5042eded0126e526780a18a97676452b">MISCREG_ICC_AP1R0_EL1_NS</a>;</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Invalid Gicv3::GroupId&quot;</span>);</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;    }</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> apr = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(apr_misc_reg);</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;    <span class="keywordflow">if</span> (apr) {</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;        apr &amp;= apr - 1;</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;        <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">setMiscRegNoEffect</a>(apr_misc_reg, apr);</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;    }</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a94899c25a7e49902a4fd55f33940392d">update</a>();</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;}</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;uint8_t</div><div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ac294e3060ba2d9e3a5cd13cd17b30a29"> 1738</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#ac294e3060ba2d9e3a5cd13cd17b30a29">Gicv3CPUInterface::virtualDropPriority</a>()</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;{</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;    <span class="keywordtype">int</span> apr_max = 1 &lt;&lt; (<a class="code" href="classGicv3CPUInterface.html#a9e8d1d4a5291f27f8225e0142d07b231">VIRTUAL_PREEMPTION_BITS</a> - 5);</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; apr_max; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;        <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> vapr0 = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca506614b40a3bdbfe8b75e14a9201f31a">MISCREG_ICH_AP0R0_EL2</a> + <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;        <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> vapr1 = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5da404b36cf0591c9a0bef9913f3b133">MISCREG_ICH_AP1R0_EL2</a> + <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;        <span class="keywordflow">if</span> (!vapr0 &amp;&amp; !vapr1) {</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;            <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;        }</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;        <span class="keywordtype">int</span> vapr0_count = <a class="code" href="bitfield_8hh.html#a28eec2c1ad06dabf9a11d43ab51c4b73">ctz32</a>(vapr0);</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;        <span class="keywordtype">int</span> vapr1_count = <a class="code" href="bitfield_8hh.html#a28eec2c1ad06dabf9a11d43ab51c4b73">ctz32</a>(vapr1);</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;        <span class="keywordflow">if</span> (vapr0_count &lt;= vapr1_count) {</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;            vapr0 &amp;= vapr0 - 1;</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;            <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca506614b40a3bdbfe8b75e14a9201f31a">MISCREG_ICH_AP0R0_EL2</a> + <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, vapr0);</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;            <span class="keywordflow">return</span> (vapr0_count + <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> * 32) &lt;&lt; (<a class="code" href="classGicv3CPUInterface.html#af2d874f812d2ed9343252bf9c5d806b4">GIC_MIN_VBPR</a> + 1);</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;            vapr1 &amp;= vapr1 - 1;</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;            <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5da404b36cf0591c9a0bef9913f3b133">MISCREG_ICH_AP1R0_EL2</a> + <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, vapr1);</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;            <span class="keywordflow">return</span> (vapr1_count + <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> * 32) &lt;&lt; (<a class="code" href="classGicv3CPUInterface.html#af2d874f812d2ed9343252bf9c5d806b4">GIC_MIN_VBPR</a> + 1);</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;        }</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;    }</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;    <span class="keywordflow">return</span> 0xff;</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;}</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a3af4324438ec9965f184089ef7d3666c"> 1768</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#a3af4324438ec9965f184089ef7d3666c">Gicv3CPUInterface::generateSGI</a>(<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a> group)</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;{</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;    uint8_t aff3 = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(val, 55, 48);</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;    uint8_t aff2 = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(val, 39, 32);</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;    uint8_t aff1 = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(val, 23, 16);;</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;    uint16_t target_list = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(val, 15, 0);</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;    uint32_t int_id = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(val, 27, 24);</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;    <span class="keywordtype">bool</span> irm = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(val, 40, 40);</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;    uint8_t <a class="code" href="namespaceArmISA.html#a4bad5cc5c9b261061b70f032741fb163">rs</a> = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(val, 47, 44);</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a0929e6a0471942ee7968c26aa92d15ff">ns</a> = !<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>();</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classGicv3CPUInterface.html#af53b7cda3f8c84a19c3c1000331faf8f">gic</a>-&gt;<a class="code" href="classBaseGic.html#ae855f9f117eef9b645e8df64c655598b">getSystem</a>()-&gt;<a class="code" href="classSystem.html#a903cd122c1e5dc985a9efbea4c3636cd">numContexts</a>(); <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;        <a class="code" href="classGicv3Redistributor.html">Gicv3Redistributor</a> * redistributor_i =</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;            <a class="code" href="classGicv3CPUInterface.html#af53b7cda3f8c84a19c3c1000331faf8f">gic</a>-&gt;<a class="code" href="classGicv3.html#a8108af158efd84f031850275b1a41104">getRedistributor</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;        uint32_t affinity_i = redistributor_i-&gt;<a class="code" href="classGicv3Redistributor.html#aeabdcee3ba884f0de7d115981a598bbb">getAffinity</a>();</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;        <span class="keywordflow">if</span> (irm) {</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;            <span class="comment">// Interrupts routed to all PEs in the system,</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;            <span class="comment">// excluding &quot;self&quot;</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;            <span class="keywordflow">if</span> (affinity_i == <a class="code" href="classGicv3CPUInterface.html#a793b0d41533b7df2994dc73de1011868">redistributor</a>-&gt;<a class="code" href="classGicv3Redistributor.html#aeabdcee3ba884f0de7d115981a598bbb">getAffinity</a>()) {</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;                <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;            }</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;            <span class="comment">// Interrupts routed to the PEs specified by</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;            <span class="comment">// Aff3.Aff2.Aff1.&lt;target list&gt;</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;            <span class="keywordflow">if</span> ((affinity_i &gt;&gt; 8) !=</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;                ((aff3 &lt;&lt; 16) | (aff2 &lt;&lt; 8) | (aff1 &lt;&lt; 0))) {</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;                <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;            }</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;            uint8_t aff0_i = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(affinity_i, 7, 0);</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;            <span class="keywordflow">if</span> (!(aff0_i &gt;= rs * 16 &amp;&amp; aff0_i &lt; (rs + 1) * 16 &amp;&amp;</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;                ((0x1 &lt;&lt; (aff0_i - rs * 16)) &amp; target_list))) {</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;                <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;            }</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;        }</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;        redistributor_i-&gt;<a class="code" href="classGicv3Redistributor.html#ada00c2dd926d3bf0b1ea7e8133134abe">sendSGI</a>(int_id, group, ns);</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;    }</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;}</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;Gicv3CPUInterface::activateIRQ(uint32_t int_id, <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a> group)</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;{</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;    <span class="comment">// Update active priority registers.</span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;    uint32_t prio = <a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a116c91aa471a7b78f3ddf9bb5ebd4b73">prio</a> &amp; 0xf8;</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;    <span class="keywordtype">int</span> apr_bit = prio &gt;&gt; (8 - PRIORITY_BITS);</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;    <span class="keywordtype">int</span> reg_bit = apr_bit % 32;</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;    <span class="keywordtype">int</span> apr_idx = 0;</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;    <span class="keywordflow">switch</span> (group) {</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1da69221f53aac4575e3da41e3431a75b95">Gicv3::G0S</a>:</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;        apr_idx = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca436ad1f1cbb9b39963c98ed6a60b8c53">MISCREG_ICC_AP0R0_EL1</a>;</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1daabe68d7775220e886edcd65afe7e471e">Gicv3::G1S</a>:</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;        apr_idx = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5a0fc481e48e4e2c0fd2fa67a8fe465f">MISCREG_ICC_AP1R0_EL1_S</a>;</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1dac81799d77f0517dc9f86e13b227fb3a5">Gicv3::G1NS</a>:</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;        apr_idx = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5042eded0126e526780a18a97676452b">MISCREG_ICC_AP1R0_EL1_NS</a>;</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Invalid Gicv3::GroupId&quot;</span>);</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;    }</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> apr = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(apr_idx);</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;    apr |= (1 &lt;&lt; reg_bit);</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;    <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">setMiscRegNoEffect</a>(apr_idx, apr);</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;    <span class="comment">// Move interrupt state from pending to active.</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;    <span class="keywordflow">if</span> (int_id &lt; <a class="code" href="classGicv3.html#a5c4c219c44bdbd04a1bacec64d05cce3">Gicv3::SGI_MAX</a> + <a class="code" href="classGicv3.html#a92f42139e9907872f70ad05b5ddedb25">Gicv3::PPI_MAX</a>) {</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;        <span class="comment">// SGI or PPI, redistributor</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;        <a class="code" href="classGicv3CPUInterface.html#a793b0d41533b7df2994dc73de1011868">redistributor</a>-&gt;<a class="code" href="classGicv3Redistributor.html#a9aff58f28c4457432ef5a7f380a893c3">activateIRQ</a>(int_id);</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (int_id &lt; <a class="code" href="classGicv3.html#a1db940c0baaf75548318d0c3bc99422d">Gicv3::INTID_SECURE</a>) {</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;        <span class="comment">// SPI, distributor</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;        <a class="code" href="classGicv3CPUInterface.html#a593a3c8bda350838bcfa30fa860e42fa">distributor</a>-&gt;<a class="code" href="classGicv3Distributor.html#a853f835841dc238bc62feb83020753bf">activateIRQ</a>(int_id);</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (int_id &gt;= <a class="code" href="classGicv3Redistributor.html#a54e7e5df8e7ff32b30c583f2e1a98139">Gicv3Redistributor::SMALLEST_LPI_ID</a>) {</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;        <span class="comment">// LPI, Redistributor</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;        <a class="code" href="classGicv3CPUInterface.html#a793b0d41533b7df2994dc73de1011868">redistributor</a>-&gt;<a class="code" href="classGicv3Redistributor.html#a7fd0063f6eafb994cc1be323df0d7d0e">setClrLPI</a>(int_id, <span class="keyword">false</span>);</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;    }</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;    <span class="comment">// By setting the priority to 0xff we are effectively</span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;    <span class="comment">// making the int_id not pending anymore at the cpu</span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;    <span class="comment">// interface.</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a45162246c1dc791848d8ce481abc3f19">resetHppi</a>(int_id);</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a1188e27f3d2d27de8c2481a2c12deb7d">updateDistributor</a>();</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;}</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#aa25defd0ffe61fdd8024a32be60b79ed"> 1858</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#aa25defd0ffe61fdd8024a32be60b79ed">Gicv3CPUInterface::virtualActivateIRQ</a>(uint32_t lr_idx)</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;{</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;    <span class="comment">// Update active priority registers.</span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;    ICH_LR_EL2 ich_lr_el = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7cdb4acb0296e07d68c8bceede9c43be">MISCREG_ICH_LR0_EL2</a> +</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;            lr_idx);</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;    <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a> group = ich_lr_el.Group ? <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1dac81799d77f0517dc9f86e13b227fb3a5">Gicv3::G1NS</a> : <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1da69221f53aac4575e3da41e3431a75b95">Gicv3::G0S</a>;</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;    uint8_t prio = ich_lr_el.Priority &amp; 0xf8;</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;    <span class="keywordtype">int</span> apr_bit = prio &gt;&gt; (8 - <a class="code" href="classGicv3CPUInterface.html#a9e8d1d4a5291f27f8225e0142d07b231">VIRTUAL_PREEMPTION_BITS</a>);</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;    <span class="keywordtype">int</span> reg_no = apr_bit / 32;</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;    <span class="keywordtype">int</span> reg_bit = apr_bit % 32;</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;    <span class="keywordtype">int</span> apr_idx = group == <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1da69221f53aac4575e3da41e3431a75b95">Gicv3::G0S</a> ?</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;        <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca506614b40a3bdbfe8b75e14a9201f31a">MISCREG_ICH_AP0R0_EL2</a> + reg_no : <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5da404b36cf0591c9a0bef9913f3b133">MISCREG_ICH_AP1R0_EL2</a> + reg_no;</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> apr = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(apr_idx);</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;    apr |= (1 &lt;&lt; reg_bit);</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;    <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">setMiscRegNoEffect</a>(apr_idx, apr);</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;    <span class="comment">// Move interrupt state from pending to active.</span></div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;    ich_lr_el.State = <a class="code" href="classGicv3CPUInterface.html#ae9a400c1bfd21b0eefb8975cb4931489">ICH_LR_EL2_STATE_ACTIVE</a>;</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;    <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7cdb4acb0296e07d68c8bceede9c43be">MISCREG_ICH_LR0_EL2</a> + lr_idx, ich_lr_el);</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;}</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ae115ee58c8bfc3298df894f1788a6958"> 1879</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#ae115ee58c8bfc3298df894f1788a6958">Gicv3CPUInterface::deactivateIRQ</a>(uint32_t int_id, <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a> group)</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;{</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;    <span class="keywordflow">if</span> (int_id &lt; <a class="code" href="classGicv3.html#a5c4c219c44bdbd04a1bacec64d05cce3">Gicv3::SGI_MAX</a> + <a class="code" href="classGicv3.html#a92f42139e9907872f70ad05b5ddedb25">Gicv3::PPI_MAX</a>) {</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;        <span class="comment">// SGI or PPI, redistributor</span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;        <a class="code" href="classGicv3CPUInterface.html#a793b0d41533b7df2994dc73de1011868">redistributor</a>-&gt;<a class="code" href="classGicv3Redistributor.html#a3486dd0a911107939bd949efec931319">deactivateIRQ</a>(int_id);</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (int_id &lt; <a class="code" href="classGicv3.html#a1db940c0baaf75548318d0c3bc99422d">Gicv3::INTID_SECURE</a>) {</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;        <span class="comment">// SPI, distributor</span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;        <a class="code" href="classGicv3CPUInterface.html#a593a3c8bda350838bcfa30fa860e42fa">distributor</a>-&gt;<a class="code" href="classGicv3Distributor.html#a5e5bbf947d25040a10b86d7d6e3eaac1">deactivateIRQ</a>(int_id);</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;    }</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a1188e27f3d2d27de8c2481a2c12deb7d">updateDistributor</a>();</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;}</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a1dd02376798111c4f761a3606af35396"> 1893</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#a1dd02376798111c4f761a3606af35396">Gicv3CPUInterface::virtualDeactivateIRQ</a>(<span class="keywordtype">int</span> lr_idx)</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;{</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;    ICH_LR_EL2 ich_lr_el2 = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7cdb4acb0296e07d68c8bceede9c43be">MISCREG_ICH_LR0_EL2</a> +</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;            lr_idx);</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;    <span class="keywordflow">if</span> (ich_lr_el2.HW) {</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;        <span class="comment">// Deactivate the associated physical interrupt</span></div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;        <span class="keywordflow">if</span> (ich_lr_el2.pINTID &lt; <a class="code" href="classGicv3.html#a1db940c0baaf75548318d0c3bc99422d">Gicv3::INTID_SECURE</a>) {</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;            <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a> group = ich_lr_el2.pINTID &gt;= 32 ?</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;                <a class="code" href="classGicv3CPUInterface.html#a593a3c8bda350838bcfa30fa860e42fa">distributor</a>-&gt;<a class="code" href="classGicv3Distributor.html#a97456dea0a14d4464fe26b75786ade1a">getIntGroup</a>(ich_lr_el2.pINTID) :</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;                <a class="code" href="classGicv3CPUInterface.html#a793b0d41533b7df2994dc73de1011868">redistributor</a>-&gt;<a class="code" href="classGicv3Redistributor.html#ab55389c7b5b4d9bd01464aa648e40794">getIntGroup</a>(ich_lr_el2.pINTID);</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;            <a class="code" href="classGicv3CPUInterface.html#ae115ee58c8bfc3298df894f1788a6958">deactivateIRQ</a>(ich_lr_el2.pINTID, group);</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;        }</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;    }</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;    <span class="comment">//  Remove the active bit</span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;    ich_lr_el2.State = ich_lr_el2.State &amp; ~<a class="code" href="classGicv3CPUInterface.html#ae9a400c1bfd21b0eefb8975cb4931489">ICH_LR_EL2_STATE_ACTIVE</a>;</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;    <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7cdb4acb0296e07d68c8bceede9c43be">MISCREG_ICH_LR0_EL2</a> + lr_idx, ich_lr_el2);</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;}</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="comment"> * Returns the priority group field for the current BPR value for the group.</span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="comment"> * GroupBits() Pseudocode from spec.</span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;uint32_t</div><div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a898fac92a58b216d1bb186ba5030212d"> 1918</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#a898fac92a58b216d1bb186ba5030212d">Gicv3CPUInterface::groupPriorityMask</a>(<a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a> group)</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;{</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;    ICC_CTLR_EL1 icc_ctlr_el1_s =</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;        <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacd54b8977b8d62c8376c92711b72c231">MISCREG_ICC_CTLR_EL1_S</a>);</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;    ICC_CTLR_EL1 icc_ctlr_el1_ns =</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;        <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca39551eaec401870c7536fb877bb9690f">MISCREG_ICC_CTLR_EL1_NS</a>);</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;    <span class="keywordflow">if</span> ((group == <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1daabe68d7775220e886edcd65afe7e471e">Gicv3::G1S</a> &amp;&amp; icc_ctlr_el1_s.CBPR) ||</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;        (group == <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1dac81799d77f0517dc9f86e13b227fb3a5">Gicv3::G1NS</a> &amp;&amp; icc_ctlr_el1_ns.CBPR)) {</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;        group = <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1da69221f53aac4575e3da41e3431a75b95">Gicv3::G0S</a>;</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;    }</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;    <span class="keywordtype">int</span> bpr;</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;    <span class="keywordflow">if</span> (group == <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1da69221f53aac4575e3da41e3431a75b95">Gicv3::G0S</a>) {</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;        bpr = <a class="code" href="classGicv3CPUInterface.html#ae16a0833de460361664d0557d9056462">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae5ef89ebf1ede2059477cad3c55c9312">MISCREG_ICC_BPR0_EL1</a>) &amp; 0x7;</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (group == <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1daabe68d7775220e886edcd65afe7e471e">Gicv3::G1S</a>) {</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;        bpr = <a class="code" href="classGicv3CPUInterface.html#ac40bf9aff664c65b0d34b61dee76960c">bpr1</a>(<a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1daabe68d7775220e886edcd65afe7e471e">Gicv3::G1S</a>) &amp; 0x7;</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;        bpr = <a class="code" href="classGicv3CPUInterface.html#ac40bf9aff664c65b0d34b61dee76960c">bpr1</a>(<a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1dac81799d77f0517dc9f86e13b227fb3a5">Gicv3::G1NS</a>) &amp; 0x7;</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;    }</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;    <span class="keywordflow">if</span> (group == <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1dac81799d77f0517dc9f86e13b227fb3a5">Gicv3::G1NS</a>) {</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;        assert(bpr &gt; 0);</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;        bpr--;</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;    }</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;    <span class="keywordflow">return</span> ~0<a class="code" href="classGicv3CPUInterface.html#abad88df32d0b8a3b7d53b243bed4330c">U</a> &lt;&lt; (bpr + 1);</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;}</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;uint32_t</div><div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#aaf4dbf98ba5a7d64b1a495121bc6e86d"> 1949</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#aaf4dbf98ba5a7d64b1a495121bc6e86d">Gicv3CPUInterface::virtualGroupPriorityMask</a>(<a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a> group)<span class="keyword"> const</span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;    ICH_VMCR_EL2 ich_vmcr_el2 =</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;        <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaff4ded51dc072e0b5a9a046311d0138">MISCREG_ICH_VMCR_EL2</a>);</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;    <span class="keywordflow">if</span> ((group == <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1dac81799d77f0517dc9f86e13b227fb3a5">Gicv3::G1NS</a>) &amp;&amp; ich_vmcr_el2.VCBPR) {</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;        group = <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1da69221f53aac4575e3da41e3431a75b95">Gicv3::G0S</a>;</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;    }</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;    <span class="keywordtype">int</span> bpr;</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;    <span class="keywordflow">if</span> (group == <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1da69221f53aac4575e3da41e3431a75b95">Gicv3::G0S</a>) {</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;        bpr = ich_vmcr_el2.VBPR0;</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;        bpr = ich_vmcr_el2.VBPR1;</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;    }</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;    <span class="keywordflow">if</span> (group == <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1dac81799d77f0517dc9f86e13b227fb3a5">Gicv3::G1NS</a>) {</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;        assert(bpr &gt; 0);</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;        bpr--;</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;    }</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;    <span class="keywordflow">return</span> ~0<a class="code" href="classGicv3CPUInterface.html#abad88df32d0b8a3b7d53b243bed4330c">U</a> &lt;&lt; (bpr + 1);</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;}</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#aefdd1bb4c308967411b7621fb8d9acf2"> 1975</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#aefdd1bb4c308967411b7621fb8d9acf2">Gicv3CPUInterface::isEOISplitMode</a>()<span class="keyword"> const</span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#a06956821c6598c984fe6b37ea9f1e475">isEL3OrMon</a>()) {</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;        ICC_CTLR_EL3 icc_ctlr_el3 =</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;            <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca03b2af3d5dfb948036a0bc0963528500">MISCREG_ICC_CTLR_EL3</a>);</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;        <span class="keywordflow">return</span> icc_ctlr_el3.EOImode_EL3;</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;        ICC_CTLR_EL1 icc_ctlr_el1 = 0;</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>())</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;            icc_ctlr_el1 = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacd54b8977b8d62c8376c92711b72c231">MISCREG_ICC_CTLR_EL1_S</a>);</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;            icc_ctlr_el1 = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca39551eaec401870c7536fb877bb9690f">MISCREG_ICC_CTLR_EL1_NS</a>);</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;        <span class="keywordflow">return</span> icc_ctlr_el1.EOImode;</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;    }</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;}</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a45e1aeae0c3f2f652f8671858dc3e4d7"> 1992</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#a45e1aeae0c3f2f652f8671858dc3e4d7">Gicv3CPUInterface::virtualIsEOISplitMode</a>()<span class="keyword"> const</span></div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;    ICH_VMCR_EL2 ich_vmcr_el2 = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaff4ded51dc072e0b5a9a046311d0138">MISCREG_ICH_VMCR_EL2</a>);</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;    <span class="keywordflow">return</span> ich_vmcr_el2.VEOIM;</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;}</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#afb091c8a3a1c3f79427f4a4476f9fd60"> 1999</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#afb091c8a3a1c3f79427f4a4476f9fd60">Gicv3CPUInterface::highestActiveGroup</a>()<span class="keyword"> const</span></div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;    <span class="keywordtype">int</span> g0_ctz = <a class="code" href="bitfield_8hh.html#a28eec2c1ad06dabf9a11d43ab51c4b73">ctz32</a>(<a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca436ad1f1cbb9b39963c98ed6a60b8c53">MISCREG_ICC_AP0R0_EL1</a>));</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;    <span class="keywordtype">int</span> gq_ctz = <a class="code" href="bitfield_8hh.html#a28eec2c1ad06dabf9a11d43ab51c4b73">ctz32</a>(<a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5a0fc481e48e4e2c0fd2fa67a8fe465f">MISCREG_ICC_AP1R0_EL1_S</a>));</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;    <span class="keywordtype">int</span> g1nz_ctz = <a class="code" href="bitfield_8hh.html#a28eec2c1ad06dabf9a11d43ab51c4b73">ctz32</a>(<a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5042eded0126e526780a18a97676452b">MISCREG_ICC_AP1R0_EL1_NS</a>));</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;    <span class="keywordflow">if</span> (g1nz_ctz &lt; g0_ctz &amp;&amp; g1nz_ctz &lt; gq_ctz) {</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1dac81799d77f0517dc9f86e13b227fb3a5">Gicv3::G1NS</a>;</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;    }</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;    <span class="keywordflow">if</span> (gq_ctz &lt; g0_ctz) {</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1daabe68d7775220e886edcd65afe7e471e">Gicv3::G1S</a>;</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;    }</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;    <span class="keywordflow">if</span> (g0_ctz &lt; 32) {</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1da69221f53aac4575e3da41e3431a75b95">Gicv3::G0S</a>;</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;    }</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;</div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;    <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;}</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a1188e27f3d2d27de8c2481a2c12deb7d"> 2021</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#a1188e27f3d2d27de8c2481a2c12deb7d">Gicv3CPUInterface::updateDistributor</a>()</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;{</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;    <a class="code" href="classGicv3CPUInterface.html#a593a3c8bda350838bcfa30fa860e42fa">distributor</a>-&gt;<a class="code" href="classGicv3Distributor.html#a263786d84c85cce68db482ddec81512d">update</a>();</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;}</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a94899c25a7e49902a4fd55f33940392d"> 2027</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#a94899c25a7e49902a4fd55f33940392d">Gicv3CPUInterface::update</a>()</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;{</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;    <span class="keywordtype">bool</span> signal_IRQ = <span class="keyword">false</span>;</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;    <span class="keywordtype">bool</span> signal_FIQ = <span class="keyword">false</span>;</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a81785523f9731ad7c9a28b23ee467721">group</a> == <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1daabe68d7775220e886edcd65afe7e471e">Gicv3::G1S</a> &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a7741831db784644d94b3797bbbfc884c">haveEL</a>(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>)) {</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;        <span class="comment">/*</span></div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="comment">         * Secure enabled GIC sending a G1S IRQ to a secure disabled</span></div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="comment">         * CPU -&gt; send G0 IRQ</span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;        <a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a81785523f9731ad7c9a28b23ee467721">group</a> = <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1da69221f53aac4575e3da41e3431a75b95">Gicv3::G0S</a>;</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;    }</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;</div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#a35e150de070446181b9af5defbc1c44e">hppiCanPreempt</a>()) {</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;        <a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148a">ArmISA::InterruptTypes</a> <a class="code" href="namespacesc__dt.html#a91ee067e28f43380d62cc8656effe11f">int_type</a> = <a class="code" href="classGicv3CPUInterface.html#ab59629814231c77637a3c04a74c2100d">intSignalType</a>(<a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a81785523f9731ad7c9a28b23ee467721">group</a>);</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GIC, <span class="stringliteral">&quot;Gicv3CPUInterface::update(): &quot;</span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;                <span class="stringliteral">&quot;posting int as %d!\n&quot;</span>, int_type);</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;        int_type == <a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa191006dfb22bb0de6321f02394154cf5">ArmISA::INT_IRQ</a> ? signal_IRQ = true : signal_FIQ = <span class="keyword">true</span>;</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;    }</div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;    <span class="keywordflow">if</span> (signal_IRQ) {</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;        <a class="code" href="classGicv3CPUInterface.html#af53b7cda3f8c84a19c3c1000331faf8f">gic</a>-&gt;<a class="code" href="classGicv3.html#adb314d0721001557d7ef39f78ab26050">postInt</a>(<a class="code" href="classGicv3CPUInterface.html#a1d21a4602d09665e1c7bb1051e854d03">cpuId</a>, <a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa191006dfb22bb0de6321f02394154cf5">ArmISA::INT_IRQ</a>);</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;        <a class="code" href="classGicv3CPUInterface.html#af53b7cda3f8c84a19c3c1000331faf8f">gic</a>-&gt;<a class="code" href="classGicv3.html#a03d5906b42fc6d2bbef9de7e3514255d">deassertInt</a>(<a class="code" href="classGicv3CPUInterface.html#a1d21a4602d09665e1c7bb1051e854d03">cpuId</a>, <a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa191006dfb22bb0de6321f02394154cf5">ArmISA::INT_IRQ</a>);</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;    }</div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;    <span class="keywordflow">if</span> (signal_FIQ) {</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;        <a class="code" href="classGicv3CPUInterface.html#af53b7cda3f8c84a19c3c1000331faf8f">gic</a>-&gt;<a class="code" href="classGicv3.html#adb314d0721001557d7ef39f78ab26050">postInt</a>(<a class="code" href="classGicv3CPUInterface.html#a1d21a4602d09665e1c7bb1051e854d03">cpuId</a>, <a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa1a8d6650c6b7cd450171b19c2ae5806b">ArmISA::INT_FIQ</a>);</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;        <a class="code" href="classGicv3CPUInterface.html#af53b7cda3f8c84a19c3c1000331faf8f">gic</a>-&gt;<a class="code" href="classGicv3.html#a03d5906b42fc6d2bbef9de7e3514255d">deassertInt</a>(<a class="code" href="classGicv3CPUInterface.html#a1d21a4602d09665e1c7bb1051e854d03">cpuId</a>, <a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa1a8d6650c6b7cd450171b19c2ae5806b">ArmISA::INT_FIQ</a>);</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;    }</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;}</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;</div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a2e9f04d97d7201132a73a92b29b12978"> 2061</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#a2e9f04d97d7201132a73a92b29b12978">Gicv3CPUInterface::virtualUpdate</a>()</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;{</div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;    <span class="keywordtype">bool</span> signal_IRQ = <span class="keyword">false</span>;</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;    <span class="keywordtype">bool</span> signal_FIQ = <span class="keyword">false</span>;</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;    <span class="keywordtype">int</span> lr_idx = <a class="code" href="classGicv3CPUInterface.html#aba8ca3f3b3dc9a6cd3704617e552bbb2">getHPPVILR</a>();</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;    <span class="keywordflow">if</span> (lr_idx &gt;= 0) {</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;        ICH_LR_EL2 ich_lr_el2 =</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;            <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7cdb4acb0296e07d68c8bceede9c43be">MISCREG_ICH_LR0_EL2</a> + lr_idx);</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#a7b022fedba1e7416860e601b26a852e7">hppviCanPreempt</a>(lr_idx)) {</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;            <span class="keywordflow">if</span> (ich_lr_el2.Group) {</div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;                signal_IRQ = <span class="keyword">true</span>;</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;                signal_FIQ = <span class="keyword">true</span>;</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;            }</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;        }</div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;    }</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;    ICH_HCR_EL2 ich_hcr_el2 = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca740fa095ed6375464a921bc3e1198424">MISCREG_ICH_HCR_EL2</a>);</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;    <span class="keywordflow">if</span> (ich_hcr_el2.En) {</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#ab8e1cac281cd121039f1d5d7f72a14bb">maintenanceInterruptStatus</a>()) {</div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;            <a class="code" href="classGicv3CPUInterface.html#a18462dc257130bc048745cdc2af8ed5f">maintenanceInterrupt</a>-&gt;<a class="code" href="classArmInterruptPin.html#a22f325a191aa564f9747c8eca26d8773">raise</a>();</div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;        }</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;    }</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;    <span class="keywordflow">if</span> (signal_IRQ) {</div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GIC, <span class="stringliteral">&quot;Gicv3CPUInterface::virtualUpdate(): &quot;</span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;                <span class="stringliteral">&quot;posting int as %d!\n&quot;</span>, <a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aacb28e5b9567a3c4b6327c35656abc3e4">ArmISA::INT_VIRT_IRQ</a>);</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;        <a class="code" href="classGicv3CPUInterface.html#af53b7cda3f8c84a19c3c1000331faf8f">gic</a>-&gt;<a class="code" href="classGicv3.html#adb314d0721001557d7ef39f78ab26050">postInt</a>(<a class="code" href="classGicv3CPUInterface.html#a1d21a4602d09665e1c7bb1051e854d03">cpuId</a>, <a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aacb28e5b9567a3c4b6327c35656abc3e4">ArmISA::INT_VIRT_IRQ</a>);</div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;        <a class="code" href="classGicv3CPUInterface.html#af53b7cda3f8c84a19c3c1000331faf8f">gic</a>-&gt;<a class="code" href="classGicv3.html#a03d5906b42fc6d2bbef9de7e3514255d">deassertInt</a>(<a class="code" href="classGicv3CPUInterface.html#a1d21a4602d09665e1c7bb1051e854d03">cpuId</a>, <a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aacb28e5b9567a3c4b6327c35656abc3e4">ArmISA::INT_VIRT_IRQ</a>);</div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;    }</div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;    <span class="keywordflow">if</span> (signal_FIQ) {</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GIC, <span class="stringliteral">&quot;Gicv3CPUInterface::virtualUpdate(): &quot;</span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;                <span class="stringliteral">&quot;posting int as %d!\n&quot;</span>, <a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aabcbcef9d4e51912d719e90e374f057cc">ArmISA::INT_VIRT_FIQ</a>);</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;        <a class="code" href="classGicv3CPUInterface.html#af53b7cda3f8c84a19c3c1000331faf8f">gic</a>-&gt;<a class="code" href="classGicv3.html#adb314d0721001557d7ef39f78ab26050">postInt</a>(<a class="code" href="classGicv3CPUInterface.html#a1d21a4602d09665e1c7bb1051e854d03">cpuId</a>, <a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aabcbcef9d4e51912d719e90e374f057cc">ArmISA::INT_VIRT_FIQ</a>);</div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;        <a class="code" href="classGicv3CPUInterface.html#af53b7cda3f8c84a19c3c1000331faf8f">gic</a>-&gt;<a class="code" href="classGicv3.html#a03d5906b42fc6d2bbef9de7e3514255d">deassertInt</a>(<a class="code" href="classGicv3CPUInterface.html#a1d21a4602d09665e1c7bb1051e854d03">cpuId</a>, <a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aabcbcef9d4e51912d719e90e374f057cc">ArmISA::INT_VIRT_FIQ</a>);</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;    }</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;}</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;</div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="comment">// Returns the index of the LR with the HPPI</span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#aba8ca3f3b3dc9a6cd3704617e552bbb2"> 2107</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#aba8ca3f3b3dc9a6cd3704617e552bbb2">Gicv3CPUInterface::getHPPVILR</a>()<span class="keyword"> const</span></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;    <span class="keywordtype">int</span> idx = -1;</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;    ICH_VMCR_EL2 ich_vmcr_el2 = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaff4ded51dc072e0b5a9a046311d0138">MISCREG_ICH_VMCR_EL2</a>);</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;    <span class="keywordflow">if</span> (!ich_vmcr_el2.VENG0 &amp;&amp; !ich_vmcr_el2.VENG1) {</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;        <span class="comment">// VG0 and VG1 disabled...</span></div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;        <span class="keywordflow">return</span> idx;</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;    }</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;    uint8_t highest_prio = 0xff;</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 16; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;        ICH_LR_EL2 ich_lr_el2 =</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;            <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7cdb4acb0296e07d68c8bceede9c43be">MISCREG_ICH_LR0_EL2</a> + <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;</div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;        <span class="keywordflow">if</span> (ich_lr_el2.State != <a class="code" href="classGicv3.html#afe5a1905331e42a3f2fa2592a11ecc97af8685a9f26da2b428280288f9b85c96a">Gicv3::INT_PENDING</a>) {</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;            <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;        }</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;        <span class="keywordflow">if</span> (ich_lr_el2.Group) {</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;            <span class="comment">// VG1</span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;            <span class="keywordflow">if</span> (!ich_vmcr_el2.VENG1) {</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;                <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;            }</div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;            <span class="comment">// VG0</span></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;            <span class="keywordflow">if</span> (!ich_vmcr_el2.VENG0) {</div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;                <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;            }</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;        }</div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;</div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;        uint8_t prio = ich_lr_el2.Priority;</div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;</div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;        <span class="keywordflow">if</span> (prio &lt; highest_prio) {</div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;            highest_prio = prio;</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;            idx = <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>;</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;        }</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;    }</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;    <span class="keywordflow">return</span> idx;</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;}</div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;</div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a7b022fedba1e7416860e601b26a852e7"> 2151</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#a7b022fedba1e7416860e601b26a852e7">Gicv3CPUInterface::hppviCanPreempt</a>(<span class="keywordtype">int</span> lr_idx)<span class="keyword"> const</span></div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;    ICH_HCR_EL2 ich_hcr_el2 = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca740fa095ed6375464a921bc3e1198424">MISCREG_ICH_HCR_EL2</a>);</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;    <span class="keywordflow">if</span> (!ich_hcr_el2.En) {</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;        <span class="comment">// virtual interface is disabled</span></div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;    }</div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;</div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;    ICH_LR_EL2 ich_lr_el2 =</div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;        <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7cdb4acb0296e07d68c8bceede9c43be">MISCREG_ICH_LR0_EL2</a> + lr_idx);</div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;    uint8_t prio = ich_lr_el2.Priority;</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;    uint8_t vpmr =</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;        <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(<a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaff4ded51dc072e0b5a9a046311d0138">MISCREG_ICH_VMCR_EL2</a>), 31, 24);</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;    <span class="keywordflow">if</span> (prio &gt;= vpmr) {</div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;        <span class="comment">// prioriry masked</span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;    }</div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;</div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;    uint8_t rprio = <a class="code" href="classGicv3CPUInterface.html#ab1fda1cddacd0738c07bc0f7d0df5f92">virtualHighestActivePriority</a>();</div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;</div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;    <span class="keywordflow">if</span> (rprio == 0xff) {</div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;    }</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;    <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a> group = ich_lr_el2.Group ? <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1dac81799d77f0517dc9f86e13b227fb3a5">Gicv3::G1NS</a> : <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1da69221f53aac4575e3da41e3431a75b95">Gicv3::G0S</a>;</div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;    uint32_t prio_mask = <a class="code" href="classGicv3CPUInterface.html#aaf4dbf98ba5a7d64b1a495121bc6e86d">virtualGroupPriorityMask</a>(group);</div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;</div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;    <span class="keywordflow">if</span> ((prio &amp; prio_mask) &lt; (rprio &amp; prio_mask)) {</div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;    }</div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;</div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;}</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;uint8_t</div><div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ab1fda1cddacd0738c07bc0f7d0df5f92"> 2187</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#ab1fda1cddacd0738c07bc0f7d0df5f92">Gicv3CPUInterface::virtualHighestActivePriority</a>()<span class="keyword"> const</span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;    uint8_t num_aprs = 1 &lt;&lt; (<a class="code" href="classGicv3CPUInterface.html#a050a187362f52500086c44b3207e2b66">VIRTUAL_PRIORITY_BITS</a> - 5);</div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; num_aprs; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;        <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> vapr =</div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;            <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca506614b40a3bdbfe8b75e14a9201f31a">MISCREG_ICH_AP0R0_EL2</a> + <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) |</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;            <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5da404b36cf0591c9a0bef9913f3b133">MISCREG_ICH_AP1R0_EL2</a> + <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;        <span class="keywordflow">if</span> (!vapr) {</div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;            <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;        }</div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;        <span class="keywordflow">return</span> (<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> * 32 + <a class="code" href="bitfield_8hh.html#a28eec2c1ad06dabf9a11d43ab51c4b73">ctz32</a>(vapr)) &lt;&lt; (<a class="code" href="classGicv3CPUInterface.html#af2d874f812d2ed9343252bf9c5d806b4">GIC_MIN_VBPR</a> + 1);</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;    }</div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;</div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;    <span class="comment">// no active interrups, return idle priority</span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;    <span class="keywordflow">return</span> 0xff;</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;}</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a8f75588bec3cef930dbc737c28f9fa9a"> 2208</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#a8f75588bec3cef930dbc737c28f9fa9a">Gicv3CPUInterface::virtualIncrementEOICount</a>()</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;{</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;    <span class="comment">// Increment the EOICOUNT field in ICH_HCR_EL2</span></div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> ich_hcr_el2 = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca740fa095ed6375464a921bc3e1198424">MISCREG_ICH_HCR_EL2</a>);</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;    uint32_t EOI_cout = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(ich_hcr_el2, 31, 27);</div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;    EOI_cout++;</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;    ich_hcr_el2 = <a class="code" href="bitfield_8hh.html#a5588c07a4cbcd59a7075cde2263c623b">insertBits</a>(ich_hcr_el2, 31, 27, EOI_cout);</div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;    <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca740fa095ed6375464a921bc3e1198424">MISCREG_ICH_HCR_EL2</a>, ich_hcr_el2);</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;}</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="comment">// spec section 4.6.2</span></div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148a">ArmISA::InterruptTypes</a></div><div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ab59629814231c77637a3c04a74c2100d"> 2220</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#ab59629814231c77637a3c04a74c2100d">Gicv3CPUInterface::intSignalType</a>(<a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a> group)<span class="keyword"> const</span></div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;    <span class="keywordtype">bool</span> is_fiq = <span class="keyword">false</span>;</div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;    <span class="keywordflow">switch</span> (group) {</div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1da69221f53aac4575e3da41e3431a75b95">Gicv3::G0S</a>:</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;        is_fiq = <span class="keyword">true</span>;</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1daabe68d7775220e886edcd65afe7e471e">Gicv3::G1S</a>:</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;        is_fiq = (<a class="code" href="classGicv3CPUInterface.html#a593a3c8bda350838bcfa30fa860e42fa">distributor</a>-&gt;<a class="code" href="classGicv3Distributor.html#ad8ffbcc8f1bd8cbc2273b3c56d013a61">DS</a> == 0) &amp;&amp;</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;            (!<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() || ((<a class="code" href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">currEL</a>() == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>) &amp;&amp; <a class="code" href="classGicv3CPUInterface.html#ae3e5e143bb9608a384c20f330ac9fd44">isAA64</a>()));</div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1dac81799d77f0517dc9f86e13b227fb3a5">Gicv3::G1NS</a>:</div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;        is_fiq = (<a class="code" href="classGicv3CPUInterface.html#a593a3c8bda350838bcfa30fa860e42fa">distributor</a>-&gt;<a class="code" href="classGicv3Distributor.html#ad8ffbcc8f1bd8cbc2273b3c56d013a61">DS</a> == 0) &amp;&amp; <a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>();</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Gicv3CPUInterface::intSignalType(): invalid group!&quot;</span>);</div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;    }</div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;</div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;    <span class="keywordflow">if</span> (is_fiq) {</div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa1a8d6650c6b7cd450171b19c2ae5806b">ArmISA::INT_FIQ</a>;</div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa191006dfb22bb0de6321f02394154cf5">ArmISA::INT_IRQ</a>;</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;    }</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;}</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a35e150de070446181b9af5defbc1c44e"> 2250</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#a35e150de070446181b9af5defbc1c44e">Gicv3CPUInterface::hppiCanPreempt</a>()</div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;{</div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a116c91aa471a7b78f3ddf9bb5ebd4b73">prio</a> == 0xff) {</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;        <span class="comment">// there is no pending interrupt</span></div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;    }</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classGicv3CPUInterface.html#afd16201e1770c3878ba106923bb67b40">groupEnabled</a>(<a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a81785523f9731ad7c9a28b23ee467721">group</a>)) {</div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;        <span class="comment">// group disabled at CPU interface</span></div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;    }</div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a116c91aa471a7b78f3ddf9bb5ebd4b73">prio</a> &gt;= <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf24c33b9027ea614619b23cc78de8fc7">MISCREG_ICC_PMR_EL1</a>)) {</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;        <span class="comment">// priority masked</span></div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;    }</div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;</div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;    uint8_t rprio = <a class="code" href="classGicv3CPUInterface.html#a041b33733b065f6335a8f6c3c53ea1c0">highestActivePriority</a>();</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;    <span class="keywordflow">if</span> (rprio == 0xff) {</div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;    }</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;</div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;    uint32_t prio_mask = <a class="code" href="classGicv3CPUInterface.html#a898fac92a58b216d1bb186ba5030212d">groupPriorityMask</a>(<a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a81785523f9731ad7c9a28b23ee467721">group</a>);</div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a116c91aa471a7b78f3ddf9bb5ebd4b73">prio</a> &amp; prio_mask) &lt; (rprio &amp; prio_mask)) {</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;    }</div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;</div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;}</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;uint8_t</div><div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a041b33733b065f6335a8f6c3c53ea1c0"> 2283</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#a041b33733b065f6335a8f6c3c53ea1c0">Gicv3CPUInterface::highestActivePriority</a>()<span class="keyword"> const</span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;    uint32_t apr = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca436ad1f1cbb9b39963c98ed6a60b8c53">MISCREG_ICC_AP0R0_EL1</a>) |</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;                   <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5042eded0126e526780a18a97676452b">MISCREG_ICC_AP1R0_EL1_NS</a>) |</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;                   <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5a0fc481e48e4e2c0fd2fa67a8fe465f">MISCREG_ICC_AP1R0_EL1_S</a>);</div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;    <span class="keywordflow">if</span> (apr) {</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="bitfield_8hh.html#a28eec2c1ad06dabf9a11d43ab51c4b73">ctz32</a>(apr) &lt;&lt; (<a class="code" href="classGicv3CPUInterface.html#ab4e09e9d211eeb2fdd0fa29d7b29cfad">GIC_MIN_BPR</a> + 1);</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;    }</div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;    <span class="comment">// no active interrups, return idle priority</span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;    <span class="keywordflow">return</span> 0xff;</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;}</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#afd16201e1770c3878ba106923bb67b40"> 2298</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#afd16201e1770c3878ba106923bb67b40">Gicv3CPUInterface::groupEnabled</a>(<a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a> group)<span class="keyword"> const</span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;    <span class="keywordflow">switch</span> (group) {</div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1da69221f53aac4575e3da41e3431a75b95">Gicv3::G0S</a>: {</div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;        ICC_IGRPEN0_EL1 icc_igrpen0_el1 =</div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;            <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac96db49da189f075fd8429c59091cbee">MISCREG_ICC_IGRPEN0_EL1</a>);</div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;        <span class="keywordflow">return</span> icc_igrpen0_el1.Enable &amp;&amp; <a class="code" href="classGicv3CPUInterface.html#a593a3c8bda350838bcfa30fa860e42fa">distributor</a>-&gt;<a class="code" href="classGicv3Distributor.html#aa97f3286ff5fed67ef4aa01368268ab4">EnableGrp0</a>;</div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;      }</div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;</div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1daabe68d7775220e886edcd65afe7e471e">Gicv3::G1S</a>: {</div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;        ICC_IGRPEN1_EL1 icc_igrpen1_el1_s =</div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;            <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa1172bbe8c75e9e22e4588d4c25945ef">MISCREG_ICC_IGRPEN1_EL1_S</a>);</div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;        <span class="keywordflow">return</span> icc_igrpen1_el1_s.Enable &amp;&amp; <a class="code" href="classGicv3CPUInterface.html#a593a3c8bda350838bcfa30fa860e42fa">distributor</a>-&gt;<a class="code" href="classGicv3Distributor.html#ad3362fb0ee7eddcba9f37e6bfe9f54a4">EnableGrp1S</a>;</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;      }</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1dac81799d77f0517dc9f86e13b227fb3a5">Gicv3::G1NS</a>: {</div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;        ICC_IGRPEN1_EL1 icc_igrpen1_el1_ns =</div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;            <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab49aefaf8efcb39bd5358e4d70bfc70b">MISCREG_ICC_IGRPEN1_EL1_NS</a>);</div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;        <span class="keywordflow">return</span> icc_igrpen1_el1_ns.Enable &amp;&amp; <a class="code" href="classGicv3CPUInterface.html#a593a3c8bda350838bcfa30fa860e42fa">distributor</a>-&gt;<a class="code" href="classGicv3Distributor.html#a20bf12d3d3de887aefd7ee7d7a985c05">EnableGrp1NS</a>;</div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;      }</div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Gicv3CPUInterface::groupEnable(): invalid group!\n&quot;</span>);</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;    }</div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;}</div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0"> 2325</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">Gicv3CPUInterface::inSecureState</a>()<span class="keyword"> const</span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classGicv3CPUInterface.html#af53b7cda3f8c84a19c3c1000331faf8f">gic</a>-&gt;<a class="code" href="classBaseGic.html#ae855f9f117eef9b645e8df64c655598b">getSystem</a>()-&gt;<a class="code" href="classArmSystem.html#a4f2481881215d884fdc1b2c5d63a2c15">haveSecurity</a>()) {</div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;    }</div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;</div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;    CPSR cpsr = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;    SCR scr = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>);</div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">ArmISA::inSecureState</a>(scr, cpsr);</div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;}</div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;</div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l02337"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47"> 2337</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">Gicv3CPUInterface::currEL</a>()<span class="keyword"> const</span></div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;    CPSR cpsr = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;    <span class="keywordtype">bool</span> is_64 = opModeIs64((<a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a>)(uint8_t) cpsr.mode);</div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;    <span class="keywordflow">if</span> (is_64) {</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;        <span class="keywordflow">return</span> (<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a>)(uint8_t) cpsr.el;</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;        <span class="keywordflow">switch</span> (cpsr.mode) {</div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811">MODE_USER</a>:</div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;            <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;</div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>:</div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;            <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;</div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0">MODE_MON</a>:</div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;            <span class="keywordflow">return</span> 3;</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;          <span class="keywordflow">default</span>:</div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;            <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;        }</div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;    }</div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;}</div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;</div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a7741831db784644d94b3797bbbfc884c"> 2362</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#a7741831db784644d94b3797bbbfc884c">Gicv3CPUInterface::haveEL</a>(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> <a class="code" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a>)<span class="keyword"> const</span></div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;    <span class="keywordflow">switch</span> (el) {</div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">EL0</a>:</div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>:</div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;</div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>:</div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classGicv3CPUInterface.html#af53b7cda3f8c84a19c3c1000331faf8f">gic</a>-&gt;<a class="code" href="classBaseGic.html#ae855f9f117eef9b645e8df64c655598b">getSystem</a>()-&gt;<a class="code" href="classArmSystem.html#a51a4ad0c83ab4119e940d3ca38ea3061">haveVirtualization</a>();</div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;</div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>:</div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classGicv3CPUInterface.html#af53b7cda3f8c84a19c3c1000331faf8f">gic</a>-&gt;<a class="code" href="classBaseGic.html#ae855f9f117eef9b645e8df64c655598b">getSystem</a>()-&gt;<a class="code" href="classArmSystem.html#a4f2481881215d884fdc1b2c5d63a2c15">haveSecurity</a>();</div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;</div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;        <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Unimplemented Exception Level\n&quot;</span>);</div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;    }</div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;}</div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;</div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#abbe7979badc9d01833d7fcc0cf0f2f08"> 2382</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#abbe7979badc9d01833d7fcc0cf0f2f08">Gicv3CPUInterface::isSecureBelowEL3</a>()<span class="keyword"> const</span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;    SCR scr = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4">MISCREG_SCR_EL3</a>);</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classGicv3CPUInterface.html#a7741831db784644d94b3797bbbfc884c">haveEL</a>(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>) &amp;&amp; scr.ns == 0;</div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;}</div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;</div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ae3e5e143bb9608a384c20f330ac9fd44"> 2389</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#ae3e5e143bb9608a384c20f330ac9fd44">Gicv3CPUInterface::isAA64</a>()<span class="keyword"> const</span></div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;    CPSR cpsr = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;    <span class="keywordflow">return</span> opModeIs64((<a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a>)(uint8_t) cpsr.mode);</div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;}</div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;</div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a06956821c6598c984fe6b37ea9f1e475"> 2396</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#a06956821c6598c984fe6b37ea9f1e475">Gicv3CPUInterface::isEL3OrMon</a>()<span class="keyword"> const</span></div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#a7741831db784644d94b3797bbbfc884c">haveEL</a>(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>)) {</div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;        CPSR cpsr = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;        <span class="keywordtype">bool</span> is_64 = opModeIs64((<a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a>)(uint8_t) cpsr.mode);</div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;</div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;        <span class="keywordflow">if</span> (is_64 &amp;&amp; (cpsr.el == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>)) {</div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!is_64 &amp;&amp; (cpsr.mode == <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0">MODE_MON</a>)) {</div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;        }</div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;    }</div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;</div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;}</div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="comment">// Computes ICH_EISR_EL2</span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;uint64_t</div><div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ab9f254caf6287f8ffcf31ec3e4f7bb30"> 2414</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#ab9f254caf6287f8ffcf31ec3e4f7bb30">Gicv3CPUInterface::eoiMaintenanceInterruptStatus</a>()<span class="keyword"> const</span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;    <span class="comment">// ICH_EISR_EL2</span></div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;    <span class="comment">// Bits [63:16] - RES0</span></div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;    <span class="comment">// Status&lt;n&gt;, bit [n], for n = 0 to 15</span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;    <span class="comment">//   EOI maintenance interrupt status bit for List register &lt;n&gt;:</span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;    <span class="comment">//     0 if List register &lt;n&gt;, ICH_LR&lt;n&gt;_EL2, does not have an EOI</span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;    <span class="comment">//     maintenance interrupt.</span></div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;    <span class="comment">//     1 if List register &lt;n&gt;, ICH_LR&lt;n&gt;_EL2, has an EOI maintenance</span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;    <span class="comment">//     interrupt that has not been handled.</span></div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;    <span class="comment">// For any ICH_LR&lt;n&gt;_EL2, the corresponding status bit is set to 1 if all</span></div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;    <span class="comment">// of the following are true:</span></div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;    <span class="comment">// - ICH_LR&lt;n&gt;_EL2.State is 0b00 (ICH_LR_EL2_STATE_INVALID).</span></div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;    <span class="comment">// - ICH_LR&lt;n&gt;_EL2.HW is 0.</span></div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;    <span class="comment">// - ICH_LR&lt;n&gt;_EL2.EOI (bit [41]) is 1.</span></div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;</div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;    uint64_t value = 0;</div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;</div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> lr_idx = 0; lr_idx &lt; <a class="code" href="classGicv3CPUInterface.html#afe424d9bd877e4cd83e08f164ec51f5f">VIRTUAL_NUM_LIST_REGS</a>; lr_idx++) {</div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;        ICH_LR_EL2 ich_lr_el2 =</div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;            <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7cdb4acb0296e07d68c8bceede9c43be">MISCREG_ICH_LR0_EL2</a> + lr_idx);</div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;</div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;        <span class="keywordflow">if</span> ((ich_lr_el2.State == ICH_LR_EL2_STATE_INVALID) &amp;&amp;</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;            !ich_lr_el2.HW &amp;&amp; ich_lr_el2.EOI) {</div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;            value |= (1 &lt;&lt; lr_idx);</div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;        }</div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;    }</div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;</div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;    <span class="keywordflow">return</span> value;</div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;}</div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;</div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;Gicv3CPUInterface::ICH_MISR_EL2</div><div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ab8e1cac281cd121039f1d5d7f72a14bb"> 2447</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#ab8e1cac281cd121039f1d5d7f72a14bb">Gicv3CPUInterface::maintenanceInterruptStatus</a>()<span class="keyword"> const</span></div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;    <span class="comment">// Comments are copied from SPEC section 9.4.7 (ID012119)</span></div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;    ICH_MISR_EL2 ich_misr_el2 = 0;</div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;    ICH_HCR_EL2 ich_hcr_el2 =</div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;        <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca740fa095ed6375464a921bc3e1198424">MISCREG_ICH_HCR_EL2</a>);</div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;    ICH_VMCR_EL2 ich_vmcr_el2 =</div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;        <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaff4ded51dc072e0b5a9a046311d0138">MISCREG_ICH_VMCR_EL2</a>);</div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;</div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;    <span class="comment">// End Of Interrupt. [bit 0]</span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;    <span class="comment">// This maintenance interrupt is asserted when at least one bit in</span></div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;    <span class="comment">// ICH_EISR_EL2 is 1.</span></div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;</div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#ab9f254caf6287f8ffcf31ec3e4f7bb30">eoiMaintenanceInterruptStatus</a>()) {</div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;        ich_misr_el2.EOI = 1;</div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;    }</div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;</div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;    <span class="comment">// Underflow. [bit 1]</span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;    <span class="comment">// This maintenance interrupt is asserted when ICH_HCR_EL2.UIE==1 and</span></div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;    <span class="comment">// zero or one of the List register entries are marked as a valid</span></div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;    <span class="comment">// interrupt, that is, if the corresponding ICH_LR&lt;n&gt;_EL2.State bits</span></div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;    <span class="comment">// do not equal 0x0.</span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;    uint32_t num_valid_interrupts = 0;</div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;    uint32_t num_pending_interrupts = 0;</div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;</div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> lr_idx = 0; lr_idx &lt; <a class="code" href="classGicv3CPUInterface.html#afe424d9bd877e4cd83e08f164ec51f5f">VIRTUAL_NUM_LIST_REGS</a>; lr_idx++) {</div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;        ICH_LR_EL2 ich_lr_el2 =</div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;            <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7cdb4acb0296e07d68c8bceede9c43be">MISCREG_ICH_LR0_EL2</a> + lr_idx);</div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;</div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;        <span class="keywordflow">if</span> (ich_lr_el2.State != ICH_LR_EL2_STATE_INVALID) {</div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;            num_valid_interrupts++;</div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;        }</div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;</div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;        <span class="keywordflow">if</span> (ich_lr_el2.State == <a class="code" href="classGicv3CPUInterface.html#a3be7e3ed66bdc915cdcccdb6793845d7">ICH_LR_EL2_STATE_PENDING</a>) {</div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;            num_pending_interrupts++;</div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;        }</div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;    }</div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;</div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;    <span class="keywordflow">if</span> (ich_hcr_el2.UIE &amp;&amp; (num_valid_interrupts &lt; 2)) {</div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;        ich_misr_el2.U = 1;</div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;    }</div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;</div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;    <span class="comment">// List Register Entry Not Present. [bit 2]</span></div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;    <span class="comment">// This maintenance interrupt is asserted when ICH_HCR_EL2.LRENPIE==1</span></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;    <span class="comment">// and ICH_HCR_EL2.EOIcount is non-zero.</span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;    <span class="keywordflow">if</span> (ich_hcr_el2.LRENPIE &amp;&amp; ich_hcr_el2.EOIcount) {</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;        ich_misr_el2.LRENP = 1;</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;    }</div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;</div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;    <span class="comment">// No Pending. [bit 3]</span></div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;    <span class="comment">// This maintenance interrupt is asserted when ICH_HCR_EL2.NPIE==1 and</span></div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;    <span class="comment">// no List register is in pending state.</span></div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;    <span class="keywordflow">if</span> (ich_hcr_el2.NPIE &amp;&amp; (num_pending_interrupts == 0)) {</div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;        ich_misr_el2.NP = 1;</div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;    }</div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;</div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;    <span class="comment">// vPE Group 0 Enabled. [bit 4]</span></div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;    <span class="comment">// This maintenance interrupt is asserted when</span></div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;    <span class="comment">// ICH_HCR_EL2.VGrp0EIE==1 and ICH_VMCR_EL2.VENG0==1.</span></div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;    <span class="keywordflow">if</span> (ich_hcr_el2.VGrp0EIE &amp;&amp; ich_vmcr_el2.VENG0) {</div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;        ich_misr_el2.VGrp0E = 1;</div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;    }</div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;</div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;    <span class="comment">// vPE Group 0 Disabled. [bit 5]</span></div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;    <span class="comment">// This maintenance interrupt is asserted when</span></div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;    <span class="comment">// ICH_HCR_EL2.VGrp0DIE==1 and ICH_VMCR_EL2.VENG0==0.</span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;    <span class="keywordflow">if</span> (ich_hcr_el2.VGrp0DIE &amp;&amp; !ich_vmcr_el2.VENG0) {</div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;        ich_misr_el2.VGrp0D = 1;</div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;    }</div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;</div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;    <span class="comment">// vPE Group 1 Enabled. [bit 6]</span></div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;    <span class="comment">// This maintenance interrupt is asserted when</span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;    <span class="comment">// ICH_HCR_EL2.VGrp1EIE==1 and ICH_VMCR_EL2.VENG1==is 1.</span></div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;    <span class="keywordflow">if</span> (ich_hcr_el2.VGrp1EIE &amp;&amp; ich_vmcr_el2.VENG1) {</div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;        ich_misr_el2.VGrp1E = 1;</div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;    }</div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;</div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;    <span class="comment">// vPE Group 1 Disabled. [bit 7]</span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;    <span class="comment">// This maintenance interrupt is asserted when</span></div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;    <span class="comment">// ICH_HCR_EL2.VGrp1DIE==1 and ICH_VMCR_EL2.VENG1==is 0.</span></div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;    <span class="keywordflow">if</span> (ich_hcr_el2.VGrp1DIE &amp;&amp; !ich_vmcr_el2.VENG1) {</div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;        ich_misr_el2.VGrp1D = 1;</div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;    }</div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;</div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;    <span class="keywordflow">return</span> ich_misr_el2;</div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;}</div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;</div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ac40bf9aff664c65b0d34b61dee76960c"> 2535</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#ac40bf9aff664c65b0d34b61dee76960c">Gicv3CPUInterface::bpr1</a>(<a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a> group)</div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;{</div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;    <span class="keywordtype">bool</span> hcr_imo = <a class="code" href="classGicv3CPUInterface.html#a89023cbb028c98e16836f959879de6b0">getHCREL2IMO</a>();</div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">currEL</a>() == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>) &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a>() &amp;&amp; hcr_imo) {</div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classGicv3CPUInterface.html#ae16a0833de460361664d0557d9056462">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4a86ce3b6916ffb73ac367eb0f368904">MISCREG_ICV_BPR1_EL1</a>);</div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;    }</div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;</div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> bpr = 0;</div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;</div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;    <span class="keywordflow">if</span> (group == <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1daabe68d7775220e886edcd65afe7e471e">Gicv3::G1S</a>) {</div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;        ICC_CTLR_EL1 icc_ctlr_el1_s =</div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;            <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacd54b8977b8d62c8376c92711b72c231">MISCREG_ICC_CTLR_EL1_S</a>);</div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;</div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classGicv3CPUInterface.html#a06956821c6598c984fe6b37ea9f1e475">isEL3OrMon</a>() &amp;&amp; icc_ctlr_el1_s.CBPR) {</div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;            bpr = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae5ef89ebf1ede2059477cad3c55c9312">MISCREG_ICC_BPR0_EL1</a>);</div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;            bpr = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca922caddba50f0bb2f2bbda2c937d2d6d">MISCREG_ICC_BPR1_EL1_S</a>);</div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;            bpr = bpr &gt; <a class="code" href="classGicv3CPUInterface.html#ab4e09e9d211eeb2fdd0fa29d7b29cfad">GIC_MIN_BPR</a> ? bpr : <a class="code" href="classGicv3CPUInterface.html#ab4e09e9d211eeb2fdd0fa29d7b29cfad">GIC_MIN_BPR</a>;</div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;        }</div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (group == <a class="code" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1dac81799d77f0517dc9f86e13b227fb3a5">Gicv3::G1NS</a>) {</div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;        ICC_CTLR_EL1 icc_ctlr_el1_ns =</div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;            <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca39551eaec401870c7536fb877bb9690f">MISCREG_ICC_CTLR_EL1_NS</a>);</div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;</div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;        <span class="comment">// Check if EL3 is implemented and this is a non secure accesses at</span></div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;        <span class="comment">// EL1 and EL2</span></div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classGicv3CPUInterface.html#a7741831db784644d94b3797bbbfc884c">haveEL</a>(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>) &amp;&amp; !<a class="code" href="classGicv3CPUInterface.html#a06956821c6598c984fe6b37ea9f1e475">isEL3OrMon</a>() &amp;&amp; icc_ctlr_el1_ns.CBPR) {</div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;            <span class="comment">// Reads return BPR0 + 1 saturated to 7, WI</span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;            bpr = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae5ef89ebf1ede2059477cad3c55c9312">MISCREG_ICC_BPR0_EL1</a>) + 1;</div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;            bpr = bpr &lt; 7 ? bpr : 7;</div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;            bpr = <a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3dd60124f44409b0cbb8f06fb2b97887">MISCREG_ICC_BPR1_EL1_NS</a>);</div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;            bpr = bpr &gt; <a class="code" href="classGicv3CPUInterface.html#a990507b08ba52887cf2532ff1ee4e16a">GIC_MIN_BPR_NS</a> ? bpr : <a class="code" href="classGicv3CPUInterface.html#a990507b08ba52887cf2532ff1ee4e16a">GIC_MIN_BPR_NS</a>;</div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;        }</div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Should be used with G1S and G1NS only\n&quot;</span>);</div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;    }</div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;</div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;    <span class="keywordflow">return</span> bpr;</div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;}</div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;</div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l02576"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#ac02b1eb729d1d4b90e2261d058473872"> 2576</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#ac02b1eb729d1d4b90e2261d058473872">Gicv3CPUInterface::serialize</a>(<a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp; <a class="code" href="namespacecp.html">cp</a>)<span class="keyword"> const</span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;    <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a7e37b9e6621c022eb4de17c05d5d2c29">intid</a>);</div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;    <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a116c91aa471a7b78f3ddf9bb5ebd4b73">prio</a>);</div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;    <a class="code" href="serialize_8hh.html#a27de7db0b923252a717d9f15a7efd019">SERIALIZE_ENUM</a>(<a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a81785523f9731ad7c9a28b23ee467721">group</a>);</div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;}</div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;</div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="classGicv3CPUInterface.html#a3c4c6722ff3e15b3f717b8e5b0b2b870"> 2584</a></span>&#160;<a class="code" href="classGicv3CPUInterface.html#a3c4c6722ff3e15b3f717b8e5b0b2b870">Gicv3CPUInterface::unserialize</a>(<a class="code" href="classCheckpointIn.html">CheckpointIn</a> &amp; <a class="code" href="namespacecp.html">cp</a>)</div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;{</div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;    <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a7e37b9e6621c022eb4de17c05d5d2c29">intid</a>);</div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;    <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a116c91aa471a7b78f3ddf9bb5ebd4b73">prio</a>);</div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;    <a class="code" href="serialize_8hh.html#ad7804ac128f9563f791586cd354b37bb">UNSERIALIZE_ENUM</a>(<a class="code" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a>.<a class="code" href="structGicv3CPUInterface_1_1hppi__t.html#a81785523f9731ad7c9a28b23ee467721">group</a>);</div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;}</div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="classGicv3Redistributor_html_a3486dd0a911107939bd949efec931319"><div class="ttname"><a href="classGicv3Redistributor.html#a3486dd0a911107939bd949efec931319">Gicv3Redistributor::deactivateIRQ</a></div><div class="ttdeci">void deactivateIRQ(uint32_t int_id)</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__redistributor_8cc_source.html#l00975">gic_v3_redistributor.cc:975</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cad34ee69ef91d0149afb1ff59bf77aa44"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad34ee69ef91d0149afb1ff59bf77aa44">ArmISA::MISCREG_ICC_AP0R2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00803">miscregs.hh:803</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="classGicv3Distributor_html_ad3362fb0ee7eddcba9f37e6bfe9f54a4"><div class="ttname"><a href="classGicv3Distributor.html#ad3362fb0ee7eddcba9f37e6bfe9f54a4">Gicv3Distributor::EnableGrp1S</a></div><div class="ttdeci">bool EnableGrp1S</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__distributor_8hh_source.html#l00150">gic_v3_distributor.hh:150</a></div></div>
<div class="ttc" id="gic__v3__redistributor_8hh_html"><div class="ttname"><a href="gic__v3__redistributor_8hh.html">gic_v3_redistributor.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca068828a2dd9c0cbb20df721d051cf5f1"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca068828a2dd9c0cbb20df721d051cf5f1">ArmISA::MISCREG_ICC_HPPIR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00828">miscregs.hh:828</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_abbe7979badc9d01833d7fcc0cf0f2f08"><div class="ttname"><a href="classGicv3CPUInterface.html#abbe7979badc9d01833d7fcc0cf0f2f08">Gicv3CPUInterface::isSecureBelowEL3</a></div><div class="ttdeci">bool isSecureBelowEL3() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02382">gic_v3_cpu_interface.cc:2382</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a03be1621057b81456118ce87c54db3ec"><div class="ttname"><a href="classGicv3CPUInterface.html#a03be1621057b81456118ce87c54db3ec">Gicv3CPUInterface::init</a></div><div class="ttdeci">void init()</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l00066">gic_v3_cpu_interface.cc:66</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a1188e27f3d2d27de8c2481a2c12deb7d"><div class="ttname"><a href="classGicv3CPUInterface.html#a1188e27f3d2d27de8c2481a2c12deb7d">Gicv3CPUInterface::updateDistributor</a></div><div class="ttdeci">void updateDistributor()</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02021">gic_v3_cpu_interface.cc:2021</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caa01c46936a71c1f1e0c9b98a4339a07c"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa01c46936a71c1f1e0c9b98a4339a07c">ArmISA::MISCREG_ICH_VTR_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00736">miscregs.hh:736</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca7cdb4acb0296e07d68c8bceede9c43be"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7cdb4acb0296e07d68c8bceede9c43be">ArmISA::MISCREG_ICH_LR0_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00741">miscregs.hh:741</a></div></div>
<div class="ttc" id="bitfield_8hh_html_a28eec2c1ad06dabf9a11d43ab51c4b73"><div class="ttname"><a href="bitfield_8hh.html#a28eec2c1ad06dabf9a11d43ab51c4b73">ctz32</a></div><div class="ttdeci">int ctz32(uint32_t value)</div><div class="ttdoc">Count trailing zeros in a 32-bit value. </div><div class="ttdef"><b>Definition:</b> <a href="bitfield_8hh_source.html#l00298">bitfield.hh:298</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ae9a400c1bfd21b0eefb8975cb4931489"><div class="ttname"><a href="classGicv3CPUInterface.html#ae9a400c1bfd21b0eefb8975cb4931489">Gicv3CPUInterface::ICH_LR_EL2_STATE_ACTIVE</a></div><div class="ttdeci">static const uint64_t ICH_LR_EL2_STATE_ACTIVE</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00231">gic_v3_cpu_interface.hh:231</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca9f29b01b6a0daaac0fc564af1768eb34"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9f29b01b6a0daaac0fc564af1768eb34">ArmISA::MISCREG_ICH_AP1R0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00852">miscregs.hh:852</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ad73bc359f5d5a63b2225ce5eef416639"><div class="ttname"><a href="classGicv3CPUInterface.html#ad73bc359f5d5a63b2225ce5eef416639">Gicv3CPUInterface::setThreadContext</a></div><div class="ttdeci">void setThreadContext(ThreadContext *tc) override</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l00080">gic_v3_cpu_interface.cc:80</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919c"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">ArmISA::MiscRegIndex</a></div><div class="ttdeci">MiscRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00057">miscregs.hh:57</a></div></div>
<div class="ttc" id="classArmISA_1_1BaseISADevice_html_a9300a74a970a77bf117029e41f7bd9e0"><div class="ttname"><a href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">ArmISA::BaseISADevice::isa</a></div><div class="ttdeci">ISA * isa</div><div class="ttdef"><b>Definition:</b> <a href="isa__device_8hh_source.html#l00086">isa_device.hh:86</a></div></div>
<div class="ttc" id="classGicv3_html_a92f42139e9907872f70ad05b5ddedb25"><div class="ttname"><a href="classGicv3.html#a92f42139e9907872f70ad05b5ddedb25">Gicv3::PPI_MAX</a></div><div class="ttdeci">static const int PPI_MAX</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3_8hh_source.html#l00080">gic_v3.hh:80</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca63b36a2dcb728823bf3839bf06816fc0"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca63b36a2dcb728823bf3839bf06816fc0">ArmISA::MISCREG_ICV_HPPIR1_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00786">miscregs.hh:786</a></div></div>
<div class="ttc" id="classGicv3_html"><div class="ttname"><a href="classGicv3.html">Gicv3</a></div><div class="ttdef"><b>Definition:</b> <a href="gic__v3_8hh_source.html#l00054">gic_v3.hh:54</a></div></div>
<div class="ttc" id="classGicv3Distributor_html_ad8ffbcc8f1bd8cbc2273b3c56d013a61"><div class="ttname"><a href="classGicv3Distributor.html#ad8ffbcc8f1bd8cbc2273b3c56d013a61">Gicv3Distributor::DS</a></div><div class="ttdeci">bool DS</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__distributor_8hh_source.html#l00149">gic_v3_distributor.hh:149</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_aa25defd0ffe61fdd8024a32be60b79ed"><div class="ttname"><a href="classGicv3CPUInterface.html#aa25defd0ffe61fdd8024a32be60b79ed">Gicv3CPUInterface::virtualActivateIRQ</a></div><div class="ttdeci">void virtualActivateIRQ(uint32_t lrIdx)</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l01858">gic_v3_cpu_interface.cc:1858</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caaff4ded51dc072e0b5a9a046311d0138"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaff4ded51dc072e0b5a9a046311d0138">ArmISA::MISCREG_ICH_VMCR_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00740">miscregs.hh:740</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca26821647983f6fdab35988a6313e6cd7"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca26821647983f6fdab35988a6313e6cd7">ArmISA::MISCREG_ICC_HPPIR1_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00707">miscregs.hh:707</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5944639e8d6a3ef3fd6a51234896148aacb28e5b9567a3c4b6327c35656abc3e4"><div class="ttname"><a href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aacb28e5b9567a3c4b6327c35656abc3e4">ArmISA::INT_VIRT_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa__traits_8hh_source.html#l00111">isa_traits.hh:111</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca922caddba50f0bb2f2bbda2c937d2d6d"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca922caddba50f0bb2f2bbda2c937d2d6d">ArmISA::MISCREG_ICC_BPR1_EL1_S</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00710">miscregs.hh:710</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca9a2970e3c1e8f16dd70c8b59ca70cdaa"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9a2970e3c1e8f16dd70c8b59ca70cdaa">ArmISA::MISCREG_ICH_HCR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00856">miscregs.hh:856</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a990507b08ba52887cf2532ff1ee4e16a"><div class="ttname"><a href="classGicv3CPUInterface.html#a990507b08ba52887cf2532ff1ee4e16a">Gicv3CPUInterface::GIC_MIN_BPR_NS</a></div><div class="ttdeci">static const uint8_t GIC_MIN_BPR_NS</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00148">gic_v3_cpu_interface.hh:148</a></div></div>
<div class="ttc" id="classGicv3Distributor_html_aa97f3286ff5fed67ef4aa01368268ab4"><div class="ttname"><a href="classGicv3Distributor.html#aa97f3286ff5fed67ef4aa01368268ab4">Gicv3Distributor::EnableGrp0</a></div><div class="ttdeci">bool EnableGrp0</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__distributor_8hh_source.html#l00152">gic_v3_distributor.hh:152</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca45e85a7946312872e9c33f350b766a60"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca45e85a7946312872e9c33f350b766a60">ArmISA::MISCREG_ICC_AP1R1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00808">miscregs.hh:808</a></div></div>
<div class="ttc" id="classArmSystem_html_a4f2481881215d884fdc1b2c5d63a2c15"><div class="ttname"><a href="classArmSystem.html#a4f2481881215d884fdc1b2c5d63a2c15">ArmSystem::haveSecurity</a></div><div class="ttdeci">bool haveSecurity() const</div><div class="ttdoc">Returns true if this system implements the Security Extensions. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00191">system.hh:191</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8"><div class="ttname"><a href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">ArmISA::EL0</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00586">types.hh:586</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ac294e3060ba2d9e3a5cd13cd17b30a29"><div class="ttname"><a href="classGicv3CPUInterface.html#ac294e3060ba2d9e3a5cd13cd17b30a29">Gicv3CPUInterface::virtualDropPriority</a></div><div class="ttdeci">uint8_t virtualDropPriority()</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l01738">gic_v3_cpu_interface.cc:1738</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca4e49d90b1dbacdf1a4024bf97810e811"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4e49d90b1dbacdf1a4024bf97810e811">ArmISA::MISCREG_ICC_EOIR1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00827">miscregs.hh:827</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca0cb22eec0de9d39ddc92e430bcf3b328"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0cb22eec0de9d39ddc92e430bcf3b328">ArmISA::MISCREG_ICC_HPPIR1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00829">miscregs.hh:829</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ac40bf9aff664c65b0d34b61dee76960c"><div class="ttname"><a href="classGicv3CPUInterface.html#ac40bf9aff664c65b0d34b61dee76960c">Gicv3CPUInterface::bpr1</a></div><div class="ttdeci">RegVal bpr1(Gicv3::GroupId group)</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02535">gic_v3_cpu_interface.cc:2535</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">ArmISA::MISCREG_SCR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00179">miscregs.hh:179</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a3be7e3ed66bdc915cdcccdb6793845d7"><div class="ttname"><a href="classGicv3CPUInterface.html#a3be7e3ed66bdc915cdcccdb6793845d7">Gicv3CPUInterface::ICH_LR_EL2_STATE_PENDING</a></div><div class="ttdeci">static const uint64_t ICH_LR_EL2_STATE_PENDING</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00230">gic_v3_cpu_interface.hh:230</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cae14ba9ba97c8690c2deafa93bda17821"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae14ba9ba97c8690c2deafa93bda17821">ArmISA::MISCREG_ICV_RPR_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00780">miscregs.hh:780</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a47ac6e714cdd86b9e2b96941170746b9"><div class="ttname"><a href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">ArmISA::ISA::readMiscRegNoEffect</a></div><div class="ttdeci">RegVal readMiscRegNoEffect(int misc_reg) const</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8cc_source.html#l00431">isa.cc:431</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cacc11476de7774bfbcb72c5b9ca80fc21"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc11476de7774bfbcb72c5b9ca80fc21">ArmISA::MISCREG_ICH_VTR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00857">miscregs.hh:857</a></div></div>
<div class="ttc" id="classGicv3_html_ac3a1e124dfb3c60681bb651ea6776298"><div class="ttname"><a href="classGicv3.html#ac3a1e124dfb3c60681bb651ea6776298">Gicv3::params</a></div><div class="ttdeci">const Params * params() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3_8hh_source.html#l00116">gic_v3.hh:116</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a6dcd67f709998bbd968201c048fda8cd"><div class="ttname"><a href="classGicv3CPUInterface.html#a6dcd67f709998bbd968201c048fda8cd">Gicv3CPUInterface::setMiscReg</a></div><div class="ttdeci">void setMiscReg(int misc_reg, RegVal val) override</div><div class="ttdoc">Write to a system register belonging to this device. </div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l00734">gic_v3_cpu_interface.cc:734</a></div></div>
<div class="ttc" id="classGicv3_html_a11d4b53b47b2dc92b1f7d4d708902f1dac81799d77f0517dc9f86e13b227fb3a5"><div class="ttname"><a href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1dac81799d77f0517dc9f86e13b227fb3a5">Gicv3::G1NS</a></div><div class="ttdef"><b>Definition:</b> <a href="gic__v3_8hh_source.html#l00094">gic_v3.hh:94</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caebf6310c1b5ae0a4897150bb7d248151"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caebf6310c1b5ae0a4897150bb7d248151">ArmISA::MISCREG_ICC_IGRPEN0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00833">miscregs.hh:833</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca773283e0034a5c4818ecb1092eaa7428"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca773283e0034a5c4818ecb1092eaa7428">ArmISA::MISCREG_ICH_AP0R3_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00730">miscregs.hh:730</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca552bffd9d22212b0a6c127596f217553"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca552bffd9d22212b0a6c127596f217553">ArmISA::MISCREG_ICC_SGI1R</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00843">miscregs.hh:843</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca5da404b36cf0591c9a0bef9913f3b133"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5da404b36cf0591c9a0bef9913f3b133">ArmISA::MISCREG_ICH_AP1R0_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00731">miscregs.hh:731</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca914ec93eb7ef2000d809895e9671dfdc"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca914ec93eb7ef2000d809895e9671dfdc">ArmISA::MISCREG_ICC_RPR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00841">miscregs.hh:841</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_adedc8749f794077db7bb19298ae4750c"><div class="ttname"><a href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">Gicv3CPUInterface::hppi</a></div><div class="ttdeci">hppi_t hppi</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00162">gic_v3_cpu_interface.hh:162</a></div></div>
<div class="ttc" id="gic__v3__distributor_8hh_html"><div class="ttname"><a href="gic__v3__distributor_8hh.html">gic_v3_distributor.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca87af7d7cd2bd37c3029433bcd9264175"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca87af7d7cd2bd37c3029433bcd9264175">ArmISA::MISCREG_ICH_EISR_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00738">miscregs.hh:738</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ae16a0833de460361664d0557d9056462"><div class="ttname"><a href="classGicv3CPUInterface.html#ae16a0833de460361664d0557d9056462">Gicv3CPUInterface::readMiscReg</a></div><div class="ttdeci">RegVal readMiscReg(int misc_reg) override</div><div class="ttdoc">Read a system register belonging to this device. </div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l00114">gic_v3_cpu_interface.cc:114</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990ca"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">ArmISA::OperatingMode</a></div><div class="ttdeci">OperatingMode</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00592">types.hh:592</a></div></div>
<div class="ttc" id="classArmISA_1_1BaseISADevice_html"><div class="ttname"><a href="classArmISA_1_1BaseISADevice.html">ArmISA::BaseISADevice</a></div><div class="ttdoc">Base class for devices that use the MiscReg interfaces. </div><div class="ttdef"><b>Definition:</b> <a href="isa__device_8hh_source.html#l00060">isa_device.hh:60</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_abad88df32d0b8a3b7d53b243bed4330c"><div class="ttname"><a href="classGicv3CPUInterface.html#abad88df32d0b8a3b7d53b243bed4330c">Gicv3CPUInterface::U</a></div><div class="ttdeci">Bitfield&lt; 1 &gt; U</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00253">gic_v3_cpu_interface.hh:253</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caec3c25740713ed7ada17ffbec144ee12"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caec3c25740713ed7ada17ffbec144ee12">ArmISA::MISCREG_ICC_AP1R3_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00697">miscregs.hh:697</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca1b19d476847be7990988229c7e968767"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1b19d476847be7990988229c7e968767">ArmISA::MISCREG_ICC_HPPIR0_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00682">miscregs.hh:682</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca008f910428f48df3a84a3167835e6b03"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca008f910428f48df3a84a3167835e6b03">ArmISA::MISCREG_ICC_SGI1R_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00702">miscregs.hh:702</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ae115ee58c8bfc3298df894f1788a6958"><div class="ttname"><a href="classGicv3CPUInterface.html#ae115ee58c8bfc3298df894f1788a6958">Gicv3CPUInterface::deactivateIRQ</a></div><div class="ttdeci">void deactivateIRQ(uint32_t intid, Gicv3::GroupId group)</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l01879">gic_v3_cpu_interface.cc:1879</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a4edc20dbaa28e0280328dec3c33edd47"><div class="ttname"><a href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">Gicv3CPUInterface::currEL</a></div><div class="ttdeci">int currEL() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02337">gic_v3_cpu_interface.cc:2337</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a86b05be1092b70a38660616b2b7e6793"><div class="ttname"><a href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">ArmISA::miscRegName</a></div><div class="ttdeci">const char *const miscRegName[]</div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l01003">miscregs.hh:1003</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca57bd506220c71a7bcf45be485ddee6e5"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca57bd506220c71a7bcf45be485ddee6e5">ArmISA::MISCREG_ICH_LR15_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00756">miscregs.hh:756</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cafc6d17c0e41ccff9334b8a2b634210b2"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafc6d17c0e41ccff9334b8a2b634210b2">ArmISA::MISCREG_ICV_IAR0_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00759">miscregs.hh:759</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a3c4c6722ff3e15b3f717b8e5b0b2b870"><div class="ttname"><a href="classGicv3CPUInterface.html#a3c4c6722ff3e15b3f717b8e5b0b2b870">Gicv3CPUInterface::unserialize</a></div><div class="ttdeci">void unserialize(CheckpointIn &amp;cp) override</div><div class="ttdoc">Unserialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02584">gic_v3_cpu_interface.cc:2584</a></div></div>
<div class="ttc" id="namespacecp_html"><div class="ttname"><a href="namespacecp.html">cp</a></div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8cc_source.html#l00042">cprintf.cc:42</a></div></div>
<div class="ttc" id="classGicv3_html_a11d4b53b47b2dc92b1f7d4d708902f1daabe68d7775220e886edcd65afe7e471e"><div class="ttname"><a href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1daabe68d7775220e886edcd65afe7e471e">Gicv3::G1S</a></div><div class="ttdef"><b>Definition:</b> <a href="gic__v3_8hh_source.html#l00093">gic_v3.hh:93</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca314d26bf8543757b5fa420d3b9a833c3"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca314d26bf8543757b5fa420d3b9a833c3">ArmISA::MISCREG_ICC_SGI0R_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00704">miscregs.hh:704</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_aaf4dbf98ba5a7d64b1a495121bc6e86d"><div class="ttname"><a href="classGicv3CPUInterface.html#aaf4dbf98ba5a7d64b1a495121bc6e86d">Gicv3CPUInterface::virtualGroupPriorityMask</a></div><div class="ttdeci">uint32_t virtualGroupPriorityMask(Gicv3::GroupId group) const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l01949">gic_v3_cpu_interface.cc:1949</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5944639e8d6a3ef3fd6a51234896148a"><div class="ttname"><a href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148a">ArmISA::InterruptTypes</a></div><div class="ttdeci">InterruptTypes</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa__traits_8hh_source.html#l00104">isa_traits.hh:104</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca03b2af3d5dfb948036a0bc0963528500"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca03b2af3d5dfb948036a0bc0963528500">ArmISA::MISCREG_ICC_CTLR_EL3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00722">miscregs.hh:722</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a45162246c1dc791848d8ce481abc3f19"><div class="ttname"><a href="classGicv3CPUInterface.html#a45162246c1dc791848d8ce481abc3f19">Gicv3CPUInterface::resetHppi</a></div><div class="ttdeci">void resetHppi(uint32_t intid)</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l00073">gic_v3_cpu_interface.cc:73</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a89023cbb028c98e16836f959879de6b0"><div class="ttname"><a href="classGicv3CPUInterface.html#a89023cbb028c98e16836f959879de6b0">Gicv3CPUInterface::getHCREL2IMO</a></div><div class="ttdeci">bool getHCREL2IMO() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l00100">gic_v3_cpu_interface.cc:100</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca3482db1432ccd97bf4aeb564ee8984a1"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3482db1432ccd97bf4aeb564ee8984a1">ArmISA::MISCREG_ICC_BPR1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00819">miscregs.hh:819</a></div></div>
<div class="ttc" id="classGicv3_html_a1512aa1be72b40d9ffafb1fae5eb4347"><div class="ttname"><a href="classGicv3.html#a1512aa1be72b40d9ffafb1fae5eb4347">Gicv3::INTID_NONSECURE</a></div><div class="ttdeci">static const int INTID_NONSECURE</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3_8hh_source.html#l00074">gic_v3.hh:74</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca1069f2ef62ab473c8eaf110b37e8218d"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1069f2ef62ab473c8eaf110b37e8218d">ArmISA::MISCREG_ICH_VMCR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00861">miscregs.hh:861</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ab9f254caf6287f8ffcf31ec3e4f7bb30"><div class="ttname"><a href="classGicv3CPUInterface.html#ab9f254caf6287f8ffcf31ec3e4f7bb30">Gicv3CPUInterface::eoiMaintenanceInterruptStatus</a></div><div class="ttdeci">uint64_t eoiMaintenanceInterruptStatus() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02414">gic_v3_cpu_interface.cc:2414</a></div></div>
<div class="ttc" id="classGicv3_html_a11d4b53b47b2dc92b1f7d4d708902f1da69221f53aac4575e3da41e3431a75b95"><div class="ttname"><a href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1da69221f53aac4575e3da41e3431a75b95">Gicv3::G0S</a></div><div class="ttdef"><b>Definition:</b> <a href="gic__v3_8hh_source.html#l00092">gic_v3.hh:92</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caeb681c1afdf97953fcecda8abe046e13"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeb681c1afdf97953fcecda8abe046e13">ArmISA::MISCREG_ICH_LRC15</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00893">miscregs.hh:893</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca614c417a9f615e4c932bb8d53696c46d"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca614c417a9f615e4c932bb8d53696c46d">ArmISA::MISCREG_ICC_IAR0_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00680">miscregs.hh:680</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca3dd60124f44409b0cbb8f06fb2b97887"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3dd60124f44409b0cbb8f06fb2b97887">ArmISA::MISCREG_ICC_BPR1_EL1_NS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00709">miscregs.hh:709</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cab15163159502cada493e68e6fd30cd3d"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab15163159502cada493e68e6fd30cd3d">ArmISA::MISCREG_ICC_SRE_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00714">miscregs.hh:714</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caa21568657eb66ec235224aff303ecd5d"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa21568657eb66ec235224aff303ecd5d">ArmISA::MISCREG_ICV_AP1R0_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00767">miscregs.hh:767</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca98e744a76b9cda50cd8cd5798d44bdb8"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca98e744a76b9cda50cd8cd5798d44bdb8">ArmISA::MISCREG_ICC_EOIR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00826">miscregs.hh:826</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caa36f87e7909e9438f867b4cfc0e2645c"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa36f87e7909e9438f867b4cfc0e2645c">ArmISA::MISCREG_ICV_EOIR0_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00760">miscregs.hh:760</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6b7c17b7a5b9b9b5c8f8610bd27ba98d"><div class="ttname"><a href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ArmISA::ExceptionLevel</a></div><div class="ttdeci">ExceptionLevel</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00585">types.hh:585</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac9f483eaf886eac63500f6ffe11f7202"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac9f483eaf886eac63500f6ffe11f7202">ArmISA::MISCREG_ICC_AP0R1_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00685">miscregs.hh:685</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca5a0fc481e48e4e2c0fd2fa67a8fe465f"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5a0fc481e48e4e2c0fd2fa67a8fe465f">ArmISA::MISCREG_ICC_AP1R0_EL1_S</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00690">miscregs.hh:690</a></div></div>
<div class="ttc" id="classGicv3_html_a5c4c219c44bdbd04a1bacec64d05cce3"><div class="ttname"><a href="classGicv3.html#a5c4c219c44bdbd04a1bacec64d05cce3">Gicv3::SGI_MAX</a></div><div class="ttdeci">static const int SGI_MAX</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3_8hh_source.html#l00078">gic_v3.hh:78</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cad1931536e9815804d2f14f229ff31cfd"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad1931536e9815804d2f14f229ff31cfd">ArmISA::MISCREG_ICH_AP1R3_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00734">miscregs.hh:734</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca27ee79b5ad39eaf6e042db7b9b46d1d4"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca27ee79b5ad39eaf6e042db7b9b46d1d4">ArmISA::MISCREG_ICC_PMR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00840">miscregs.hh:840</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5944639e8d6a3ef3fd6a51234896148aa191006dfb22bb0de6321f02394154cf5"><div class="ttname"><a href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa191006dfb22bb0de6321f02394154cf5">ArmISA::INT_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa__traits_8hh_source.html#l00108">isa_traits.hh:108</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca2eed81b30a693fc3bb6871da425dc355"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2eed81b30a693fc3bb6871da425dc355">ArmISA::MISCREG_ICC_CTLR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00822">miscregs.hh:822</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_afb091c8a3a1c3f79427f4a4476f9fd60"><div class="ttname"><a href="classGicv3CPUInterface.html#afb091c8a3a1c3f79427f4a4476f9fd60">Gicv3CPUInterface::highestActiveGroup</a></div><div class="ttdeci">int highestActiveGroup() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l01999">gic_v3_cpu_interface.cc:1999</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a21ad0e9f1389ff4b920a006af8fa252d"><div class="ttname"><a href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">ArmISA::ISA::setMiscRegNoEffect</a></div><div class="ttdeci">void setMiscRegNoEffect(int misc_reg, RegVal val)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8cc_source.html#l00762">isa.cc:762</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a898fac92a58b216d1bb186ba5030212d"><div class="ttname"><a href="classGicv3CPUInterface.html#a898fac92a58b216d1bb186ba5030212d">Gicv3CPUInterface::groupPriorityMask</a></div><div class="ttdeci">uint32_t groupPriorityMask(Gicv3::GroupId group)</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l01918">gic_v3_cpu_interface.cc:1918</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cacf06b0676b71327ff81b1279017a70f4"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacf06b0676b71327ff81b1279017a70f4">ArmISA::MISCREG_ICC_AP1R3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00814">miscregs.hh:814</a></div></div>
<div class="ttc" id="classGicv3_html_a03d5906b42fc6d2bbef9de7e3514255d"><div class="ttname"><a href="classGicv3.html#a03d5906b42fc6d2bbef9de7e3514255d">Gicv3::deassertInt</a></div><div class="ttdeci">void deassertInt(uint32_t cpu, ArmISA::InterruptTypes int_type)</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3_8cc_source.html#l00220">gic_v3.cc:220</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca7f76114eb4bb880314f887441fe7b16e"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7f76114eb4bb880314f887441fe7b16e">ArmISA::MISCREG_ICV_PMR_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00758">miscregs.hh:758</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_afe424d9bd877e4cd83e08f164ec51f5f"><div class="ttname"><a href="classGicv3CPUInterface.html#afe424d9bd877e4cd83e08f164ec51f5f">Gicv3CPUInterface::VIRTUAL_NUM_LIST_REGS</a></div><div class="ttdeci">static const uint8_t VIRTUAL_NUM_LIST_REGS</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00152">gic_v3_cpu_interface.hh:152</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca9145ada786ef19b78bde92073ac5ce64"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9145ada786ef19b78bde92073ac5ce64">ArmISA::MISCREG_ICC_BPR1_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00708">miscregs.hh:708</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca2ae8b7f431c23bfeeb13b32672681c90"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2ae8b7f431c23bfeeb13b32672681c90">ArmISA::MISCREG_ICH_MISR_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00737">miscregs.hh:737</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca68ff21de9b144d8121c8ae916b774d35"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca68ff21de9b144d8121c8ae916b774d35">ArmISA::MISCREG_ICV_IGRPEN1_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00797">miscregs.hh:797</a></div></div>
<div class="ttc" id="serialize_8hh_html_a13d18ccba3d8bcbcd5aab2e37c380bff"><div class="ttname"><a href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a></div><div class="ttdeci">#define UNSERIALIZE_SCALAR(scalar)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00645">serialize.hh:645</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a0929e6a0471942ee7968c26aa92d15ff"><div class="ttname"><a href="namespaceArmISA.html#a0929e6a0471942ee7968c26aa92d15ff">ArmISA::ns</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; ns</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00311">miscregs_types.hh:311</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caa1172bbe8c75e9e22e4588d4c25945ef"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa1172bbe8c75e9e22e4588d4c25945ef">ArmISA::MISCREG_ICC_IGRPEN1_EL1_S</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00720">miscregs.hh:720</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca49e10cd1001a1ac99d7a1dd65891ee7e"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca49e10cd1001a1ac99d7a1dd65891ee7e">ArmISA::MISCREG_ICH_AP0R3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00851">miscregs.hh:851</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caf7b3320067d0141f9d3e408adb3200ea"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf7b3320067d0141f9d3e408adb3200ea">ArmISA::MISCREG_HCR_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00472">miscregs.hh:472</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325"><div class="ttname"><a href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">ArmISA::EL3</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00589">types.hh:589</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ab1fda1cddacd0738c07bc0f7d0df5f92"><div class="ttname"><a href="classGicv3CPUInterface.html#ab1fda1cddacd0738c07bc0f7d0df5f92">Gicv3CPUInterface::virtualHighestActivePriority</a></div><div class="ttdeci">uint8_t virtualHighestActivePriority() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02187">gic_v3_cpu_interface.cc:2187</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cab5f4250f1ff66c148551b5f38265f1f2"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab5f4250f1ff66c148551b5f38265f1f2">ArmISA::MISCREG_ICC_SRE</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00844">miscregs.hh:844</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ad4cfc73c7653c162e9856cb0859b17b0"><div class="ttname"><a href="namespaceX86ISA.html#ad4cfc73c7653c162e9856cb0859b17b0">X86ISA::enable</a></div><div class="ttdeci">Bitfield&lt; 11 &gt; enable</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l01053">misc.hh:1053</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a536bb38d0b4534415c908e6796c9685b"><div class="ttname"><a href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">ArmISA::el</a></div><div class="ttdeci">Bitfield&lt; 3, 2 &gt; el</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00072">miscregs_types.hh:72</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cad68be9de59b48666fc6bb8690e3a4e94"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad68be9de59b48666fc6bb8690e3a4e94">ArmISA::MISCREG_ICH_AP1R2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00854">miscregs.hh:854</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac920c8d81606ef1fc1051ad1e8e771dc"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac920c8d81606ef1fc1051ad1e8e771dc">ArmISA::MISCREG_ICH_MISR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00858">miscregs.hh:858</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a7d7219672f0a1a863be9295114d9e392"><div class="ttname"><a href="classArmISA_1_1ISA.html#a7d7219672f0a1a863be9295114d9e392">ArmISA::ISA::snsBankedIndex64</a></div><div class="ttdeci">int snsBankedIndex64(MiscRegIndex reg, bool ns) const</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8hh_source.html#l00659">isa.hh:659</a></div></div>
<div class="ttc" id="structGicv3CPUInterface_1_1hppi__t_html_a81785523f9731ad7c9a28b23ee467721"><div class="ttname"><a href="structGicv3CPUInterface_1_1hppi__t.html#a81785523f9731ad7c9a28b23ee467721">Gicv3CPUInterface::hppi_t::group</a></div><div class="ttdeci">Gicv3::GroupId group</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00159">gic_v3_cpu_interface.hh:159</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a81ce85a382b8f2178111efccb272b4dd"><div class="ttname"><a href="classGicv3CPUInterface.html#a81ce85a382b8f2178111efccb272b4dd">Gicv3CPUInterface::getHCREL2FMO</a></div><div class="ttdeci">bool getHCREL2FMO() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l00086">gic_v3_cpu_interface.cc:86</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a4d753fca2127d738449bc50a79ac27d0"><div class="ttname"><a href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">Gicv3CPUInterface::inSecureState</a></div><div class="ttdeci">bool inSecureState() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02325">gic_v3_cpu_interface.cc:2325</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a4d0819f1c60dd3f6f5bbf4fb53620c03"><div class="ttname"><a href="classGicv3CPUInterface.html#a4d0819f1c60dd3f6f5bbf4fb53620c03">Gicv3CPUInterface::getHPPIR1</a></div><div class="ttdeci">uint32_t getHPPIR1() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l01674">gic_v3_cpu_interface.cc:1674</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca2af2427f64a63140e8cbfd97ea500859"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2af2427f64a63140e8cbfd97ea500859">ArmISA::MISCREG_ICH_LRC0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00878">miscregs.hh:878</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a593a3c8bda350838bcfa30fa860e42fa"><div class="ttname"><a href="classGicv3CPUInterface.html#a593a3c8bda350838bcfa30fa860e42fa">Gicv3CPUInterface::distributor</a></div><div class="ttdeci">Gicv3Distributor * distributor</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00063">gic_v3_cpu_interface.hh:63</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca5f193183c28a65cc7e32fb1823efb324"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5f193183c28a65cc7e32fb1823efb324">ArmISA::MISCREG_ICV_CTLR_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00790">miscregs.hh:790</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ae3e5e143bb9608a384c20f330ac9fd44"><div class="ttname"><a href="classGicv3CPUInterface.html#ae3e5e143bb9608a384c20f330ac9fd44">Gicv3CPUInterface::isAA64</a></div><div class="ttdeci">bool isAA64() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02389">gic_v3_cpu_interface.cc:2389</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac732b81054b0ab6a0ab3def8d8ca4ec5"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac732b81054b0ab6a0ab3def8d8ca4ec5">ArmISA::MISCREG_ICC_IAR1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00832">miscregs.hh:832</a></div></div>
<div class="ttc" id="classGicv3Redistributor_html_a0e76008ed26afb7667199d12ae472880"><div class="ttname"><a href="classGicv3Redistributor.html#a0e76008ed26afb7667199d12ae472880">Gicv3Redistributor::cpuId</a></div><div class="ttdeci">uint32_t cpuId</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__redistributor_8hh_source.html#l00067">gic_v3_redistributor.hh:67</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caffa000a503de7c2f0a2195b72a8598ed"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caffa000a503de7c2f0a2195b72a8598ed">ArmISA::MISCREG_ICH_ELRSR_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00739">miscregs.hh:739</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ac02b1eb729d1d4b90e2261d058473872"><div class="ttname"><a href="classGicv3CPUInterface.html#ac02b1eb729d1d4b90e2261d058473872">Gicv3CPUInterface::serialize</a></div><div class="ttdeci">void serialize(CheckpointOut &amp;cp) const override</div><div class="ttdoc">Serialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02576">gic_v3_cpu_interface.cc:2576</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caf7dbba129252a67e60a0c004db99631c"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf7dbba129252a67e60a0c004db99631c">ArmISA::MISCREG_ICH_AP1R1_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00732">miscregs.hh:732</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_af2d874f812d2ed9343252bf9c5d806b4"><div class="ttname"><a href="classGicv3CPUInterface.html#af2d874f812d2ed9343252bf9c5d806b4">Gicv3CPUInterface::GIC_MIN_VBPR</a></div><div class="ttdeci">static const uint8_t GIC_MIN_VBPR</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00154">gic_v3_cpu_interface.hh:154</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca4a671267500eaaa2f4c5a1961eeef34a"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4a671267500eaaa2f4c5a1961eeef34a">ArmISA::MISCREG_ICH_LR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00862">miscregs.hh:862</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca765cc18afe40eb0ea678227c1a22b482"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca765cc18afe40eb0ea678227c1a22b482">ArmISA::MISCREG_ICC_SRE_EL3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00723">miscregs.hh:723</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caa7e5a49456e960f66089e61b9da34c39"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa7e5a49456e960f66089e61b9da34c39">ArmISA::MISCREG_ICH_AP1R3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00855">miscregs.hh:855</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a041b33733b065f6335a8f6c3c53ea1c0"><div class="ttname"><a href="classGicv3CPUInterface.html#a041b33733b065f6335a8f6c3c53ea1c0">Gicv3CPUInterface::highestActivePriority</a></div><div class="ttdeci">uint8_t highestActivePriority() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02283">gic_v3_cpu_interface.cc:2283</a></div></div>
<div class="ttc" id="gic__v3__cpu__interface_8hh_html"><div class="ttname"><a href="gic__v3__cpu__interface_8hh.html">gic_v3_cpu_interface.hh</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a8f75588bec3cef930dbc737c28f9fa9a"><div class="ttname"><a href="classGicv3CPUInterface.html#a8f75588bec3cef930dbc737c28f9fa9a">Gicv3CPUInterface::virtualIncrementEOICount</a></div><div class="ttdeci">void virtualIncrementEOICount()</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02208">gic_v3_cpu_interface.cc:2208</a></div></div>
<div class="ttc" id="classGicv3Redistributor_html_a9aff58f28c4457432ef5a7f380a893c3"><div class="ttname"><a href="classGicv3Redistributor.html#a9aff58f28c4457432ef5a7f380a893c3">Gicv3Redistributor::activateIRQ</a></div><div class="ttdeci">void activateIRQ(uint32_t int_id)</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__redistributor_8cc_source.html#l00968">gic_v3_redistributor.cc:968</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a9e8d1d4a5291f27f8225e0142d07b231"><div class="ttname"><a href="classGicv3CPUInterface.html#a9e8d1d4a5291f27f8225e0142d07b231">Gicv3CPUInterface::VIRTUAL_PREEMPTION_BITS</a></div><div class="ttdeci">static const uint8_t VIRTUAL_PREEMPTION_BITS</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00151">gic_v3_cpu_interface.hh:151</a></div></div>
<div class="ttc" id="namespacesc__dt_html_a91ee067e28f43380d62cc8656effe11f"><div class="ttname"><a href="namespacesc__dt.html#a91ee067e28f43380d62cc8656effe11f">sc_dt::int_type</a></div><div class="ttdeci">int64 int_type</div><div class="ttdef"><b>Definition:</b> <a href="sc__nbdefs_8hh_source.html#l00206">sc_nbdefs.hh:206</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca5042eded0126e526780a18a97676452b"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5042eded0126e526780a18a97676452b">ArmISA::MISCREG_ICC_AP1R0_EL1_NS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00689">miscregs.hh:689</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a050a187362f52500086c44b3207e2b66"><div class="ttname"><a href="classGicv3CPUInterface.html#a050a187362f52500086c44b3207e2b66">Gicv3CPUInterface::VIRTUAL_PRIORITY_BITS</a></div><div class="ttdeci">static const uint8_t VIRTUAL_PRIORITY_BITS</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00150">gic_v3_cpu_interface.hh:150</a></div></div>
<div class="ttc" id="classGicv3Redistributor_html_a7fd0063f6eafb994cc1be323df0d7d0e"><div class="ttname"><a href="classGicv3Redistributor.html#a7fd0063f6eafb994cc1be323df0d7d0e">Gicv3Redistributor::setClrLPI</a></div><div class="ttdeci">void setClrLPI(uint64_t data, bool set)</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__redistributor_8cc_source.html#l00892">gic_v3_redistributor.cc:892</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a94899c25a7e49902a4fd55f33940392d"><div class="ttname"><a href="classGicv3CPUInterface.html#a94899c25a7e49902a4fd55f33940392d">Gicv3CPUInterface::update</a></div><div class="ttdeci">void update()</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02027">gic_v3_cpu_interface.cc:2027</a></div></div>
<div class="ttc" id="classSystem_html_a903cd122c1e5dc985a9efbea4c3636cd"><div class="ttname"><a href="classSystem.html#a903cd122c1e5dc985a9efbea4c3636cd">System::numContexts</a></div><div class="ttdeci">unsigned numContexts() const</div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00203">system.hh:203</a></div></div>
<div class="ttc" id="classGicv3Distributor_html_a853f835841dc238bc62feb83020753bf"><div class="ttname"><a href="classGicv3Distributor.html#a853f835841dc238bc62feb83020753bf">Gicv3Distributor::activateIRQ</a></div><div class="ttdeci">void activateIRQ(uint32_t int_id)</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__distributor_8cc_source.html#l01143">gic_v3_distributor.cc:1143</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca9e52c9884813fac1b5a04c44c9c5be6e"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9e52c9884813fac1b5a04c44c9c5be6e">ArmISA::MISCREG_ICH_AP0R2_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00729">miscregs.hh:729</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca475596635ca42ac1d9c4fac0a9f69724"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca475596635ca42ac1d9c4fac0a9f69724">ArmISA::MISCREG_ICC_AP1R1_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00691">miscregs.hh:691</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca7152f819cd62270f1bb776e457992134"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7152f819cd62270f1bb776e457992134">ArmISA::MISCREG_ICC_SRE_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00721">miscregs.hh:721</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caf989741ead622016f7667ef22de9221b"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf989741ead622016f7667ef22de9221b">ArmISA::MISCREG_ICC_CTLR_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00711">miscregs.hh:711</a></div></div>
<div class="ttc" id="bitfield_8hh_html_a5588c07a4cbcd59a7075cde2263c623b"><div class="ttname"><a href="bitfield_8hh.html#a5588c07a4cbcd59a7075cde2263c623b">insertBits</a></div><div class="ttdeci">T insertBits(T val, int first, int last, B bit_val)</div><div class="ttdoc">Returns val with bits first to last set to the LSBs of bit_val. </div><div class="ttdef"><b>Definition:</b> <a href="bitfield_8hh_source.html#l00132">bitfield.hh:132</a></div></div>
<div class="ttc" id="classGicv3_html_a11d4b53b47b2dc92b1f7d4d708902f1d"><div class="ttname"><a href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a></div><div class="ttdeci">GroupId</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3_8hh_source.html#l00091">gic_v3.hh:91</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca4a86ce3b6916ffb73ac367eb0f368904"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4a86ce3b6916ffb73ac367eb0f368904">ArmISA::MISCREG_ICV_BPR1_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00787">miscregs.hh:787</a></div></div>
<div class="ttc" id="arm_2isa_8hh_html"><div class="ttname"><a href="arm_2isa_8hh.html">isa.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca0489d287e3015fd5c5104ec598cfa175"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0489d287e3015fd5c5104ec598cfa175">ArmISA::MISCREG_ICH_AP0R1_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00728">miscregs.hh:728</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cab49aefaf8efcb39bd5358e4d70bfc70b"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab49aefaf8efcb39bd5358e4d70bfc70b">ArmISA::MISCREG_ICC_IGRPEN1_EL1_NS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00719">miscregs.hh:719</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cad3abd4e351531e15fa1b24a03f56f8d9"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad3abd4e351531e15fa1b24a03f56f8d9">ArmISA::MISCREG_ICV_IGRPEN0_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00796">miscregs.hh:796</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca436ad1f1cbb9b39963c98ed6a60b8c53"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca436ad1f1cbb9b39963c98ed6a60b8c53">ArmISA::MISCREG_ICC_AP0R0_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00684">miscregs.hh:684</a></div></div>
<div class="ttc" id="classGicv3_html_a4842f3cfadc8ea1097e33424f4228d25"><div class="ttname"><a href="classGicv3.html#a4842f3cfadc8ea1097e33424f4228d25">Gicv3::INTID_SPURIOUS</a></div><div class="ttdeci">static const int INTID_SPURIOUS</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3_8hh_source.html#l00075">gic_v3.hh:75</a></div></div>
<div class="ttc" id="classGicv3_html_a8108af158efd84f031850275b1a41104"><div class="ttname"><a href="classGicv3.html#a8108af158efd84f031850275b1a41104">Gicv3::getRedistributor</a></div><div class="ttdeci">Gicv3Redistributor * getRedistributor(ContextID context_id) const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3_8hh_source.html#l00149">gic_v3.hh:149</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed"><div class="ttname"><a href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">ArmISA::EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00588">types.hh:588</a></div></div>
<div class="ttc" id="classArmSystem_html_a51a4ad0c83ab4119e940d3ca38ea3061"><div class="ttname"><a href="classArmSystem.html#a51a4ad0c83ab4119e940d3ca38ea3061">ArmSystem::haveVirtualization</a></div><div class="ttdeci">bool haveVirtualization() const</div><div class="ttdoc">Returns true if this system implements the virtualization Extensions. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00200">system.hh:200</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca506614b40a3bdbfe8b75e14a9201f31a"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca506614b40a3bdbfe8b75e14a9201f31a">ArmISA::MISCREG_ICH_AP0R0_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00727">miscregs.hh:727</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca760cca6faf3566c48178215cbae2d7ff"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca760cca6faf3566c48178215cbae2d7ff">ArmISA::MISCREG_ICC_RPR_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00701">miscregs.hh:701</a></div></div>
<div class="ttc" id="classGicv3Distributor_html_a20bf12d3d3de887aefd7ee7d7a985c05"><div class="ttname"><a href="classGicv3Distributor.html#a20bf12d3d3de887aefd7ee7d7a985c05">Gicv3Distributor::EnableGrp1NS</a></div><div class="ttdeci">bool EnableGrp1NS</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__distributor_8hh_source.html#l00151">gic_v3_distributor.hh:151</a></div></div>
<div class="ttc" id="classGicv3Redistributor_html_a18cba9bf8ea46273cbe01c6f5c2ae831"><div class="ttname"><a href="classGicv3Redistributor.html#a18cba9bf8ea46273cbe01c6f5c2ae831">Gicv3Redistributor::distributor</a></div><div class="ttdeci">Gicv3Distributor * distributor</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__redistributor_8hh_source.html#l00065">gic_v3_redistributor.hh:65</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cad214048215fdcc35dd08cf5dd66f6dd9"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad214048215fdcc35dd08cf5dd66f6dd9">ArmISA::MISCREG_ICC_AP0R1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00802">miscregs.hh:802</a></div></div>
<div class="ttc" id="classCheckpointIn_html"><div class="ttname"><a href="classCheckpointIn.html">CheckpointIn</a></div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00072">serialize.hh:72</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5944639e8d6a3ef3fd6a51234896148aa1a8d6650c6b7cd450171b19c2ae5806b"><div class="ttname"><a href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa1a8d6650c6b7cd450171b19c2ae5806b">ArmISA::INT_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa__traits_8hh_source.html#l00109">isa_traits.hh:109</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cae5ef89ebf1ede2059477cad3c55c9312"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae5ef89ebf1ede2059477cad3c55c9312">ArmISA::MISCREG_ICC_BPR0_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00683">miscregs.hh:683</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca1b59e34222a1ad9101827df743e8b23a"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1b59e34222a1ad9101827df743e8b23a">ArmISA::MISCREG_ICC_IGRPEN1_EL3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00724">miscregs.hh:724</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ab4e09e9d211eeb2fdd0fa29d7b29cfad"><div class="ttname"><a href="classGicv3CPUInterface.html#ab4e09e9d211eeb2fdd0fa29d7b29cfad">Gicv3CPUInterface::GIC_MIN_BPR</a></div><div class="ttdeci">static const uint8_t GIC_MIN_BPR</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00146">gic_v3_cpu_interface.hh:146</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca277ce93cc320101fbd084a0ce4f13fea"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca277ce93cc320101fbd084a0ce4f13fea">ArmISA::MISCREG_ICC_BPR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00818">miscregs.hh:818</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca6f977db24b93ceac0ca9f5a8c32b1108"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6f977db24b93ceac0ca9f5a8c32b1108">ArmISA::MISCREG_ICC_ASGI1R</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00817">miscregs.hh:817</a></div></div>
<div class="ttc" id="serialize_8hh_html_a49163149ec656ffecff0e46aee418e29"><div class="ttname"><a href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a></div><div class="ttdeci">#define SERIALIZE_SCALAR(scalar)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00643">serialize.hh:643</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cacb79ec2fc3f83cf135119c0c87f71928"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacb79ec2fc3f83cf135119c0c87f71928">ArmISA::MISCREG_ICC_AP1R2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00811">miscregs.hh:811</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_aba8ca3f3b3dc9a6cd3704617e552bbb2"><div class="ttname"><a href="classGicv3CPUInterface.html#aba8ca3f3b3dc9a6cd3704617e552bbb2">Gicv3CPUInterface::getHPPVILR</a></div><div class="ttdeci">int getHPPVILR() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02107">gic_v3_cpu_interface.cc:2107</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a2e076c5a14664bcc4f42bbf6d8f0ea13"><div class="ttname"><a href="classGicv3CPUInterface.html#a2e076c5a14664bcc4f42bbf6d8f0ea13">Gicv3CPUInterface::readBankedMiscReg</a></div><div class="ttdeci">RegVal readBankedMiscReg(MiscRegIndex misc_reg) const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l01617">gic_v3_cpu_interface.cc:1617</a></div></div>
<div class="ttc" id="serialize_8hh_html_ad7804ac128f9563f791586cd354b37bb"><div class="ttname"><a href="serialize_8hh.html#ad7804ac128f9563f791586cd354b37bb">UNSERIALIZE_ENUM</a></div><div class="ttdeci">#define UNSERIALIZE_ENUM(scalar)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00651">serialize.hh:651</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac6aaf6058587eba56814fb83bf08c8cc"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac6aaf6058587eba56814fb83bf08c8cc">ArmISA::MISCREG_ICH_AP1R2_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00733">miscregs.hh:733</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca27cd203a9bca6eab37a554e898142d93"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca27cd203a9bca6eab37a554e898142d93">ArmISA::MISCREG_ICC_AP1R0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00805">miscregs.hh:805</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caa45728e353f69e127bb4a502ea0084fe"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa45728e353f69e127bb4a502ea0084fe">ArmISA::MISCREG_ICV_IAR1_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00784">miscregs.hh:784</a></div></div>
<div class="ttc" id="classGicv3Redistributor_html_a54e7e5df8e7ff32b30c583f2e1a98139"><div class="ttname"><a href="classGicv3Redistributor.html#a54e7e5df8e7ff32b30c583f2e1a98139">Gicv3Redistributor::SMALLEST_LPI_ID</a></div><div class="ttdeci">static const uint32_t SMALLEST_LPI_ID</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__redistributor_8hh_source.html#l00195">gic_v3_redistributor.hh:195</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca15afc78cb7a8666d2006195ebd53f923"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca15afc78cb7a8666d2006195ebd53f923">ArmISA::MISCREG_ICH_AP0R2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00850">miscregs.hh:850</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_afd16201e1770c3878ba106923bb67b40"><div class="ttname"><a href="classGicv3CPUInterface.html#afd16201e1770c3878ba106923bb67b40">Gicv3CPUInterface::groupEnabled</a></div><div class="ttdeci">bool groupEnabled(Gicv3::GroupId group) const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02298">gic_v3_cpu_interface.cc:2298</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca51e2fd33a7dcf2ff7600f8fb8498ea20"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca51e2fd33a7dcf2ff7600f8fb8498ea20">ArmISA::MISCREG_ICC_EOIR1_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00706">miscregs.hh:706</a></div></div>
<div class="ttc" id="classGicv3Distributor_html_a97456dea0a14d4464fe26b75786ade1a"><div class="ttname"><a href="classGicv3Distributor.html#a97456dea0a14d4464fe26b75786ade1a">Gicv3Distributor::getIntGroup</a></div><div class="ttdeci">Gicv3::GroupId getIntGroup(int int_id) const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__distributor_8cc_source.html#l01116">gic_v3_distributor.cc:1116</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca1a155f1731697476ef2e0698e481a8ad"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1a155f1731697476ef2e0698e481a8ad">ArmISA::MISCREG_ICV_AP0R0_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00763">miscregs.hh:763</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a25cf0024cc3088adcfa5e5b3f7157a32"><div class="ttname"><a href="classGicv3CPUInterface.html#a25cf0024cc3088adcfa5e5b3f7157a32">Gicv3CPUInterface::virtualFindActive</a></div><div class="ttdeci">int virtualFindActive(uint32_t intid) const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l01631">gic_v3_cpu_interface.cc:1631</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca2c03a9ae1d4cd1bbd3c26c49770baeaa"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2c03a9ae1d4cd1bbd3c26c49770baeaa">ArmISA::MISCREG_ICH_ELRSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00860">miscregs.hh:860</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca39551eaec401870c7536fb877bb9690f"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca39551eaec401870c7536fb877bb9690f">ArmISA::MISCREG_ICC_CTLR_EL1_NS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00712">miscregs.hh:712</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caf24c33b9027ea614619b23cc78de8fc7"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf24c33b9027ea614619b23cc78de8fc7">ArmISA::MISCREG_ICC_PMR_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00679">miscregs.hh:679</a></div></div>
<div class="ttc" id="classArmInterruptPin_html_a22f325a191aa564f9747c8eca26d8773"><div class="ttname"><a href="classArmInterruptPin.html#a22f325a191aa564f9747c8eca26d8773">ArmInterruptPin::raise</a></div><div class="ttdeci">virtual void raise()=0</div><div class="ttdoc">Signal an interrupt. </div></div>
<div class="ttc" id="serialize_8hh_html_a821b5f5905353967b548ad54944d553e"><div class="ttname"><a href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a></div><div class="ttdeci">std::ostream CheckpointOut</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00068">serialize.hh:68</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_af53b7cda3f8c84a19c3c1000331faf8f"><div class="ttname"><a href="classGicv3CPUInterface.html#af53b7cda3f8c84a19c3c1000331faf8f">Gicv3CPUInterface::gic</a></div><div class="ttdeci">Gicv3 * gic</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00061">gic_v3_cpu_interface.hh:61</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca7aa0754ad180ae9b27a6970c0ee19c11"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7aa0754ad180ae9b27a6970c0ee19c11">ArmISA::MISCREG_ICH_AP0R1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00849">miscregs.hh:849</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caa39d58577a3df5de2a8c366f82e003ef"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa39d58577a3df5de2a8c366f82e003ef">ArmISA::MISCREG_ICC_MGRPEN1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00838">miscregs.hh:838</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caa4763a9d18fc039d83b96a78f6f87f12"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa4763a9d18fc039d83b96a78f6f87f12">ArmISA::MISCREG_ICC_EOIR0_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00681">miscregs.hh:681</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cabbeb5693a698ad8aaeeb3fae230c850f"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabbeb5693a698ad8aaeeb3fae230c850f">ArmISA::MISCREG_ICH_EISR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00859">miscregs.hh:859</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a45e1aeae0c3f2f652f8671858dc3e4d7"><div class="ttname"><a href="classGicv3CPUInterface.html#a45e1aeae0c3f2f652f8671858dc3e4d7">Gicv3CPUInterface::virtualIsEOISplitMode</a></div><div class="ttdeci">bool virtualIsEOISplitMode() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l01992">gic_v3_cpu_interface.cc:1992</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a8674ef428fd155877a469e9ec8b6de25"><div class="ttname"><a href="classGicv3CPUInterface.html#a8674ef428fd155877a469e9ec8b6de25">Gicv3CPUInterface::Gicv3CPUInterface</a></div><div class="ttdeci">Gicv3CPUInterface(Gicv3 *gic, uint32_t cpu_id)</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l00054">gic_v3_cpu_interface.cc:54</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca0a7720994c0c1e197e8c1430ed32a789"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0a7720994c0c1e197e8c1430ed32a789">ArmISA::MISCREG_ICC_AP0R2_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00686">miscregs.hh:686</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac096a560e0696a8284ea711d7b9accb3"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac096a560e0696a8284ea711d7b9accb3">ArmISA::MISCREG_ICC_MCTLR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00837">miscregs.hh:837</a></div></div>
<div class="ttc" id="classGicv3_html_adb314d0721001557d7ef39f78ab26050"><div class="ttname"><a href="classGicv3.html#adb314d0721001557d7ef39f78ab26050">Gicv3::postInt</a></div><div class="ttdeci">void postInt(uint32_t cpu, ArmISA::InterruptTypes int_type)</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3_8cc_source.html#l00207">gic_v3.cc:207</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca8a40603a460899e67fae313f4009d2bc"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8a40603a460899e67fae313f4009d2bc">ArmISA::MISCREG_ICC_DIR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00825">miscregs.hh:825</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca87c2a4830e862250de0edc6fc86f504c"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca87c2a4830e862250de0edc6fc86f504c">ArmISA::MISCREG_ICC_DIR_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00700">miscregs.hh:700</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ab59629814231c77637a3c04a74c2100d"><div class="ttname"><a href="classGicv3CPUInterface.html#ab59629814231c77637a3c04a74c2100d">Gicv3CPUInterface::intSignalType</a></div><div class="ttdeci">ArmISA::InterruptTypes intSignalType(Gicv3::GroupId group) const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02220">gic_v3_cpu_interface.cc:2220</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca15368abdb247cacb0f9da09c2cb9d4d5"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca15368abdb247cacb0f9da09c2cb9d4d5">ArmISA::MISCREG_ICC_SGI0R</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00842">miscregs.hh:842</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca8b47a54182d0101ed78f110859fdd6c5"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8b47a54182d0101ed78f110859fdd6c5">ArmISA::MISCREG_ICC_AP0R3_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00687">miscregs.hh:687</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caabb1dd42a252f26cd27289fec0383746"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caabb1dd42a252f26cd27289fec0383746">ArmISA::MISCREG_ICV_DIR_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00779">miscregs.hh:779</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_aefe793f4ff799ae3f0112882d048b4b8"><div class="ttname"><a href="classGicv3CPUInterface.html#aefe793f4ff799ae3f0112882d048b4b8">Gicv3CPUInterface::dropPriority</a></div><div class="ttdeci">void dropPriority(Gicv3::GroupId group)</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l01709">gic_v3_cpu_interface.cc:1709</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a519264fbcf8a5ef12e417125f111ab2c"><div class="ttname"><a href="namespaceArmISA.html#a519264fbcf8a5ef12e417125f111ab2c">ArmISA::gic</a></div><div class="ttdeci">Bitfield&lt; 27, 24 &gt; gic</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00173">miscregs_types.hh:173</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a7b022fedba1e7416860e601b26a852e7"><div class="ttname"><a href="classGicv3CPUInterface.html#a7b022fedba1e7416860e601b26a852e7">Gicv3CPUInterface::hppviCanPreempt</a></div><div class="ttdeci">bool hppviCanPreempt(int lrIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02151">gic_v3_cpu_interface.cc:2151</a></div></div>
<div class="ttc" id="classGicv3Distributor_html_a263786d84c85cce68db482ddec81512d"><div class="ttname"><a href="classGicv3Distributor.html#a263786d84c85cce68db482ddec81512d">Gicv3Distributor::update</a></div><div class="ttdeci">void update()</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__distributor_8cc_source.html#l01062">gic_v3_distributor.cc:1062</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a7741831db784644d94b3797bbbfc884c"><div class="ttname"><a href="classGicv3CPUInterface.html#a7741831db784644d94b3797bbbfc884c">Gicv3CPUInterface::haveEL</a></div><div class="ttdeci">bool haveEL(ArmISA::ExceptionLevel el) const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02362">gic_v3_cpu_interface.cc:2362</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cacb61059addf4422bd8083f71772380c2"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacb61059addf4422bd8083f71772380c2">ArmISA::MISCREG_ICC_AP0R0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00801">miscregs.hh:801</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cae5447c228e83e8c42dde91e5f43be6fe"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae5447c228e83e8c42dde91e5f43be6fe">ArmISA::MISCREG_ICV_EOIR1_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00785">miscregs.hh:785</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5"><div class="ttname"><a href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">ArmISA::EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00587">types.hh:587</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac7c98e9d9418d80ff614763dd5086b83"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac7c98e9d9418d80ff614763dd5086b83">ArmISA::MISCREG_ICC_IAR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00831">miscregs.hh:831</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_ab8e1cac281cd121039f1d5d7f72a14bb"><div class="ttname"><a href="classGicv3CPUInterface.html#ab8e1cac281cd121039f1d5d7f72a14bb">Gicv3CPUInterface::maintenanceInterruptStatus</a></div><div class="ttdeci">ICH_MISR_EL2 maintenanceInterruptStatus() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02447">gic_v3_cpu_interface.cc:2447</a></div></div>
<div class="ttc" id="gic__v3_8hh_html"><div class="ttname"><a href="gic__v3_8hh.html">gic_v3.hh</a></div></div>
<div class="ttc" id="structGicv3CPUInterface_1_1hppi__t_html_a7e37b9e6621c022eb4de17c05d5d2c29"><div class="ttname"><a href="structGicv3CPUInterface_1_1hppi__t.html#a7e37b9e6621c022eb4de17c05d5d2c29">Gicv3CPUInterface::hppi_t::intid</a></div><div class="ttdeci">uint32_t intid</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00157">gic_v3_cpu_interface.hh:157</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a18462dc257130bc048745cdc2af8ed5f"><div class="ttname"><a href="classGicv3CPUInterface.html#a18462dc257130bc048745cdc2af8ed5f">Gicv3CPUInterface::maintenanceInterrupt</a></div><div class="ttdeci">ArmInterruptPin * maintenanceInterrupt</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00066">gic_v3_cpu_interface.hh:66</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a35e150de070446181b9af5defbc1c44e"><div class="ttname"><a href="classGicv3CPUInterface.html#a35e150de070446181b9af5defbc1c44e">Gicv3CPUInterface::hppiCanPreempt</a></div><div class="ttdeci">bool hppiCanPreempt()</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02250">gic_v3_cpu_interface.cc:2250</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac96db49da189f075fd8429c59091cbee"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac96db49da189f075fd8429c59091cbee">ArmISA::MISCREG_ICC_IGRPEN0_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00717">miscregs.hh:717</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca9f598b2acd72be911d2d7665c6fc28b7"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9f598b2acd72be911d2d7665c6fc28b7">ArmISA::MISCREG_ICC_IAR1_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00705">miscregs.hh:705</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac55582e3f282170f2c0836d3937e51e3"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac55582e3f282170f2c0836d3937e51e3">ArmISA::MISCREG_ICC_AP0R3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00804">miscregs.hh:804</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a3af4324438ec9965f184089ef7d3666c"><div class="ttname"><a href="classGicv3CPUInterface.html#a3af4324438ec9965f184089ef7d3666c">Gicv3CPUInterface::generateSGI</a></div><div class="ttdeci">EndBitUnion(ICV_CTLR_EL1) protected void generateSGI(RegVal val, Gicv3::GroupId group)</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l01768">gic_v3_cpu_interface.cc:1768</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811">ArmISA::MODE_USER</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00600">types.hh:600</a></div></div>
<div class="ttc" id="logging_8hh_html_a8224a361dddd2ad59b411982e5ea746f"><div class="ttname"><a href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a></div><div class="ttdeci">#define warn(...)</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00212">logging.hh:212</a></div></div>
<div class="ttc" id="classGicv3Redistributor_html_aeabdcee3ba884f0de7d115981a598bbb"><div class="ttname"><a href="classGicv3Redistributor.html#aeabdcee3ba884f0de7d115981a598bbb">Gicv3Redistributor::getAffinity</a></div><div class="ttdeci">uint32_t getAffinity() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__redistributor_8cc_source.html#l00981">gic_v3_redistributor.cc:981</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca94036d32e13456b3051cef01f5bec7e4"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca94036d32e13456b3051cef01f5bec7e4">ArmISA::MISCREG_ICC_AP1R0_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00688">miscregs.hh:688</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cae481d6903ff005d75618595e07c0cd91"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae481d6903ff005d75618595e07c0cd91">ArmISA::MISCREG_ICC_MSRE</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00839">miscregs.hh:839</a></div></div>
<div class="ttc" id="classGicv3Redistributor_html_ab55389c7b5b4d9bd01464aa648e40794"><div class="ttname"><a href="classGicv3Redistributor.html#ab55389c7b5b4d9bd01464aa648e40794">Gicv3Redistributor::getIntGroup</a></div><div class="ttdeci">Gicv3::GroupId getIntGroup(int int_id) const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__redistributor_8cc_source.html#l00942">gic_v3_redistributor.cc:942</a></div></div>
<div class="ttc" id="classGicv3_html_afe5a1905331e42a3f2fa2592a11ecc97af8685a9f26da2b428280288f9b85c96a"><div class="ttname"><a href="classGicv3.html#afe5a1905331e42a3f2fa2592a11ecc97af8685a9f26da2b428280288f9b85c96a">Gicv3::INT_PENDING</a></div><div class="ttdef"><b>Definition:</b> <a href="gic__v3_8hh_source.html#l00085">gic_v3.hh:85</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a6c13895415ee2c0bacde61e6ec35f340"><div class="ttname"><a href="classGicv3CPUInterface.html#a6c13895415ee2c0bacde61e6ec35f340">Gicv3CPUInterface::setBankedMiscReg</a></div><div class="ttdeci">void setBankedMiscReg(MiscRegIndex misc_reg, RegVal val) const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l01624">gic_v3_cpu_interface.cc:1624</a></div></div>
<div class="ttc" id="classGicv3Redistributor_html"><div class="ttname"><a href="classGicv3Redistributor.html">Gicv3Redistributor</a></div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__redistributor_8hh_source.html#l00054">gic_v3_redistributor.hh:54</a></div></div>
<div class="ttc" id="namespaceArmISA_html_abb263f4ec2a2852ac26b5c33c6f5897b"><div class="ttname"><a href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">ArmISA::inSecureState</a></div><div class="ttdeci">bool inSecureState(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00205">utility.cc:205</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0">ArmISA::MODE_MON</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00604">types.hh:604</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_abfc774002b7b3e1e8ef3f27dbc9e0ab2"><div class="ttname"><a href="classGicv3CPUInterface.html#abfc774002b7b3e1e8ef3f27dbc9e0ab2">Gicv3CPUInterface::getHPPIR0</a></div><div class="ttdeci">uint32_t getHPPIR0() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l01648">gic_v3_cpu_interface.cc:1648</a></div></div>
<div class="ttc" id="bitfield_8hh_html_a037aa50d964c15b87b49ca219fd62d85"><div class="ttname"><a href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a></div><div class="ttdeci">T bits(T val, int first, int last)</div><div class="ttdoc">Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; and right justify it...</div><div class="ttdef"><b>Definition:</b> <a href="bitfield_8hh_source.html#l00072">bitfield.hh:72</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4">ArmISA::MISCREG_SCR_EL3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00479">miscregs.hh:479</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cacd54b8977b8d62c8376c92711b72c231"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacd54b8977b8d62c8376c92711b72c231">ArmISA::MISCREG_ICC_CTLR_EL1_S</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00713">miscregs.hh:713</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cadcb9d4ae465eafd88806a6b894aa3bf8"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadcb9d4ae465eafd88806a6b894aa3bf8">ArmISA::MISCREG_ICV_HPPIR0_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00761">miscregs.hh:761</a></div></div>
<div class="ttc" id="classBaseGic_html_ae855f9f117eef9b645e8df64c655598b"><div class="ttname"><a href="classBaseGic.html#ae855f9f117eef9b645e8df64c655598b">BaseGic::getSystem</a></div><div class="ttdeci">ArmSystem * getSystem() const</div><div class="ttdef"><b>Definition:</b> <a href="base__gic_8hh_source.html#l00106">base_gic.hh:106</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cab8c3568196a941ebb8b286fc83abfead"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab8c3568196a941ebb8b286fc83abfead">ArmISA::MISCREG_ICC_HSRE</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00830">miscregs.hh:830</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a650bf35bec296bc6022d30ed5756bf2c"><div class="ttname"><a href="classGicv3CPUInterface.html#a650bf35bec296bc6022d30ed5756bf2c">Gicv3CPUInterface::Enable</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; Enable</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00106">gic_v3_cpu_interface.hh:106</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cad57f685f5b3ddf9fdb311dc42219bb6b"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad57f685f5b3ddf9fdb311dc42219bb6b">ArmISA::MISCREG_ICC_AP1R2_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00694">miscregs.hh:694</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cad1fde8d70184ea1f0423eea69fbb6e09"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad1fde8d70184ea1f0423eea69fbb6e09">ArmISA::MISCREG_ICH_AP0R0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00848">miscregs.hh:848</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a4bad5cc5c9b261061b70f032741fb163"><div class="ttname"><a href="namespaceArmISA.html#a4bad5cc5c9b261061b70f032741fb163">ArmISA::rs</a></div><div class="ttdeci">Bitfield&lt; 9, 8 &gt; rs</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00351">miscregs_types.hh:351</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a596eb2084956e53d405e211beafd400f"><div class="ttname"><a href="classGicv3CPUInterface.html#a596eb2084956e53d405e211beafd400f">Gicv3CPUInterface::ICH_LR_EL2_STATE_ACTIVE_PENDING</a></div><div class="ttdeci">static const uint64_t ICH_LR_EL2_STATE_ACTIVE_PENDING</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00232">gic_v3_cpu_interface.hh:232</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">ArmISA::MISCREG_CPSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00058">miscregs.hh:58</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca89cf4b757dcc31564106ec738effa5f7"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca89cf4b757dcc31564106ec738effa5f7">ArmISA::MISCREG_ICH_AP1R1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00853">miscregs.hh:853</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca740fa095ed6375464a921bc3e1198424"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca740fa095ed6375464a921bc3e1198424">ArmISA::MISCREG_ICH_HCR_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00735">miscregs.hh:735</a></div></div>
<div class="ttc" id="serialize_8hh_html_a27de7db0b923252a717d9f15a7efd019"><div class="ttname"><a href="serialize_8hh.html#a27de7db0b923252a717d9f15a7efd019">SERIALIZE_ENUM</a></div><div class="ttdeci">#define SERIALIZE_ENUM(scalar)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00649">serialize.hh:649</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a1dd02376798111c4f761a3606af35396"><div class="ttname"><a href="classGicv3CPUInterface.html#a1dd02376798111c4f761a3606af35396">Gicv3CPUInterface::virtualDeactivateIRQ</a></div><div class="ttdeci">void virtualDeactivateIRQ(int lrIdx)</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l01893">gic_v3_cpu_interface.cc:1893</a></div></div>
<div class="ttc" id="structGicv3CPUInterface_1_1hppi__t_html_a116c91aa471a7b78f3ddf9bb5ebd4b73"><div class="ttname"><a href="structGicv3CPUInterface_1_1hppi__t.html#a116c91aa471a7b78f3ddf9bb5ebd4b73">Gicv3CPUInterface::hppi_t::prio</a></div><div class="ttdeci">uint8_t prio</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00158">gic_v3_cpu_interface.hh:158</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a793b0d41533b7df2994dc73de1011868"><div class="ttname"><a href="classGicv3CPUInterface.html#a793b0d41533b7df2994dc73de1011868">Gicv3CPUInterface::redistributor</a></div><div class="ttdeci">Gicv3Redistributor * redistributor</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00062">gic_v3_cpu_interface.hh:62</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca27c9f066df04eb10cf842ccc051c3816"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca27c9f066df04eb10cf842ccc051c3816">ArmISA::MISCREG_ICC_IGRPEN1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00834">miscregs.hh:834</a></div></div>
<div class="ttc" id="classGicv3Redistributor_html_ada00c2dd926d3bf0b1ea7e8133134abe"><div class="ttname"><a href="classGicv3Redistributor.html#ada00c2dd926d3bf0b1ea7e8133134abe">Gicv3Redistributor::sendSGI</a></div><div class="ttdeci">void sendSGI(uint32_t int_id, Gicv3::GroupId group, bool ns)</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__redistributor_8cc_source.html#l00716">gic_v3_redistributor.cc:716</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a2e9f04d97d7201132a73a92b29b12978"><div class="ttname"><a href="classGicv3CPUInterface.html#a2e9f04d97d7201132a73a92b29b12978">Gicv3CPUInterface::virtualUpdate</a></div><div class="ttdeci">void virtualUpdate()</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02061">gic_v3_cpu_interface.cc:2061</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a06956821c6598c984fe6b37ea9f1e475"><div class="ttname"><a href="classGicv3CPUInterface.html#a06956821c6598c984fe6b37ea9f1e475">Gicv3CPUInterface::isEL3OrMon</a></div><div class="ttdeci">bool isEL3OrMon() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l02396">gic_v3_cpu_interface.cc:2396</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_aefdd1bb4c308967411b7621fb8d9acf2"><div class="ttname"><a href="classGicv3CPUInterface.html#aefdd1bb4c308967411b7621fb8d9acf2">Gicv3CPUInterface::isEOISplitMode</a></div><div class="ttdeci">bool isEOISplitMode() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8cc_source.html#l01975">gic_v3_cpu_interface.cc:1975</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca7765bf47ca853dc33c65ed98baeb8ab0"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7765bf47ca853dc33c65ed98baeb8ab0">ArmISA::MISCREG_ICH_LR15</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00877">miscregs.hh:877</a></div></div>
<div class="ttc" id="classGicv3CPUInterface_html_a1d21a4602d09665e1c7bb1051e854d03"><div class="ttname"><a href="classGicv3CPUInterface.html#a1d21a4602d09665e1c7bb1051e854d03">Gicv3CPUInterface::cpuId</a></div><div class="ttdeci">uint32_t cpuId</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__cpu__interface_8hh_source.html#l00064">gic_v3_cpu_interface.hh:64</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cae8f594213fb0d2cadb2621c28b3d4698"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae8f594213fb0d2cadb2621c28b3d4698">ArmISA::MISCREG_ICC_IGRPEN1_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00718">miscregs.hh:718</a></div></div>
<div class="ttc" id="classGicv3Distributor_html_a5e5bbf947d25040a10b86d7d6e3eaac1"><div class="ttname"><a href="classGicv3Distributor.html#a5e5bbf947d25040a10b86d7d6e3eaac1">Gicv3Distributor::deactivateIRQ</a></div><div class="ttdeci">void deactivateIRQ(uint32_t int_id)</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3__distributor_8cc_source.html#l01150">gic_v3_distributor.cc:1150</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5944639e8d6a3ef3fd6a51234896148aabcbcef9d4e51912d719e90e374f057cc"><div class="ttname"><a href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aabcbcef9d4e51912d719e90e374f057cc">ArmISA::INT_VIRT_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa__traits_8hh_source.html#l00112">isa_traits.hh:112</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caa6864f438e4d753aae8738bc2dbc2aaf"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa6864f438e4d753aae8738bc2dbc2aaf">ArmISA::MISCREG_ICV_BPR0_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00762">miscregs.hh:762</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca2054ed035d501de2ffe1e3d6b94972c0"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2054ed035d501de2ffe1e3d6b94972c0">ArmISA::MISCREG_ICC_ASGI1R_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00703">miscregs.hh:703</a></div></div>
<div class="ttc" id="classGicv3_html_a1db940c0baaf75548318d0c3bc99422d"><div class="ttname"><a href="classGicv3.html#a1db940c0baaf75548318d0c3bc99422d">Gicv3::INTID_SECURE</a></div><div class="ttdeci">static const int INTID_SECURE</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3_8hh_source.html#l00073">gic_v3.hh:73</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">ArmISA::MODE_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00606">types.hh:606</a></div></div>
<div class="ttc" id="classGicv3_html_a4553e81f69791abcaf33c6ea19f46a5e"><div class="ttname"><a href="classGicv3.html#a4553e81f69791abcaf33c6ea19f46a5e">Gicv3::getDistributor</a></div><div class="ttdeci">Gicv3Distributor * getDistributor() const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3_8hh_source.html#l00143">gic_v3.hh:143</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:08 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
