$date
	Sun Oct 23 06:49:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#842702
b10011 &
b10011 %
1$
b10011 !
1"
#842703
0"
#842706
b111010 &
b111010 %
#842710
b11101 &
b11101 %
#842714
b1011000 &
b1011000 %
#842718
b101100 &
b101100 %
#842722
b10110 &
b10110 %
#842726
b1011 &
b1011 %
#842730
b100010 &
b100010 %
#842734
b10001 &
b10001 %
#842738
b110100 &
b110100 %
#842742
b11010 &
b11010 %
#842746
b1101 &
b1101 %
#842750
b101000 &
b101000 %
#842754
b10100 &
b10100 %
#842758
b1010 &
b1010 %
#842762
b101 &
b101 %
#842766
b10000 &
b10000 %
#842770
b1000 &
b1000 %
#842774
b100 &
b100 %
#842778
b10 &
b10 %
#842782
b1 &
1#
b1 %
#842786
b0 &
b0 %
0#
0$
#1819686
b11010 &
b11010 %
1$
b11010 !
1"
#1819687
0"
#1819690
b1101 &
b1101 %
#1819694
b101000 &
b101000 %
#1819698
b10100 &
b10100 %
#1819702
b1010 &
b1010 %
#1819706
b101 &
b101 %
#1819710
b10000 &
b10000 %
#1819714
b1000 &
b1000 %
#1819718
b100 &
b100 %
#1819722
b10 &
b10 %
#1819726
b1 &
1#
b1 %
#1819730
b0 &
b0 %
0#
0$
#2784237
b101 !
1"
#2784238
b101 &
b101 %
1$
#2784239
0"
#2784242
b10000 &
b10000 %
#2784246
b1000 &
b1000 %
#2784250
b100 &
b100 %
#2784254
b10 &
b10 %
#2784258
b1 &
b1 %
1#
#2784262
b0 &
0#
b0 %
0$
#4500012
