Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,11
design__inferred_latch__count,0
design__instance__count,26191
design__instance__area,163245
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,24
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,984
design__max_cap_violation__count__corner:nom_tt_025C_1v80,48
power__internal__total,0.001068288809619844
power__switching__total,0.0004888998810201883
power__leakage__total,1.6452602835670405E-7
power__total,0.0015573531854897738
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.39820334268178154
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.39173285168896566
timing__hold__ws__corner:nom_tt_025C_1v80,0.3110771728258696
timing__setup__ws__corner:nom_tt_025C_1v80,76.46507288225784
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.311077
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,85.345062
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,657
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,984
design__max_cap_violation__count__corner:nom_ss_100C_1v60,50
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.5106089029452996
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.49843242055604636
timing__hold__ws__corner:nom_ss_100C_1v60,0.9027121528013314
timing__setup__ws__corner:nom_ss_100C_1v60,70.57845352367589
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.902712
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,70.578453
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,6
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,984
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,44
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.3591896604038614
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.35481604769695885
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11304923983582466
timing__setup__ws__corner:nom_ff_n40C_1v95,77.61861773010678
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.113049
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,90.820396
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,774
design__max_fanout_violation__count,984
design__max_cap_violation__count,92
clock__skew__worst_hold,-0.34854090045085045
clock__skew__worst_setup,0.3439670035046411
timing__hold__ws,0.11102485911546975
timing__setup__ws,69.74252839312199
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.111025
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,69.742531
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 800.0 300.0
design__core__bbox,5.52 10.88 794.42 288.32
flow__warnings__count,1
flow__errors__count,0
design__io,177
design__die__area,240000
design__core__area,218872
design__instance__count__stdcell,26191
design__instance__area__stdcell,163245
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.745847
design__instance__utilization__stdcell,0.745847
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,175
design__io__hpwl,13465328
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,513455
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1533
antenna__violating__nets,3
antenna__violating__pins,3
route__antenna_violation__count,3
route__net,11455
route__net__special,2
route__drc_errors__iter:1,15801
route__wirelength__iter:1,668765
route__drc_errors__iter:2,6717
route__wirelength__iter:2,663223
route__drc_errors__iter:3,5746
route__wirelength__iter:3,661206
route__drc_errors__iter:4,751
route__wirelength__iter:4,660617
route__drc_errors__iter:5,89
route__wirelength__iter:5,660547
route__drc_errors__iter:6,54
route__wirelength__iter:6,660528
route__drc_errors__iter:7,0
route__wirelength__iter:7,660501
route__drc_errors,0
route__wirelength,660501
route__vias,119844
route__vias__singlecut,119844
route__vias__multicut,0
design__disconnected_pin__count,30
design__critical_disconnected_pin__count,0
route__wirelength__max,1131.63
timing__unannotated_net__count__corner:nom_tt_025C_1v80,153
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,153
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,153
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,12
design__max_fanout_violation__count__corner:min_tt_025C_1v80,984
design__max_cap_violation__count__corner:min_tt_025C_1v80,17
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.38620327473613053
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.3795000809907719
timing__hold__ws__corner:min_tt_025C_1v80,0.3076253783223841
timing__setup__ws__corner:min_tt_025C_1v80,76.57555517536584
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.307625
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,85.847794
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,153
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,420
design__max_fanout_violation__count__corner:min_ss_100C_1v60,984
design__max_cap_violation__count__corner:min_ss_100C_1v60,19
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.4894944588212162
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.47742544602378606
timing__hold__ws__corner:min_ss_100C_1v60,0.8942324911440283
timing__setup__ws__corner:min_ss_100C_1v60,71.5204697931066
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.894233
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,71.520470
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,153
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,984
design__max_cap_violation__count__corner:min_ff_n40C_1v95,15
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.34854090045085045
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.3439670035046411
timing__hold__ws__corner:min_ff_n40C_1v95,0.11102485911546975
timing__setup__ws__corner:min_ff_n40C_1v95,77.69303997835509
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.111025
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,91.160408
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,153
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,36
design__max_fanout_violation__count__corner:max_tt_025C_1v80,984
design__max_cap_violation__count__corner:max_tt_025C_1v80,90
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.4159781248310379
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.4108453415984259
timing__hold__ws__corner:max_tt_025C_1v80,0.3142906024392267
timing__setup__ws__corner:max_tt_025C_1v80,76.38560578044296
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.314291
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,84.887764
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,153
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,774
design__max_fanout_violation__count__corner:max_ss_100C_1v60,984
design__max_cap_violation__count__corner:max_ss_100C_1v60,92
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.5385592124699365
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.5278060360385065
timing__hold__ws__corner:max_ss_100C_1v60,0.9114562695905797
timing__setup__ws__corner:max_ss_100C_1v60,69.74252839312199
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.911456
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,69.742531
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,153
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,12
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,984
design__max_cap_violation__count__corner:max_ff_n40C_1v95,89
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.3708250200756084
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.3678159825268655
timing__hold__ws__corner:max_ff_n40C_1v95,0.11505208222889268
timing__setup__ws__corner:max_ff_n40C_1v95,77.56147588168086
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.115052
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,90.511024
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,153
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,153
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.7999
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000097912
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000982692
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000137397
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000982692
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001340000000000000045241588253475129022262990474700927734375
ir__drop__worst,0.0000978999999999999944051698452796017591026611626148223876953125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
