<?xml version="1.0" ?>
<boardio>
  <ResourceList name="BoardIO">
    <ResourceList name="IO Socket">
      <IOResource name="IO Socket.IO Ready" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
        <VHDLName>xIoModuleReady</VHDLName>
        <RequiredClockDomain>Top Level Clock To Clip</RequiredClockDomain>
        <UseInSingleCycleTimedLoop>Allowed</UseInSingleCycleTimedLoop>
      </IOResource>
      <IOResource name="IO Socket.IO Error" prototype="#{document-root}/Stock/i32DigitalInputZeroDefaultSyncRegisters">
        <VHDLName>xIoModuleErrorCode</VHDLName>
        <RequiredClockDomain>Top Level Clock To Clip</RequiredClockDomain>
        <UseInSingleCycleTimedLoop>Allowed</UseInSingleCycleTimedLoop>
      </IOResource>
      <IOResource name="IO Socket.DIO Out" prototype="#{document-root}/Stock/u8DigitalOutputWithoutReadback">
        <VHDLName>aDioOut</VHDLName>
        <UseInSingleCycleTimedLoop>Allowed</UseInSingleCycleTimedLoop>
      </IOResource>
      <IOResource name="IO Socket.DIO In" prototype="#{document-root}/Stock/u8DigitalInputZeroDefaultSyncRegisters">
        <VHDLName>aDioIn</VHDLName>
        <UseInSingleCycleTimedLoop>Allowed</UseInSingleCycleTimedLoop>
      </IOResource>
      <ResourceList name="Port0">
        <IOResource name="IO Socket.Port0.PmaInit" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadback">
          <VHDLName>aPort0PmaInit</VHDLName>
          <UseInSingleCycleTimedLoop>Allowed</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port0.ResetPb" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadback">
          <VHDLName>aPort0ResetPb</VHDLName>
          <UseInSingleCycleTimedLoop>Allowed</UseInSingleCycleTimedLoop>
        </IOResource>
        <ResourceList name="Tx">
          <IOResource name="IO Socket.Port0.Tx.TData0" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort0AxiTxTData0</VHDLName>
            <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.Tx.TData1" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort0AxiTxTData1</VHDLName>
            <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.Tx.TData2" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort0AxiTxTData2</VHDLName>
            <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.Tx.TData3" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort0AxiTxTData3</VHDLName>
            <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.Tx.TKeep" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort0AxiTxTKeep</VHDLName>
            <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.Tx.TLast" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort0AxiTxTLast</VHDLName>
            <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.Tx.TValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort0AxiTxTValid</VHDLName>
            <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.Tx.TReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort0AxiTxTReady</VHDLName>
            <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="Rx">
          <IOResource name="IO Socket.Port0.Rx.TData0" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort0AxiRxTData0</VHDLName>
            <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.Rx.TData1" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort0AxiRxTData1</VHDLName>
            <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.Rx.TData2" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort0AxiRxTData2</VHDLName>
            <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.Rx.TData3" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort0AxiRxTData3</VHDLName>
            <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.Rx.TKeep" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort0AxiRxTKeep</VHDLName>
            <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.Rx.TLast" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort0AxiRxTLast</VHDLName>
            <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.Rx.TValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort0AxiRxTValid</VHDLName>
            <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="Nfc">
          <IOResource name="IO Socket.Port0.Nfc.TValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort0AxiNfcTValid</VHDLName>
            <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.Nfc.TData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort0AxiNfcTData</VHDLName>
            <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.Nfc.TReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort0AxiNfcTReady</VHDLName>
            <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <IOResource name="IO Socket.Port0.HardError" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort0HardError</VHDLName>
          <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port0.SoftError" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort0SoftError</VHDLName>
          <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port0.LaneUp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
          <VHDLName>uPort0LaneUp</VHDLName>
          <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port0.ChannelUp" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort0ChannelUp</VHDLName>
          <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port0.SysResetOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort0SysResetOut</VHDLName>
          <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port0.MmcmNotLockOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort0MmcmNotLockOut</VHDLName>
          <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port0.CrcPassFail_n" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort0CrcPassFail_n</VHDLName>
          <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port0.CrcValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort0CrcValid</VHDLName>
          <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port0.LinkResetOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>iPort0LinkResetOut</VHDLName>
          <RequiredClockDomain>InitClk</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <ResourceList name="CtrlAxi">
          <IOResource name="IO Socket.Port0.CtrlAxi.AWAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz0CtrlAxiAWAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.CtrlAxi.AWValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz0CtrlAxiAWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.CtrlAxi.AWReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz0CtrlAxiAWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.CtrlAxi.WData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz0CtrlAxiWData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.CtrlAxi.WStrb" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
            <VHDLName>sGtwiz0CtrlAxiWStrb</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.CtrlAxi.WValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz0CtrlAxiWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.CtrlAxi.WReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz0CtrlAxiWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.CtrlAxi.BResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz0CtrlAxiBResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.CtrlAxi.BValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz0CtrlAxiBValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.CtrlAxi.BReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz0CtrlAxiBReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.CtrlAxi.ARAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz0CtrlAxiARAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.CtrlAxi.ARValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz0CtrlAxiARValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.CtrlAxi.ARReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz0CtrlAxiARReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.CtrlAxi.RData" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz0CtrlAxiRData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.CtrlAxi.RResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz0CtrlAxiRResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.CtrlAxi.RValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz0CtrlAxiRValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.CtrlAxi.RReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz0CtrlAxiRReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="DrpChAxi">
          <IOResource name="IO Socket.Port0.DrpChAxi.AWAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz0DrpChAxiAWAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.DrpChAxi.AWValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz0DrpChAxiAWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.DrpChAxi.AWReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz0DrpChAxiAWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.DrpChAxi.WData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz0DrpChAxiWData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.DrpChAxi.WStrb" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
            <VHDLName>sGtwiz0DrpChAxiWStrb</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.DrpChAxi.WValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz0DrpChAxiWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.DrpChAxi.WReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz0DrpChAxiWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.DrpChAxi.BResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz0DrpChAxiBResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.DrpChAxi.BValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz0DrpChAxiBValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.DrpChAxi.BReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz0DrpChAxiBReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.DrpChAxi.ARAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz0DrpChAxiARAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.DrpChAxi.ARValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz0DrpChAxiARValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.DrpChAxi.ARReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz0DrpChAxiARReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.DrpChAxi.RData" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz0DrpChAxiRData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.DrpChAxi.RResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz0DrpChAxiRResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.DrpChAxi.RValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz0DrpChAxiRValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port0.DrpChAxi.RReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz0DrpChAxiRReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
      </ResourceList>
      <ResourceList name="Port1">
        <IOResource name="IO Socket.Port1.PmaInit" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadback">
          <VHDLName>aPort1PmaInit</VHDLName>
          <UseInSingleCycleTimedLoop>Allowed</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port1.ResetPb" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadback">
          <VHDLName>aPort1ResetPb</VHDLName>
          <UseInSingleCycleTimedLoop>Allowed</UseInSingleCycleTimedLoop>
        </IOResource>
        <ResourceList name="Tx">
          <IOResource name="IO Socket.Port1.Tx.TData0" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort1AxiTxTData0</VHDLName>
            <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.Tx.TData1" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort1AxiTxTData1</VHDLName>
            <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.Tx.TData2" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort1AxiTxTData2</VHDLName>
            <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.Tx.TData3" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort1AxiTxTData3</VHDLName>
            <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.Tx.TKeep" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort1AxiTxTKeep</VHDLName>
            <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.Tx.TLast" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort1AxiTxTLast</VHDLName>
            <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.Tx.TValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort1AxiTxTValid</VHDLName>
            <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.Tx.TReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort1AxiTxTReady</VHDLName>
            <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="Rx">
          <IOResource name="IO Socket.Port1.Rx.TData0" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort1AxiRxTData0</VHDLName>
            <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.Rx.TData1" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort1AxiRxTData1</VHDLName>
            <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.Rx.TData2" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort1AxiRxTData2</VHDLName>
            <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.Rx.TData3" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort1AxiRxTData3</VHDLName>
            <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.Rx.TKeep" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort1AxiRxTKeep</VHDLName>
            <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.Rx.TLast" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort1AxiRxTLast</VHDLName>
            <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.Rx.TValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort1AxiRxTValid</VHDLName>
            <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="Nfc">
          <IOResource name="IO Socket.Port1.Nfc.TValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort1AxiNfcTValid</VHDLName>
            <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.Nfc.TData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort1AxiNfcTData</VHDLName>
            <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.Nfc.TReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort1AxiNfcTReady</VHDLName>
            <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <IOResource name="IO Socket.Port1.HardError" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort1HardError</VHDLName>
          <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port1.SoftError" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort1SoftError</VHDLName>
          <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port1.LaneUp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
          <VHDLName>uPort1LaneUp</VHDLName>
          <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port1.ChannelUp" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort1ChannelUp</VHDLName>
          <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port1.SysResetOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort1SysResetOut</VHDLName>
          <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port1.MmcmNotLockOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort1MmcmNotLockOut</VHDLName>
          <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port1.CrcPassFail_n" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort1CrcPassFail_n</VHDLName>
          <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port1.CrcValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort1CrcValid</VHDLName>
          <RequiredClockDomain>Port1 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port1.LinkResetOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>iPort1LinkResetOut</VHDLName>
          <RequiredClockDomain>InitClk</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <ResourceList name="CtrlAxi">
          <IOResource name="IO Socket.Port1.CtrlAxi.AWAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz1CtrlAxiAWAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.CtrlAxi.AWValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz1CtrlAxiAWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.CtrlAxi.AWReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz1CtrlAxiAWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.CtrlAxi.WData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz1CtrlAxiWData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.CtrlAxi.WStrb" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
            <VHDLName>sGtwiz1CtrlAxiWStrb</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.CtrlAxi.WValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz1CtrlAxiWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.CtrlAxi.WReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz1CtrlAxiWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.CtrlAxi.BResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz1CtrlAxiBResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.CtrlAxi.BValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz1CtrlAxiBValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.CtrlAxi.BReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz1CtrlAxiBReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.CtrlAxi.ARAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz1CtrlAxiARAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.CtrlAxi.ARValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz1CtrlAxiARValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.CtrlAxi.ARReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz1CtrlAxiARReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.CtrlAxi.RData" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz1CtrlAxiRData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.CtrlAxi.RResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz1CtrlAxiRResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.CtrlAxi.RValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz1CtrlAxiRValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.CtrlAxi.RReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz1CtrlAxiRReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="DrpChAxi">
          <IOResource name="IO Socket.Port1.DrpChAxi.AWAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz1DrpChAxiAWAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.DrpChAxi.AWValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz1DrpChAxiAWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.DrpChAxi.AWReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz1DrpChAxiAWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.DrpChAxi.WData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz1DrpChAxiWData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.DrpChAxi.WStrb" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
            <VHDLName>sGtwiz1DrpChAxiWStrb</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.DrpChAxi.WValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz1DrpChAxiWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.DrpChAxi.WReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz1DrpChAxiWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.DrpChAxi.BResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz1DrpChAxiBResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.DrpChAxi.BValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz1DrpChAxiBValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.DrpChAxi.BReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz1DrpChAxiBReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.DrpChAxi.ARAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz1DrpChAxiARAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.DrpChAxi.ARValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz1DrpChAxiARValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.DrpChAxi.ARReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz1DrpChAxiARReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.DrpChAxi.RData" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz1DrpChAxiRData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.DrpChAxi.RResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz1DrpChAxiRResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.DrpChAxi.RValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz1DrpChAxiRValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port1.DrpChAxi.RReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz1DrpChAxiRReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
      </ResourceList>
      <ResourceList name="Port2">
        <IOResource name="IO Socket.Port2.PmaInit" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadback">
          <VHDLName>aPort2PmaInit</VHDLName>
          <UseInSingleCycleTimedLoop>Allowed</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port2.ResetPb" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadback">
          <VHDLName>aPort2ResetPb</VHDLName>
          <UseInSingleCycleTimedLoop>Allowed</UseInSingleCycleTimedLoop>
        </IOResource>
        <ResourceList name="Tx">
          <IOResource name="IO Socket.Port2.Tx.TData0" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort2AxiTxTData0</VHDLName>
            <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.Tx.TData1" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort2AxiTxTData1</VHDLName>
            <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.Tx.TData2" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort2AxiTxTData2</VHDLName>
            <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.Tx.TData3" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort2AxiTxTData3</VHDLName>
            <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.Tx.TKeep" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort2AxiTxTKeep</VHDLName>
            <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.Tx.TLast" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort2AxiTxTLast</VHDLName>
            <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.Tx.TValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort2AxiTxTValid</VHDLName>
            <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.Tx.TReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort2AxiTxTReady</VHDLName>
            <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="Rx">
          <IOResource name="IO Socket.Port2.Rx.TData0" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort2AxiRxTData0</VHDLName>
            <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.Rx.TData1" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort2AxiRxTData1</VHDLName>
            <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.Rx.TData2" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort2AxiRxTData2</VHDLName>
            <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.Rx.TData3" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort2AxiRxTData3</VHDLName>
            <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.Rx.TKeep" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort2AxiRxTKeep</VHDLName>
            <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.Rx.TLast" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort2AxiRxTLast</VHDLName>
            <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.Rx.TValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort2AxiRxTValid</VHDLName>
            <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="Nfc">
          <IOResource name="IO Socket.Port2.Nfc.TValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort2AxiNfcTValid</VHDLName>
            <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.Nfc.TData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort2AxiNfcTData</VHDLName>
            <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.Nfc.TReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort2AxiNfcTReady</VHDLName>
            <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <IOResource name="IO Socket.Port2.HardError" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort2HardError</VHDLName>
          <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port2.SoftError" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort2SoftError</VHDLName>
          <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port2.LaneUp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
          <VHDLName>uPort2LaneUp</VHDLName>
          <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port2.ChannelUp" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort2ChannelUp</VHDLName>
          <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port2.SysResetOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort2SysResetOut</VHDLName>
          <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port2.MmcmNotLockOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort2MmcmNotLockOut</VHDLName>
          <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port2.CrcPassFail_n" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort2CrcPassFail_n</VHDLName>
          <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port2.CrcValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort2CrcValid</VHDLName>
          <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port2.LinkResetOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>iPort2LinkResetOut</VHDLName>
          <RequiredClockDomain>InitClk</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <ResourceList name="CtrlAxi">
          <IOResource name="IO Socket.Port2.CtrlAxi.AWAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz2CtrlAxiAWAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.CtrlAxi.AWValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz2CtrlAxiAWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.CtrlAxi.AWReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz2CtrlAxiAWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.CtrlAxi.WData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz2CtrlAxiWData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.CtrlAxi.WStrb" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
            <VHDLName>sGtwiz2CtrlAxiWStrb</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.CtrlAxi.WValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz2CtrlAxiWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.CtrlAxi.WReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz2CtrlAxiWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.CtrlAxi.BResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz2CtrlAxiBResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.CtrlAxi.BValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz2CtrlAxiBValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.CtrlAxi.BReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz2CtrlAxiBReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.CtrlAxi.ARAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz2CtrlAxiARAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.CtrlAxi.ARValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz2CtrlAxiARValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.CtrlAxi.ARReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz2CtrlAxiARReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.CtrlAxi.RData" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz2CtrlAxiRData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.CtrlAxi.RResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz2CtrlAxiRResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.CtrlAxi.RValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz2CtrlAxiRValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.CtrlAxi.RReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz2CtrlAxiRReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="DrpChAxi">
          <IOResource name="IO Socket.Port2.DrpChAxi.AWAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz2DrpChAxiAWAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.DrpChAxi.AWValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz2DrpChAxiAWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.DrpChAxi.AWReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz2DrpChAxiAWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.DrpChAxi.WData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz2DrpChAxiWData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.DrpChAxi.WStrb" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
            <VHDLName>sGtwiz2DrpChAxiWStrb</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.DrpChAxi.WValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz2DrpChAxiWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.DrpChAxi.WReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz2DrpChAxiWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.DrpChAxi.BResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz2DrpChAxiBResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.DrpChAxi.BValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz2DrpChAxiBValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.DrpChAxi.BReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz2DrpChAxiBReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.DrpChAxi.ARAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz2DrpChAxiARAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.DrpChAxi.ARValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz2DrpChAxiARValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.DrpChAxi.ARReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz2DrpChAxiARReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.DrpChAxi.RData" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz2DrpChAxiRData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.DrpChAxi.RResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz2DrpChAxiRResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.DrpChAxi.RValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz2DrpChAxiRValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port2.DrpChAxi.RReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz2DrpChAxiRReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
      </ResourceList>
      <ResourceList name="Port3">
        <IOResource name="IO Socket.Port3.PmaInit" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadback">
          <VHDLName>aPort3PmaInit</VHDLName>
          <UseInSingleCycleTimedLoop>Allowed</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port3.ResetPb" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadback">
          <VHDLName>aPort3ResetPb</VHDLName>
          <UseInSingleCycleTimedLoop>Allowed</UseInSingleCycleTimedLoop>
        </IOResource>
        <ResourceList name="Tx">
          <IOResource name="IO Socket.Port3.Tx.TData0" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort3AxiTxTData0</VHDLName>
            <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.Tx.TData1" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort3AxiTxTData1</VHDLName>
            <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.Tx.TData2" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort3AxiTxTData2</VHDLName>
            <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.Tx.TData3" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort3AxiTxTData3</VHDLName>
            <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.Tx.TKeep" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort3AxiTxTKeep</VHDLName>
            <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.Tx.TLast" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort3AxiTxTLast</VHDLName>
            <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.Tx.TValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort3AxiTxTValid</VHDLName>
            <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.Tx.TReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort3AxiTxTReady</VHDLName>
            <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="Rx">
          <IOResource name="IO Socket.Port3.Rx.TData0" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort3AxiRxTData0</VHDLName>
            <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.Rx.TData1" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort3AxiRxTData1</VHDLName>
            <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.Rx.TData2" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort3AxiRxTData2</VHDLName>
            <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.Rx.TData3" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort3AxiRxTData3</VHDLName>
            <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.Rx.TKeep" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort3AxiRxTKeep</VHDLName>
            <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.Rx.TLast" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort3AxiRxTLast</VHDLName>
            <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.Rx.TValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort3AxiRxTValid</VHDLName>
            <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="Nfc">
          <IOResource name="IO Socket.Port3.Nfc.TValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort3AxiNfcTValid</VHDLName>
            <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.Nfc.TData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort3AxiNfcTData</VHDLName>
            <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.Nfc.TReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort3AxiNfcTReady</VHDLName>
            <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <IOResource name="IO Socket.Port3.HardError" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort3HardError</VHDLName>
          <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port3.SoftError" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort3SoftError</VHDLName>
          <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port3.LaneUp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
          <VHDLName>uPort3LaneUp</VHDLName>
          <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port3.ChannelUp" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort3ChannelUp</VHDLName>
          <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port3.SysResetOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort3SysResetOut</VHDLName>
          <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port3.MmcmNotLockOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort3MmcmNotLockOut</VHDLName>
          <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port3.CrcPassFail_n" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort3CrcPassFail_n</VHDLName>
          <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port3.CrcValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort3CrcValid</VHDLName>
          <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port3.LinkResetOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>iPort3LinkResetOut</VHDLName>
          <RequiredClockDomain>InitClk</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <ResourceList name="CtrlAxi">
          <IOResource name="IO Socket.Port3.CtrlAxi.AWAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz3CtrlAxiAWAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.CtrlAxi.AWValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz3CtrlAxiAWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.CtrlAxi.AWReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz3CtrlAxiAWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.CtrlAxi.WData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz3CtrlAxiWData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.CtrlAxi.WStrb" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
            <VHDLName>sGtwiz3CtrlAxiWStrb</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.CtrlAxi.WValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz3CtrlAxiWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.CtrlAxi.WReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz3CtrlAxiWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.CtrlAxi.BResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz3CtrlAxiBResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.CtrlAxi.BValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz3CtrlAxiBValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.CtrlAxi.BReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz3CtrlAxiBReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.CtrlAxi.ARAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz3CtrlAxiARAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.CtrlAxi.ARValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz3CtrlAxiARValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.CtrlAxi.ARReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz3CtrlAxiARReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.CtrlAxi.RData" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz3CtrlAxiRData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.CtrlAxi.RResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz3CtrlAxiRResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.CtrlAxi.RValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz3CtrlAxiRValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.CtrlAxi.RReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz3CtrlAxiRReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="DrpChAxi">
          <IOResource name="IO Socket.Port3.DrpChAxi.AWAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz3DrpChAxiAWAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.DrpChAxi.AWValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz3DrpChAxiAWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.DrpChAxi.AWReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz3DrpChAxiAWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.DrpChAxi.WData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz3DrpChAxiWData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.DrpChAxi.WStrb" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
            <VHDLName>sGtwiz3DrpChAxiWStrb</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.DrpChAxi.WValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz3DrpChAxiWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.DrpChAxi.WReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz3DrpChAxiWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.DrpChAxi.BResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz3DrpChAxiBResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.DrpChAxi.BValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz3DrpChAxiBValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.DrpChAxi.BReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz3DrpChAxiBReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.DrpChAxi.ARAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz3DrpChAxiARAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.DrpChAxi.ARValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz3DrpChAxiARValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.DrpChAxi.ARReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz3DrpChAxiARReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.DrpChAxi.RData" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz3DrpChAxiRData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.DrpChAxi.RResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz3DrpChAxiRResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.DrpChAxi.RValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz3DrpChAxiRValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port3.DrpChAxi.RReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz3DrpChAxiRReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
      </ResourceList>
      <ResourceList name="Port4">
        <IOResource name="IO Socket.Port4.PmaInit" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadback">
          <VHDLName>aPort4PmaInit</VHDLName>
          <UseInSingleCycleTimedLoop>Allowed</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port4.ResetPb" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadback">
          <VHDLName>aPort4ResetPb</VHDLName>
          <UseInSingleCycleTimedLoop>Allowed</UseInSingleCycleTimedLoop>
        </IOResource>
        <ResourceList name="Tx">
          <IOResource name="IO Socket.Port4.Tx.TData0" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort4AxiTxTData0</VHDLName>
            <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.Tx.TData1" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort4AxiTxTData1</VHDLName>
            <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.Tx.TData2" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort4AxiTxTData2</VHDLName>
            <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.Tx.TData3" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort4AxiTxTData3</VHDLName>
            <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.Tx.TKeep" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort4AxiTxTKeep</VHDLName>
            <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.Tx.TLast" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort4AxiTxTLast</VHDLName>
            <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.Tx.TValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort4AxiTxTValid</VHDLName>
            <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.Tx.TReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort4AxiTxTReady</VHDLName>
            <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="Rx">
          <IOResource name="IO Socket.Port4.Rx.TData0" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort4AxiRxTData0</VHDLName>
            <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.Rx.TData1" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort4AxiRxTData1</VHDLName>
            <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.Rx.TData2" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort4AxiRxTData2</VHDLName>
            <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.Rx.TData3" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort4AxiRxTData3</VHDLName>
            <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.Rx.TKeep" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort4AxiRxTKeep</VHDLName>
            <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.Rx.TLast" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort4AxiRxTLast</VHDLName>
            <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.Rx.TValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort4AxiRxTValid</VHDLName>
            <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="Nfc">
          <IOResource name="IO Socket.Port4.Nfc.TValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort4AxiNfcTValid</VHDLName>
            <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.Nfc.TData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort4AxiNfcTData</VHDLName>
            <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.Nfc.TReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort4AxiNfcTReady</VHDLName>
            <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <IOResource name="IO Socket.Port4.HardError" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort4HardError</VHDLName>
          <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port4.SoftError" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort4SoftError</VHDLName>
          <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port4.LaneUp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
          <VHDLName>uPort4LaneUp</VHDLName>
          <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port4.ChannelUp" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort4ChannelUp</VHDLName>
          <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port4.SysResetOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort4SysResetOut</VHDLName>
          <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port4.MmcmNotLockOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort4MmcmNotLockOut</VHDLName>
          <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port4.CrcPassFail_n" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort4CrcPassFail_n</VHDLName>
          <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port4.CrcValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort4CrcValid</VHDLName>
          <RequiredClockDomain>Port4 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port4.LinkResetOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>iPort4LinkResetOut</VHDLName>
          <RequiredClockDomain>InitClk</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <ResourceList name="CtrlAxi">
          <IOResource name="IO Socket.Port4.CtrlAxi.AWAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz4CtrlAxiAWAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.CtrlAxi.AWValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz4CtrlAxiAWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.CtrlAxi.AWReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz4CtrlAxiAWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.CtrlAxi.WData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz4CtrlAxiWData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.CtrlAxi.WStrb" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
            <VHDLName>sGtwiz4CtrlAxiWStrb</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.CtrlAxi.WValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz4CtrlAxiWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.CtrlAxi.WReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz4CtrlAxiWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.CtrlAxi.BResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz4CtrlAxiBResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.CtrlAxi.BValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz4CtrlAxiBValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.CtrlAxi.BReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz4CtrlAxiBReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.CtrlAxi.ARAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz4CtrlAxiARAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.CtrlAxi.ARValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz4CtrlAxiARValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.CtrlAxi.ARReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz4CtrlAxiARReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.CtrlAxi.RData" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz4CtrlAxiRData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.CtrlAxi.RResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz4CtrlAxiRResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.CtrlAxi.RValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz4CtrlAxiRValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.CtrlAxi.RReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz4CtrlAxiRReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="DrpChAxi">
          <IOResource name="IO Socket.Port4.DrpChAxi.AWAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz4DrpChAxiAWAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.DrpChAxi.AWValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz4DrpChAxiAWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.DrpChAxi.AWReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz4DrpChAxiAWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.DrpChAxi.WData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz4DrpChAxiWData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.DrpChAxi.WStrb" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
            <VHDLName>sGtwiz4DrpChAxiWStrb</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.DrpChAxi.WValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz4DrpChAxiWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.DrpChAxi.WReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz4DrpChAxiWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.DrpChAxi.BResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz4DrpChAxiBResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.DrpChAxi.BValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz4DrpChAxiBValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.DrpChAxi.BReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz4DrpChAxiBReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.DrpChAxi.ARAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz4DrpChAxiARAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.DrpChAxi.ARValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz4DrpChAxiARValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.DrpChAxi.ARReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz4DrpChAxiARReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.DrpChAxi.RData" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz4DrpChAxiRData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.DrpChAxi.RResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz4DrpChAxiRResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.DrpChAxi.RValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz4DrpChAxiRValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port4.DrpChAxi.RReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz4DrpChAxiRReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
      </ResourceList>
      <ResourceList name="Port5">
        <IOResource name="IO Socket.Port5.PmaInit" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadback">
          <VHDLName>aPort5PmaInit</VHDLName>
          <UseInSingleCycleTimedLoop>Allowed</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port5.ResetPb" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadback">
          <VHDLName>aPort5ResetPb</VHDLName>
          <UseInSingleCycleTimedLoop>Allowed</UseInSingleCycleTimedLoop>
        </IOResource>
        <ResourceList name="Tx">
          <IOResource name="IO Socket.Port5.Tx.TData0" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort5AxiTxTData0</VHDLName>
            <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.Tx.TData1" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort5AxiTxTData1</VHDLName>
            <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.Tx.TData2" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort5AxiTxTData2</VHDLName>
            <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.Tx.TData3" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort5AxiTxTData3</VHDLName>
            <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.Tx.TKeep" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort5AxiTxTKeep</VHDLName>
            <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.Tx.TLast" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort5AxiTxTLast</VHDLName>
            <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.Tx.TValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort5AxiTxTValid</VHDLName>
            <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.Tx.TReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort5AxiTxTReady</VHDLName>
            <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="Rx">
          <IOResource name="IO Socket.Port5.Rx.TData0" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort5AxiRxTData0</VHDLName>
            <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.Rx.TData1" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort5AxiRxTData1</VHDLName>
            <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.Rx.TData2" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort5AxiRxTData2</VHDLName>
            <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.Rx.TData3" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort5AxiRxTData3</VHDLName>
            <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.Rx.TKeep" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort5AxiRxTKeep</VHDLName>
            <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.Rx.TLast" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort5AxiRxTLast</VHDLName>
            <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.Rx.TValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort5AxiRxTValid</VHDLName>
            <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="Nfc">
          <IOResource name="IO Socket.Port5.Nfc.TValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort5AxiNfcTValid</VHDLName>
            <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.Nfc.TData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort5AxiNfcTData</VHDLName>
            <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.Nfc.TReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort5AxiNfcTReady</VHDLName>
            <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <IOResource name="IO Socket.Port5.HardError" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort5HardError</VHDLName>
          <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port5.SoftError" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort5SoftError</VHDLName>
          <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port5.LaneUp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
          <VHDLName>uPort5LaneUp</VHDLName>
          <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port5.ChannelUp" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort5ChannelUp</VHDLName>
          <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port5.SysResetOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort5SysResetOut</VHDLName>
          <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port5.MmcmNotLockOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort5MmcmNotLockOut</VHDLName>
          <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port5.CrcPassFail_n" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort5CrcPassFail_n</VHDLName>
          <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port5.CrcValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort5CrcValid</VHDLName>
          <RequiredClockDomain>Port5 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port5.LinkResetOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>iPort5LinkResetOut</VHDLName>
          <RequiredClockDomain>InitClk</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <ResourceList name="CtrlAxi">
          <IOResource name="IO Socket.Port5.CtrlAxi.AWAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz5CtrlAxiAWAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.CtrlAxi.AWValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz5CtrlAxiAWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.CtrlAxi.AWReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz5CtrlAxiAWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.CtrlAxi.WData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz5CtrlAxiWData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.CtrlAxi.WStrb" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
            <VHDLName>sGtwiz5CtrlAxiWStrb</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.CtrlAxi.WValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz5CtrlAxiWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.CtrlAxi.WReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz5CtrlAxiWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.CtrlAxi.BResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz5CtrlAxiBResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.CtrlAxi.BValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz5CtrlAxiBValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.CtrlAxi.BReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz5CtrlAxiBReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.CtrlAxi.ARAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz5CtrlAxiARAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.CtrlAxi.ARValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz5CtrlAxiARValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.CtrlAxi.ARReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz5CtrlAxiARReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.CtrlAxi.RData" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz5CtrlAxiRData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.CtrlAxi.RResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz5CtrlAxiRResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.CtrlAxi.RValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz5CtrlAxiRValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.CtrlAxi.RReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz5CtrlAxiRReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="DrpChAxi">
          <IOResource name="IO Socket.Port5.DrpChAxi.AWAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz5DrpChAxiAWAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.DrpChAxi.AWValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz5DrpChAxiAWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.DrpChAxi.AWReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz5DrpChAxiAWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.DrpChAxi.WData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz5DrpChAxiWData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.DrpChAxi.WStrb" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
            <VHDLName>sGtwiz5DrpChAxiWStrb</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.DrpChAxi.WValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz5DrpChAxiWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.DrpChAxi.WReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz5DrpChAxiWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.DrpChAxi.BResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz5DrpChAxiBResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.DrpChAxi.BValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz5DrpChAxiBValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.DrpChAxi.BReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz5DrpChAxiBReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.DrpChAxi.ARAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz5DrpChAxiARAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.DrpChAxi.ARValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz5DrpChAxiARValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.DrpChAxi.ARReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz5DrpChAxiARReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.DrpChAxi.RData" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz5DrpChAxiRData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.DrpChAxi.RResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz5DrpChAxiRResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.DrpChAxi.RValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz5DrpChAxiRValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port5.DrpChAxi.RReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz5DrpChAxiRReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
      </ResourceList>
      <ResourceList name="Port6">
        <IOResource name="IO Socket.Port6.PmaInit" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadback">
          <VHDLName>aPort6PmaInit</VHDLName>
          <UseInSingleCycleTimedLoop>Allowed</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port6.ResetPb" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadback">
          <VHDLName>aPort6ResetPb</VHDLName>
          <UseInSingleCycleTimedLoop>Allowed</UseInSingleCycleTimedLoop>
        </IOResource>
        <ResourceList name="Tx">
          <IOResource name="IO Socket.Port6.Tx.TData0" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort6AxiTxTData0</VHDLName>
            <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.Tx.TData1" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort6AxiTxTData1</VHDLName>
            <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.Tx.TData2" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort6AxiTxTData2</VHDLName>
            <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.Tx.TData3" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort6AxiTxTData3</VHDLName>
            <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.Tx.TKeep" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort6AxiTxTKeep</VHDLName>
            <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.Tx.TLast" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort6AxiTxTLast</VHDLName>
            <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.Tx.TValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort6AxiTxTValid</VHDLName>
            <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.Tx.TReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort6AxiTxTReady</VHDLName>
            <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="Rx">
          <IOResource name="IO Socket.Port6.Rx.TData0" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort6AxiRxTData0</VHDLName>
            <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.Rx.TData1" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort6AxiRxTData1</VHDLName>
            <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.Rx.TData2" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort6AxiRxTData2</VHDLName>
            <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.Rx.TData3" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort6AxiRxTData3</VHDLName>
            <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.Rx.TKeep" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort6AxiRxTKeep</VHDLName>
            <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.Rx.TLast" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort6AxiRxTLast</VHDLName>
            <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.Rx.TValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort6AxiRxTValid</VHDLName>
            <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="Nfc">
          <IOResource name="IO Socket.Port6.Nfc.TValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort6AxiNfcTValid</VHDLName>
            <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.Nfc.TData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort6AxiNfcTData</VHDLName>
            <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.Nfc.TReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort6AxiNfcTReady</VHDLName>
            <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <IOResource name="IO Socket.Port6.HardError" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort6HardError</VHDLName>
          <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port6.SoftError" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort6SoftError</VHDLName>
          <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port6.LaneUp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
          <VHDLName>uPort6LaneUp</VHDLName>
          <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port6.ChannelUp" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort6ChannelUp</VHDLName>
          <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port6.SysResetOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort6SysResetOut</VHDLName>
          <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port6.MmcmNotLockOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort6MmcmNotLockOut</VHDLName>
          <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port6.CrcPassFail_n" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort6CrcPassFail_n</VHDLName>
          <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port6.CrcValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort6CrcValid</VHDLName>
          <RequiredClockDomain>Port6 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port6.LinkResetOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>iPort6LinkResetOut</VHDLName>
          <RequiredClockDomain>InitClk</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <ResourceList name="CtrlAxi">
          <IOResource name="IO Socket.Port6.CtrlAxi.AWAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz6CtrlAxiAWAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.CtrlAxi.AWValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz6CtrlAxiAWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.CtrlAxi.AWReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz6CtrlAxiAWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.CtrlAxi.WData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz6CtrlAxiWData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.CtrlAxi.WStrb" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
            <VHDLName>sGtwiz6CtrlAxiWStrb</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.CtrlAxi.WValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz6CtrlAxiWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.CtrlAxi.WReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz6CtrlAxiWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.CtrlAxi.BResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz6CtrlAxiBResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.CtrlAxi.BValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz6CtrlAxiBValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.CtrlAxi.BReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz6CtrlAxiBReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.CtrlAxi.ARAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz6CtrlAxiARAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.CtrlAxi.ARValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz6CtrlAxiARValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.CtrlAxi.ARReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz6CtrlAxiARReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.CtrlAxi.RData" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz6CtrlAxiRData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.CtrlAxi.RResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz6CtrlAxiRResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.CtrlAxi.RValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz6CtrlAxiRValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.CtrlAxi.RReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz6CtrlAxiRReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="DrpChAxi">
          <IOResource name="IO Socket.Port6.DrpChAxi.AWAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz6DrpChAxiAWAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.DrpChAxi.AWValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz6DrpChAxiAWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.DrpChAxi.AWReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz6DrpChAxiAWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.DrpChAxi.WData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz6DrpChAxiWData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.DrpChAxi.WStrb" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
            <VHDLName>sGtwiz6DrpChAxiWStrb</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.DrpChAxi.WValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz6DrpChAxiWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.DrpChAxi.WReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz6DrpChAxiWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.DrpChAxi.BResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz6DrpChAxiBResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.DrpChAxi.BValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz6DrpChAxiBValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.DrpChAxi.BReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz6DrpChAxiBReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.DrpChAxi.ARAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz6DrpChAxiARAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.DrpChAxi.ARValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz6DrpChAxiARValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.DrpChAxi.ARReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz6DrpChAxiARReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.DrpChAxi.RData" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz6DrpChAxiRData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.DrpChAxi.RResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz6DrpChAxiRResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.DrpChAxi.RValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz6DrpChAxiRValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port6.DrpChAxi.RReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz6DrpChAxiRReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
      </ResourceList>
      <ResourceList name="Port7">
        <IOResource name="IO Socket.Port7.PmaInit" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadback">
          <VHDLName>aPort7PmaInit</VHDLName>
          <UseInSingleCycleTimedLoop>Allowed</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port7.ResetPb" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadback">
          <VHDLName>aPort7ResetPb</VHDLName>
          <UseInSingleCycleTimedLoop>Allowed</UseInSingleCycleTimedLoop>
        </IOResource>
        <ResourceList name="Tx">
          <IOResource name="IO Socket.Port7.Tx.TData0" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort7AxiTxTData0</VHDLName>
            <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.Tx.TData1" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort7AxiTxTData1</VHDLName>
            <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.Tx.TData2" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort7AxiTxTData2</VHDLName>
            <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.Tx.TData3" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort7AxiTxTData3</VHDLName>
            <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.Tx.TKeep" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort7AxiTxTKeep</VHDLName>
            <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.Tx.TLast" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort7AxiTxTLast</VHDLName>
            <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.Tx.TValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort7AxiTxTValid</VHDLName>
            <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.Tx.TReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort7AxiTxTReady</VHDLName>
            <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="Rx">
          <IOResource name="IO Socket.Port7.Rx.TData0" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort7AxiRxTData0</VHDLName>
            <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.Rx.TData1" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort7AxiRxTData1</VHDLName>
            <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.Rx.TData2" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort7AxiRxTData2</VHDLName>
            <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.Rx.TData3" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort7AxiRxTData3</VHDLName>
            <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.Rx.TKeep" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort7AxiRxTKeep</VHDLName>
            <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.Rx.TLast" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort7AxiRxTLast</VHDLName>
            <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.Rx.TValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort7AxiRxTValid</VHDLName>
            <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="Nfc">
          <IOResource name="IO Socket.Port7.Nfc.TValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort7AxiNfcTValid</VHDLName>
            <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.Nfc.TData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort7AxiNfcTData</VHDLName>
            <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.Nfc.TReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort7AxiNfcTReady</VHDLName>
            <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <IOResource name="IO Socket.Port7.HardError" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort7HardError</VHDLName>
          <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port7.SoftError" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort7SoftError</VHDLName>
          <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port7.LaneUp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
          <VHDLName>uPort7LaneUp</VHDLName>
          <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port7.ChannelUp" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort7ChannelUp</VHDLName>
          <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port7.SysResetOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort7SysResetOut</VHDLName>
          <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port7.MmcmNotLockOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort7MmcmNotLockOut</VHDLName>
          <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port7.CrcPassFail_n" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort7CrcPassFail_n</VHDLName>
          <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port7.CrcValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort7CrcValid</VHDLName>
          <RequiredClockDomain>Port7 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port7.LinkResetOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>iPort7LinkResetOut</VHDLName>
          <RequiredClockDomain>InitClk</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <ResourceList name="CtrlAxi">
          <IOResource name="IO Socket.Port7.CtrlAxi.AWAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz7CtrlAxiAWAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.CtrlAxi.AWValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz7CtrlAxiAWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.CtrlAxi.AWReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz7CtrlAxiAWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.CtrlAxi.WData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz7CtrlAxiWData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.CtrlAxi.WStrb" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
            <VHDLName>sGtwiz7CtrlAxiWStrb</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.CtrlAxi.WValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz7CtrlAxiWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.CtrlAxi.WReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz7CtrlAxiWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.CtrlAxi.BResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz7CtrlAxiBResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.CtrlAxi.BValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz7CtrlAxiBValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.CtrlAxi.BReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz7CtrlAxiBReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.CtrlAxi.ARAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz7CtrlAxiARAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.CtrlAxi.ARValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz7CtrlAxiARValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.CtrlAxi.ARReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz7CtrlAxiARReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.CtrlAxi.RData" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz7CtrlAxiRData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.CtrlAxi.RResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz7CtrlAxiRResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.CtrlAxi.RValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz7CtrlAxiRValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.CtrlAxi.RReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz7CtrlAxiRReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="DrpChAxi">
          <IOResource name="IO Socket.Port7.DrpChAxi.AWAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz7DrpChAxiAWAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.DrpChAxi.AWValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz7DrpChAxiAWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.DrpChAxi.AWReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz7DrpChAxiAWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.DrpChAxi.WData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz7DrpChAxiWData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.DrpChAxi.WStrb" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
            <VHDLName>sGtwiz7DrpChAxiWStrb</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.DrpChAxi.WValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz7DrpChAxiWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.DrpChAxi.WReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz7DrpChAxiWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.DrpChAxi.BResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz7DrpChAxiBResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.DrpChAxi.BValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz7DrpChAxiBValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.DrpChAxi.BReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz7DrpChAxiBReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.DrpChAxi.ARAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz7DrpChAxiARAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.DrpChAxi.ARValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz7DrpChAxiARValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.DrpChAxi.ARReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz7DrpChAxiARReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.DrpChAxi.RData" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz7DrpChAxiRData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.DrpChAxi.RResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz7DrpChAxiRResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.DrpChAxi.RValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz7DrpChAxiRValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port7.DrpChAxi.RReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz7DrpChAxiRReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
      </ResourceList>
      <ResourceList name="Port8">
        <IOResource name="IO Socket.Port8.PmaInit" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadback">
          <VHDLName>aPort8PmaInit</VHDLName>
          <UseInSingleCycleTimedLoop>Allowed</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port8.ResetPb" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadback">
          <VHDLName>aPort8ResetPb</VHDLName>
          <UseInSingleCycleTimedLoop>Allowed</UseInSingleCycleTimedLoop>
        </IOResource>
        <ResourceList name="Tx">
          <IOResource name="IO Socket.Port8.Tx.TData0" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort8AxiTxTData0</VHDLName>
            <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.Tx.TData1" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort8AxiTxTData1</VHDLName>
            <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.Tx.TData2" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort8AxiTxTData2</VHDLName>
            <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.Tx.TData3" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort8AxiTxTData3</VHDLName>
            <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.Tx.TKeep" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort8AxiTxTKeep</VHDLName>
            <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.Tx.TLast" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort8AxiTxTLast</VHDLName>
            <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.Tx.TValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort8AxiTxTValid</VHDLName>
            <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.Tx.TReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort8AxiTxTReady</VHDLName>
            <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="Rx">
          <IOResource name="IO Socket.Port8.Rx.TData0" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort8AxiRxTData0</VHDLName>
            <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.Rx.TData1" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort8AxiRxTData1</VHDLName>
            <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.Rx.TData2" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort8AxiRxTData2</VHDLName>
            <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.Rx.TData3" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort8AxiRxTData3</VHDLName>
            <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.Rx.TKeep" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort8AxiRxTKeep</VHDLName>
            <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.Rx.TLast" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort8AxiRxTLast</VHDLName>
            <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.Rx.TValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort8AxiRxTValid</VHDLName>
            <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="Nfc">
          <IOResource name="IO Socket.Port8.Nfc.TValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort8AxiNfcTValid</VHDLName>
            <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.Nfc.TData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort8AxiNfcTData</VHDLName>
            <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.Nfc.TReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort8AxiNfcTReady</VHDLName>
            <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <IOResource name="IO Socket.Port8.HardError" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort8HardError</VHDLName>
          <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port8.SoftError" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort8SoftError</VHDLName>
          <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port8.LaneUp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
          <VHDLName>uPort8LaneUp</VHDLName>
          <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port8.ChannelUp" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort8ChannelUp</VHDLName>
          <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port8.SysResetOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort8SysResetOut</VHDLName>
          <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port8.MmcmNotLockOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort8MmcmNotLockOut</VHDLName>
          <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port8.CrcPassFail_n" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort8CrcPassFail_n</VHDLName>
          <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port8.CrcValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort8CrcValid</VHDLName>
          <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port8.LinkResetOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>iPort8LinkResetOut</VHDLName>
          <RequiredClockDomain>InitClk</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <ResourceList name="CtrlAxi">
          <IOResource name="IO Socket.Port8.CtrlAxi.AWAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz8CtrlAxiAWAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.CtrlAxi.AWValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz8CtrlAxiAWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.CtrlAxi.AWReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz8CtrlAxiAWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.CtrlAxi.WData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz8CtrlAxiWData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.CtrlAxi.WStrb" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
            <VHDLName>sGtwiz8CtrlAxiWStrb</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.CtrlAxi.WValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz8CtrlAxiWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.CtrlAxi.WReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz8CtrlAxiWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.CtrlAxi.BResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz8CtrlAxiBResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.CtrlAxi.BValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz8CtrlAxiBValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.CtrlAxi.BReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz8CtrlAxiBReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.CtrlAxi.ARAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz8CtrlAxiARAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.CtrlAxi.ARValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz8CtrlAxiARValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.CtrlAxi.ARReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz8CtrlAxiARReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.CtrlAxi.RData" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz8CtrlAxiRData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.CtrlAxi.RResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz8CtrlAxiRResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.CtrlAxi.RValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz8CtrlAxiRValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.CtrlAxi.RReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz8CtrlAxiRReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="DrpChAxi">
          <IOResource name="IO Socket.Port8.DrpChAxi.AWAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz8DrpChAxiAWAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.DrpChAxi.AWValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz8DrpChAxiAWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.DrpChAxi.AWReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz8DrpChAxiAWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.DrpChAxi.WData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz8DrpChAxiWData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.DrpChAxi.WStrb" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
            <VHDLName>sGtwiz8DrpChAxiWStrb</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.DrpChAxi.WValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz8DrpChAxiWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.DrpChAxi.WReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz8DrpChAxiWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.DrpChAxi.BResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz8DrpChAxiBResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.DrpChAxi.BValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz8DrpChAxiBValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.DrpChAxi.BReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz8DrpChAxiBReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.DrpChAxi.ARAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz8DrpChAxiARAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.DrpChAxi.ARValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz8DrpChAxiARValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.DrpChAxi.ARReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz8DrpChAxiARReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.DrpChAxi.RData" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz8DrpChAxiRData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.DrpChAxi.RResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz8DrpChAxiRResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.DrpChAxi.RValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz8DrpChAxiRValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port8.DrpChAxi.RReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz8DrpChAxiRReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
      </ResourceList>
      <ResourceList name="Port9">
        <IOResource name="IO Socket.Port9.PmaInit" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadback">
          <VHDLName>aPort9PmaInit</VHDLName>
          <UseInSingleCycleTimedLoop>Allowed</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port9.ResetPb" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadback">
          <VHDLName>aPort9ResetPb</VHDLName>
          <UseInSingleCycleTimedLoop>Allowed</UseInSingleCycleTimedLoop>
        </IOResource>
        <ResourceList name="Tx">
          <IOResource name="IO Socket.Port9.Tx.TData0" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort9AxiTxTData0</VHDLName>
            <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.Tx.TData1" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort9AxiTxTData1</VHDLName>
            <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.Tx.TData2" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort9AxiTxTData2</VHDLName>
            <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.Tx.TData3" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort9AxiTxTData3</VHDLName>
            <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.Tx.TKeep" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort9AxiTxTKeep</VHDLName>
            <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.Tx.TLast" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort9AxiTxTLast</VHDLName>
            <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.Tx.TValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort9AxiTxTValid</VHDLName>
            <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.Tx.TReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort9AxiTxTReady</VHDLName>
            <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="Rx">
          <IOResource name="IO Socket.Port9.Rx.TData0" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort9AxiRxTData0</VHDLName>
            <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.Rx.TData1" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort9AxiRxTData1</VHDLName>
            <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.Rx.TData2" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort9AxiRxTData2</VHDLName>
            <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.Rx.TData3" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort9AxiRxTData3</VHDLName>
            <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.Rx.TKeep" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort9AxiRxTKeep</VHDLName>
            <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.Rx.TLast" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort9AxiRxTLast</VHDLName>
            <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.Rx.TValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort9AxiRxTValid</VHDLName>
            <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="Nfc">
          <IOResource name="IO Socket.Port9.Nfc.TValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort9AxiNfcTValid</VHDLName>
            <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.Nfc.TData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort9AxiNfcTData</VHDLName>
            <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.Nfc.TReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort9AxiNfcTReady</VHDLName>
            <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <IOResource name="IO Socket.Port9.HardError" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort9HardError</VHDLName>
          <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port9.SoftError" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort9SoftError</VHDLName>
          <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port9.LaneUp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
          <VHDLName>uPort9LaneUp</VHDLName>
          <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port9.ChannelUp" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort9ChannelUp</VHDLName>
          <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port9.SysResetOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort9SysResetOut</VHDLName>
          <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port9.MmcmNotLockOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort9MmcmNotLockOut</VHDLName>
          <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port9.CrcPassFail_n" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort9CrcPassFail_n</VHDLName>
          <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port9.CrcValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort9CrcValid</VHDLName>
          <RequiredClockDomain>Port9 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port9.LinkResetOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>iPort9LinkResetOut</VHDLName>
          <RequiredClockDomain>InitClk</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <ResourceList name="CtrlAxi">
          <IOResource name="IO Socket.Port9.CtrlAxi.AWAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz9CtrlAxiAWAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.CtrlAxi.AWValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz9CtrlAxiAWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.CtrlAxi.AWReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz9CtrlAxiAWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.CtrlAxi.WData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz9CtrlAxiWData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.CtrlAxi.WStrb" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
            <VHDLName>sGtwiz9CtrlAxiWStrb</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.CtrlAxi.WValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz9CtrlAxiWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.CtrlAxi.WReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz9CtrlAxiWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.CtrlAxi.BResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz9CtrlAxiBResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.CtrlAxi.BValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz9CtrlAxiBValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.CtrlAxi.BReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz9CtrlAxiBReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.CtrlAxi.ARAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz9CtrlAxiARAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.CtrlAxi.ARValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz9CtrlAxiARValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.CtrlAxi.ARReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz9CtrlAxiARReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.CtrlAxi.RData" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz9CtrlAxiRData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.CtrlAxi.RResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz9CtrlAxiRResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.CtrlAxi.RValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz9CtrlAxiRValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.CtrlAxi.RReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz9CtrlAxiRReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="DrpChAxi">
          <IOResource name="IO Socket.Port9.DrpChAxi.AWAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz9DrpChAxiAWAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.DrpChAxi.AWValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz9DrpChAxiAWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.DrpChAxi.AWReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz9DrpChAxiAWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.DrpChAxi.WData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz9DrpChAxiWData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.DrpChAxi.WStrb" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
            <VHDLName>sGtwiz9DrpChAxiWStrb</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.DrpChAxi.WValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz9DrpChAxiWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.DrpChAxi.WReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz9DrpChAxiWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.DrpChAxi.BResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz9DrpChAxiBResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.DrpChAxi.BValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz9DrpChAxiBValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.DrpChAxi.BReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz9DrpChAxiBReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.DrpChAxi.ARAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz9DrpChAxiARAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.DrpChAxi.ARValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz9DrpChAxiARValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.DrpChAxi.ARReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz9DrpChAxiARReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.DrpChAxi.RData" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz9DrpChAxiRData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.DrpChAxi.RResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz9DrpChAxiRResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.DrpChAxi.RValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz9DrpChAxiRValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port9.DrpChAxi.RReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz9DrpChAxiRReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
      </ResourceList>
      <ResourceList name="Port10">
        <IOResource name="IO Socket.Port10.PmaInit" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadback">
          <VHDLName>aPort10PmaInit</VHDLName>
          <UseInSingleCycleTimedLoop>Allowed</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port10.ResetPb" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadback">
          <VHDLName>aPort10ResetPb</VHDLName>
          <UseInSingleCycleTimedLoop>Allowed</UseInSingleCycleTimedLoop>
        </IOResource>
        <ResourceList name="Tx">
          <IOResource name="IO Socket.Port10.Tx.TData0" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort10AxiTxTData0</VHDLName>
            <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.Tx.TData1" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort10AxiTxTData1</VHDLName>
            <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.Tx.TData2" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort10AxiTxTData2</VHDLName>
            <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.Tx.TData3" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort10AxiTxTData3</VHDLName>
            <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.Tx.TKeep" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort10AxiTxTKeep</VHDLName>
            <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.Tx.TLast" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort10AxiTxTLast</VHDLName>
            <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.Tx.TValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort10AxiTxTValid</VHDLName>
            <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.Tx.TReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort10AxiTxTReady</VHDLName>
            <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="Rx">
          <IOResource name="IO Socket.Port10.Rx.TData0" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort10AxiRxTData0</VHDLName>
            <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.Rx.TData1" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort10AxiRxTData1</VHDLName>
            <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.Rx.TData2" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort10AxiRxTData2</VHDLName>
            <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.Rx.TData3" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort10AxiRxTData3</VHDLName>
            <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.Rx.TKeep" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort10AxiRxTKeep</VHDLName>
            <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.Rx.TLast" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort10AxiRxTLast</VHDLName>
            <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.Rx.TValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort10AxiRxTValid</VHDLName>
            <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="Nfc">
          <IOResource name="IO Socket.Port10.Nfc.TValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort10AxiNfcTValid</VHDLName>
            <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.Nfc.TData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort10AxiNfcTData</VHDLName>
            <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.Nfc.TReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort10AxiNfcTReady</VHDLName>
            <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <IOResource name="IO Socket.Port10.HardError" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort10HardError</VHDLName>
          <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port10.SoftError" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort10SoftError</VHDLName>
          <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port10.LaneUp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
          <VHDLName>uPort10LaneUp</VHDLName>
          <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port10.ChannelUp" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort10ChannelUp</VHDLName>
          <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port10.SysResetOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort10SysResetOut</VHDLName>
          <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port10.MmcmNotLockOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort10MmcmNotLockOut</VHDLName>
          <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port10.CrcPassFail_n" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort10CrcPassFail_n</VHDLName>
          <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port10.CrcValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort10CrcValid</VHDLName>
          <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port10.LinkResetOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>iPort10LinkResetOut</VHDLName>
          <RequiredClockDomain>InitClk</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <ResourceList name="CtrlAxi">
          <IOResource name="IO Socket.Port10.CtrlAxi.AWAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz10CtrlAxiAWAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.CtrlAxi.AWValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz10CtrlAxiAWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.CtrlAxi.AWReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz10CtrlAxiAWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.CtrlAxi.WData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz10CtrlAxiWData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.CtrlAxi.WStrb" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
            <VHDLName>sGtwiz10CtrlAxiWStrb</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.CtrlAxi.WValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz10CtrlAxiWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.CtrlAxi.WReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz10CtrlAxiWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.CtrlAxi.BResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz10CtrlAxiBResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.CtrlAxi.BValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz10CtrlAxiBValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.CtrlAxi.BReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz10CtrlAxiBReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.CtrlAxi.ARAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz10CtrlAxiARAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.CtrlAxi.ARValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz10CtrlAxiARValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.CtrlAxi.ARReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz10CtrlAxiARReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.CtrlAxi.RData" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz10CtrlAxiRData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.CtrlAxi.RResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz10CtrlAxiRResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.CtrlAxi.RValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz10CtrlAxiRValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.CtrlAxi.RReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz10CtrlAxiRReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="DrpChAxi">
          <IOResource name="IO Socket.Port10.DrpChAxi.AWAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz10DrpChAxiAWAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.DrpChAxi.AWValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz10DrpChAxiAWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.DrpChAxi.AWReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz10DrpChAxiAWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.DrpChAxi.WData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz10DrpChAxiWData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.DrpChAxi.WStrb" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
            <VHDLName>sGtwiz10DrpChAxiWStrb</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.DrpChAxi.WValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz10DrpChAxiWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.DrpChAxi.WReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz10DrpChAxiWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.DrpChAxi.BResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz10DrpChAxiBResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.DrpChAxi.BValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz10DrpChAxiBValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.DrpChAxi.BReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz10DrpChAxiBReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.DrpChAxi.ARAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz10DrpChAxiARAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.DrpChAxi.ARValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz10DrpChAxiARValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.DrpChAxi.ARReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz10DrpChAxiARReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.DrpChAxi.RData" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz10DrpChAxiRData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.DrpChAxi.RResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz10DrpChAxiRResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.DrpChAxi.RValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz10DrpChAxiRValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port10.DrpChAxi.RReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz10DrpChAxiRReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
      </ResourceList>
      <ResourceList name="Port11">
        <IOResource name="IO Socket.Port11.PmaInit" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadback">
          <VHDLName>aPort11PmaInit</VHDLName>
          <UseInSingleCycleTimedLoop>Allowed</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port11.ResetPb" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadback">
          <VHDLName>aPort11ResetPb</VHDLName>
          <UseInSingleCycleTimedLoop>Allowed</UseInSingleCycleTimedLoop>
        </IOResource>
        <ResourceList name="Tx">
          <IOResource name="IO Socket.Port11.Tx.TData0" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort11AxiTxTData0</VHDLName>
            <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.Tx.TData1" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort11AxiTxTData1</VHDLName>
            <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.Tx.TData2" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort11AxiTxTData2</VHDLName>
            <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.Tx.TData3" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort11AxiTxTData3</VHDLName>
            <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.Tx.TKeep" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort11AxiTxTKeep</VHDLName>
            <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.Tx.TLast" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort11AxiTxTLast</VHDLName>
            <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.Tx.TValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort11AxiTxTValid</VHDLName>
            <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.Tx.TReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort11AxiTxTReady</VHDLName>
            <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="Rx">
          <IOResource name="IO Socket.Port11.Rx.TData0" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort11AxiRxTData0</VHDLName>
            <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.Rx.TData1" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort11AxiRxTData1</VHDLName>
            <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.Rx.TData2" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort11AxiRxTData2</VHDLName>
            <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.Rx.TData3" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="64" integerWordLength="64" unsigned="true">
            <VHDLName>uPort11AxiRxTData3</VHDLName>
            <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.Rx.TKeep" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort11AxiRxTKeep</VHDLName>
            <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.Rx.TLast" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort11AxiRxTLast</VHDLName>
            <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.Rx.TValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort11AxiRxTValid</VHDLName>
            <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="Nfc">
          <IOResource name="IO Socket.Port11.Nfc.TValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>uPort11AxiNfcTValid</VHDLName>
            <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.Nfc.TData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>uPort11AxiNfcTData</VHDLName>
            <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.Nfc.TReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>uPort11AxiNfcTReady</VHDLName>
            <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <IOResource name="IO Socket.Port11.HardError" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort11HardError</VHDLName>
          <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port11.SoftError" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort11SoftError</VHDLName>
          <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port11.LaneUp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
          <VHDLName>uPort11LaneUp</VHDLName>
          <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port11.ChannelUp" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort11ChannelUp</VHDLName>
          <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port11.SysResetOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort11SysResetOut</VHDLName>
          <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port11.MmcmNotLockOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort11MmcmNotLockOut</VHDLName>
          <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port11.CrcPassFail_n" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort11CrcPassFail_n</VHDLName>
          <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port11.CrcValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>uPort11CrcValid</VHDLName>
          <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <IOResource name="IO Socket.Port11.LinkResetOut" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
          <VHDLName>iPort11LinkResetOut</VHDLName>
          <RequiredClockDomain>InitClk</RequiredClockDomain>
          <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
        </IOResource>
        <ResourceList name="CtrlAxi">
          <IOResource name="IO Socket.Port11.CtrlAxi.AWAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz11CtrlAxiAWAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.CtrlAxi.AWValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz11CtrlAxiAWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.CtrlAxi.AWReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz11CtrlAxiAWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.CtrlAxi.WData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz11CtrlAxiWData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.CtrlAxi.WStrb" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
            <VHDLName>sGtwiz11CtrlAxiWStrb</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.CtrlAxi.WValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz11CtrlAxiWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.CtrlAxi.WReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz11CtrlAxiWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.CtrlAxi.BResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz11CtrlAxiBResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.CtrlAxi.BValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz11CtrlAxiBValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.CtrlAxi.BReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz11CtrlAxiBReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.CtrlAxi.ARAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz11CtrlAxiARAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.CtrlAxi.ARValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz11CtrlAxiARValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.CtrlAxi.ARReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz11CtrlAxiARReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.CtrlAxi.RData" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz11CtrlAxiRData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.CtrlAxi.RResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz11CtrlAxiRResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.CtrlAxi.RValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz11CtrlAxiRValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.CtrlAxi.RReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz11CtrlAxiRReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
        <ResourceList name="DrpChAxi">
          <IOResource name="IO Socket.Port11.DrpChAxi.AWAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz11DrpChAxiAWAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.DrpChAxi.AWValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz11DrpChAxiAWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.DrpChAxi.AWReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz11DrpChAxiAWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.DrpChAxi.WData" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz11DrpChAxiWData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.DrpChAxi.WStrb" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="4" integerWordLength="4" unsigned="true">
            <VHDLName>sGtwiz11DrpChAxiWStrb</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.DrpChAxi.WValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz11DrpChAxiWValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.DrpChAxi.WReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz11DrpChAxiWReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.DrpChAxi.BResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz11DrpChAxiBResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.DrpChAxi.BValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz11DrpChAxiBValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.DrpChAxi.BReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz11DrpChAxiBReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.DrpChAxi.ARAddr" prototype="#{document-root}/Stock/FXPDigitalOutputWithoutReadbackZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz11DrpChAxiARAddr</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.DrpChAxi.ARValid" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz11DrpChAxiARValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.DrpChAxi.ARReady" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz11DrpChAxiARReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.DrpChAxi.RData" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="32" integerWordLength="32" unsigned="true">
            <VHDLName>sGtwiz11DrpChAxiRData</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.DrpChAxi.RResp" prototype="#{document-root}/Stock/FXPDigitalInputZeroDefaultSyncRegisters" wordLength="2" integerWordLength="2" unsigned="true">
            <VHDLName>sGtwiz11DrpChAxiRResp</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.DrpChAxi.RValid" prototype="#{document-root}/Stock/boolDigitalInputZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz11DrpChAxiRValid</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
          <IOResource name="IO Socket.Port11.DrpChAxi.RReady" prototype="#{document-root}/Stock/boolDigitalOutputWithoutReadbackZeroDefaultSyncRegisters">
            <VHDLName>sGtwiz11DrpChAxiRReady</VHDLName>
            <RequiredClockDomain>SAClk</RequiredClockDomain>
            <UseInSingleCycleTimedLoop>Required</UseInSingleCycleTimedLoop>
          </IOResource>
        </ResourceList>
      </ResourceList>
    </ResourceList>
  </ResourceList>
</boardio>
