

================================================================
== Vitis HLS Report for 'insert_point_Pipeline_VITIS_LOOP_268_1'
================================================================
* Date:           Tue Sep 27 15:13:43 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  12.597 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       43|      179|  0.860 us|  3.580 us|   43|  179|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_268_1  |       41|      176|        41|          1|          1|  1 ~ 136|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 41


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 1
  Pipeline-0 : II = 1, D = 41, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 44 2 
43 --> 
44 --> 43 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1"   --->   Operation 45 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_other = alloca i32 1"   --->   Operation 46 'alloca' 'tmp_other' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_score = alloca i32 1"   --->   Operation 47 'alloca' 'tmp_score' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%k_real = alloca i32 1"   --->   Operation 48 'alloca' 'k_real' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%iterctr = alloca i32 1"   --->   Operation 49 'alloca' 'iterctr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_other_1 = alloca i32 1"   --->   Operation 50 'alloca' 'tmp_other_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%iter = alloca i32 1"   --->   Operation 51 'alloca' 'iter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%score = alloca i32 1"   --->   Operation 52 'alloca' 'score' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%merge_2 = alloca i32 1"   --->   Operation 53 'alloca' 'merge_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%merge_1 = alloca i32 1"   --->   Operation 54 'alloca' 'merge_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%regions_16_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_16_load_14"   --->   Operation 55 'read' 'regions_16_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%regions_15_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_15_load_14"   --->   Operation 56 'read' 'regions_15_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%regions_14_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_14_load_14"   --->   Operation 57 'read' 'regions_14_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%regions_13_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_13_load_14"   --->   Operation 58 'read' 'regions_13_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%regions_12_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_12_load_14"   --->   Operation 59 'read' 'regions_12_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%regions_11_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_11_load_14"   --->   Operation 60 'read' 'regions_11_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%regions_10_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_10_load_14"   --->   Operation 61 'read' 'regions_10_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%regions_9_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_9_load_14"   --->   Operation 62 'read' 'regions_9_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%regions_8_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_8_load_14"   --->   Operation 63 'read' 'regions_8_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%regions_7_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_7_load_14"   --->   Operation 64 'read' 'regions_7_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%regions_6_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_6_load_14"   --->   Operation 65 'read' 'regions_6_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%regions_5_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_5_load_14"   --->   Operation 66 'read' 'regions_5_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%regions_4_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_4_load_14"   --->   Operation 67 'read' 'regions_4_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%regions_3_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_3_load_14"   --->   Operation 68 'read' 'regions_3_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%regions_2_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_2_load_14"   --->   Operation 69 'read' 'regions_2_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%regions_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_load_14"   --->   Operation 70 'read' 'regions_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%regions_32_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_32_load_14"   --->   Operation 71 'read' 'regions_32_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%regions_31_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_31_load_14"   --->   Operation 72 'read' 'regions_31_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%regions_30_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_30_load_14"   --->   Operation 73 'read' 'regions_30_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%regions_29_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_29_load_14"   --->   Operation 74 'read' 'regions_29_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%regions_28_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_28_load_14"   --->   Operation 75 'read' 'regions_28_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%regions_27_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_27_load_14"   --->   Operation 76 'read' 'regions_27_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%regions_26_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_26_load_14"   --->   Operation 77 'read' 'regions_26_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%regions_25_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_25_load_14"   --->   Operation 78 'read' 'regions_25_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%regions_24_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_24_load_14"   --->   Operation 79 'read' 'regions_24_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%regions_23_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_23_load_14"   --->   Operation 80 'read' 'regions_23_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%regions_22_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_22_load_14"   --->   Operation 81 'read' 'regions_22_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%regions_21_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_21_load_14"   --->   Operation 82 'read' 'regions_21_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%regions_20_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_20_load_14"   --->   Operation 83 'read' 'regions_20_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%regions_19_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_19_load_14"   --->   Operation 84 'read' 'regions_19_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%regions_18_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_18_load_14"   --->   Operation 85 'read' 'regions_18_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%regions_17_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_17_load_14"   --->   Operation 86 'read' 'regions_17_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%regions_48_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_48_load_14"   --->   Operation 87 'read' 'regions_48_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%regions_47_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_47_load_14"   --->   Operation 88 'read' 'regions_47_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%regions_46_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_46_load_14"   --->   Operation 89 'read' 'regions_46_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%regions_45_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_45_load_14"   --->   Operation 90 'read' 'regions_45_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%regions_44_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_44_load_14"   --->   Operation 91 'read' 'regions_44_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%regions_43_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_43_load_14"   --->   Operation 92 'read' 'regions_43_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%regions_42_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_42_load_14"   --->   Operation 93 'read' 'regions_42_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%regions_41_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_41_load_14"   --->   Operation 94 'read' 'regions_41_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%regions_40_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_40_load_14"   --->   Operation 95 'read' 'regions_40_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%regions_39_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_39_load_14"   --->   Operation 96 'read' 'regions_39_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%regions_38_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_38_load_14"   --->   Operation 97 'read' 'regions_38_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%regions_37_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_37_load_14"   --->   Operation 98 'read' 'regions_37_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%regions_36_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_36_load_14"   --->   Operation 99 'read' 'regions_36_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%regions_35_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_35_load_14"   --->   Operation 100 'read' 'regions_35_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%regions_34_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_34_load_14"   --->   Operation 101 'read' 'regions_34_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%regions_33_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_33_load_14"   --->   Operation 102 'read' 'regions_33_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%regions_16_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_16_load_13"   --->   Operation 103 'read' 'regions_16_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%regions_15_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_15_load_13"   --->   Operation 104 'read' 'regions_15_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%regions_14_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_14_load_13"   --->   Operation 105 'read' 'regions_14_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%regions_13_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_13_load_13"   --->   Operation 106 'read' 'regions_13_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%regions_12_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_12_load_13"   --->   Operation 107 'read' 'regions_12_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%regions_11_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_11_load_13"   --->   Operation 108 'read' 'regions_11_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%regions_10_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_10_load_13"   --->   Operation 109 'read' 'regions_10_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%regions_9_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_9_load_13"   --->   Operation 110 'read' 'regions_9_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%regions_8_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_8_load_13"   --->   Operation 111 'read' 'regions_8_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%regions_7_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_7_load_13"   --->   Operation 112 'read' 'regions_7_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%regions_6_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_6_load_13"   --->   Operation 113 'read' 'regions_6_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%regions_5_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_5_load_13"   --->   Operation 114 'read' 'regions_5_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%regions_4_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_4_load_13"   --->   Operation 115 'read' 'regions_4_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%regions_3_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_3_load_13"   --->   Operation 116 'read' 'regions_3_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%regions_2_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_2_load_13"   --->   Operation 117 'read' 'regions_2_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%regions_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_load_13"   --->   Operation 118 'read' 'regions_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%regions_32_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_32_load_13"   --->   Operation 119 'read' 'regions_32_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%regions_31_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_31_load_13"   --->   Operation 120 'read' 'regions_31_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%regions_30_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_30_load_13"   --->   Operation 121 'read' 'regions_30_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%regions_29_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_29_load_13"   --->   Operation 122 'read' 'regions_29_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%regions_28_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_28_load_13"   --->   Operation 123 'read' 'regions_28_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%regions_27_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_27_load_13"   --->   Operation 124 'read' 'regions_27_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%regions_26_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_26_load_13"   --->   Operation 125 'read' 'regions_26_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%regions_25_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_25_load_13"   --->   Operation 126 'read' 'regions_25_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%regions_24_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_24_load_13"   --->   Operation 127 'read' 'regions_24_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%regions_23_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_23_load_13"   --->   Operation 128 'read' 'regions_23_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%regions_22_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_22_load_13"   --->   Operation 129 'read' 'regions_22_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%regions_21_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_21_load_13"   --->   Operation 130 'read' 'regions_21_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%regions_20_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_20_load_13"   --->   Operation 131 'read' 'regions_20_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%regions_19_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_19_load_13"   --->   Operation 132 'read' 'regions_19_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%regions_18_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_18_load_13"   --->   Operation 133 'read' 'regions_18_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%regions_17_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_17_load_13"   --->   Operation 134 'read' 'regions_17_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%regions_48_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_48_load_13"   --->   Operation 135 'read' 'regions_48_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%regions_47_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_47_load_13"   --->   Operation 136 'read' 'regions_47_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%regions_46_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_46_load_13"   --->   Operation 137 'read' 'regions_46_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%regions_45_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_45_load_13"   --->   Operation 138 'read' 'regions_45_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%regions_44_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_44_load_13"   --->   Operation 139 'read' 'regions_44_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%regions_43_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_43_load_13"   --->   Operation 140 'read' 'regions_43_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%regions_42_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_42_load_13"   --->   Operation 141 'read' 'regions_42_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%regions_41_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_41_load_13"   --->   Operation 142 'read' 'regions_41_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%regions_40_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_40_load_13"   --->   Operation 143 'read' 'regions_40_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%regions_39_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_39_load_13"   --->   Operation 144 'read' 'regions_39_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%regions_38_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_38_load_13"   --->   Operation 145 'read' 'regions_38_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%regions_37_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_37_load_13"   --->   Operation 146 'read' 'regions_37_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%regions_36_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_36_load_13"   --->   Operation 147 'read' 'regions_36_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%regions_35_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_35_load_13"   --->   Operation 148 'read' 'regions_35_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%regions_34_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_34_load_13"   --->   Operation 149 'read' 'regions_34_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%regions_33_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_33_load_13"   --->   Operation 150 'read' 'regions_33_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%regions_16_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_16_load_12"   --->   Operation 151 'read' 'regions_16_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%regions_15_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_15_load_12"   --->   Operation 152 'read' 'regions_15_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%regions_14_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_14_load_12"   --->   Operation 153 'read' 'regions_14_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%regions_13_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_13_load_12"   --->   Operation 154 'read' 'regions_13_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%regions_12_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_12_load_12"   --->   Operation 155 'read' 'regions_12_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%regions_11_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_11_load_12"   --->   Operation 156 'read' 'regions_11_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%regions_10_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_10_load_12"   --->   Operation 157 'read' 'regions_10_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%regions_9_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_9_load_12"   --->   Operation 158 'read' 'regions_9_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%regions_8_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_8_load_12"   --->   Operation 159 'read' 'regions_8_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%regions_7_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_7_load_12"   --->   Operation 160 'read' 'regions_7_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%regions_6_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_6_load_12"   --->   Operation 161 'read' 'regions_6_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%regions_5_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_5_load_12"   --->   Operation 162 'read' 'regions_5_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%regions_4_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_4_load_12"   --->   Operation 163 'read' 'regions_4_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%regions_3_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_3_load_12"   --->   Operation 164 'read' 'regions_3_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%regions_2_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_2_load_12"   --->   Operation 165 'read' 'regions_2_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%regions_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_load_12"   --->   Operation 166 'read' 'regions_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%regions_32_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_32_load_12"   --->   Operation 167 'read' 'regions_32_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%regions_31_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_31_load_12"   --->   Operation 168 'read' 'regions_31_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%regions_30_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_30_load_12"   --->   Operation 169 'read' 'regions_30_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%regions_29_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_29_load_12"   --->   Operation 170 'read' 'regions_29_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%regions_28_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_28_load_12"   --->   Operation 171 'read' 'regions_28_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%regions_27_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_27_load_12"   --->   Operation 172 'read' 'regions_27_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%regions_26_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_26_load_12"   --->   Operation 173 'read' 'regions_26_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%regions_25_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_25_load_12"   --->   Operation 174 'read' 'regions_25_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%regions_24_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_24_load_12"   --->   Operation 175 'read' 'regions_24_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%regions_23_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_23_load_12"   --->   Operation 176 'read' 'regions_23_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%regions_22_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_22_load_12"   --->   Operation 177 'read' 'regions_22_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%regions_21_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_21_load_12"   --->   Operation 178 'read' 'regions_21_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%regions_20_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_20_load_12"   --->   Operation 179 'read' 'regions_20_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%regions_19_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_19_load_12"   --->   Operation 180 'read' 'regions_19_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%regions_18_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_18_load_12"   --->   Operation 181 'read' 'regions_18_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%regions_17_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_17_load_12"   --->   Operation 182 'read' 'regions_17_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%regions_48_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_48_load_12"   --->   Operation 183 'read' 'regions_48_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%regions_47_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_47_load_12"   --->   Operation 184 'read' 'regions_47_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%regions_46_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_46_load_12"   --->   Operation 185 'read' 'regions_46_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%regions_45_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_45_load_12"   --->   Operation 186 'read' 'regions_45_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%regions_44_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_44_load_12"   --->   Operation 187 'read' 'regions_44_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%regions_43_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_43_load_12"   --->   Operation 188 'read' 'regions_43_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%regions_42_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_42_load_12"   --->   Operation 189 'read' 'regions_42_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%regions_41_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_41_load_12"   --->   Operation 190 'read' 'regions_41_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%regions_40_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_40_load_12"   --->   Operation 191 'read' 'regions_40_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%regions_39_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_39_load_12"   --->   Operation 192 'read' 'regions_39_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%regions_38_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_38_load_12"   --->   Operation 193 'read' 'regions_38_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%regions_37_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_37_load_12"   --->   Operation 194 'read' 'regions_37_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%regions_36_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_36_load_12"   --->   Operation 195 'read' 'regions_36_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%regions_35_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_35_load_12"   --->   Operation 196 'read' 'regions_35_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%regions_34_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_34_load_12"   --->   Operation 197 'read' 'regions_34_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%regions_33_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_33_load_12"   --->   Operation 198 'read' 'regions_33_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%regions_16_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_16_load_11"   --->   Operation 199 'read' 'regions_16_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%regions_15_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_15_load_11"   --->   Operation 200 'read' 'regions_15_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%regions_14_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_14_load_11"   --->   Operation 201 'read' 'regions_14_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%regions_13_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_13_load_11"   --->   Operation 202 'read' 'regions_13_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%regions_12_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_12_load_11"   --->   Operation 203 'read' 'regions_12_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%regions_11_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_11_load_11"   --->   Operation 204 'read' 'regions_11_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%regions_10_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_10_load_11"   --->   Operation 205 'read' 'regions_10_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%regions_9_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_9_load_11"   --->   Operation 206 'read' 'regions_9_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%regions_8_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_8_load_11"   --->   Operation 207 'read' 'regions_8_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%regions_7_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_7_load_11"   --->   Operation 208 'read' 'regions_7_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%regions_6_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_6_load_11"   --->   Operation 209 'read' 'regions_6_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%regions_5_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_5_load_11"   --->   Operation 210 'read' 'regions_5_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%regions_4_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_4_load_11"   --->   Operation 211 'read' 'regions_4_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%regions_3_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_3_load_11"   --->   Operation 212 'read' 'regions_3_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%regions_2_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_2_load_11"   --->   Operation 213 'read' 'regions_2_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%regions_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_load_11"   --->   Operation 214 'read' 'regions_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%regions_32_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_32_load_11"   --->   Operation 215 'read' 'regions_32_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%regions_31_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_31_load_11"   --->   Operation 216 'read' 'regions_31_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%regions_30_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_30_load_11"   --->   Operation 217 'read' 'regions_30_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%regions_29_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_29_load_11"   --->   Operation 218 'read' 'regions_29_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%regions_28_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_28_load_11"   --->   Operation 219 'read' 'regions_28_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%regions_27_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_27_load_11"   --->   Operation 220 'read' 'regions_27_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%regions_26_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_26_load_11"   --->   Operation 221 'read' 'regions_26_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%regions_25_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_25_load_11"   --->   Operation 222 'read' 'regions_25_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%regions_24_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_24_load_11"   --->   Operation 223 'read' 'regions_24_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%regions_23_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_23_load_11"   --->   Operation 224 'read' 'regions_23_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%regions_22_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_22_load_11"   --->   Operation 225 'read' 'regions_22_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%regions_21_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_21_load_11"   --->   Operation 226 'read' 'regions_21_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%regions_20_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_20_load_11"   --->   Operation 227 'read' 'regions_20_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%regions_19_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_19_load_11"   --->   Operation 228 'read' 'regions_19_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%regions_18_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_18_load_11"   --->   Operation 229 'read' 'regions_18_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%regions_17_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_17_load_11"   --->   Operation 230 'read' 'regions_17_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%regions_48_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_48_load_11"   --->   Operation 231 'read' 'regions_48_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%regions_47_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_47_load_11"   --->   Operation 232 'read' 'regions_47_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%regions_46_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_46_load_11"   --->   Operation 233 'read' 'regions_46_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%regions_45_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_45_load_11"   --->   Operation 234 'read' 'regions_45_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%regions_44_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_44_load_11"   --->   Operation 235 'read' 'regions_44_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%regions_43_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_43_load_11"   --->   Operation 236 'read' 'regions_43_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%regions_42_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_42_load_11"   --->   Operation 237 'read' 'regions_42_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%regions_41_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_41_load_11"   --->   Operation 238 'read' 'regions_41_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%regions_40_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_40_load_11"   --->   Operation 239 'read' 'regions_40_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%regions_39_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_39_load_11"   --->   Operation 240 'read' 'regions_39_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%regions_38_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_38_load_11"   --->   Operation 241 'read' 'regions_38_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%regions_37_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_37_load_11"   --->   Operation 242 'read' 'regions_37_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%regions_36_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_36_load_11"   --->   Operation 243 'read' 'regions_36_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%regions_35_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_35_load_11"   --->   Operation 244 'read' 'regions_35_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%regions_34_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_34_load_11"   --->   Operation 245 'read' 'regions_34_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%regions_33_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_33_load_11"   --->   Operation 246 'read' 'regions_33_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%regions_16_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_16_load_10"   --->   Operation 247 'read' 'regions_16_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%regions_15_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_15_load_10"   --->   Operation 248 'read' 'regions_15_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%regions_14_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_14_load_10"   --->   Operation 249 'read' 'regions_14_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%regions_13_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_13_load_10"   --->   Operation 250 'read' 'regions_13_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%regions_12_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_12_load_10"   --->   Operation 251 'read' 'regions_12_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%regions_11_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_11_load_10"   --->   Operation 252 'read' 'regions_11_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%regions_10_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_10_load_10"   --->   Operation 253 'read' 'regions_10_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%regions_9_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_9_load_10"   --->   Operation 254 'read' 'regions_9_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%regions_8_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_8_load_10"   --->   Operation 255 'read' 'regions_8_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%regions_7_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_7_load_10"   --->   Operation 256 'read' 'regions_7_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%regions_6_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_6_load_10"   --->   Operation 257 'read' 'regions_6_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%regions_5_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_5_load_10"   --->   Operation 258 'read' 'regions_5_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%regions_4_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_4_load_10"   --->   Operation 259 'read' 'regions_4_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%regions_3_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_3_load_10"   --->   Operation 260 'read' 'regions_3_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%regions_2_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_2_load_10"   --->   Operation 261 'read' 'regions_2_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%regions_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_load_10"   --->   Operation 262 'read' 'regions_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%regions_32_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_32_load_10"   --->   Operation 263 'read' 'regions_32_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%regions_31_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_31_load_10"   --->   Operation 264 'read' 'regions_31_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%regions_30_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_30_load_10"   --->   Operation 265 'read' 'regions_30_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%regions_29_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_29_load_10"   --->   Operation 266 'read' 'regions_29_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%regions_28_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_28_load_10"   --->   Operation 267 'read' 'regions_28_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%regions_27_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_27_load_10"   --->   Operation 268 'read' 'regions_27_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%regions_26_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_26_load_10"   --->   Operation 269 'read' 'regions_26_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%regions_25_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_25_load_10"   --->   Operation 270 'read' 'regions_25_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%regions_24_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_24_load_10"   --->   Operation 271 'read' 'regions_24_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%regions_23_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_23_load_10"   --->   Operation 272 'read' 'regions_23_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%regions_22_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_22_load_10"   --->   Operation 273 'read' 'regions_22_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%regions_21_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_21_load_10"   --->   Operation 274 'read' 'regions_21_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%regions_20_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_20_load_10"   --->   Operation 275 'read' 'regions_20_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%regions_19_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_19_load_10"   --->   Operation 276 'read' 'regions_19_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%regions_18_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_18_load_10"   --->   Operation 277 'read' 'regions_18_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%regions_17_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_17_load_10"   --->   Operation 278 'read' 'regions_17_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%regions_48_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_48_load_10"   --->   Operation 279 'read' 'regions_48_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%regions_47_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_47_load_10"   --->   Operation 280 'read' 'regions_47_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%regions_46_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_46_load_10"   --->   Operation 281 'read' 'regions_46_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%regions_45_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_45_load_10"   --->   Operation 282 'read' 'regions_45_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%regions_44_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_44_load_10"   --->   Operation 283 'read' 'regions_44_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%regions_43_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_43_load_10"   --->   Operation 284 'read' 'regions_43_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%regions_42_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_42_load_10"   --->   Operation 285 'read' 'regions_42_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%regions_41_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_41_load_10"   --->   Operation 286 'read' 'regions_41_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%regions_40_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_40_load_10"   --->   Operation 287 'read' 'regions_40_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%regions_39_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_39_load_10"   --->   Operation 288 'read' 'regions_39_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%regions_38_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_38_load_10"   --->   Operation 289 'read' 'regions_38_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%regions_37_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_37_load_10"   --->   Operation 290 'read' 'regions_37_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%regions_36_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_36_load_10"   --->   Operation 291 'read' 'regions_36_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%regions_35_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_35_load_10"   --->   Operation 292 'read' 'regions_35_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%regions_34_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_34_load_10"   --->   Operation 293 'read' 'regions_34_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%regions_33_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_33_load_10"   --->   Operation 294 'read' 'regions_33_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%regions_16_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_16_load_9"   --->   Operation 295 'read' 'regions_16_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%regions_15_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_15_load_9"   --->   Operation 296 'read' 'regions_15_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%regions_14_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_14_load_9"   --->   Operation 297 'read' 'regions_14_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%regions_13_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_13_load_9"   --->   Operation 298 'read' 'regions_13_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%regions_12_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_12_load_9"   --->   Operation 299 'read' 'regions_12_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%regions_11_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_11_load_9"   --->   Operation 300 'read' 'regions_11_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%regions_10_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_10_load_9"   --->   Operation 301 'read' 'regions_10_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%regions_9_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_9_load_9"   --->   Operation 302 'read' 'regions_9_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%regions_8_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_8_load_9"   --->   Operation 303 'read' 'regions_8_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%regions_7_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_7_load_9"   --->   Operation 304 'read' 'regions_7_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%regions_6_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_6_load_9"   --->   Operation 305 'read' 'regions_6_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%regions_5_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_5_load_9"   --->   Operation 306 'read' 'regions_5_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%regions_4_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_4_load_9"   --->   Operation 307 'read' 'regions_4_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%regions_3_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_3_load_9"   --->   Operation 308 'read' 'regions_3_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%regions_2_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_2_load_9"   --->   Operation 309 'read' 'regions_2_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%regions_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_load_9"   --->   Operation 310 'read' 'regions_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%regions_32_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_32_load_9"   --->   Operation 311 'read' 'regions_32_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%regions_31_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_31_load_9"   --->   Operation 312 'read' 'regions_31_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%regions_30_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_30_load_9"   --->   Operation 313 'read' 'regions_30_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%regions_29_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_29_load_9"   --->   Operation 314 'read' 'regions_29_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%regions_28_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_28_load_9"   --->   Operation 315 'read' 'regions_28_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%regions_27_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_27_load_9"   --->   Operation 316 'read' 'regions_27_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%regions_26_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_26_load_9"   --->   Operation 317 'read' 'regions_26_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%regions_25_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_25_load_9"   --->   Operation 318 'read' 'regions_25_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%regions_24_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_24_load_9"   --->   Operation 319 'read' 'regions_24_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%regions_23_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_23_load_9"   --->   Operation 320 'read' 'regions_23_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%regions_22_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_22_load_9"   --->   Operation 321 'read' 'regions_22_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%regions_21_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_21_load_9"   --->   Operation 322 'read' 'regions_21_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%regions_20_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_20_load_9"   --->   Operation 323 'read' 'regions_20_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%regions_19_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_19_load_9"   --->   Operation 324 'read' 'regions_19_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%regions_18_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_18_load_9"   --->   Operation 325 'read' 'regions_18_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%regions_17_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_17_load_9"   --->   Operation 326 'read' 'regions_17_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%regions_48_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_48_load_9"   --->   Operation 327 'read' 'regions_48_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%regions_47_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_47_load_9"   --->   Operation 328 'read' 'regions_47_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%regions_46_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_46_load_9"   --->   Operation 329 'read' 'regions_46_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%regions_45_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_45_load_9"   --->   Operation 330 'read' 'regions_45_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%regions_44_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_44_load_9"   --->   Operation 331 'read' 'regions_44_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%regions_43_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_43_load_9"   --->   Operation 332 'read' 'regions_43_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%regions_42_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_42_load_9"   --->   Operation 333 'read' 'regions_42_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%regions_41_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_41_load_9"   --->   Operation 334 'read' 'regions_41_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%regions_40_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_40_load_9"   --->   Operation 335 'read' 'regions_40_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%regions_39_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_39_load_9"   --->   Operation 336 'read' 'regions_39_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%regions_38_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_38_load_9"   --->   Operation 337 'read' 'regions_38_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%regions_37_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_37_load_9"   --->   Operation 338 'read' 'regions_37_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%regions_36_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_36_load_9"   --->   Operation 339 'read' 'regions_36_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%regions_35_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_35_load_9"   --->   Operation 340 'read' 'regions_35_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%regions_34_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_34_load_9"   --->   Operation 341 'read' 'regions_34_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%regions_33_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_33_load_9"   --->   Operation 342 'read' 'regions_33_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%regions_16_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_16_load_8"   --->   Operation 343 'read' 'regions_16_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%regions_15_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_15_load_8"   --->   Operation 344 'read' 'regions_15_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%regions_14_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_14_load_8"   --->   Operation 345 'read' 'regions_14_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%regions_13_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_13_load_8"   --->   Operation 346 'read' 'regions_13_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%regions_12_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_12_load_8"   --->   Operation 347 'read' 'regions_12_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%regions_11_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_11_load_8"   --->   Operation 348 'read' 'regions_11_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%regions_10_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_10_load_8"   --->   Operation 349 'read' 'regions_10_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%regions_9_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_9_load_8"   --->   Operation 350 'read' 'regions_9_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%regions_8_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_8_load_8"   --->   Operation 351 'read' 'regions_8_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%regions_7_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_7_load_8"   --->   Operation 352 'read' 'regions_7_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%regions_6_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_6_load_8"   --->   Operation 353 'read' 'regions_6_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%regions_5_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_5_load_8"   --->   Operation 354 'read' 'regions_5_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%regions_4_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_4_load_8"   --->   Operation 355 'read' 'regions_4_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%regions_3_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_3_load_8"   --->   Operation 356 'read' 'regions_3_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%regions_2_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_2_load_8"   --->   Operation 357 'read' 'regions_2_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%regions_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_load_8"   --->   Operation 358 'read' 'regions_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%regions_32_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_32_load_8"   --->   Operation 359 'read' 'regions_32_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%regions_31_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_31_load_8"   --->   Operation 360 'read' 'regions_31_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%regions_30_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_30_load_8"   --->   Operation 361 'read' 'regions_30_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%regions_29_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_29_load_8"   --->   Operation 362 'read' 'regions_29_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%regions_28_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_28_load_8"   --->   Operation 363 'read' 'regions_28_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%regions_27_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_27_load_8"   --->   Operation 364 'read' 'regions_27_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%regions_26_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_26_load_8"   --->   Operation 365 'read' 'regions_26_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%regions_25_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_25_load_8"   --->   Operation 366 'read' 'regions_25_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%regions_24_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_24_load_8"   --->   Operation 367 'read' 'regions_24_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%regions_23_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_23_load_8"   --->   Operation 368 'read' 'regions_23_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%regions_22_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_22_load_8"   --->   Operation 369 'read' 'regions_22_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%regions_21_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_21_load_8"   --->   Operation 370 'read' 'regions_21_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%regions_20_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_20_load_8"   --->   Operation 371 'read' 'regions_20_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%regions_19_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_19_load_8"   --->   Operation 372 'read' 'regions_19_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%regions_18_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_18_load_8"   --->   Operation 373 'read' 'regions_18_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%regions_17_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_17_load_8"   --->   Operation 374 'read' 'regions_17_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%regions_48_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_48_load_8"   --->   Operation 375 'read' 'regions_48_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%regions_47_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_47_load_8"   --->   Operation 376 'read' 'regions_47_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%regions_46_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_46_load_8"   --->   Operation 377 'read' 'regions_46_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%regions_45_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_45_load_8"   --->   Operation 378 'read' 'regions_45_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%regions_44_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_44_load_8"   --->   Operation 379 'read' 'regions_44_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%regions_43_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_43_load_8"   --->   Operation 380 'read' 'regions_43_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%regions_42_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_42_load_8"   --->   Operation 381 'read' 'regions_42_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%regions_41_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_41_load_8"   --->   Operation 382 'read' 'regions_41_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%regions_40_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_40_load_8"   --->   Operation 383 'read' 'regions_40_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%regions_39_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_39_load_8"   --->   Operation 384 'read' 'regions_39_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%regions_38_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_38_load_8"   --->   Operation 385 'read' 'regions_38_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%regions_37_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_37_load_8"   --->   Operation 386 'read' 'regions_37_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%regions_36_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_36_load_8"   --->   Operation 387 'read' 'regions_36_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%regions_35_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_35_load_8"   --->   Operation 388 'read' 'regions_35_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%regions_34_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_34_load_8"   --->   Operation 389 'read' 'regions_34_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%regions_33_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_33_load_8"   --->   Operation 390 'read' 'regions_33_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%regions_16_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_16_load"   --->   Operation 391 'read' 'regions_16_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%regions_15_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_15_load"   --->   Operation 392 'read' 'regions_15_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%regions_14_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_14_load"   --->   Operation 393 'read' 'regions_14_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%regions_13_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_13_load"   --->   Operation 394 'read' 'regions_13_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%regions_12_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_12_load"   --->   Operation 395 'read' 'regions_12_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%regions_11_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_11_load"   --->   Operation 396 'read' 'regions_11_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%regions_10_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_10_load"   --->   Operation 397 'read' 'regions_10_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%regions_9_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_9_load"   --->   Operation 398 'read' 'regions_9_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%regions_8_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_8_load"   --->   Operation 399 'read' 'regions_8_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%regions_7_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_7_load"   --->   Operation 400 'read' 'regions_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%regions_6_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_6_load"   --->   Operation 401 'read' 'regions_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%regions_5_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_5_load"   --->   Operation 402 'read' 'regions_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%regions_4_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_4_load"   --->   Operation 403 'read' 'regions_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%regions_3_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_3_load"   --->   Operation 404 'read' 'regions_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%regions_2_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_2_load"   --->   Operation 405 'read' 'regions_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%regions_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_load"   --->   Operation 406 'read' 'regions_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%regions_32_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_32_load"   --->   Operation 407 'read' 'regions_32_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%regions_31_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_31_load"   --->   Operation 408 'read' 'regions_31_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%regions_30_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_30_load"   --->   Operation 409 'read' 'regions_30_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%regions_29_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_29_load"   --->   Operation 410 'read' 'regions_29_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%regions_28_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_28_load"   --->   Operation 411 'read' 'regions_28_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%regions_27_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_27_load"   --->   Operation 412 'read' 'regions_27_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%regions_26_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_26_load"   --->   Operation 413 'read' 'regions_26_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%regions_25_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_25_load"   --->   Operation 414 'read' 'regions_25_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%regions_24_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_24_load"   --->   Operation 415 'read' 'regions_24_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%regions_23_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_23_load"   --->   Operation 416 'read' 'regions_23_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%regions_22_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_22_load"   --->   Operation 417 'read' 'regions_22_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%regions_21_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_21_load"   --->   Operation 418 'read' 'regions_21_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%regions_20_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_20_load"   --->   Operation 419 'read' 'regions_20_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%regions_19_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_19_load"   --->   Operation 420 'read' 'regions_19_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%regions_18_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_18_load"   --->   Operation 421 'read' 'regions_18_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%regions_17_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_17_load"   --->   Operation 422 'read' 'regions_17_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%regions_48_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_48_load"   --->   Operation 423 'read' 'regions_48_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%regions_47_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_47_load"   --->   Operation 424 'read' 'regions_47_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%regions_46_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_46_load"   --->   Operation 425 'read' 'regions_46_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%regions_45_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_45_load"   --->   Operation 426 'read' 'regions_45_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%regions_44_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_44_load"   --->   Operation 427 'read' 'regions_44_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%regions_43_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_43_load"   --->   Operation 428 'read' 'regions_43_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%regions_42_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_42_load"   --->   Operation 429 'read' 'regions_42_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%regions_41_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_41_load"   --->   Operation 430 'read' 'regions_41_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%regions_40_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_40_load"   --->   Operation 431 'read' 'regions_40_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%regions_39_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_39_load"   --->   Operation 432 'read' 'regions_39_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%regions_38_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_38_load"   --->   Operation 433 'read' 'regions_38_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%regions_37_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_37_load"   --->   Operation 434 'read' 'regions_37_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%regions_36_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_36_load"   --->   Operation 435 'read' 'regions_36_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%regions_35_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_35_load"   --->   Operation 436 'read' 'regions_35_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%regions_34_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_34_load"   --->   Operation 437 'read' 'regions_34_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%regions_33_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_33_load"   --->   Operation 438 'read' 'regions_33_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %merge_1"   --->   Operation 439 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 440 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %merge_2"   --->   Operation 440 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 441 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %score"   --->   Operation 441 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 442 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 15, i32 %iter"   --->   Operation 442 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 443 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %tmp_other_1"   --->   Operation 443 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 444 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %iterctr"   --->   Operation 444 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 445 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 15, i32 %k_real"   --->   Operation 445 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 446 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %tmp_score"   --->   Operation 446 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 447 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %tmp_other"   --->   Operation 447 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 448 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %i_4"   --->   Operation 448 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%br_ln0 = br void %insert_point_label5.i"   --->   Operation 449 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 12.5>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "%i = load i8 %i_4" [detector_solid/abs_solid_detector.cpp:268->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 450 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 451 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (1.55ns)   --->   "%icmp_ln268 = icmp_eq  i8 %i, i8 136" [detector_solid/abs_solid_detector.cpp:268->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 452 'icmp' 'icmp_ln268' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 136, i64 68"   --->   Operation 453 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (1.91ns)   --->   "%i_6 = add i8 %i, i8 1" [detector_solid/abs_solid_detector.cpp:268->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 454 'add' 'i_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%br_ln268 = br i1 %icmp_ln268, void %insert_point_label5.split.i, void %insert_point_label5.i.insert_point_label6.i_crit_edge.exitStub" [detector_solid/abs_solid_detector.cpp:268->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 455 'br' 'br_ln268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%k_real_load = load i32 %k_real" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 456 'load' 'k_real_load' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%iterctr_load = load i32 %iterctr" [detector_solid/abs_solid_detector.cpp:330->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 457 'load' 'iterctr_load' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_other_1_load = load i32 %tmp_other_1" [detector_solid/abs_solid_detector.cpp:321->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 458 'load' 'tmp_other_1_load' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%iter_load = load i32 %iter" [detector_solid/abs_solid_detector.cpp:332->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 459 'load' 'iter_load' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (2.06ns)   --->   "%tmp_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_33_load_read, i32 %regions_34_load_read, i32 %regions_35_load_read, i32 %regions_36_load_read, i32 %regions_37_load_read, i32 %regions_38_load_read, i32 %regions_39_load_read, i32 %regions_40_load_read, i32 %regions_41_load_read, i32 %regions_42_load_read, i32 %regions_43_load_read, i32 %regions_44_load_read, i32 %regions_45_load_read, i32 %regions_46_load_read, i32 %regions_47_load_read, i32 %regions_48_load_read, i32 %tmp_other_1_load" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 460 'mux' 'tmp_i' <Predicate = (!icmp_ln268)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (2.06ns)   --->   "%tmp_7_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_33_load_read, i32 %regions_34_load_read, i32 %regions_35_load_read, i32 %regions_36_load_read, i32 %regions_37_load_read, i32 %regions_38_load_read, i32 %regions_39_load_read, i32 %regions_40_load_read, i32 %regions_41_load_read, i32 %regions_42_load_read, i32 %regions_43_load_read, i32 %regions_44_load_read, i32 %regions_45_load_read, i32 %regions_46_load_read, i32 %regions_47_load_read, i32 %regions_48_load_read, i32 %k_real_load" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 461 'mux' 'tmp_7_i' <Predicate = (!icmp_ln268)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 462 [4/4] (10.5ns)   --->   "%d_i = fsub i32 %tmp_i, i32 %tmp_7_i" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 462 'fsub' 'd_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 463 [1/1] (2.06ns)   --->   "%tmp_9_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_load_read, i32 %regions_2_load_read, i32 %regions_3_load_read, i32 %regions_4_load_read, i32 %regions_5_load_read, i32 %regions_6_load_read, i32 %regions_7_load_read, i32 %regions_8_load_read, i32 %regions_9_load_read, i32 %regions_10_load_read, i32 %regions_11_load_read, i32 %regions_12_load_read, i32 %regions_13_load_read, i32 %regions_14_load_read, i32 %regions_15_load_read, i32 %regions_16_load_read, i32 %tmp_other_1_load" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 463 'mux' 'tmp_9_i' <Predicate = (!icmp_ln268)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 464 [1/1] (2.06ns)   --->   "%tmp_11_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_load_read, i32 %regions_2_load_read, i32 %regions_3_load_read, i32 %regions_4_load_read, i32 %regions_5_load_read, i32 %regions_6_load_read, i32 %regions_7_load_read, i32 %regions_8_load_read, i32 %regions_9_load_read, i32 %regions_10_load_read, i32 %regions_11_load_read, i32 %regions_12_load_read, i32 %regions_13_load_read, i32 %regions_14_load_read, i32 %regions_15_load_read, i32 %regions_16_load_read, i32 %k_real_load" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 464 'mux' 'tmp_11_i' <Predicate = (!icmp_ln268)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 465 [2/2] (5.43ns)   --->   "%tmp_56 = fcmp_olt  i32 %tmp_9_i, i32 %tmp_11_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 465 'fcmp' 'tmp_56' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (2.06ns)   --->   "%tmp_9_1_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_load_8_read, i32 %regions_2_load_8_read, i32 %regions_3_load_8_read, i32 %regions_4_load_8_read, i32 %regions_5_load_8_read, i32 %regions_6_load_8_read, i32 %regions_7_load_8_read, i32 %regions_8_load_8_read, i32 %regions_9_load_8_read, i32 %regions_10_load_8_read, i32 %regions_11_load_8_read, i32 %regions_12_load_8_read, i32 %regions_13_load_8_read, i32 %regions_14_load_8_read, i32 %regions_15_load_8_read, i32 %regions_16_load_8_read, i32 %tmp_other_1_load" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 466 'mux' 'tmp_9_1_i' <Predicate = (!icmp_ln268)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (2.06ns)   --->   "%tmp_11_1_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_load_8_read, i32 %regions_2_load_8_read, i32 %regions_3_load_8_read, i32 %regions_4_load_8_read, i32 %regions_5_load_8_read, i32 %regions_6_load_8_read, i32 %regions_7_load_8_read, i32 %regions_8_load_8_read, i32 %regions_9_load_8_read, i32 %regions_10_load_8_read, i32 %regions_11_load_8_read, i32 %regions_12_load_8_read, i32 %regions_13_load_8_read, i32 %regions_14_load_8_read, i32 %regions_15_load_8_read, i32 %regions_16_load_8_read, i32 %k_real_load" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 467 'mux' 'tmp_11_1_i' <Predicate = (!icmp_ln268)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 468 [2/2] (5.43ns)   --->   "%tmp_61 = fcmp_olt  i32 %tmp_9_1_i, i32 %tmp_11_1_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 468 'fcmp' 'tmp_61' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 469 [1/1] (2.55ns)   --->   "%iterctr_1 = add i32 %iterctr_load, i32 1" [detector_solid/abs_solid_detector.cpp:330->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 469 'add' 'iterctr_1' <Predicate = (!icmp_ln268)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 470 [1/1] (2.47ns)   --->   "%icmp_ln332 = icmp_eq  i32 %iterctr_1, i32 %iter_load" [detector_solid/abs_solid_detector.cpp:332->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 470 'icmp' 'icmp_ln332' <Predicate = (!icmp_ln268)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%br_ln332 = br i1 %icmp_ln332, void %if.else127.i, void %if.then114.i" [detector_solid/abs_solid_detector.cpp:332->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 471 'br' 'br_ln332' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_2 : Operation 472 [1/1] (2.55ns)   --->   "%k_real_1 = add i32 %k_real_load, i32 4294967295" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 472 'add' 'k_real_1' <Predicate = (!icmp_ln268 & !icmp_ln332)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 473 [1/1] (1.58ns)   --->   "%store_ln330 = store i32 %iterctr_1, i32 %iterctr" [detector_solid/abs_solid_detector.cpp:330->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 473 'store' 'store_ln330' <Predicate = (!icmp_ln268 & !icmp_ln332)> <Delay = 1.58>
ST_2 : Operation 474 [1/1] (1.58ns)   --->   "%store_ln352 = store i32 %k_real_1, i32 %k_real" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 474 'store' 'store_ln352' <Predicate = (!icmp_ln268 & !icmp_ln332)> <Delay = 1.58>
ST_2 : Operation 475 [1/1] (2.55ns)   --->   "%i_real = add i32 %tmp_other_1_load, i32 1" [detector_solid/abs_solid_detector.cpp:334->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 475 'add' 'i_real' <Predicate = (!icmp_ln268 & icmp_ln332)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 476 [1/1] (2.55ns)   --->   "%iter_1 = add i32 %iter_load, i32 4294967295" [detector_solid/abs_solid_detector.cpp:335->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 476 'add' 'iter_1' <Predicate = (!icmp_ln268 & icmp_ln332)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %i_real, i32 4, i32 31"   --->   Operation 477 'partselect' 'tmp_41' <Predicate = (!icmp_ln268 & icmp_ln332)> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (2.46ns)   --->   "%icmp_ln1077 = icmp_sgt  i28 %tmp_41, i28 0"   --->   Operation 478 'icmp' 'icmp_ln1077' <Predicate = (!icmp_ln268 & icmp_ln332)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.00ns)   --->   "%br_ln348 = br i1 %icmp_ln1077, void %if.then114.i.for.inc132.i_crit_edge, void %if.then114.i.insert_point_label6.i_crit_edge.exitStub" [detector_solid/abs_solid_detector.cpp:348->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 479 'br' 'br_ln348' <Predicate = (!icmp_ln268 & icmp_ln332)> <Delay = 0.00>
ST_2 : Operation 480 [1/1] (1.58ns)   --->   "%store_ln348 = store i32 %iter_1, i32 %iter" [detector_solid/abs_solid_detector.cpp:348->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 480 'store' 'store_ln348' <Predicate = (!icmp_ln268 & icmp_ln332 & !icmp_ln1077)> <Delay = 1.58>
ST_2 : Operation 481 [1/1] (1.58ns)   --->   "%store_ln348 = store i32 %i_real, i32 %tmp_other_1" [detector_solid/abs_solid_detector.cpp:348->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 481 'store' 'store_ln348' <Predicate = (!icmp_ln268 & icmp_ln332 & !icmp_ln1077)> <Delay = 1.58>
ST_2 : Operation 482 [1/1] (1.58ns)   --->   "%store_ln348 = store i32 0, i32 %iterctr" [detector_solid/abs_solid_detector.cpp:348->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 482 'store' 'store_ln348' <Predicate = (!icmp_ln268 & icmp_ln332 & !icmp_ln1077)> <Delay = 1.58>
ST_2 : Operation 483 [1/1] (1.58ns)   --->   "%store_ln348 = store i32 15, i32 %k_real" [detector_solid/abs_solid_detector.cpp:348->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 483 'store' 'store_ln348' <Predicate = (!icmp_ln268 & icmp_ln332 & !icmp_ln1077)> <Delay = 1.58>
ST_2 : Operation 484 [1/1] (1.58ns)   --->   "%store_ln268 = store i8 %i_6, i8 %i_4" [detector_solid/abs_solid_detector.cpp:268->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 484 'store' 'store_ln268' <Predicate = (!icmp_ln268 & !icmp_ln1077) | (!icmp_ln268 & !icmp_ln332)> <Delay = 1.58>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%br_ln268 = br void %insert_point_label5.i" [detector_solid/abs_solid_detector.cpp:268->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 485 'br' 'br_ln268' <Predicate = (!icmp_ln268 & !icmp_ln1077) | (!icmp_ln268 & !icmp_ln332)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 10.5>
ST_3 : Operation 486 [3/4] (10.5ns)   --->   "%d_i = fsub i32 %tmp_i, i32 %tmp_7_i" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 486 'fsub' 'd_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 487 [1/1] (0.00ns)   --->   "%bitcast_ln303 = bitcast i32 %tmp_9_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 487 'bitcast' 'bitcast_ln303' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_3 : Operation 488 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 488 'partselect' 'tmp' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_3 : Operation 489 [1/1] (0.00ns)   --->   "%trunc_ln303 = trunc i32 %bitcast_ln303" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 489 'trunc' 'trunc_ln303' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_3 : Operation 490 [1/1] (0.00ns)   --->   "%bitcast_ln303_1 = bitcast i32 %tmp_11_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 490 'bitcast' 'bitcast_ln303_1' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_3 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 491 'partselect' 'tmp_55' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_3 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln303_1 = trunc i32 %bitcast_ln303_1" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 492 'trunc' 'trunc_ln303_1' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_3 : Operation 493 [1/1] (1.55ns)   --->   "%icmp_ln303 = icmp_ne  i8 %tmp, i8 255" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 493 'icmp' 'icmp_ln303' <Predicate = (!icmp_ln268)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 494 [1/1] (2.44ns)   --->   "%icmp_ln303_1 = icmp_eq  i23 %trunc_ln303, i23 0" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 494 'icmp' 'icmp_ln303_1' <Predicate = (!icmp_ln268)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_1)   --->   "%or_ln303 = or i1 %icmp_ln303_1, i1 %icmp_ln303" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 495 'or' 'or_ln303' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 496 [1/1] (1.55ns)   --->   "%icmp_ln303_2 = icmp_ne  i8 %tmp_55, i8 255" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 496 'icmp' 'icmp_ln303_2' <Predicate = (!icmp_ln268)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 497 [1/1] (2.44ns)   --->   "%icmp_ln303_3 = icmp_eq  i23 %trunc_ln303_1, i23 0" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 497 'icmp' 'icmp_ln303_3' <Predicate = (!icmp_ln268)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_1)   --->   "%or_ln303_1 = or i1 %icmp_ln303_3, i1 %icmp_ln303_2" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 498 'or' 'or_ln303_1' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_1)   --->   "%and_ln303 = and i1 %or_ln303, i1 %or_ln303_1" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 499 'and' 'and_ln303' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 500 [1/2] (5.43ns)   --->   "%tmp_56 = fcmp_olt  i32 %tmp_9_i, i32 %tmp_11_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 500 'fcmp' 'tmp_56' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 501 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln303_1 = and i1 %and_ln303, i1 %tmp_56" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 501 'and' 'and_ln303_1' <Predicate = (!icmp_ln268)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 502 [1/1] (0.00ns)   --->   "%bitcast_ln303_2 = bitcast i32 %tmp_9_1_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 502 'bitcast' 'bitcast_ln303_2' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_3 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303_2, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 503 'partselect' 'tmp_59' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_3 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln303_2 = trunc i32 %bitcast_ln303_2" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 504 'trunc' 'trunc_ln303_2' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_3 : Operation 505 [1/1] (0.00ns)   --->   "%bitcast_ln303_3 = bitcast i32 %tmp_11_1_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 505 'bitcast' 'bitcast_ln303_3' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_3 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303_3, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 506 'partselect' 'tmp_60' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_3 : Operation 507 [1/1] (0.00ns)   --->   "%trunc_ln303_3 = trunc i32 %bitcast_ln303_3" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 507 'trunc' 'trunc_ln303_3' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_3 : Operation 508 [1/1] (1.55ns)   --->   "%icmp_ln303_4 = icmp_ne  i8 %tmp_59, i8 255" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 508 'icmp' 'icmp_ln303_4' <Predicate = (!icmp_ln268)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 509 [1/1] (2.44ns)   --->   "%icmp_ln303_5 = icmp_eq  i23 %trunc_ln303_2, i23 0" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 509 'icmp' 'icmp_ln303_5' <Predicate = (!icmp_ln268)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_3)   --->   "%or_ln303_2 = or i1 %icmp_ln303_5, i1 %icmp_ln303_4" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 510 'or' 'or_ln303_2' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 511 [1/1] (1.55ns)   --->   "%icmp_ln303_6 = icmp_ne  i8 %tmp_60, i8 255" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 511 'icmp' 'icmp_ln303_6' <Predicate = (!icmp_ln268)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 512 [1/1] (2.44ns)   --->   "%icmp_ln303_7 = icmp_eq  i23 %trunc_ln303_3, i23 0" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 512 'icmp' 'icmp_ln303_7' <Predicate = (!icmp_ln268)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_3)   --->   "%or_ln303_3 = or i1 %icmp_ln303_7, i1 %icmp_ln303_6" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 513 'or' 'or_ln303_3' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_3)   --->   "%and_ln303_2 = and i1 %or_ln303_2, i1 %or_ln303_3" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 514 'and' 'and_ln303_2' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 515 [1/2] (5.43ns)   --->   "%tmp_61 = fcmp_olt  i32 %tmp_9_1_i, i32 %tmp_11_1_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 515 'fcmp' 'tmp_61' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 516 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln303_3 = and i1 %and_ln303_2, i1 %tmp_61" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 516 'and' 'and_ln303_3' <Predicate = (!icmp_ln268)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 12.5>
ST_4 : Operation 517 [2/4] (10.5ns)   --->   "%d_i = fsub i32 %tmp_i, i32 %tmp_7_i" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 517 'fsub' 'd_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 518 [1/1] (2.06ns)   --->   "%tmp_8_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_17_load_read, i32 %regions_18_load_read, i32 %regions_19_load_read, i32 %regions_20_load_read, i32 %regions_21_load_read, i32 %regions_22_load_read, i32 %regions_23_load_read, i32 %regions_24_load_read, i32 %regions_25_load_read, i32 %regions_26_load_read, i32 %regions_27_load_read, i32 %regions_28_load_read, i32 %regions_29_load_read, i32 %regions_30_load_read, i32 %regions_31_load_read, i32 %regions_32_load_read, i32 %tmp_other_1_load" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 518 'mux' 'tmp_8_i' <Predicate = (!icmp_ln268 & and_ln303_1)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 519 [4/4] (10.5ns)   --->   "%d1_i = fsub i32 %tmp_8_i, i32 %tmp_9_i" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 519 'fsub' 'd1_i' <Predicate = (!icmp_ln268 & and_ln303_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 520 [1/1] (2.06ns)   --->   "%tmp_10_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_17_load_read, i32 %regions_18_load_read, i32 %regions_19_load_read, i32 %regions_20_load_read, i32 %regions_21_load_read, i32 %regions_22_load_read, i32 %regions_23_load_read, i32 %regions_24_load_read, i32 %regions_25_load_read, i32 %regions_26_load_read, i32 %regions_27_load_read, i32 %regions_28_load_read, i32 %regions_29_load_read, i32 %regions_30_load_read, i32 %regions_31_load_read, i32 %regions_32_load_read, i32 %k_real_load" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 520 'mux' 'tmp_10_i' <Predicate = (!icmp_ln268 & !and_ln303_1)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 521 [4/4] (10.5ns)   --->   "%d2_i = fsub i32 %tmp_10_i, i32 %tmp_11_i" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 521 'fsub' 'd2_i' <Predicate = (!icmp_ln268 & !and_ln303_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 522 [4/4] (10.5ns)   --->   "%sub_i = fsub i32 %tmp_11_i, i32 %tmp_9_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 522 'fsub' 'sub_i' <Predicate = (!icmp_ln268 & and_ln303_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 523 [4/4] (10.5ns)   --->   "%sub3_i = fsub i32 %tmp_9_i, i32 %tmp_11_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 523 'fsub' 'sub3_i' <Predicate = (!icmp_ln268 & !and_ln303_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 524 [1/1] (2.06ns)   --->   "%tmp_8_1_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_17_load_8_read, i32 %regions_18_load_8_read, i32 %regions_19_load_8_read, i32 %regions_20_load_8_read, i32 %regions_21_load_8_read, i32 %regions_22_load_8_read, i32 %regions_23_load_8_read, i32 %regions_24_load_8_read, i32 %regions_25_load_8_read, i32 %regions_26_load_8_read, i32 %regions_27_load_8_read, i32 %regions_28_load_8_read, i32 %regions_29_load_8_read, i32 %regions_30_load_8_read, i32 %regions_31_load_8_read, i32 %regions_32_load_8_read, i32 %tmp_other_1_load" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 524 'mux' 'tmp_8_1_i' <Predicate = (!icmp_ln268 & and_ln303_3)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 525 [4/4] (10.5ns)   --->   "%d1_1_i = fsub i32 %tmp_8_1_i, i32 %tmp_9_1_i" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 525 'fsub' 'd1_1_i' <Predicate = (!icmp_ln268 & and_ln303_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 526 [1/1] (2.06ns)   --->   "%tmp_10_1_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_17_load_8_read, i32 %regions_18_load_8_read, i32 %regions_19_load_8_read, i32 %regions_20_load_8_read, i32 %regions_21_load_8_read, i32 %regions_22_load_8_read, i32 %regions_23_load_8_read, i32 %regions_24_load_8_read, i32 %regions_25_load_8_read, i32 %regions_26_load_8_read, i32 %regions_27_load_8_read, i32 %regions_28_load_8_read, i32 %regions_29_load_8_read, i32 %regions_30_load_8_read, i32 %regions_31_load_8_read, i32 %regions_32_load_8_read, i32 %k_real_load" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 526 'mux' 'tmp_10_1_i' <Predicate = (!icmp_ln268 & !and_ln303_3)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 527 [4/4] (10.5ns)   --->   "%d2_1_i = fsub i32 %tmp_10_1_i, i32 %tmp_11_1_i" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 527 'fsub' 'd2_1_i' <Predicate = (!icmp_ln268 & !and_ln303_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 528 [4/4] (10.5ns)   --->   "%sub_1_i = fsub i32 %tmp_11_1_i, i32 %tmp_9_1_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 528 'fsub' 'sub_1_i' <Predicate = (!icmp_ln268 & and_ln303_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 529 [4/4] (10.5ns)   --->   "%sub3_1_i = fsub i32 %tmp_9_1_i, i32 %tmp_11_1_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 529 'fsub' 'sub3_1_i' <Predicate = (!icmp_ln268 & !and_ln303_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 530 [1/1] (2.06ns)   --->   "%tmp_9_2_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_load_9_read, i32 %regions_2_load_9_read, i32 %regions_3_load_9_read, i32 %regions_4_load_9_read, i32 %regions_5_load_9_read, i32 %regions_6_load_9_read, i32 %regions_7_load_9_read, i32 %regions_8_load_9_read, i32 %regions_9_load_9_read, i32 %regions_10_load_9_read, i32 %regions_11_load_9_read, i32 %regions_12_load_9_read, i32 %regions_13_load_9_read, i32 %regions_14_load_9_read, i32 %regions_15_load_9_read, i32 %regions_16_load_9_read, i32 %tmp_other_1_load" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 530 'mux' 'tmp_9_2_i' <Predicate = (!icmp_ln268)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 531 [1/1] (2.06ns)   --->   "%tmp_11_2_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_load_9_read, i32 %regions_2_load_9_read, i32 %regions_3_load_9_read, i32 %regions_4_load_9_read, i32 %regions_5_load_9_read, i32 %regions_6_load_9_read, i32 %regions_7_load_9_read, i32 %regions_8_load_9_read, i32 %regions_9_load_9_read, i32 %regions_10_load_9_read, i32 %regions_11_load_9_read, i32 %regions_12_load_9_read, i32 %regions_13_load_9_read, i32 %regions_14_load_9_read, i32 %regions_15_load_9_read, i32 %regions_16_load_9_read, i32 %k_real_load" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 531 'mux' 'tmp_11_2_i' <Predicate = (!icmp_ln268)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 532 [2/2] (5.43ns)   --->   "%tmp_65 = fcmp_olt  i32 %tmp_9_2_i, i32 %tmp_11_2_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 532 'fcmp' 'tmp_65' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 10.5>
ST_5 : Operation 533 [1/4] (10.5ns)   --->   "%d_i = fsub i32 %tmp_i, i32 %tmp_7_i" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 533 'fsub' 'd_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 534 [3/4] (10.5ns)   --->   "%d1_i = fsub i32 %tmp_8_i, i32 %tmp_9_i" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 534 'fsub' 'd1_i' <Predicate = (!icmp_ln268 & and_ln303_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 535 [3/4] (10.5ns)   --->   "%d2_i = fsub i32 %tmp_10_i, i32 %tmp_11_i" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 535 'fsub' 'd2_i' <Predicate = (!icmp_ln268 & !and_ln303_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 536 [3/4] (10.5ns)   --->   "%sub_i = fsub i32 %tmp_11_i, i32 %tmp_9_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 536 'fsub' 'sub_i' <Predicate = (!icmp_ln268 & and_ln303_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 537 [3/4] (10.5ns)   --->   "%sub3_i = fsub i32 %tmp_9_i, i32 %tmp_11_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 537 'fsub' 'sub3_i' <Predicate = (!icmp_ln268 & !and_ln303_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 538 [3/4] (10.5ns)   --->   "%d1_1_i = fsub i32 %tmp_8_1_i, i32 %tmp_9_1_i" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 538 'fsub' 'd1_1_i' <Predicate = (!icmp_ln268 & and_ln303_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 539 [3/4] (10.5ns)   --->   "%d2_1_i = fsub i32 %tmp_10_1_i, i32 %tmp_11_1_i" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 539 'fsub' 'd2_1_i' <Predicate = (!icmp_ln268 & !and_ln303_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 540 [3/4] (10.5ns)   --->   "%sub_1_i = fsub i32 %tmp_11_1_i, i32 %tmp_9_1_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 540 'fsub' 'sub_1_i' <Predicate = (!icmp_ln268 & and_ln303_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 541 [3/4] (10.5ns)   --->   "%sub3_1_i = fsub i32 %tmp_9_1_i, i32 %tmp_11_1_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 541 'fsub' 'sub3_1_i' <Predicate = (!icmp_ln268 & !and_ln303_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 542 [1/1] (0.00ns)   --->   "%bitcast_ln303_4 = bitcast i32 %tmp_9_2_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 542 'bitcast' 'bitcast_ln303_4' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_5 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303_4, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 543 'partselect' 'tmp_63' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_5 : Operation 544 [1/1] (0.00ns)   --->   "%trunc_ln303_4 = trunc i32 %bitcast_ln303_4" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 544 'trunc' 'trunc_ln303_4' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_5 : Operation 545 [1/1] (0.00ns)   --->   "%bitcast_ln303_5 = bitcast i32 %tmp_11_2_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 545 'bitcast' 'bitcast_ln303_5' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_5 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303_5, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 546 'partselect' 'tmp_64' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_5 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln303_5 = trunc i32 %bitcast_ln303_5" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 547 'trunc' 'trunc_ln303_5' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_5 : Operation 548 [1/1] (1.55ns)   --->   "%icmp_ln303_8 = icmp_ne  i8 %tmp_63, i8 255" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 548 'icmp' 'icmp_ln303_8' <Predicate = (!icmp_ln268)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 549 [1/1] (2.44ns)   --->   "%icmp_ln303_9 = icmp_eq  i23 %trunc_ln303_4, i23 0" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 549 'icmp' 'icmp_ln303_9' <Predicate = (!icmp_ln268)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_5)   --->   "%or_ln303_4 = or i1 %icmp_ln303_9, i1 %icmp_ln303_8" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 550 'or' 'or_ln303_4' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 551 [1/1] (1.55ns)   --->   "%icmp_ln303_10 = icmp_ne  i8 %tmp_64, i8 255" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 551 'icmp' 'icmp_ln303_10' <Predicate = (!icmp_ln268)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 552 [1/1] (2.44ns)   --->   "%icmp_ln303_11 = icmp_eq  i23 %trunc_ln303_5, i23 0" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 552 'icmp' 'icmp_ln303_11' <Predicate = (!icmp_ln268)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_5)   --->   "%or_ln303_5 = or i1 %icmp_ln303_11, i1 %icmp_ln303_10" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 553 'or' 'or_ln303_5' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_5)   --->   "%and_ln303_4 = and i1 %or_ln303_4, i1 %or_ln303_5" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 554 'and' 'and_ln303_4' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 555 [1/2] (5.43ns)   --->   "%tmp_65 = fcmp_olt  i32 %tmp_9_2_i, i32 %tmp_11_2_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 555 'fcmp' 'tmp_65' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 556 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln303_5 = and i1 %and_ln303_4, i1 %tmp_65" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 556 'and' 'and_ln303_5' <Predicate = (!icmp_ln268)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 12.5>
ST_6 : Operation 557 [2/2] (12.3ns)   --->   "%mul_i = fmul i32 %d_i, i32 %d_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 557 'fmul' 'mul_i' <Predicate = (!icmp_ln268)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 558 [2/4] (10.5ns)   --->   "%d1_i = fsub i32 %tmp_8_i, i32 %tmp_9_i" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 558 'fsub' 'd1_i' <Predicate = (!icmp_ln268 & and_ln303_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 559 [2/4] (10.5ns)   --->   "%d2_i = fsub i32 %tmp_10_i, i32 %tmp_11_i" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 559 'fsub' 'd2_i' <Predicate = (!icmp_ln268 & !and_ln303_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 560 [2/4] (10.5ns)   --->   "%sub_i = fsub i32 %tmp_11_i, i32 %tmp_9_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 560 'fsub' 'sub_i' <Predicate = (!icmp_ln268 & and_ln303_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 561 [2/4] (10.5ns)   --->   "%sub3_i = fsub i32 %tmp_9_i, i32 %tmp_11_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 561 'fsub' 'sub3_i' <Predicate = (!icmp_ln268 & !and_ln303_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 562 [1/1] (2.06ns)   --->   "%tmp_1_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_33_load_8_read, i32 %regions_34_load_8_read, i32 %regions_35_load_8_read, i32 %regions_36_load_8_read, i32 %regions_37_load_8_read, i32 %regions_38_load_8_read, i32 %regions_39_load_8_read, i32 %regions_40_load_8_read, i32 %regions_41_load_8_read, i32 %regions_42_load_8_read, i32 %regions_43_load_8_read, i32 %regions_44_load_8_read, i32 %regions_45_load_8_read, i32 %regions_46_load_8_read, i32 %regions_47_load_8_read, i32 %regions_48_load_8_read, i32 %tmp_other_1_load" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 562 'mux' 'tmp_1_i' <Predicate = (!icmp_ln268)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 563 [1/1] (2.06ns)   --->   "%tmp_7_1_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_33_load_8_read, i32 %regions_34_load_8_read, i32 %regions_35_load_8_read, i32 %regions_36_load_8_read, i32 %regions_37_load_8_read, i32 %regions_38_load_8_read, i32 %regions_39_load_8_read, i32 %regions_40_load_8_read, i32 %regions_41_load_8_read, i32 %regions_42_load_8_read, i32 %regions_43_load_8_read, i32 %regions_44_load_8_read, i32 %regions_45_load_8_read, i32 %regions_46_load_8_read, i32 %regions_47_load_8_read, i32 %regions_48_load_8_read, i32 %k_real_load" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 563 'mux' 'tmp_7_1_i' <Predicate = (!icmp_ln268)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 564 [4/4] (10.5ns)   --->   "%d_1_i = fsub i32 %tmp_1_i, i32 %tmp_7_1_i" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 564 'fsub' 'd_1_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 565 [2/4] (10.5ns)   --->   "%d1_1_i = fsub i32 %tmp_8_1_i, i32 %tmp_9_1_i" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 565 'fsub' 'd1_1_i' <Predicate = (!icmp_ln268 & and_ln303_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 566 [2/4] (10.5ns)   --->   "%d2_1_i = fsub i32 %tmp_10_1_i, i32 %tmp_11_1_i" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 566 'fsub' 'd2_1_i' <Predicate = (!icmp_ln268 & !and_ln303_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 567 [2/4] (10.5ns)   --->   "%sub_1_i = fsub i32 %tmp_11_1_i, i32 %tmp_9_1_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 567 'fsub' 'sub_1_i' <Predicate = (!icmp_ln268 & and_ln303_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 568 [2/4] (10.5ns)   --->   "%sub3_1_i = fsub i32 %tmp_9_1_i, i32 %tmp_11_1_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 568 'fsub' 'sub3_1_i' <Predicate = (!icmp_ln268 & !and_ln303_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 569 [1/1] (2.06ns)   --->   "%tmp_8_2_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_17_load_9_read, i32 %regions_18_load_9_read, i32 %regions_19_load_9_read, i32 %regions_20_load_9_read, i32 %regions_21_load_9_read, i32 %regions_22_load_9_read, i32 %regions_23_load_9_read, i32 %regions_24_load_9_read, i32 %regions_25_load_9_read, i32 %regions_26_load_9_read, i32 %regions_27_load_9_read, i32 %regions_28_load_9_read, i32 %regions_29_load_9_read, i32 %regions_30_load_9_read, i32 %regions_31_load_9_read, i32 %regions_32_load_9_read, i32 %tmp_other_1_load" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 569 'mux' 'tmp_8_2_i' <Predicate = (!icmp_ln268 & and_ln303_5)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 570 [4/4] (10.5ns)   --->   "%d1_2_i = fsub i32 %tmp_8_2_i, i32 %tmp_9_2_i" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 570 'fsub' 'd1_2_i' <Predicate = (!icmp_ln268 & and_ln303_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 571 [1/1] (2.06ns)   --->   "%tmp_10_2_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_17_load_9_read, i32 %regions_18_load_9_read, i32 %regions_19_load_9_read, i32 %regions_20_load_9_read, i32 %regions_21_load_9_read, i32 %regions_22_load_9_read, i32 %regions_23_load_9_read, i32 %regions_24_load_9_read, i32 %regions_25_load_9_read, i32 %regions_26_load_9_read, i32 %regions_27_load_9_read, i32 %regions_28_load_9_read, i32 %regions_29_load_9_read, i32 %regions_30_load_9_read, i32 %regions_31_load_9_read, i32 %regions_32_load_9_read, i32 %k_real_load" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 571 'mux' 'tmp_10_2_i' <Predicate = (!icmp_ln268 & !and_ln303_5)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 572 [4/4] (10.5ns)   --->   "%d2_2_i = fsub i32 %tmp_10_2_i, i32 %tmp_11_2_i" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 572 'fsub' 'd2_2_i' <Predicate = (!icmp_ln268 & !and_ln303_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 573 [4/4] (10.5ns)   --->   "%sub_2_i = fsub i32 %tmp_11_2_i, i32 %tmp_9_2_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 573 'fsub' 'sub_2_i' <Predicate = (!icmp_ln268 & and_ln303_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 574 [4/4] (10.5ns)   --->   "%sub3_2_i = fsub i32 %tmp_9_2_i, i32 %tmp_11_2_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 574 'fsub' 'sub3_2_i' <Predicate = (!icmp_ln268 & !and_ln303_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 575 [1/1] (2.06ns)   --->   "%tmp_9_3_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_load_10_read, i32 %regions_2_load_10_read, i32 %regions_3_load_10_read, i32 %regions_4_load_10_read, i32 %regions_5_load_10_read, i32 %regions_6_load_10_read, i32 %regions_7_load_10_read, i32 %regions_8_load_10_read, i32 %regions_9_load_10_read, i32 %regions_10_load_10_read, i32 %regions_11_load_10_read, i32 %regions_12_load_10_read, i32 %regions_13_load_10_read, i32 %regions_14_load_10_read, i32 %regions_15_load_10_read, i32 %regions_16_load_10_read, i32 %tmp_other_1_load" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 575 'mux' 'tmp_9_3_i' <Predicate = (!icmp_ln268)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 576 [1/1] (2.06ns)   --->   "%tmp_11_3_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_load_10_read, i32 %regions_2_load_10_read, i32 %regions_3_load_10_read, i32 %regions_4_load_10_read, i32 %regions_5_load_10_read, i32 %regions_6_load_10_read, i32 %regions_7_load_10_read, i32 %regions_8_load_10_read, i32 %regions_9_load_10_read, i32 %regions_10_load_10_read, i32 %regions_11_load_10_read, i32 %regions_12_load_10_read, i32 %regions_13_load_10_read, i32 %regions_14_load_10_read, i32 %regions_15_load_10_read, i32 %regions_16_load_10_read, i32 %k_real_load" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 576 'mux' 'tmp_11_3_i' <Predicate = (!icmp_ln268)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 577 [2/2] (5.43ns)   --->   "%tmp_70 = fcmp_olt  i32 %tmp_9_3_i, i32 %tmp_11_3_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 577 'fcmp' 'tmp_70' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 12.3>
ST_7 : Operation 578 [1/2] (12.3ns)   --->   "%mul_i = fmul i32 %d_i, i32 %d_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 578 'fmul' 'mul_i' <Predicate = (!icmp_ln268)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 579 [1/4] (10.5ns)   --->   "%d1_i = fsub i32 %tmp_8_i, i32 %tmp_9_i" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 579 'fsub' 'd1_i' <Predicate = (!icmp_ln268 & and_ln303_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 580 [1/4] (10.5ns)   --->   "%d2_i = fsub i32 %tmp_10_i, i32 %tmp_11_i" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 580 'fsub' 'd2_i' <Predicate = (!icmp_ln268 & !and_ln303_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 581 [1/4] (10.5ns)   --->   "%sub_i = fsub i32 %tmp_11_i, i32 %tmp_9_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 581 'fsub' 'sub_i' <Predicate = (!icmp_ln268 & and_ln303_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 582 [1/4] (10.5ns)   --->   "%sub3_i = fsub i32 %tmp_9_i, i32 %tmp_11_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 582 'fsub' 'sub3_i' <Predicate = (!icmp_ln268 & !and_ln303_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 583 [3/4] (10.5ns)   --->   "%d_1_i = fsub i32 %tmp_1_i, i32 %tmp_7_1_i" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 583 'fsub' 'd_1_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 584 [1/4] (10.5ns)   --->   "%d1_1_i = fsub i32 %tmp_8_1_i, i32 %tmp_9_1_i" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 584 'fsub' 'd1_1_i' <Predicate = (!icmp_ln268 & and_ln303_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 585 [1/4] (10.5ns)   --->   "%d2_1_i = fsub i32 %tmp_10_1_i, i32 %tmp_11_1_i" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 585 'fsub' 'd2_1_i' <Predicate = (!icmp_ln268 & !and_ln303_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 586 [1/4] (10.5ns)   --->   "%sub_1_i = fsub i32 %tmp_11_1_i, i32 %tmp_9_1_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 586 'fsub' 'sub_1_i' <Predicate = (!icmp_ln268 & and_ln303_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 587 [1/4] (10.5ns)   --->   "%sub3_1_i = fsub i32 %tmp_9_1_i, i32 %tmp_11_1_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 587 'fsub' 'sub3_1_i' <Predicate = (!icmp_ln268 & !and_ln303_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 588 [3/4] (10.5ns)   --->   "%d1_2_i = fsub i32 %tmp_8_2_i, i32 %tmp_9_2_i" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 588 'fsub' 'd1_2_i' <Predicate = (!icmp_ln268 & and_ln303_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 589 [3/4] (10.5ns)   --->   "%d2_2_i = fsub i32 %tmp_10_2_i, i32 %tmp_11_2_i" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 589 'fsub' 'd2_2_i' <Predicate = (!icmp_ln268 & !and_ln303_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 590 [3/4] (10.5ns)   --->   "%sub_2_i = fsub i32 %tmp_11_2_i, i32 %tmp_9_2_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 590 'fsub' 'sub_2_i' <Predicate = (!icmp_ln268 & and_ln303_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 591 [3/4] (10.5ns)   --->   "%sub3_2_i = fsub i32 %tmp_9_2_i, i32 %tmp_11_2_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 591 'fsub' 'sub3_2_i' <Predicate = (!icmp_ln268 & !and_ln303_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 592 [1/1] (0.00ns)   --->   "%bitcast_ln303_6 = bitcast i32 %tmp_9_3_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 592 'bitcast' 'bitcast_ln303_6' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_7 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303_6, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 593 'partselect' 'tmp_68' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_7 : Operation 594 [1/1] (0.00ns)   --->   "%trunc_ln303_6 = trunc i32 %bitcast_ln303_6" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 594 'trunc' 'trunc_ln303_6' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_7 : Operation 595 [1/1] (0.00ns)   --->   "%bitcast_ln303_7 = bitcast i32 %tmp_11_3_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 595 'bitcast' 'bitcast_ln303_7' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_7 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303_7, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 596 'partselect' 'tmp_69' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_7 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln303_7 = trunc i32 %bitcast_ln303_7" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 597 'trunc' 'trunc_ln303_7' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_7 : Operation 598 [1/1] (1.55ns)   --->   "%icmp_ln303_12 = icmp_ne  i8 %tmp_68, i8 255" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 598 'icmp' 'icmp_ln303_12' <Predicate = (!icmp_ln268)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 599 [1/1] (2.44ns)   --->   "%icmp_ln303_13 = icmp_eq  i23 %trunc_ln303_6, i23 0" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 599 'icmp' 'icmp_ln303_13' <Predicate = (!icmp_ln268)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_7)   --->   "%or_ln303_6 = or i1 %icmp_ln303_13, i1 %icmp_ln303_12" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 600 'or' 'or_ln303_6' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 601 [1/1] (1.55ns)   --->   "%icmp_ln303_14 = icmp_ne  i8 %tmp_69, i8 255" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 601 'icmp' 'icmp_ln303_14' <Predicate = (!icmp_ln268)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 602 [1/1] (2.44ns)   --->   "%icmp_ln303_15 = icmp_eq  i23 %trunc_ln303_7, i23 0" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 602 'icmp' 'icmp_ln303_15' <Predicate = (!icmp_ln268)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_7)   --->   "%or_ln303_7 = or i1 %icmp_ln303_15, i1 %icmp_ln303_14" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 603 'or' 'or_ln303_7' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_7)   --->   "%and_ln303_6 = and i1 %or_ln303_6, i1 %or_ln303_7" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 604 'and' 'and_ln303_6' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 605 [1/2] (5.43ns)   --->   "%tmp_70 = fcmp_olt  i32 %tmp_9_3_i, i32 %tmp_11_3_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 605 'fcmp' 'tmp_70' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 606 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln303_7 = and i1 %and_ln303_6, i1 %tmp_70" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 606 'and' 'and_ln303_7' <Predicate = (!icmp_ln268)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 12.5>
ST_8 : Operation 607 [4/4] (10.5ns)   --->   "%distance_1_i = fadd i32 %mul_i, i32 0" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 607 'fadd' 'distance_1_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 608 [4/4] (10.5ns)   --->   "%ov_i = fsub i32 %d1_i, i32 %sub_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 608 'fsub' 'ov_i' <Predicate = (!icmp_ln268 & and_ln303_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 609 [4/4] (10.5ns)   --->   "%ov_1_i = fsub i32 %d2_i, i32 %sub3_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 609 'fsub' 'ov_1_i' <Predicate = (!icmp_ln268 & !and_ln303_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 610 [2/4] (10.5ns)   --->   "%d_1_i = fsub i32 %tmp_1_i, i32 %tmp_7_1_i" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 610 'fsub' 'd_1_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 611 [4/4] (10.5ns)   --->   "%ov_i_65 = fsub i32 %d1_1_i, i32 %sub_1_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 611 'fsub' 'ov_i_65' <Predicate = (!icmp_ln268 & and_ln303_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 612 [4/4] (10.5ns)   --->   "%ov_1_1_i = fsub i32 %d2_1_i, i32 %sub3_1_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 612 'fsub' 'ov_1_1_i' <Predicate = (!icmp_ln268 & !and_ln303_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 613 [2/4] (10.5ns)   --->   "%d1_2_i = fsub i32 %tmp_8_2_i, i32 %tmp_9_2_i" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 613 'fsub' 'd1_2_i' <Predicate = (!icmp_ln268 & and_ln303_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 614 [2/4] (10.5ns)   --->   "%d2_2_i = fsub i32 %tmp_10_2_i, i32 %tmp_11_2_i" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 614 'fsub' 'd2_2_i' <Predicate = (!icmp_ln268 & !and_ln303_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 615 [2/4] (10.5ns)   --->   "%sub_2_i = fsub i32 %tmp_11_2_i, i32 %tmp_9_2_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 615 'fsub' 'sub_2_i' <Predicate = (!icmp_ln268 & and_ln303_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 616 [2/4] (10.5ns)   --->   "%sub3_2_i = fsub i32 %tmp_9_2_i, i32 %tmp_11_2_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 616 'fsub' 'sub3_2_i' <Predicate = (!icmp_ln268 & !and_ln303_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 617 [1/1] (2.06ns)   --->   "%tmp_8_3_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_17_load_10_read, i32 %regions_18_load_10_read, i32 %regions_19_load_10_read, i32 %regions_20_load_10_read, i32 %regions_21_load_10_read, i32 %regions_22_load_10_read, i32 %regions_23_load_10_read, i32 %regions_24_load_10_read, i32 %regions_25_load_10_read, i32 %regions_26_load_10_read, i32 %regions_27_load_10_read, i32 %regions_28_load_10_read, i32 %regions_29_load_10_read, i32 %regions_30_load_10_read, i32 %regions_31_load_10_read, i32 %regions_32_load_10_read, i32 %tmp_other_1_load" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 617 'mux' 'tmp_8_3_i' <Predicate = (!icmp_ln268 & and_ln303_7)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 618 [4/4] (10.5ns)   --->   "%d1_3_i = fsub i32 %tmp_8_3_i, i32 %tmp_9_3_i" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 618 'fsub' 'd1_3_i' <Predicate = (!icmp_ln268 & and_ln303_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 619 [1/1] (2.06ns)   --->   "%tmp_10_3_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_17_load_10_read, i32 %regions_18_load_10_read, i32 %regions_19_load_10_read, i32 %regions_20_load_10_read, i32 %regions_21_load_10_read, i32 %regions_22_load_10_read, i32 %regions_23_load_10_read, i32 %regions_24_load_10_read, i32 %regions_25_load_10_read, i32 %regions_26_load_10_read, i32 %regions_27_load_10_read, i32 %regions_28_load_10_read, i32 %regions_29_load_10_read, i32 %regions_30_load_10_read, i32 %regions_31_load_10_read, i32 %regions_32_load_10_read, i32 %k_real_load" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 619 'mux' 'tmp_10_3_i' <Predicate = (!icmp_ln268 & !and_ln303_7)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 620 [4/4] (10.5ns)   --->   "%d2_3_i = fsub i32 %tmp_10_3_i, i32 %tmp_11_3_i" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 620 'fsub' 'd2_3_i' <Predicate = (!icmp_ln268 & !and_ln303_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 621 [4/4] (10.5ns)   --->   "%sub_3_i = fsub i32 %tmp_11_3_i, i32 %tmp_9_3_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 621 'fsub' 'sub_3_i' <Predicate = (!icmp_ln268 & and_ln303_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 622 [4/4] (10.5ns)   --->   "%sub3_3_i = fsub i32 %tmp_9_3_i, i32 %tmp_11_3_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 622 'fsub' 'sub3_3_i' <Predicate = (!icmp_ln268 & !and_ln303_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 623 [1/1] (2.06ns)   --->   "%tmp_9_4_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_load_11_read, i32 %regions_2_load_11_read, i32 %regions_3_load_11_read, i32 %regions_4_load_11_read, i32 %regions_5_load_11_read, i32 %regions_6_load_11_read, i32 %regions_7_load_11_read, i32 %regions_8_load_11_read, i32 %regions_9_load_11_read, i32 %regions_10_load_11_read, i32 %regions_11_load_11_read, i32 %regions_12_load_11_read, i32 %regions_13_load_11_read, i32 %regions_14_load_11_read, i32 %regions_15_load_11_read, i32 %regions_16_load_11_read, i32 %tmp_other_1_load" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 623 'mux' 'tmp_9_4_i' <Predicate = (!icmp_ln268)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 624 [1/1] (2.06ns)   --->   "%tmp_11_4_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_load_11_read, i32 %regions_2_load_11_read, i32 %regions_3_load_11_read, i32 %regions_4_load_11_read, i32 %regions_5_load_11_read, i32 %regions_6_load_11_read, i32 %regions_7_load_11_read, i32 %regions_8_load_11_read, i32 %regions_9_load_11_read, i32 %regions_10_load_11_read, i32 %regions_11_load_11_read, i32 %regions_12_load_11_read, i32 %regions_13_load_11_read, i32 %regions_14_load_11_read, i32 %regions_15_load_11_read, i32 %regions_16_load_11_read, i32 %k_real_load" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 624 'mux' 'tmp_11_4_i' <Predicate = (!icmp_ln268)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 625 [2/2] (5.43ns)   --->   "%tmp_75 = fcmp_olt  i32 %tmp_9_4_i, i32 %tmp_11_4_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 625 'fcmp' 'tmp_75' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 10.5>
ST_9 : Operation 626 [3/4] (10.5ns)   --->   "%distance_1_i = fadd i32 %mul_i, i32 0" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 626 'fadd' 'distance_1_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 627 [3/4] (10.5ns)   --->   "%ov_i = fsub i32 %d1_i, i32 %sub_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 627 'fsub' 'ov_i' <Predicate = (!icmp_ln268 & and_ln303_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 628 [3/4] (10.5ns)   --->   "%ov_1_i = fsub i32 %d2_i, i32 %sub3_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 628 'fsub' 'ov_1_i' <Predicate = (!icmp_ln268 & !and_ln303_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 629 [1/4] (10.5ns)   --->   "%d_1_i = fsub i32 %tmp_1_i, i32 %tmp_7_1_i" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 629 'fsub' 'd_1_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 630 [3/4] (10.5ns)   --->   "%ov_i_65 = fsub i32 %d1_1_i, i32 %sub_1_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 630 'fsub' 'ov_i_65' <Predicate = (!icmp_ln268 & and_ln303_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 631 [3/4] (10.5ns)   --->   "%ov_1_1_i = fsub i32 %d2_1_i, i32 %sub3_1_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 631 'fsub' 'ov_1_1_i' <Predicate = (!icmp_ln268 & !and_ln303_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 632 [1/4] (10.5ns)   --->   "%d1_2_i = fsub i32 %tmp_8_2_i, i32 %tmp_9_2_i" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 632 'fsub' 'd1_2_i' <Predicate = (!icmp_ln268 & and_ln303_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 633 [1/4] (10.5ns)   --->   "%d2_2_i = fsub i32 %tmp_10_2_i, i32 %tmp_11_2_i" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 633 'fsub' 'd2_2_i' <Predicate = (!icmp_ln268 & !and_ln303_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 634 [1/4] (10.5ns)   --->   "%sub_2_i = fsub i32 %tmp_11_2_i, i32 %tmp_9_2_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 634 'fsub' 'sub_2_i' <Predicate = (!icmp_ln268 & and_ln303_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 635 [1/4] (10.5ns)   --->   "%sub3_2_i = fsub i32 %tmp_9_2_i, i32 %tmp_11_2_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 635 'fsub' 'sub3_2_i' <Predicate = (!icmp_ln268 & !and_ln303_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 636 [3/4] (10.5ns)   --->   "%d1_3_i = fsub i32 %tmp_8_3_i, i32 %tmp_9_3_i" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 636 'fsub' 'd1_3_i' <Predicate = (!icmp_ln268 & and_ln303_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 637 [3/4] (10.5ns)   --->   "%d2_3_i = fsub i32 %tmp_10_3_i, i32 %tmp_11_3_i" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 637 'fsub' 'd2_3_i' <Predicate = (!icmp_ln268 & !and_ln303_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 638 [3/4] (10.5ns)   --->   "%sub_3_i = fsub i32 %tmp_11_3_i, i32 %tmp_9_3_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 638 'fsub' 'sub_3_i' <Predicate = (!icmp_ln268 & and_ln303_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 639 [3/4] (10.5ns)   --->   "%sub3_3_i = fsub i32 %tmp_9_3_i, i32 %tmp_11_3_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 639 'fsub' 'sub3_3_i' <Predicate = (!icmp_ln268 & !and_ln303_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 640 [1/1] (0.00ns)   --->   "%bitcast_ln303_8 = bitcast i32 %tmp_9_4_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 640 'bitcast' 'bitcast_ln303_8' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_9 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303_8, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 641 'partselect' 'tmp_73' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_9 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln303_8 = trunc i32 %bitcast_ln303_8" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 642 'trunc' 'trunc_ln303_8' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_9 : Operation 643 [1/1] (0.00ns)   --->   "%bitcast_ln303_9 = bitcast i32 %tmp_11_4_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 643 'bitcast' 'bitcast_ln303_9' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_9 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303_9, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 644 'partselect' 'tmp_74' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_9 : Operation 645 [1/1] (0.00ns)   --->   "%trunc_ln303_9 = trunc i32 %bitcast_ln303_9" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 645 'trunc' 'trunc_ln303_9' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_9 : Operation 646 [1/1] (1.55ns)   --->   "%icmp_ln303_16 = icmp_ne  i8 %tmp_73, i8 255" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 646 'icmp' 'icmp_ln303_16' <Predicate = (!icmp_ln268)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 647 [1/1] (2.44ns)   --->   "%icmp_ln303_17 = icmp_eq  i23 %trunc_ln303_8, i23 0" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 647 'icmp' 'icmp_ln303_17' <Predicate = (!icmp_ln268)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_9)   --->   "%or_ln303_8 = or i1 %icmp_ln303_17, i1 %icmp_ln303_16" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 648 'or' 'or_ln303_8' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 649 [1/1] (1.55ns)   --->   "%icmp_ln303_18 = icmp_ne  i8 %tmp_74, i8 255" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 649 'icmp' 'icmp_ln303_18' <Predicate = (!icmp_ln268)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 650 [1/1] (2.44ns)   --->   "%icmp_ln303_19 = icmp_eq  i23 %trunc_ln303_9, i23 0" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 650 'icmp' 'icmp_ln303_19' <Predicate = (!icmp_ln268)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_9)   --->   "%or_ln303_9 = or i1 %icmp_ln303_19, i1 %icmp_ln303_18" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 651 'or' 'or_ln303_9' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_9)   --->   "%and_ln303_8 = and i1 %or_ln303_8, i1 %or_ln303_9" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 652 'and' 'and_ln303_8' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 653 [1/2] (5.43ns)   --->   "%tmp_75 = fcmp_olt  i32 %tmp_9_4_i, i32 %tmp_11_4_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 653 'fcmp' 'tmp_75' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 654 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln303_9 = and i1 %and_ln303_8, i1 %tmp_75" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 654 'and' 'and_ln303_9' <Predicate = (!icmp_ln268)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 12.5>
ST_10 : Operation 655 [2/4] (10.5ns)   --->   "%distance_1_i = fadd i32 %mul_i, i32 0" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 655 'fadd' 'distance_1_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 656 [2/4] (10.5ns)   --->   "%ov_i = fsub i32 %d1_i, i32 %sub_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 656 'fsub' 'ov_i' <Predicate = (!icmp_ln268 & and_ln303_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 657 [2/4] (10.5ns)   --->   "%ov_1_i = fsub i32 %d2_i, i32 %sub3_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 657 'fsub' 'ov_1_i' <Predicate = (!icmp_ln268 & !and_ln303_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 658 [2/2] (12.3ns)   --->   "%mul_1_i = fmul i32 %d_1_i, i32 %d_1_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 658 'fmul' 'mul_1_i' <Predicate = (!icmp_ln268)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 659 [2/4] (10.5ns)   --->   "%ov_i_65 = fsub i32 %d1_1_i, i32 %sub_1_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 659 'fsub' 'ov_i_65' <Predicate = (!icmp_ln268 & and_ln303_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 660 [2/4] (10.5ns)   --->   "%ov_1_1_i = fsub i32 %d2_1_i, i32 %sub3_1_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 660 'fsub' 'ov_1_1_i' <Predicate = (!icmp_ln268 & !and_ln303_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 661 [1/1] (2.06ns)   --->   "%tmp_2_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_33_load_9_read, i32 %regions_34_load_9_read, i32 %regions_35_load_9_read, i32 %regions_36_load_9_read, i32 %regions_37_load_9_read, i32 %regions_38_load_9_read, i32 %regions_39_load_9_read, i32 %regions_40_load_9_read, i32 %regions_41_load_9_read, i32 %regions_42_load_9_read, i32 %regions_43_load_9_read, i32 %regions_44_load_9_read, i32 %regions_45_load_9_read, i32 %regions_46_load_9_read, i32 %regions_47_load_9_read, i32 %regions_48_load_9_read, i32 %tmp_other_1_load" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 661 'mux' 'tmp_2_i' <Predicate = (!icmp_ln268)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 662 [1/1] (2.06ns)   --->   "%tmp_7_2_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_33_load_9_read, i32 %regions_34_load_9_read, i32 %regions_35_load_9_read, i32 %regions_36_load_9_read, i32 %regions_37_load_9_read, i32 %regions_38_load_9_read, i32 %regions_39_load_9_read, i32 %regions_40_load_9_read, i32 %regions_41_load_9_read, i32 %regions_42_load_9_read, i32 %regions_43_load_9_read, i32 %regions_44_load_9_read, i32 %regions_45_load_9_read, i32 %regions_46_load_9_read, i32 %regions_47_load_9_read, i32 %regions_48_load_9_read, i32 %k_real_load" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 662 'mux' 'tmp_7_2_i' <Predicate = (!icmp_ln268)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 663 [4/4] (10.5ns)   --->   "%d_2_i = fsub i32 %tmp_2_i, i32 %tmp_7_2_i" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 663 'fsub' 'd_2_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 664 [4/4] (10.5ns)   --->   "%ov_2_i = fsub i32 %d1_2_i, i32 %sub_2_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 664 'fsub' 'ov_2_i' <Predicate = (!icmp_ln268 & and_ln303_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 665 [4/4] (10.5ns)   --->   "%ov_1_2_i = fsub i32 %d2_2_i, i32 %sub3_2_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 665 'fsub' 'ov_1_2_i' <Predicate = (!icmp_ln268 & !and_ln303_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 666 [2/4] (10.5ns)   --->   "%d1_3_i = fsub i32 %tmp_8_3_i, i32 %tmp_9_3_i" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 666 'fsub' 'd1_3_i' <Predicate = (!icmp_ln268 & and_ln303_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 667 [2/4] (10.5ns)   --->   "%d2_3_i = fsub i32 %tmp_10_3_i, i32 %tmp_11_3_i" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 667 'fsub' 'd2_3_i' <Predicate = (!icmp_ln268 & !and_ln303_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 668 [2/4] (10.5ns)   --->   "%sub_3_i = fsub i32 %tmp_11_3_i, i32 %tmp_9_3_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 668 'fsub' 'sub_3_i' <Predicate = (!icmp_ln268 & and_ln303_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 669 [2/4] (10.5ns)   --->   "%sub3_3_i = fsub i32 %tmp_9_3_i, i32 %tmp_11_3_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 669 'fsub' 'sub3_3_i' <Predicate = (!icmp_ln268 & !and_ln303_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 670 [1/1] (2.06ns)   --->   "%tmp_8_4_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_17_load_11_read, i32 %regions_18_load_11_read, i32 %regions_19_load_11_read, i32 %regions_20_load_11_read, i32 %regions_21_load_11_read, i32 %regions_22_load_11_read, i32 %regions_23_load_11_read, i32 %regions_24_load_11_read, i32 %regions_25_load_11_read, i32 %regions_26_load_11_read, i32 %regions_27_load_11_read, i32 %regions_28_load_11_read, i32 %regions_29_load_11_read, i32 %regions_30_load_11_read, i32 %regions_31_load_11_read, i32 %regions_32_load_11_read, i32 %tmp_other_1_load" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 670 'mux' 'tmp_8_4_i' <Predicate = (!icmp_ln268 & and_ln303_9)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 671 [4/4] (10.5ns)   --->   "%d1_4_i = fsub i32 %tmp_8_4_i, i32 %tmp_9_4_i" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 671 'fsub' 'd1_4_i' <Predicate = (!icmp_ln268 & and_ln303_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 672 [1/1] (2.06ns)   --->   "%tmp_10_4_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_17_load_11_read, i32 %regions_18_load_11_read, i32 %regions_19_load_11_read, i32 %regions_20_load_11_read, i32 %regions_21_load_11_read, i32 %regions_22_load_11_read, i32 %regions_23_load_11_read, i32 %regions_24_load_11_read, i32 %regions_25_load_11_read, i32 %regions_26_load_11_read, i32 %regions_27_load_11_read, i32 %regions_28_load_11_read, i32 %regions_29_load_11_read, i32 %regions_30_load_11_read, i32 %regions_31_load_11_read, i32 %regions_32_load_11_read, i32 %k_real_load" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 672 'mux' 'tmp_10_4_i' <Predicate = (!icmp_ln268 & !and_ln303_9)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 673 [4/4] (10.5ns)   --->   "%d2_4_i = fsub i32 %tmp_10_4_i, i32 %tmp_11_4_i" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 673 'fsub' 'd2_4_i' <Predicate = (!icmp_ln268 & !and_ln303_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 674 [4/4] (10.5ns)   --->   "%sub_4_i = fsub i32 %tmp_11_4_i, i32 %tmp_9_4_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 674 'fsub' 'sub_4_i' <Predicate = (!icmp_ln268 & and_ln303_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 675 [4/4] (10.5ns)   --->   "%sub3_4_i = fsub i32 %tmp_9_4_i, i32 %tmp_11_4_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 675 'fsub' 'sub3_4_i' <Predicate = (!icmp_ln268 & !and_ln303_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 676 [1/1] (2.06ns)   --->   "%tmp_9_5_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_load_12_read, i32 %regions_2_load_12_read, i32 %regions_3_load_12_read, i32 %regions_4_load_12_read, i32 %regions_5_load_12_read, i32 %regions_6_load_12_read, i32 %regions_7_load_12_read, i32 %regions_8_load_12_read, i32 %regions_9_load_12_read, i32 %regions_10_load_12_read, i32 %regions_11_load_12_read, i32 %regions_12_load_12_read, i32 %regions_13_load_12_read, i32 %regions_14_load_12_read, i32 %regions_15_load_12_read, i32 %regions_16_load_12_read, i32 %tmp_other_1_load" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 676 'mux' 'tmp_9_5_i' <Predicate = (!icmp_ln268)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 677 [1/1] (2.06ns)   --->   "%tmp_11_5_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_load_12_read, i32 %regions_2_load_12_read, i32 %regions_3_load_12_read, i32 %regions_4_load_12_read, i32 %regions_5_load_12_read, i32 %regions_6_load_12_read, i32 %regions_7_load_12_read, i32 %regions_8_load_12_read, i32 %regions_9_load_12_read, i32 %regions_10_load_12_read, i32 %regions_11_load_12_read, i32 %regions_12_load_12_read, i32 %regions_13_load_12_read, i32 %regions_14_load_12_read, i32 %regions_15_load_12_read, i32 %regions_16_load_12_read, i32 %k_real_load" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 677 'mux' 'tmp_11_5_i' <Predicate = (!icmp_ln268)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 678 [2/2] (5.43ns)   --->   "%tmp_80 = fcmp_olt  i32 %tmp_9_5_i, i32 %tmp_11_5_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 678 'fcmp' 'tmp_80' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 12.3>
ST_11 : Operation 679 [1/4] (10.5ns)   --->   "%distance_1_i = fadd i32 %mul_i, i32 0" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 679 'fadd' 'distance_1_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 680 [1/4] (10.5ns)   --->   "%ov_i = fsub i32 %d1_i, i32 %sub_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 680 'fsub' 'ov_i' <Predicate = (!icmp_ln268 & and_ln303_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 681 [1/4] (10.5ns)   --->   "%ov_1_i = fsub i32 %d2_i, i32 %sub3_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 681 'fsub' 'ov_1_i' <Predicate = (!icmp_ln268 & !and_ln303_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 682 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln303 = select i1 %and_ln303_1, i32 %ov_i, i32 %ov_1_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 682 'select' 'select_ln303' <Predicate = (!icmp_ln268)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 683 [1/2] (12.3ns)   --->   "%mul_1_i = fmul i32 %d_1_i, i32 %d_1_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 683 'fmul' 'mul_1_i' <Predicate = (!icmp_ln268)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 684 [1/4] (10.5ns)   --->   "%ov_i_65 = fsub i32 %d1_1_i, i32 %sub_1_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 684 'fsub' 'ov_i_65' <Predicate = (!icmp_ln268 & and_ln303_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 685 [1/4] (10.5ns)   --->   "%ov_1_1_i = fsub i32 %d2_1_i, i32 %sub3_1_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 685 'fsub' 'ov_1_1_i' <Predicate = (!icmp_ln268 & !and_ln303_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 686 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln303_1 = select i1 %and_ln303_3, i32 %ov_i_65, i32 %ov_1_1_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 686 'select' 'select_ln303_1' <Predicate = (!icmp_ln268)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 687 [3/4] (10.5ns)   --->   "%d_2_i = fsub i32 %tmp_2_i, i32 %tmp_7_2_i" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 687 'fsub' 'd_2_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 688 [3/4] (10.5ns)   --->   "%ov_2_i = fsub i32 %d1_2_i, i32 %sub_2_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 688 'fsub' 'ov_2_i' <Predicate = (!icmp_ln268 & and_ln303_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 689 [3/4] (10.5ns)   --->   "%ov_1_2_i = fsub i32 %d2_2_i, i32 %sub3_2_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 689 'fsub' 'ov_1_2_i' <Predicate = (!icmp_ln268 & !and_ln303_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 690 [1/4] (10.5ns)   --->   "%d1_3_i = fsub i32 %tmp_8_3_i, i32 %tmp_9_3_i" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 690 'fsub' 'd1_3_i' <Predicate = (!icmp_ln268 & and_ln303_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 691 [1/4] (10.5ns)   --->   "%d2_3_i = fsub i32 %tmp_10_3_i, i32 %tmp_11_3_i" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 691 'fsub' 'd2_3_i' <Predicate = (!icmp_ln268 & !and_ln303_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 692 [1/4] (10.5ns)   --->   "%sub_3_i = fsub i32 %tmp_11_3_i, i32 %tmp_9_3_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 692 'fsub' 'sub_3_i' <Predicate = (!icmp_ln268 & and_ln303_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 693 [1/4] (10.5ns)   --->   "%sub3_3_i = fsub i32 %tmp_9_3_i, i32 %tmp_11_3_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 693 'fsub' 'sub3_3_i' <Predicate = (!icmp_ln268 & !and_ln303_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 694 [3/4] (10.5ns)   --->   "%d1_4_i = fsub i32 %tmp_8_4_i, i32 %tmp_9_4_i" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 694 'fsub' 'd1_4_i' <Predicate = (!icmp_ln268 & and_ln303_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 695 [3/4] (10.5ns)   --->   "%d2_4_i = fsub i32 %tmp_10_4_i, i32 %tmp_11_4_i" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 695 'fsub' 'd2_4_i' <Predicate = (!icmp_ln268 & !and_ln303_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 696 [3/4] (10.5ns)   --->   "%sub_4_i = fsub i32 %tmp_11_4_i, i32 %tmp_9_4_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 696 'fsub' 'sub_4_i' <Predicate = (!icmp_ln268 & and_ln303_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 697 [3/4] (10.5ns)   --->   "%sub3_4_i = fsub i32 %tmp_9_4_i, i32 %tmp_11_4_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 697 'fsub' 'sub3_4_i' <Predicate = (!icmp_ln268 & !and_ln303_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 698 [1/1] (0.00ns)   --->   "%bitcast_ln303_10 = bitcast i32 %tmp_9_5_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 698 'bitcast' 'bitcast_ln303_10' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_11 : Operation 699 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303_10, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 699 'partselect' 'tmp_78' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_11 : Operation 700 [1/1] (0.00ns)   --->   "%trunc_ln303_10 = trunc i32 %bitcast_ln303_10" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 700 'trunc' 'trunc_ln303_10' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_11 : Operation 701 [1/1] (0.00ns)   --->   "%bitcast_ln303_11 = bitcast i32 %tmp_11_5_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 701 'bitcast' 'bitcast_ln303_11' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_11 : Operation 702 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303_11, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 702 'partselect' 'tmp_79' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_11 : Operation 703 [1/1] (0.00ns)   --->   "%trunc_ln303_11 = trunc i32 %bitcast_ln303_11" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 703 'trunc' 'trunc_ln303_11' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_11 : Operation 704 [1/1] (1.55ns)   --->   "%icmp_ln303_20 = icmp_ne  i8 %tmp_78, i8 255" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 704 'icmp' 'icmp_ln303_20' <Predicate = (!icmp_ln268)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 705 [1/1] (2.44ns)   --->   "%icmp_ln303_21 = icmp_eq  i23 %trunc_ln303_10, i23 0" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 705 'icmp' 'icmp_ln303_21' <Predicate = (!icmp_ln268)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_11)   --->   "%or_ln303_10 = or i1 %icmp_ln303_21, i1 %icmp_ln303_20" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 706 'or' 'or_ln303_10' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 707 [1/1] (1.55ns)   --->   "%icmp_ln303_22 = icmp_ne  i8 %tmp_79, i8 255" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 707 'icmp' 'icmp_ln303_22' <Predicate = (!icmp_ln268)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 708 [1/1] (2.44ns)   --->   "%icmp_ln303_23 = icmp_eq  i23 %trunc_ln303_11, i23 0" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 708 'icmp' 'icmp_ln303_23' <Predicate = (!icmp_ln268)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_11)   --->   "%or_ln303_11 = or i1 %icmp_ln303_23, i1 %icmp_ln303_22" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 709 'or' 'or_ln303_11' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_11)   --->   "%and_ln303_10 = and i1 %or_ln303_10, i1 %or_ln303_11" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 710 'and' 'and_ln303_10' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 711 [1/2] (5.43ns)   --->   "%tmp_80 = fcmp_olt  i32 %tmp_9_5_i, i32 %tmp_11_5_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 711 'fcmp' 'tmp_80' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 712 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln303_11 = and i1 %and_ln303_10, i1 %tmp_80" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 712 'and' 'and_ln303_11' <Predicate = (!icmp_ln268)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 12.5>
ST_12 : Operation 713 [2/2] (5.43ns)   --->   "%tmp_58 = fcmp_olt  i32 %select_ln303, i32 0" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 713 'fcmp' 'tmp_58' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 714 [4/4] (10.5ns)   --->   "%distance_1_1_i = fadd i32 %distance_1_i, i32 %mul_1_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 714 'fadd' 'distance_1_1_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 715 [2/2] (5.43ns)   --->   "%tmp_62 = fcmp_olt  i32 %select_ln303_1, i32 0" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 715 'fcmp' 'tmp_62' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 716 [2/4] (10.5ns)   --->   "%d_2_i = fsub i32 %tmp_2_i, i32 %tmp_7_2_i" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 716 'fsub' 'd_2_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 717 [2/4] (10.5ns)   --->   "%ov_2_i = fsub i32 %d1_2_i, i32 %sub_2_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 717 'fsub' 'ov_2_i' <Predicate = (!icmp_ln268 & and_ln303_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 718 [2/4] (10.5ns)   --->   "%ov_1_2_i = fsub i32 %d2_2_i, i32 %sub3_2_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 718 'fsub' 'ov_1_2_i' <Predicate = (!icmp_ln268 & !and_ln303_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 719 [4/4] (10.5ns)   --->   "%ov_3_i = fsub i32 %d1_3_i, i32 %sub_3_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 719 'fsub' 'ov_3_i' <Predicate = (!icmp_ln268 & and_ln303_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 720 [4/4] (10.5ns)   --->   "%ov_1_3_i = fsub i32 %d2_3_i, i32 %sub3_3_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 720 'fsub' 'ov_1_3_i' <Predicate = (!icmp_ln268 & !and_ln303_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 721 [2/4] (10.5ns)   --->   "%d1_4_i = fsub i32 %tmp_8_4_i, i32 %tmp_9_4_i" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 721 'fsub' 'd1_4_i' <Predicate = (!icmp_ln268 & and_ln303_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 722 [2/4] (10.5ns)   --->   "%d2_4_i = fsub i32 %tmp_10_4_i, i32 %tmp_11_4_i" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 722 'fsub' 'd2_4_i' <Predicate = (!icmp_ln268 & !and_ln303_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 723 [2/4] (10.5ns)   --->   "%sub_4_i = fsub i32 %tmp_11_4_i, i32 %tmp_9_4_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 723 'fsub' 'sub_4_i' <Predicate = (!icmp_ln268 & and_ln303_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 724 [2/4] (10.5ns)   --->   "%sub3_4_i = fsub i32 %tmp_9_4_i, i32 %tmp_11_4_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 724 'fsub' 'sub3_4_i' <Predicate = (!icmp_ln268 & !and_ln303_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 725 [1/1] (2.06ns)   --->   "%tmp_8_5_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_17_load_12_read, i32 %regions_18_load_12_read, i32 %regions_19_load_12_read, i32 %regions_20_load_12_read, i32 %regions_21_load_12_read, i32 %regions_22_load_12_read, i32 %regions_23_load_12_read, i32 %regions_24_load_12_read, i32 %regions_25_load_12_read, i32 %regions_26_load_12_read, i32 %regions_27_load_12_read, i32 %regions_28_load_12_read, i32 %regions_29_load_12_read, i32 %regions_30_load_12_read, i32 %regions_31_load_12_read, i32 %regions_32_load_12_read, i32 %tmp_other_1_load" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 725 'mux' 'tmp_8_5_i' <Predicate = (!icmp_ln268 & and_ln303_11)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 726 [4/4] (10.5ns)   --->   "%d1_5_i = fsub i32 %tmp_8_5_i, i32 %tmp_9_5_i" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 726 'fsub' 'd1_5_i' <Predicate = (!icmp_ln268 & and_ln303_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 727 [1/1] (2.06ns)   --->   "%tmp_10_5_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_17_load_12_read, i32 %regions_18_load_12_read, i32 %regions_19_load_12_read, i32 %regions_20_load_12_read, i32 %regions_21_load_12_read, i32 %regions_22_load_12_read, i32 %regions_23_load_12_read, i32 %regions_24_load_12_read, i32 %regions_25_load_12_read, i32 %regions_26_load_12_read, i32 %regions_27_load_12_read, i32 %regions_28_load_12_read, i32 %regions_29_load_12_read, i32 %regions_30_load_12_read, i32 %regions_31_load_12_read, i32 %regions_32_load_12_read, i32 %k_real_load" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 727 'mux' 'tmp_10_5_i' <Predicate = (!icmp_ln268 & !and_ln303_11)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 728 [4/4] (10.5ns)   --->   "%d2_5_i = fsub i32 %tmp_10_5_i, i32 %tmp_11_5_i" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 728 'fsub' 'd2_5_i' <Predicate = (!icmp_ln268 & !and_ln303_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 729 [4/4] (10.5ns)   --->   "%sub_5_i = fsub i32 %tmp_11_5_i, i32 %tmp_9_5_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 729 'fsub' 'sub_5_i' <Predicate = (!icmp_ln268 & and_ln303_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 730 [4/4] (10.5ns)   --->   "%sub3_5_i = fsub i32 %tmp_9_5_i, i32 %tmp_11_5_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 730 'fsub' 'sub3_5_i' <Predicate = (!icmp_ln268 & !and_ln303_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 731 [1/1] (2.06ns)   --->   "%tmp_9_6_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_load_13_read, i32 %regions_2_load_13_read, i32 %regions_3_load_13_read, i32 %regions_4_load_13_read, i32 %regions_5_load_13_read, i32 %regions_6_load_13_read, i32 %regions_7_load_13_read, i32 %regions_8_load_13_read, i32 %regions_9_load_13_read, i32 %regions_10_load_13_read, i32 %regions_11_load_13_read, i32 %regions_12_load_13_read, i32 %regions_13_load_13_read, i32 %regions_14_load_13_read, i32 %regions_15_load_13_read, i32 %regions_16_load_13_read, i32 %tmp_other_1_load" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 731 'mux' 'tmp_9_6_i' <Predicate = (!icmp_ln268)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 732 [1/1] (2.06ns)   --->   "%tmp_11_6_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_load_13_read, i32 %regions_2_load_13_read, i32 %regions_3_load_13_read, i32 %regions_4_load_13_read, i32 %regions_5_load_13_read, i32 %regions_6_load_13_read, i32 %regions_7_load_13_read, i32 %regions_8_load_13_read, i32 %regions_9_load_13_read, i32 %regions_10_load_13_read, i32 %regions_11_load_13_read, i32 %regions_12_load_13_read, i32 %regions_13_load_13_read, i32 %regions_14_load_13_read, i32 %regions_15_load_13_read, i32 %regions_16_load_13_read, i32 %k_real_load" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 732 'mux' 'tmp_11_6_i' <Predicate = (!icmp_ln268)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 733 [2/2] (5.43ns)   --->   "%tmp_85 = fcmp_olt  i32 %tmp_9_6_i, i32 %tmp_11_6_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 733 'fcmp' 'tmp_85' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 11.2>
ST_13 : Operation 734 [1/1] (0.00ns)   --->   "%bitcast_ln307 = bitcast i32 %select_ln303" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 734 'bitcast' 'bitcast_ln307' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_13 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 735 'partselect' 'tmp_57' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_13 : Operation 736 [1/1] (0.00ns)   --->   "%trunc_ln307 = trunc i32 %bitcast_ln307" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 736 'trunc' 'trunc_ln307' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_13 : Operation 737 [1/1] (1.55ns)   --->   "%icmp_ln307 = icmp_ne  i8 %tmp_57, i8 255" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 737 'icmp' 'icmp_ln307' <Predicate = (!icmp_ln268)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 738 [1/1] (2.44ns)   --->   "%icmp_ln307_1 = icmp_eq  i23 %trunc_ln307, i23 0" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 738 'icmp' 'icmp_ln307_1' <Predicate = (!icmp_ln268)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node select_ln307)   --->   "%or_ln307 = or i1 %icmp_ln307_1, i1 %icmp_ln307" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 739 'or' 'or_ln307' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 740 [1/2] (5.43ns)   --->   "%tmp_58 = fcmp_olt  i32 %select_ln303, i32 0" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 740 'fcmp' 'tmp_58' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node select_ln307)   --->   "%and_ln307 = and i1 %or_ln307, i1 %tmp_58" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 741 'and' 'and_ln307' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 742 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln307 = select i1 %and_ln307, i32 0, i32 %select_ln303" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 742 'select' 'select_ln307' <Predicate = (!icmp_ln268)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 743 [3/4] (10.5ns)   --->   "%distance_1_1_i = fadd i32 %distance_1_i, i32 %mul_1_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 743 'fadd' 'distance_1_1_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 744 [1/1] (0.00ns)   --->   "%bitcast_ln307_1 = bitcast i32 %select_ln303_1" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 744 'bitcast' 'bitcast_ln307_1' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_13 : Operation 745 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 745 'partselect' 'tmp_s' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_13 : Operation 746 [1/1] (0.00ns)   --->   "%trunc_ln307_1 = trunc i32 %bitcast_ln307_1" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 746 'trunc' 'trunc_ln307_1' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_13 : Operation 747 [1/1] (1.55ns)   --->   "%icmp_ln307_2 = icmp_ne  i8 %tmp_s, i8 255" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 747 'icmp' 'icmp_ln307_2' <Predicate = (!icmp_ln268)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 748 [1/1] (2.44ns)   --->   "%icmp_ln307_3 = icmp_eq  i23 %trunc_ln307_1, i23 0" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 748 'icmp' 'icmp_ln307_3' <Predicate = (!icmp_ln268)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node select_ln307_1)   --->   "%or_ln307_1 = or i1 %icmp_ln307_3, i1 %icmp_ln307_2" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 749 'or' 'or_ln307_1' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 750 [1/2] (5.43ns)   --->   "%tmp_62 = fcmp_olt  i32 %select_ln303_1, i32 0" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 750 'fcmp' 'tmp_62' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node select_ln307_1)   --->   "%and_ln307_1 = and i1 %or_ln307_1, i1 %tmp_62" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 751 'and' 'and_ln307_1' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 752 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln307_1 = select i1 %and_ln307_1, i32 0, i32 %select_ln303_1" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 752 'select' 'select_ln307_1' <Predicate = (!icmp_ln268)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 753 [1/4] (10.5ns)   --->   "%d_2_i = fsub i32 %tmp_2_i, i32 %tmp_7_2_i" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 753 'fsub' 'd_2_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 754 [1/4] (10.5ns)   --->   "%ov_2_i = fsub i32 %d1_2_i, i32 %sub_2_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 754 'fsub' 'ov_2_i' <Predicate = (!icmp_ln268 & and_ln303_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 755 [1/4] (10.5ns)   --->   "%ov_1_2_i = fsub i32 %d2_2_i, i32 %sub3_2_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 755 'fsub' 'ov_1_2_i' <Predicate = (!icmp_ln268 & !and_ln303_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 756 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln303_2 = select i1 %and_ln303_5, i32 %ov_2_i, i32 %ov_1_2_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 756 'select' 'select_ln303_2' <Predicate = (!icmp_ln268)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 757 [3/4] (10.5ns)   --->   "%ov_3_i = fsub i32 %d1_3_i, i32 %sub_3_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 757 'fsub' 'ov_3_i' <Predicate = (!icmp_ln268 & and_ln303_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 758 [3/4] (10.5ns)   --->   "%ov_1_3_i = fsub i32 %d2_3_i, i32 %sub3_3_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 758 'fsub' 'ov_1_3_i' <Predicate = (!icmp_ln268 & !and_ln303_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 759 [1/4] (10.5ns)   --->   "%d1_4_i = fsub i32 %tmp_8_4_i, i32 %tmp_9_4_i" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 759 'fsub' 'd1_4_i' <Predicate = (!icmp_ln268 & and_ln303_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 760 [1/4] (10.5ns)   --->   "%d2_4_i = fsub i32 %tmp_10_4_i, i32 %tmp_11_4_i" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 760 'fsub' 'd2_4_i' <Predicate = (!icmp_ln268 & !and_ln303_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 761 [1/4] (10.5ns)   --->   "%sub_4_i = fsub i32 %tmp_11_4_i, i32 %tmp_9_4_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 761 'fsub' 'sub_4_i' <Predicate = (!icmp_ln268 & and_ln303_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 762 [1/4] (10.5ns)   --->   "%sub3_4_i = fsub i32 %tmp_9_4_i, i32 %tmp_11_4_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 762 'fsub' 'sub3_4_i' <Predicate = (!icmp_ln268 & !and_ln303_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 763 [3/4] (10.5ns)   --->   "%d1_5_i = fsub i32 %tmp_8_5_i, i32 %tmp_9_5_i" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 763 'fsub' 'd1_5_i' <Predicate = (!icmp_ln268 & and_ln303_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 764 [3/4] (10.5ns)   --->   "%d2_5_i = fsub i32 %tmp_10_5_i, i32 %tmp_11_5_i" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 764 'fsub' 'd2_5_i' <Predicate = (!icmp_ln268 & !and_ln303_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 765 [3/4] (10.5ns)   --->   "%sub_5_i = fsub i32 %tmp_11_5_i, i32 %tmp_9_5_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 765 'fsub' 'sub_5_i' <Predicate = (!icmp_ln268 & and_ln303_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 766 [3/4] (10.5ns)   --->   "%sub3_5_i = fsub i32 %tmp_9_5_i, i32 %tmp_11_5_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 766 'fsub' 'sub3_5_i' <Predicate = (!icmp_ln268 & !and_ln303_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 767 [1/1] (0.00ns)   --->   "%bitcast_ln303_12 = bitcast i32 %tmp_9_6_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 767 'bitcast' 'bitcast_ln303_12' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_13 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303_12, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 768 'partselect' 'tmp_83' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_13 : Operation 769 [1/1] (0.00ns)   --->   "%trunc_ln303_12 = trunc i32 %bitcast_ln303_12" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 769 'trunc' 'trunc_ln303_12' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_13 : Operation 770 [1/1] (0.00ns)   --->   "%bitcast_ln303_13 = bitcast i32 %tmp_11_6_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 770 'bitcast' 'bitcast_ln303_13' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_13 : Operation 771 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303_13, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 771 'partselect' 'tmp_84' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_13 : Operation 772 [1/1] (0.00ns)   --->   "%trunc_ln303_13 = trunc i32 %bitcast_ln303_13" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 772 'trunc' 'trunc_ln303_13' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_13 : Operation 773 [1/1] (1.55ns)   --->   "%icmp_ln303_24 = icmp_ne  i8 %tmp_83, i8 255" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 773 'icmp' 'icmp_ln303_24' <Predicate = (!icmp_ln268)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 774 [1/1] (2.44ns)   --->   "%icmp_ln303_25 = icmp_eq  i23 %trunc_ln303_12, i23 0" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 774 'icmp' 'icmp_ln303_25' <Predicate = (!icmp_ln268)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_13)   --->   "%or_ln303_12 = or i1 %icmp_ln303_25, i1 %icmp_ln303_24" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 775 'or' 'or_ln303_12' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 776 [1/1] (1.55ns)   --->   "%icmp_ln303_26 = icmp_ne  i8 %tmp_84, i8 255" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 776 'icmp' 'icmp_ln303_26' <Predicate = (!icmp_ln268)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 777 [1/1] (2.44ns)   --->   "%icmp_ln303_27 = icmp_eq  i23 %trunc_ln303_13, i23 0" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 777 'icmp' 'icmp_ln303_27' <Predicate = (!icmp_ln268)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_13)   --->   "%or_ln303_13 = or i1 %icmp_ln303_27, i1 %icmp_ln303_26" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 778 'or' 'or_ln303_13' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_13)   --->   "%and_ln303_12 = and i1 %or_ln303_12, i1 %or_ln303_13" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 779 'and' 'and_ln303_12' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 780 [1/2] (5.43ns)   --->   "%tmp_85 = fcmp_olt  i32 %tmp_9_6_i, i32 %tmp_11_6_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 780 'fcmp' 'tmp_85' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 781 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln303_13 = and i1 %and_ln303_12, i1 %tmp_85" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 781 'and' 'and_ln303_13' <Predicate = (!icmp_ln268)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 12.5>
ST_14 : Operation 782 [2/4] (10.5ns)   --->   "%distance_1_1_i = fadd i32 %distance_1_i, i32 %mul_1_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 782 'fadd' 'distance_1_1_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 783 [2/2] (12.3ns)   --->   "%overlap_1_1_i = fmul i32 %select_ln307, i32 %select_ln307_1" [detector_solid/abs_solid_detector.cpp:308->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 783 'fmul' 'overlap_1_1_i' <Predicate = (!icmp_ln268)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 784 [2/2] (12.3ns)   --->   "%mul_2_i = fmul i32 %d_2_i, i32 %d_2_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 784 'fmul' 'mul_2_i' <Predicate = (!icmp_ln268)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 785 [2/2] (5.43ns)   --->   "%tmp_67 = fcmp_olt  i32 %select_ln303_2, i32 0" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 785 'fcmp' 'tmp_67' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 786 [1/1] (2.06ns)   --->   "%tmp_3_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_33_load_10_read, i32 %regions_34_load_10_read, i32 %regions_35_load_10_read, i32 %regions_36_load_10_read, i32 %regions_37_load_10_read, i32 %regions_38_load_10_read, i32 %regions_39_load_10_read, i32 %regions_40_load_10_read, i32 %regions_41_load_10_read, i32 %regions_42_load_10_read, i32 %regions_43_load_10_read, i32 %regions_44_load_10_read, i32 %regions_45_load_10_read, i32 %regions_46_load_10_read, i32 %regions_47_load_10_read, i32 %regions_48_load_10_read, i32 %tmp_other_1_load" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 786 'mux' 'tmp_3_i' <Predicate = (!icmp_ln268)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 787 [1/1] (2.06ns)   --->   "%tmp_7_3_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_33_load_10_read, i32 %regions_34_load_10_read, i32 %regions_35_load_10_read, i32 %regions_36_load_10_read, i32 %regions_37_load_10_read, i32 %regions_38_load_10_read, i32 %regions_39_load_10_read, i32 %regions_40_load_10_read, i32 %regions_41_load_10_read, i32 %regions_42_load_10_read, i32 %regions_43_load_10_read, i32 %regions_44_load_10_read, i32 %regions_45_load_10_read, i32 %regions_46_load_10_read, i32 %regions_47_load_10_read, i32 %regions_48_load_10_read, i32 %k_real_load" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 787 'mux' 'tmp_7_3_i' <Predicate = (!icmp_ln268)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 788 [4/4] (10.5ns)   --->   "%d_3_i = fsub i32 %tmp_3_i, i32 %tmp_7_3_i" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 788 'fsub' 'd_3_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 789 [2/4] (10.5ns)   --->   "%ov_3_i = fsub i32 %d1_3_i, i32 %sub_3_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 789 'fsub' 'ov_3_i' <Predicate = (!icmp_ln268 & and_ln303_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 790 [2/4] (10.5ns)   --->   "%ov_1_3_i = fsub i32 %d2_3_i, i32 %sub3_3_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 790 'fsub' 'ov_1_3_i' <Predicate = (!icmp_ln268 & !and_ln303_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 791 [4/4] (10.5ns)   --->   "%ov_4_i = fsub i32 %d1_4_i, i32 %sub_4_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 791 'fsub' 'ov_4_i' <Predicate = (!icmp_ln268 & and_ln303_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 792 [4/4] (10.5ns)   --->   "%ov_1_4_i = fsub i32 %d2_4_i, i32 %sub3_4_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 792 'fsub' 'ov_1_4_i' <Predicate = (!icmp_ln268 & !and_ln303_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 793 [2/4] (10.5ns)   --->   "%d1_5_i = fsub i32 %tmp_8_5_i, i32 %tmp_9_5_i" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 793 'fsub' 'd1_5_i' <Predicate = (!icmp_ln268 & and_ln303_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 794 [2/4] (10.5ns)   --->   "%d2_5_i = fsub i32 %tmp_10_5_i, i32 %tmp_11_5_i" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 794 'fsub' 'd2_5_i' <Predicate = (!icmp_ln268 & !and_ln303_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 795 [2/4] (10.5ns)   --->   "%sub_5_i = fsub i32 %tmp_11_5_i, i32 %tmp_9_5_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 795 'fsub' 'sub_5_i' <Predicate = (!icmp_ln268 & and_ln303_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 796 [2/4] (10.5ns)   --->   "%sub3_5_i = fsub i32 %tmp_9_5_i, i32 %tmp_11_5_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 796 'fsub' 'sub3_5_i' <Predicate = (!icmp_ln268 & !and_ln303_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 797 [1/1] (2.06ns)   --->   "%tmp_8_6_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_17_load_13_read, i32 %regions_18_load_13_read, i32 %regions_19_load_13_read, i32 %regions_20_load_13_read, i32 %regions_21_load_13_read, i32 %regions_22_load_13_read, i32 %regions_23_load_13_read, i32 %regions_24_load_13_read, i32 %regions_25_load_13_read, i32 %regions_26_load_13_read, i32 %regions_27_load_13_read, i32 %regions_28_load_13_read, i32 %regions_29_load_13_read, i32 %regions_30_load_13_read, i32 %regions_31_load_13_read, i32 %regions_32_load_13_read, i32 %tmp_other_1_load" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 797 'mux' 'tmp_8_6_i' <Predicate = (!icmp_ln268 & and_ln303_13)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 798 [4/4] (10.5ns)   --->   "%d1_6_i = fsub i32 %tmp_8_6_i, i32 %tmp_9_6_i" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 798 'fsub' 'd1_6_i' <Predicate = (!icmp_ln268 & and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 799 [1/1] (2.06ns)   --->   "%tmp_10_6_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_17_load_13_read, i32 %regions_18_load_13_read, i32 %regions_19_load_13_read, i32 %regions_20_load_13_read, i32 %regions_21_load_13_read, i32 %regions_22_load_13_read, i32 %regions_23_load_13_read, i32 %regions_24_load_13_read, i32 %regions_25_load_13_read, i32 %regions_26_load_13_read, i32 %regions_27_load_13_read, i32 %regions_28_load_13_read, i32 %regions_29_load_13_read, i32 %regions_30_load_13_read, i32 %regions_31_load_13_read, i32 %regions_32_load_13_read, i32 %k_real_load" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 799 'mux' 'tmp_10_6_i' <Predicate = (!icmp_ln268 & !and_ln303_13)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 800 [4/4] (10.5ns)   --->   "%d2_6_i = fsub i32 %tmp_10_6_i, i32 %tmp_11_6_i" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 800 'fsub' 'd2_6_i' <Predicate = (!icmp_ln268 & !and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 801 [4/4] (10.5ns)   --->   "%sub_6_i = fsub i32 %tmp_11_6_i, i32 %tmp_9_6_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 801 'fsub' 'sub_6_i' <Predicate = (!icmp_ln268 & and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 802 [4/4] (10.5ns)   --->   "%sub3_6_i = fsub i32 %tmp_9_6_i, i32 %tmp_11_6_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 802 'fsub' 'sub3_6_i' <Predicate = (!icmp_ln268 & !and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 803 [1/1] (2.06ns)   --->   "%tmp_9_7_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_load_14_read, i32 %regions_2_load_14_read, i32 %regions_3_load_14_read, i32 %regions_4_load_14_read, i32 %regions_5_load_14_read, i32 %regions_6_load_14_read, i32 %regions_7_load_14_read, i32 %regions_8_load_14_read, i32 %regions_9_load_14_read, i32 %regions_10_load_14_read, i32 %regions_11_load_14_read, i32 %regions_12_load_14_read, i32 %regions_13_load_14_read, i32 %regions_14_load_14_read, i32 %regions_15_load_14_read, i32 %regions_16_load_14_read, i32 %tmp_other_1_load" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 803 'mux' 'tmp_9_7_i' <Predicate = (!icmp_ln268)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 804 [1/1] (2.06ns)   --->   "%tmp_11_7_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_load_14_read, i32 %regions_2_load_14_read, i32 %regions_3_load_14_read, i32 %regions_4_load_14_read, i32 %regions_5_load_14_read, i32 %regions_6_load_14_read, i32 %regions_7_load_14_read, i32 %regions_8_load_14_read, i32 %regions_9_load_14_read, i32 %regions_10_load_14_read, i32 %regions_11_load_14_read, i32 %regions_12_load_14_read, i32 %regions_13_load_14_read, i32 %regions_14_load_14_read, i32 %regions_15_load_14_read, i32 %regions_16_load_14_read, i32 %k_real_load" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 804 'mux' 'tmp_11_7_i' <Predicate = (!icmp_ln268)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 805 [2/2] (5.43ns)   --->   "%tmp_90 = fcmp_olt  i32 %tmp_9_7_i, i32 %tmp_11_7_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 805 'fcmp' 'tmp_90' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 12.3>
ST_15 : Operation 806 [1/4] (10.5ns)   --->   "%distance_1_1_i = fadd i32 %distance_1_i, i32 %mul_1_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 806 'fadd' 'distance_1_1_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 807 [1/2] (12.3ns)   --->   "%overlap_1_1_i = fmul i32 %select_ln307, i32 %select_ln307_1" [detector_solid/abs_solid_detector.cpp:308->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 807 'fmul' 'overlap_1_1_i' <Predicate = (!icmp_ln268)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 808 [1/2] (12.3ns)   --->   "%mul_2_i = fmul i32 %d_2_i, i32 %d_2_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 808 'fmul' 'mul_2_i' <Predicate = (!icmp_ln268)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 809 [1/1] (0.00ns)   --->   "%bitcast_ln307_2 = bitcast i32 %select_ln303_2" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 809 'bitcast' 'bitcast_ln307_2' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_15 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_2, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 810 'partselect' 'tmp_66' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_15 : Operation 811 [1/1] (0.00ns)   --->   "%trunc_ln307_2 = trunc i32 %bitcast_ln307_2" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 811 'trunc' 'trunc_ln307_2' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_15 : Operation 812 [1/1] (1.55ns)   --->   "%icmp_ln307_4 = icmp_ne  i8 %tmp_66, i8 255" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 812 'icmp' 'icmp_ln307_4' <Predicate = (!icmp_ln268)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 813 [1/1] (2.44ns)   --->   "%icmp_ln307_5 = icmp_eq  i23 %trunc_ln307_2, i23 0" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 813 'icmp' 'icmp_ln307_5' <Predicate = (!icmp_ln268)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node select_ln307_2)   --->   "%or_ln307_2 = or i1 %icmp_ln307_5, i1 %icmp_ln307_4" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 814 'or' 'or_ln307_2' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 815 [1/2] (5.43ns)   --->   "%tmp_67 = fcmp_olt  i32 %select_ln303_2, i32 0" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 815 'fcmp' 'tmp_67' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node select_ln307_2)   --->   "%and_ln307_2 = and i1 %or_ln307_2, i1 %tmp_67" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 816 'and' 'and_ln307_2' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 817 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln307_2 = select i1 %and_ln307_2, i32 0, i32 %select_ln303_2" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 817 'select' 'select_ln307_2' <Predicate = (!icmp_ln268)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 818 [3/4] (10.5ns)   --->   "%d_3_i = fsub i32 %tmp_3_i, i32 %tmp_7_3_i" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 818 'fsub' 'd_3_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 819 [1/4] (10.5ns)   --->   "%ov_3_i = fsub i32 %d1_3_i, i32 %sub_3_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 819 'fsub' 'ov_3_i' <Predicate = (!icmp_ln268 & and_ln303_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 820 [1/4] (10.5ns)   --->   "%ov_1_3_i = fsub i32 %d2_3_i, i32 %sub3_3_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 820 'fsub' 'ov_1_3_i' <Predicate = (!icmp_ln268 & !and_ln303_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 821 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln303_3 = select i1 %and_ln303_7, i32 %ov_3_i, i32 %ov_1_3_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 821 'select' 'select_ln303_3' <Predicate = (!icmp_ln268)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 822 [3/4] (10.5ns)   --->   "%ov_4_i = fsub i32 %d1_4_i, i32 %sub_4_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 822 'fsub' 'ov_4_i' <Predicate = (!icmp_ln268 & and_ln303_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 823 [3/4] (10.5ns)   --->   "%ov_1_4_i = fsub i32 %d2_4_i, i32 %sub3_4_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 823 'fsub' 'ov_1_4_i' <Predicate = (!icmp_ln268 & !and_ln303_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 824 [1/4] (10.5ns)   --->   "%d1_5_i = fsub i32 %tmp_8_5_i, i32 %tmp_9_5_i" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 824 'fsub' 'd1_5_i' <Predicate = (!icmp_ln268 & and_ln303_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 825 [1/4] (10.5ns)   --->   "%d2_5_i = fsub i32 %tmp_10_5_i, i32 %tmp_11_5_i" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 825 'fsub' 'd2_5_i' <Predicate = (!icmp_ln268 & !and_ln303_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 826 [1/4] (10.5ns)   --->   "%sub_5_i = fsub i32 %tmp_11_5_i, i32 %tmp_9_5_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 826 'fsub' 'sub_5_i' <Predicate = (!icmp_ln268 & and_ln303_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 827 [1/4] (10.5ns)   --->   "%sub3_5_i = fsub i32 %tmp_9_5_i, i32 %tmp_11_5_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 827 'fsub' 'sub3_5_i' <Predicate = (!icmp_ln268 & !and_ln303_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 828 [3/4] (10.5ns)   --->   "%d1_6_i = fsub i32 %tmp_8_6_i, i32 %tmp_9_6_i" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 828 'fsub' 'd1_6_i' <Predicate = (!icmp_ln268 & and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 829 [3/4] (10.5ns)   --->   "%d2_6_i = fsub i32 %tmp_10_6_i, i32 %tmp_11_6_i" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 829 'fsub' 'd2_6_i' <Predicate = (!icmp_ln268 & !and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 830 [3/4] (10.5ns)   --->   "%sub_6_i = fsub i32 %tmp_11_6_i, i32 %tmp_9_6_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 830 'fsub' 'sub_6_i' <Predicate = (!icmp_ln268 & and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 831 [3/4] (10.5ns)   --->   "%sub3_6_i = fsub i32 %tmp_9_6_i, i32 %tmp_11_6_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 831 'fsub' 'sub3_6_i' <Predicate = (!icmp_ln268 & !and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 832 [1/1] (0.00ns)   --->   "%bitcast_ln303_14 = bitcast i32 %tmp_9_7_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 832 'bitcast' 'bitcast_ln303_14' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_15 : Operation 833 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303_14, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 833 'partselect' 'tmp_88' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_15 : Operation 834 [1/1] (0.00ns)   --->   "%trunc_ln303_14 = trunc i32 %bitcast_ln303_14" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 834 'trunc' 'trunc_ln303_14' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_15 : Operation 835 [1/1] (0.00ns)   --->   "%bitcast_ln303_15 = bitcast i32 %tmp_11_7_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 835 'bitcast' 'bitcast_ln303_15' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_15 : Operation 836 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303_15, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 836 'partselect' 'tmp_89' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_15 : Operation 837 [1/1] (0.00ns)   --->   "%trunc_ln303_15 = trunc i32 %bitcast_ln303_15" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 837 'trunc' 'trunc_ln303_15' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_15 : Operation 838 [1/1] (1.55ns)   --->   "%icmp_ln303_28 = icmp_ne  i8 %tmp_88, i8 255" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 838 'icmp' 'icmp_ln303_28' <Predicate = (!icmp_ln268)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 839 [1/1] (2.44ns)   --->   "%icmp_ln303_29 = icmp_eq  i23 %trunc_ln303_14, i23 0" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 839 'icmp' 'icmp_ln303_29' <Predicate = (!icmp_ln268)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_15)   --->   "%or_ln303_14 = or i1 %icmp_ln303_29, i1 %icmp_ln303_28" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 840 'or' 'or_ln303_14' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 841 [1/1] (1.55ns)   --->   "%icmp_ln303_30 = icmp_ne  i8 %tmp_89, i8 255" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 841 'icmp' 'icmp_ln303_30' <Predicate = (!icmp_ln268)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 842 [1/1] (2.44ns)   --->   "%icmp_ln303_31 = icmp_eq  i23 %trunc_ln303_15, i23 0" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 842 'icmp' 'icmp_ln303_31' <Predicate = (!icmp_ln268)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_15)   --->   "%or_ln303_15 = or i1 %icmp_ln303_31, i1 %icmp_ln303_30" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 843 'or' 'or_ln303_15' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_15)   --->   "%and_ln303_14 = and i1 %or_ln303_14, i1 %or_ln303_15" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 844 'and' 'and_ln303_14' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 845 [1/2] (5.43ns)   --->   "%tmp_90 = fcmp_olt  i32 %tmp_9_7_i, i32 %tmp_11_7_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 845 'fcmp' 'tmp_90' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 846 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln303_15 = and i1 %and_ln303_14, i1 %tmp_90" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 846 'and' 'and_ln303_15' <Predicate = (!icmp_ln268)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 12.5>
ST_16 : Operation 847 [4/4] (10.5ns)   --->   "%distance_1_2_i = fadd i32 %distance_1_1_i, i32 %mul_2_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 847 'fadd' 'distance_1_2_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 848 [2/2] (12.3ns)   --->   "%overlap_1_2_i = fmul i32 %overlap_1_1_i, i32 %select_ln307_2" [detector_solid/abs_solid_detector.cpp:308->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 848 'fmul' 'overlap_1_2_i' <Predicate = (!icmp_ln268)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 849 [2/4] (10.5ns)   --->   "%d_3_i = fsub i32 %tmp_3_i, i32 %tmp_7_3_i" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 849 'fsub' 'd_3_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 850 [2/2] (5.43ns)   --->   "%tmp_72 = fcmp_olt  i32 %select_ln303_3, i32 0" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 850 'fcmp' 'tmp_72' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 851 [2/4] (10.5ns)   --->   "%ov_4_i = fsub i32 %d1_4_i, i32 %sub_4_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 851 'fsub' 'ov_4_i' <Predicate = (!icmp_ln268 & and_ln303_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 852 [2/4] (10.5ns)   --->   "%ov_1_4_i = fsub i32 %d2_4_i, i32 %sub3_4_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 852 'fsub' 'ov_1_4_i' <Predicate = (!icmp_ln268 & !and_ln303_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 853 [4/4] (10.5ns)   --->   "%ov_5_i = fsub i32 %d1_5_i, i32 %sub_5_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 853 'fsub' 'ov_5_i' <Predicate = (!icmp_ln268 & and_ln303_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 854 [4/4] (10.5ns)   --->   "%ov_1_5_i = fsub i32 %d2_5_i, i32 %sub3_5_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 854 'fsub' 'ov_1_5_i' <Predicate = (!icmp_ln268 & !and_ln303_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 855 [2/4] (10.5ns)   --->   "%d1_6_i = fsub i32 %tmp_8_6_i, i32 %tmp_9_6_i" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 855 'fsub' 'd1_6_i' <Predicate = (!icmp_ln268 & and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 856 [2/4] (10.5ns)   --->   "%d2_6_i = fsub i32 %tmp_10_6_i, i32 %tmp_11_6_i" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 856 'fsub' 'd2_6_i' <Predicate = (!icmp_ln268 & !and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 857 [2/4] (10.5ns)   --->   "%sub_6_i = fsub i32 %tmp_11_6_i, i32 %tmp_9_6_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 857 'fsub' 'sub_6_i' <Predicate = (!icmp_ln268 & and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 858 [2/4] (10.5ns)   --->   "%sub3_6_i = fsub i32 %tmp_9_6_i, i32 %tmp_11_6_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 858 'fsub' 'sub3_6_i' <Predicate = (!icmp_ln268 & !and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 859 [1/1] (2.06ns)   --->   "%tmp_8_7_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_17_load_14_read, i32 %regions_18_load_14_read, i32 %regions_19_load_14_read, i32 %regions_20_load_14_read, i32 %regions_21_load_14_read, i32 %regions_22_load_14_read, i32 %regions_23_load_14_read, i32 %regions_24_load_14_read, i32 %regions_25_load_14_read, i32 %regions_26_load_14_read, i32 %regions_27_load_14_read, i32 %regions_28_load_14_read, i32 %regions_29_load_14_read, i32 %regions_30_load_14_read, i32 %regions_31_load_14_read, i32 %regions_32_load_14_read, i32 %tmp_other_1_load" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 859 'mux' 'tmp_8_7_i' <Predicate = (!icmp_ln268 & and_ln303_15)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 860 [4/4] (10.5ns)   --->   "%d1_7_i = fsub i32 %tmp_8_7_i, i32 %tmp_9_7_i" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 860 'fsub' 'd1_7_i' <Predicate = (!icmp_ln268 & and_ln303_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 861 [1/1] (2.06ns)   --->   "%tmp_10_7_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_17_load_14_read, i32 %regions_18_load_14_read, i32 %regions_19_load_14_read, i32 %regions_20_load_14_read, i32 %regions_21_load_14_read, i32 %regions_22_load_14_read, i32 %regions_23_load_14_read, i32 %regions_24_load_14_read, i32 %regions_25_load_14_read, i32 %regions_26_load_14_read, i32 %regions_27_load_14_read, i32 %regions_28_load_14_read, i32 %regions_29_load_14_read, i32 %regions_30_load_14_read, i32 %regions_31_load_14_read, i32 %regions_32_load_14_read, i32 %k_real_load" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 861 'mux' 'tmp_10_7_i' <Predicate = (!icmp_ln268 & !and_ln303_15)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 862 [4/4] (10.5ns)   --->   "%d2_7_i = fsub i32 %tmp_10_7_i, i32 %tmp_11_7_i" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 862 'fsub' 'd2_7_i' <Predicate = (!icmp_ln268 & !and_ln303_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 863 [4/4] (10.5ns)   --->   "%sub_7_i = fsub i32 %tmp_11_7_i, i32 %tmp_9_7_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 863 'fsub' 'sub_7_i' <Predicate = (!icmp_ln268 & and_ln303_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 864 [4/4] (10.5ns)   --->   "%sub3_7_i = fsub i32 %tmp_9_7_i, i32 %tmp_11_7_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 864 'fsub' 'sub3_7_i' <Predicate = (!icmp_ln268 & !and_ln303_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 12.3>
ST_17 : Operation 865 [3/4] (10.5ns)   --->   "%distance_1_2_i = fadd i32 %distance_1_1_i, i32 %mul_2_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 865 'fadd' 'distance_1_2_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 866 [1/2] (12.3ns)   --->   "%overlap_1_2_i = fmul i32 %overlap_1_1_i, i32 %select_ln307_2" [detector_solid/abs_solid_detector.cpp:308->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 866 'fmul' 'overlap_1_2_i' <Predicate = (!icmp_ln268)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 867 [1/4] (10.5ns)   --->   "%d_3_i = fsub i32 %tmp_3_i, i32 %tmp_7_3_i" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 867 'fsub' 'd_3_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 868 [1/1] (0.00ns)   --->   "%bitcast_ln307_3 = bitcast i32 %select_ln303_3" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 868 'bitcast' 'bitcast_ln307_3' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_17 : Operation 869 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_3, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 869 'partselect' 'tmp_71' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_17 : Operation 870 [1/1] (0.00ns)   --->   "%trunc_ln307_3 = trunc i32 %bitcast_ln307_3" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 870 'trunc' 'trunc_ln307_3' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_17 : Operation 871 [1/1] (1.55ns)   --->   "%icmp_ln307_6 = icmp_ne  i8 %tmp_71, i8 255" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 871 'icmp' 'icmp_ln307_6' <Predicate = (!icmp_ln268)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 872 [1/1] (2.44ns)   --->   "%icmp_ln307_7 = icmp_eq  i23 %trunc_ln307_3, i23 0" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 872 'icmp' 'icmp_ln307_7' <Predicate = (!icmp_ln268)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node select_ln307_3)   --->   "%or_ln307_3 = or i1 %icmp_ln307_7, i1 %icmp_ln307_6" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 873 'or' 'or_ln307_3' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 874 [1/2] (5.43ns)   --->   "%tmp_72 = fcmp_olt  i32 %select_ln303_3, i32 0" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 874 'fcmp' 'tmp_72' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node select_ln307_3)   --->   "%and_ln307_3 = and i1 %or_ln307_3, i1 %tmp_72" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 875 'and' 'and_ln307_3' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 876 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln307_3 = select i1 %and_ln307_3, i32 0, i32 %select_ln303_3" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 876 'select' 'select_ln307_3' <Predicate = (!icmp_ln268)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 877 [1/4] (10.5ns)   --->   "%ov_4_i = fsub i32 %d1_4_i, i32 %sub_4_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 877 'fsub' 'ov_4_i' <Predicate = (!icmp_ln268 & and_ln303_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 878 [1/4] (10.5ns)   --->   "%ov_1_4_i = fsub i32 %d2_4_i, i32 %sub3_4_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 878 'fsub' 'ov_1_4_i' <Predicate = (!icmp_ln268 & !and_ln303_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 879 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln303_4 = select i1 %and_ln303_9, i32 %ov_4_i, i32 %ov_1_4_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 879 'select' 'select_ln303_4' <Predicate = (!icmp_ln268)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 880 [3/4] (10.5ns)   --->   "%ov_5_i = fsub i32 %d1_5_i, i32 %sub_5_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 880 'fsub' 'ov_5_i' <Predicate = (!icmp_ln268 & and_ln303_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 881 [3/4] (10.5ns)   --->   "%ov_1_5_i = fsub i32 %d2_5_i, i32 %sub3_5_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 881 'fsub' 'ov_1_5_i' <Predicate = (!icmp_ln268 & !and_ln303_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 882 [1/4] (10.5ns)   --->   "%d1_6_i = fsub i32 %tmp_8_6_i, i32 %tmp_9_6_i" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 882 'fsub' 'd1_6_i' <Predicate = (!icmp_ln268 & and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 883 [1/4] (10.5ns)   --->   "%d2_6_i = fsub i32 %tmp_10_6_i, i32 %tmp_11_6_i" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 883 'fsub' 'd2_6_i' <Predicate = (!icmp_ln268 & !and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 884 [1/4] (10.5ns)   --->   "%sub_6_i = fsub i32 %tmp_11_6_i, i32 %tmp_9_6_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 884 'fsub' 'sub_6_i' <Predicate = (!icmp_ln268 & and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 885 [1/4] (10.5ns)   --->   "%sub3_6_i = fsub i32 %tmp_9_6_i, i32 %tmp_11_6_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 885 'fsub' 'sub3_6_i' <Predicate = (!icmp_ln268 & !and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 886 [3/4] (10.5ns)   --->   "%d1_7_i = fsub i32 %tmp_8_7_i, i32 %tmp_9_7_i" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 886 'fsub' 'd1_7_i' <Predicate = (!icmp_ln268 & and_ln303_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 887 [3/4] (10.5ns)   --->   "%d2_7_i = fsub i32 %tmp_10_7_i, i32 %tmp_11_7_i" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 887 'fsub' 'd2_7_i' <Predicate = (!icmp_ln268 & !and_ln303_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 888 [3/4] (10.5ns)   --->   "%sub_7_i = fsub i32 %tmp_11_7_i, i32 %tmp_9_7_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 888 'fsub' 'sub_7_i' <Predicate = (!icmp_ln268 & and_ln303_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 889 [3/4] (10.5ns)   --->   "%sub3_7_i = fsub i32 %tmp_9_7_i, i32 %tmp_11_7_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 889 'fsub' 'sub3_7_i' <Predicate = (!icmp_ln268 & !and_ln303_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 12.5>
ST_18 : Operation 890 [2/4] (10.5ns)   --->   "%distance_1_2_i = fadd i32 %distance_1_1_i, i32 %mul_2_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 890 'fadd' 'distance_1_2_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 891 [2/2] (12.3ns)   --->   "%mul_3_i = fmul i32 %d_3_i, i32 %d_3_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 891 'fmul' 'mul_3_i' <Predicate = (!icmp_ln268)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 892 [2/2] (12.3ns)   --->   "%overlap_1_3_i = fmul i32 %overlap_1_2_i, i32 %select_ln307_3" [detector_solid/abs_solid_detector.cpp:308->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 892 'fmul' 'overlap_1_3_i' <Predicate = (!icmp_ln268)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 893 [1/1] (2.06ns)   --->   "%tmp_4_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_33_load_11_read, i32 %regions_34_load_11_read, i32 %regions_35_load_11_read, i32 %regions_36_load_11_read, i32 %regions_37_load_11_read, i32 %regions_38_load_11_read, i32 %regions_39_load_11_read, i32 %regions_40_load_11_read, i32 %regions_41_load_11_read, i32 %regions_42_load_11_read, i32 %regions_43_load_11_read, i32 %regions_44_load_11_read, i32 %regions_45_load_11_read, i32 %regions_46_load_11_read, i32 %regions_47_load_11_read, i32 %regions_48_load_11_read, i32 %tmp_other_1_load" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 893 'mux' 'tmp_4_i' <Predicate = (!icmp_ln268)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 894 [1/1] (2.06ns)   --->   "%tmp_7_4_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_33_load_11_read, i32 %regions_34_load_11_read, i32 %regions_35_load_11_read, i32 %regions_36_load_11_read, i32 %regions_37_load_11_read, i32 %regions_38_load_11_read, i32 %regions_39_load_11_read, i32 %regions_40_load_11_read, i32 %regions_41_load_11_read, i32 %regions_42_load_11_read, i32 %regions_43_load_11_read, i32 %regions_44_load_11_read, i32 %regions_45_load_11_read, i32 %regions_46_load_11_read, i32 %regions_47_load_11_read, i32 %regions_48_load_11_read, i32 %k_real_load" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 894 'mux' 'tmp_7_4_i' <Predicate = (!icmp_ln268)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 895 [4/4] (10.5ns)   --->   "%d_4_i = fsub i32 %tmp_4_i, i32 %tmp_7_4_i" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 895 'fsub' 'd_4_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 896 [2/2] (5.43ns)   --->   "%tmp_77 = fcmp_olt  i32 %select_ln303_4, i32 0" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 896 'fcmp' 'tmp_77' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 897 [1/1] (2.06ns)   --->   "%tmp_5_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_33_load_12_read, i32 %regions_34_load_12_read, i32 %regions_35_load_12_read, i32 %regions_36_load_12_read, i32 %regions_37_load_12_read, i32 %regions_38_load_12_read, i32 %regions_39_load_12_read, i32 %regions_40_load_12_read, i32 %regions_41_load_12_read, i32 %regions_42_load_12_read, i32 %regions_43_load_12_read, i32 %regions_44_load_12_read, i32 %regions_45_load_12_read, i32 %regions_46_load_12_read, i32 %regions_47_load_12_read, i32 %regions_48_load_12_read, i32 %tmp_other_1_load" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 897 'mux' 'tmp_5_i' <Predicate = (!icmp_ln268)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 898 [1/1] (2.06ns)   --->   "%tmp_7_5_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_33_load_12_read, i32 %regions_34_load_12_read, i32 %regions_35_load_12_read, i32 %regions_36_load_12_read, i32 %regions_37_load_12_read, i32 %regions_38_load_12_read, i32 %regions_39_load_12_read, i32 %regions_40_load_12_read, i32 %regions_41_load_12_read, i32 %regions_42_load_12_read, i32 %regions_43_load_12_read, i32 %regions_44_load_12_read, i32 %regions_45_load_12_read, i32 %regions_46_load_12_read, i32 %regions_47_load_12_read, i32 %regions_48_load_12_read, i32 %k_real_load" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 898 'mux' 'tmp_7_5_i' <Predicate = (!icmp_ln268)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 899 [4/4] (10.5ns)   --->   "%d_5_i = fsub i32 %tmp_5_i, i32 %tmp_7_5_i" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 899 'fsub' 'd_5_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 900 [2/4] (10.5ns)   --->   "%ov_5_i = fsub i32 %d1_5_i, i32 %sub_5_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 900 'fsub' 'ov_5_i' <Predicate = (!icmp_ln268 & and_ln303_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 901 [2/4] (10.5ns)   --->   "%ov_1_5_i = fsub i32 %d2_5_i, i32 %sub3_5_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 901 'fsub' 'ov_1_5_i' <Predicate = (!icmp_ln268 & !and_ln303_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 902 [1/1] (2.06ns)   --->   "%tmp_6_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_33_load_13_read, i32 %regions_34_load_13_read, i32 %regions_35_load_13_read, i32 %regions_36_load_13_read, i32 %regions_37_load_13_read, i32 %regions_38_load_13_read, i32 %regions_39_load_13_read, i32 %regions_40_load_13_read, i32 %regions_41_load_13_read, i32 %regions_42_load_13_read, i32 %regions_43_load_13_read, i32 %regions_44_load_13_read, i32 %regions_45_load_13_read, i32 %regions_46_load_13_read, i32 %regions_47_load_13_read, i32 %regions_48_load_13_read, i32 %tmp_other_1_load" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 902 'mux' 'tmp_6_i' <Predicate = (!icmp_ln268)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 903 [1/1] (2.06ns)   --->   "%tmp_7_6_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_33_load_13_read, i32 %regions_34_load_13_read, i32 %regions_35_load_13_read, i32 %regions_36_load_13_read, i32 %regions_37_load_13_read, i32 %regions_38_load_13_read, i32 %regions_39_load_13_read, i32 %regions_40_load_13_read, i32 %regions_41_load_13_read, i32 %regions_42_load_13_read, i32 %regions_43_load_13_read, i32 %regions_44_load_13_read, i32 %regions_45_load_13_read, i32 %regions_46_load_13_read, i32 %regions_47_load_13_read, i32 %regions_48_load_13_read, i32 %k_real_load" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 903 'mux' 'tmp_7_6_i' <Predicate = (!icmp_ln268)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 904 [4/4] (10.5ns)   --->   "%d_6_i = fsub i32 %tmp_6_i, i32 %tmp_7_6_i" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 904 'fsub' 'd_6_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 905 [4/4] (10.5ns)   --->   "%ov_6_i = fsub i32 %d1_6_i, i32 %sub_6_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 905 'fsub' 'ov_6_i' <Predicate = (!icmp_ln268 & and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 906 [4/4] (10.5ns)   --->   "%ov_1_6_i = fsub i32 %d2_6_i, i32 %sub3_6_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 906 'fsub' 'ov_1_6_i' <Predicate = (!icmp_ln268 & !and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 907 [1/1] (2.06ns)   --->   "%tmp_7_i_66 = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_33_load_14_read, i32 %regions_34_load_14_read, i32 %regions_35_load_14_read, i32 %regions_36_load_14_read, i32 %regions_37_load_14_read, i32 %regions_38_load_14_read, i32 %regions_39_load_14_read, i32 %regions_40_load_14_read, i32 %regions_41_load_14_read, i32 %regions_42_load_14_read, i32 %regions_43_load_14_read, i32 %regions_44_load_14_read, i32 %regions_45_load_14_read, i32 %regions_46_load_14_read, i32 %regions_47_load_14_read, i32 %regions_48_load_14_read, i32 %tmp_other_1_load" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 907 'mux' 'tmp_7_i_66' <Predicate = (!icmp_ln268)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 908 [1/1] (2.06ns)   --->   "%tmp_7_7_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_33_load_14_read, i32 %regions_34_load_14_read, i32 %regions_35_load_14_read, i32 %regions_36_load_14_read, i32 %regions_37_load_14_read, i32 %regions_38_load_14_read, i32 %regions_39_load_14_read, i32 %regions_40_load_14_read, i32 %regions_41_load_14_read, i32 %regions_42_load_14_read, i32 %regions_43_load_14_read, i32 %regions_44_load_14_read, i32 %regions_45_load_14_read, i32 %regions_46_load_14_read, i32 %regions_47_load_14_read, i32 %regions_48_load_14_read, i32 %k_real_load" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 908 'mux' 'tmp_7_7_i' <Predicate = (!icmp_ln268)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 909 [4/4] (10.5ns)   --->   "%d_7_i = fsub i32 %tmp_7_i_66, i32 %tmp_7_7_i" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 909 'fsub' 'd_7_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 910 [2/4] (10.5ns)   --->   "%d1_7_i = fsub i32 %tmp_8_7_i, i32 %tmp_9_7_i" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 910 'fsub' 'd1_7_i' <Predicate = (!icmp_ln268 & and_ln303_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 911 [2/4] (10.5ns)   --->   "%d2_7_i = fsub i32 %tmp_10_7_i, i32 %tmp_11_7_i" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 911 'fsub' 'd2_7_i' <Predicate = (!icmp_ln268 & !and_ln303_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 912 [2/4] (10.5ns)   --->   "%sub_7_i = fsub i32 %tmp_11_7_i, i32 %tmp_9_7_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 912 'fsub' 'sub_7_i' <Predicate = (!icmp_ln268 & and_ln303_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 913 [2/4] (10.5ns)   --->   "%sub3_7_i = fsub i32 %tmp_9_7_i, i32 %tmp_11_7_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 913 'fsub' 'sub3_7_i' <Predicate = (!icmp_ln268 & !and_ln303_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 12.3>
ST_19 : Operation 914 [1/4] (10.5ns)   --->   "%distance_1_2_i = fadd i32 %distance_1_1_i, i32 %mul_2_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 914 'fadd' 'distance_1_2_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 915 [1/2] (12.3ns)   --->   "%mul_3_i = fmul i32 %d_3_i, i32 %d_3_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 915 'fmul' 'mul_3_i' <Predicate = (!icmp_ln268)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 916 [1/2] (12.3ns)   --->   "%overlap_1_3_i = fmul i32 %overlap_1_2_i, i32 %select_ln307_3" [detector_solid/abs_solid_detector.cpp:308->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 916 'fmul' 'overlap_1_3_i' <Predicate = (!icmp_ln268)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 917 [3/4] (10.5ns)   --->   "%d_4_i = fsub i32 %tmp_4_i, i32 %tmp_7_4_i" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 917 'fsub' 'd_4_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 918 [1/1] (0.00ns)   --->   "%bitcast_ln307_4 = bitcast i32 %select_ln303_4" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 918 'bitcast' 'bitcast_ln307_4' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_19 : Operation 919 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_4, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 919 'partselect' 'tmp_76' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_19 : Operation 920 [1/1] (0.00ns)   --->   "%trunc_ln307_4 = trunc i32 %bitcast_ln307_4" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 920 'trunc' 'trunc_ln307_4' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_19 : Operation 921 [1/1] (1.55ns)   --->   "%icmp_ln307_8 = icmp_ne  i8 %tmp_76, i8 255" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 921 'icmp' 'icmp_ln307_8' <Predicate = (!icmp_ln268)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 922 [1/1] (2.44ns)   --->   "%icmp_ln307_9 = icmp_eq  i23 %trunc_ln307_4, i23 0" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 922 'icmp' 'icmp_ln307_9' <Predicate = (!icmp_ln268)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node select_ln307_4)   --->   "%or_ln307_4 = or i1 %icmp_ln307_9, i1 %icmp_ln307_8" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 923 'or' 'or_ln307_4' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 924 [1/2] (5.43ns)   --->   "%tmp_77 = fcmp_olt  i32 %select_ln303_4, i32 0" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 924 'fcmp' 'tmp_77' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node select_ln307_4)   --->   "%and_ln307_4 = and i1 %or_ln307_4, i1 %tmp_77" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 925 'and' 'and_ln307_4' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 926 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln307_4 = select i1 %and_ln307_4, i32 0, i32 %select_ln303_4" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 926 'select' 'select_ln307_4' <Predicate = (!icmp_ln268)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 927 [3/4] (10.5ns)   --->   "%d_5_i = fsub i32 %tmp_5_i, i32 %tmp_7_5_i" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 927 'fsub' 'd_5_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 928 [1/4] (10.5ns)   --->   "%ov_5_i = fsub i32 %d1_5_i, i32 %sub_5_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 928 'fsub' 'ov_5_i' <Predicate = (!icmp_ln268 & and_ln303_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 929 [1/4] (10.5ns)   --->   "%ov_1_5_i = fsub i32 %d2_5_i, i32 %sub3_5_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 929 'fsub' 'ov_1_5_i' <Predicate = (!icmp_ln268 & !and_ln303_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 930 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln303_5 = select i1 %and_ln303_11, i32 %ov_5_i, i32 %ov_1_5_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 930 'select' 'select_ln303_5' <Predicate = (!icmp_ln268)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 931 [3/4] (10.5ns)   --->   "%d_6_i = fsub i32 %tmp_6_i, i32 %tmp_7_6_i" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 931 'fsub' 'd_6_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 932 [3/4] (10.5ns)   --->   "%ov_6_i = fsub i32 %d1_6_i, i32 %sub_6_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 932 'fsub' 'ov_6_i' <Predicate = (!icmp_ln268 & and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 933 [3/4] (10.5ns)   --->   "%ov_1_6_i = fsub i32 %d2_6_i, i32 %sub3_6_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 933 'fsub' 'ov_1_6_i' <Predicate = (!icmp_ln268 & !and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 934 [3/4] (10.5ns)   --->   "%d_7_i = fsub i32 %tmp_7_i_66, i32 %tmp_7_7_i" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 934 'fsub' 'd_7_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 935 [1/4] (10.5ns)   --->   "%d1_7_i = fsub i32 %tmp_8_7_i, i32 %tmp_9_7_i" [detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 935 'fsub' 'd1_7_i' <Predicate = (!icmp_ln268 & and_ln303_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 936 [1/4] (10.5ns)   --->   "%d2_7_i = fsub i32 %tmp_10_7_i, i32 %tmp_11_7_i" [detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 936 'fsub' 'd2_7_i' <Predicate = (!icmp_ln268 & !and_ln303_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 937 [1/4] (10.5ns)   --->   "%sub_7_i = fsub i32 %tmp_11_7_i, i32 %tmp_9_7_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 937 'fsub' 'sub_7_i' <Predicate = (!icmp_ln268 & and_ln303_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 938 [1/4] (10.5ns)   --->   "%sub3_7_i = fsub i32 %tmp_9_7_i, i32 %tmp_11_7_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 938 'fsub' 'sub3_7_i' <Predicate = (!icmp_ln268 & !and_ln303_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 12.3>
ST_20 : Operation 939 [4/4] (10.5ns)   --->   "%distance_1_3_i = fadd i32 %distance_1_2_i, i32 %mul_3_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 939 'fadd' 'distance_1_3_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 940 [2/4] (10.5ns)   --->   "%d_4_i = fsub i32 %tmp_4_i, i32 %tmp_7_4_i" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 940 'fsub' 'd_4_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 941 [2/2] (12.3ns)   --->   "%overlap_1_4_i = fmul i32 %overlap_1_3_i, i32 %select_ln307_4" [detector_solid/abs_solid_detector.cpp:308->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 941 'fmul' 'overlap_1_4_i' <Predicate = (!icmp_ln268)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 942 [2/4] (10.5ns)   --->   "%d_5_i = fsub i32 %tmp_5_i, i32 %tmp_7_5_i" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 942 'fsub' 'd_5_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 943 [2/2] (5.43ns)   --->   "%tmp_82 = fcmp_olt  i32 %select_ln303_5, i32 0" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 943 'fcmp' 'tmp_82' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 944 [2/4] (10.5ns)   --->   "%d_6_i = fsub i32 %tmp_6_i, i32 %tmp_7_6_i" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 944 'fsub' 'd_6_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 945 [2/4] (10.5ns)   --->   "%ov_6_i = fsub i32 %d1_6_i, i32 %sub_6_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 945 'fsub' 'ov_6_i' <Predicate = (!icmp_ln268 & and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 946 [2/4] (10.5ns)   --->   "%ov_1_6_i = fsub i32 %d2_6_i, i32 %sub3_6_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 946 'fsub' 'ov_1_6_i' <Predicate = (!icmp_ln268 & !and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 947 [2/4] (10.5ns)   --->   "%d_7_i = fsub i32 %tmp_7_i_66, i32 %tmp_7_7_i" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 947 'fsub' 'd_7_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 948 [4/4] (10.5ns)   --->   "%ov_7_i = fsub i32 %d1_7_i, i32 %sub_7_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 948 'fsub' 'ov_7_i' <Predicate = (!icmp_ln268 & and_ln303_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 949 [4/4] (10.5ns)   --->   "%ov_1_7_i = fsub i32 %d2_7_i, i32 %sub3_7_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 949 'fsub' 'ov_1_7_i' <Predicate = (!icmp_ln268 & !and_ln303_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 12.3>
ST_21 : Operation 950 [3/4] (10.5ns)   --->   "%distance_1_3_i = fadd i32 %distance_1_2_i, i32 %mul_3_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 950 'fadd' 'distance_1_3_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 951 [1/4] (10.5ns)   --->   "%d_4_i = fsub i32 %tmp_4_i, i32 %tmp_7_4_i" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 951 'fsub' 'd_4_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 952 [1/2] (12.3ns)   --->   "%overlap_1_4_i = fmul i32 %overlap_1_3_i, i32 %select_ln307_4" [detector_solid/abs_solid_detector.cpp:308->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 952 'fmul' 'overlap_1_4_i' <Predicate = (!icmp_ln268)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 953 [1/4] (10.5ns)   --->   "%d_5_i = fsub i32 %tmp_5_i, i32 %tmp_7_5_i" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 953 'fsub' 'd_5_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 954 [1/1] (0.00ns)   --->   "%bitcast_ln307_5 = bitcast i32 %select_ln303_5" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 954 'bitcast' 'bitcast_ln307_5' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_21 : Operation 955 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_5, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 955 'partselect' 'tmp_81' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_21 : Operation 956 [1/1] (0.00ns)   --->   "%trunc_ln307_5 = trunc i32 %bitcast_ln307_5" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 956 'trunc' 'trunc_ln307_5' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_21 : Operation 957 [1/1] (1.55ns)   --->   "%icmp_ln307_10 = icmp_ne  i8 %tmp_81, i8 255" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 957 'icmp' 'icmp_ln307_10' <Predicate = (!icmp_ln268)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 958 [1/1] (2.44ns)   --->   "%icmp_ln307_11 = icmp_eq  i23 %trunc_ln307_5, i23 0" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 958 'icmp' 'icmp_ln307_11' <Predicate = (!icmp_ln268)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node select_ln307_5)   --->   "%or_ln307_5 = or i1 %icmp_ln307_11, i1 %icmp_ln307_10" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 959 'or' 'or_ln307_5' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 960 [1/2] (5.43ns)   --->   "%tmp_82 = fcmp_olt  i32 %select_ln303_5, i32 0" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 960 'fcmp' 'tmp_82' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node select_ln307_5)   --->   "%and_ln307_5 = and i1 %or_ln307_5, i1 %tmp_82" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 961 'and' 'and_ln307_5' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 962 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln307_5 = select i1 %and_ln307_5, i32 0, i32 %select_ln303_5" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 962 'select' 'select_ln307_5' <Predicate = (!icmp_ln268)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 963 [1/4] (10.5ns)   --->   "%d_6_i = fsub i32 %tmp_6_i, i32 %tmp_7_6_i" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 963 'fsub' 'd_6_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 964 [1/4] (10.5ns)   --->   "%ov_6_i = fsub i32 %d1_6_i, i32 %sub_6_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 964 'fsub' 'ov_6_i' <Predicate = (!icmp_ln268 & and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 965 [1/4] (10.5ns)   --->   "%ov_1_6_i = fsub i32 %d2_6_i, i32 %sub3_6_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 965 'fsub' 'ov_1_6_i' <Predicate = (!icmp_ln268 & !and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 966 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln303_6 = select i1 %and_ln303_13, i32 %ov_6_i, i32 %ov_1_6_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 966 'select' 'select_ln303_6' <Predicate = (!icmp_ln268)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 967 [1/4] (10.5ns)   --->   "%d_7_i = fsub i32 %tmp_7_i_66, i32 %tmp_7_7_i" [detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 967 'fsub' 'd_7_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 968 [3/4] (10.5ns)   --->   "%ov_7_i = fsub i32 %d1_7_i, i32 %sub_7_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 968 'fsub' 'ov_7_i' <Predicate = (!icmp_ln268 & and_ln303_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 969 [3/4] (10.5ns)   --->   "%ov_1_7_i = fsub i32 %d2_7_i, i32 %sub3_7_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 969 'fsub' 'ov_1_7_i' <Predicate = (!icmp_ln268 & !and_ln303_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 12.3>
ST_22 : Operation 970 [2/4] (10.5ns)   --->   "%distance_1_3_i = fadd i32 %distance_1_2_i, i32 %mul_3_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 970 'fadd' 'distance_1_3_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 971 [2/2] (12.3ns)   --->   "%mul_4_i = fmul i32 %d_4_i, i32 %d_4_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 971 'fmul' 'mul_4_i' <Predicate = (!icmp_ln268)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 972 [2/2] (12.3ns)   --->   "%overlap_1_5_i = fmul i32 %overlap_1_4_i, i32 %select_ln307_5" [detector_solid/abs_solid_detector.cpp:308->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 972 'fmul' 'overlap_1_5_i' <Predicate = (!icmp_ln268)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 973 [2/2] (5.43ns)   --->   "%tmp_87 = fcmp_olt  i32 %select_ln303_6, i32 0" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 973 'fcmp' 'tmp_87' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 974 [2/4] (10.5ns)   --->   "%ov_7_i = fsub i32 %d1_7_i, i32 %sub_7_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 974 'fsub' 'ov_7_i' <Predicate = (!icmp_ln268 & and_ln303_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 975 [2/4] (10.5ns)   --->   "%ov_1_7_i = fsub i32 %d2_7_i, i32 %sub3_7_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 975 'fsub' 'ov_1_7_i' <Predicate = (!icmp_ln268 & !and_ln303_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 12.3>
ST_23 : Operation 976 [1/4] (10.5ns)   --->   "%distance_1_3_i = fadd i32 %distance_1_2_i, i32 %mul_3_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 976 'fadd' 'distance_1_3_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 977 [1/2] (12.3ns)   --->   "%mul_4_i = fmul i32 %d_4_i, i32 %d_4_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 977 'fmul' 'mul_4_i' <Predicate = (!icmp_ln268)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 978 [1/2] (12.3ns)   --->   "%overlap_1_5_i = fmul i32 %overlap_1_4_i, i32 %select_ln307_5" [detector_solid/abs_solid_detector.cpp:308->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 978 'fmul' 'overlap_1_5_i' <Predicate = (!icmp_ln268)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 979 [1/1] (0.00ns)   --->   "%bitcast_ln307_6 = bitcast i32 %select_ln303_6" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 979 'bitcast' 'bitcast_ln307_6' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_23 : Operation 980 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_6, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 980 'partselect' 'tmp_86' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_23 : Operation 981 [1/1] (0.00ns)   --->   "%trunc_ln307_6 = trunc i32 %bitcast_ln307_6" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 981 'trunc' 'trunc_ln307_6' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_23 : Operation 982 [1/1] (1.55ns)   --->   "%icmp_ln307_12 = icmp_ne  i8 %tmp_86, i8 255" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 982 'icmp' 'icmp_ln307_12' <Predicate = (!icmp_ln268)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 983 [1/1] (2.44ns)   --->   "%icmp_ln307_13 = icmp_eq  i23 %trunc_ln307_6, i23 0" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 983 'icmp' 'icmp_ln307_13' <Predicate = (!icmp_ln268)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node select_ln307_6)   --->   "%or_ln307_6 = or i1 %icmp_ln307_13, i1 %icmp_ln307_12" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 984 'or' 'or_ln307_6' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 985 [1/2] (5.43ns)   --->   "%tmp_87 = fcmp_olt  i32 %select_ln303_6, i32 0" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 985 'fcmp' 'tmp_87' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node select_ln307_6)   --->   "%and_ln307_6 = and i1 %or_ln307_6, i1 %tmp_87" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 986 'and' 'and_ln307_6' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 987 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln307_6 = select i1 %and_ln307_6, i32 0, i32 %select_ln303_6" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 987 'select' 'select_ln307_6' <Predicate = (!icmp_ln268)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 988 [1/4] (10.5ns)   --->   "%ov_7_i = fsub i32 %d1_7_i, i32 %sub_7_i" [detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 988 'fsub' 'ov_7_i' <Predicate = (!icmp_ln268 & and_ln303_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 989 [1/4] (10.5ns)   --->   "%ov_1_7_i = fsub i32 %d2_7_i, i32 %sub3_7_i" [detector_solid/abs_solid_detector.cpp:306->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 989 'fsub' 'ov_1_7_i' <Predicate = (!icmp_ln268 & !and_ln303_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 990 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln303_7 = select i1 %and_ln303_15, i32 %ov_7_i, i32 %ov_1_7_i" [detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 990 'select' 'select_ln303_7' <Predicate = (!icmp_ln268)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 23> <Delay = 12.3>
ST_24 : Operation 991 [4/4] (10.5ns)   --->   "%distance_1_4_i = fadd i32 %distance_1_3_i, i32 %mul_4_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 991 'fadd' 'distance_1_4_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 992 [2/2] (12.3ns)   --->   "%overlap_1_6_i = fmul i32 %overlap_1_5_i, i32 %select_ln307_6" [detector_solid/abs_solid_detector.cpp:308->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 992 'fmul' 'overlap_1_6_i' <Predicate = (!icmp_ln268)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 993 [2/2] (5.43ns)   --->   "%tmp_92 = fcmp_olt  i32 %select_ln303_7, i32 0" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 993 'fcmp' 'tmp_92' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 12.3>
ST_25 : Operation 994 [3/4] (10.5ns)   --->   "%distance_1_4_i = fadd i32 %distance_1_3_i, i32 %mul_4_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 994 'fadd' 'distance_1_4_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 995 [1/2] (12.3ns)   --->   "%overlap_1_6_i = fmul i32 %overlap_1_5_i, i32 %select_ln307_6" [detector_solid/abs_solid_detector.cpp:308->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 995 'fmul' 'overlap_1_6_i' <Predicate = (!icmp_ln268)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 996 [1/1] (0.00ns)   --->   "%bitcast_ln307_7 = bitcast i32 %select_ln303_7" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 996 'bitcast' 'bitcast_ln307_7' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_25 : Operation 997 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_7, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 997 'partselect' 'tmp_91' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_25 : Operation 998 [1/1] (0.00ns)   --->   "%trunc_ln307_7 = trunc i32 %bitcast_ln307_7" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 998 'trunc' 'trunc_ln307_7' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_25 : Operation 999 [1/1] (1.55ns)   --->   "%icmp_ln307_14 = icmp_ne  i8 %tmp_91, i8 255" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 999 'icmp' 'icmp_ln307_14' <Predicate = (!icmp_ln268)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1000 [1/1] (2.44ns)   --->   "%icmp_ln307_15 = icmp_eq  i23 %trunc_ln307_7, i23 0" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1000 'icmp' 'icmp_ln307_15' <Predicate = (!icmp_ln268)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node select_ln307_7)   --->   "%or_ln307_7 = or i1 %icmp_ln307_15, i1 %icmp_ln307_14" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1001 'or' 'or_ln307_7' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1002 [1/2] (5.43ns)   --->   "%tmp_92 = fcmp_olt  i32 %select_ln303_7, i32 0" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1002 'fcmp' 'tmp_92' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node select_ln307_7)   --->   "%and_ln307_7 = and i1 %or_ln307_7, i1 %tmp_92" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1003 'and' 'and_ln307_7' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1004 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln307_7 = select i1 %and_ln307_7, i32 0, i32 %select_ln303_7" [detector_solid/abs_solid_detector.cpp:307->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1004 'select' 'select_ln307_7' <Predicate = (!icmp_ln268)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 25> <Delay = 12.3>
ST_26 : Operation 1005 [2/4] (10.5ns)   --->   "%distance_1_4_i = fadd i32 %distance_1_3_i, i32 %mul_4_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1005 'fadd' 'distance_1_4_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1006 [2/2] (12.3ns)   --->   "%mul_5_i = fmul i32 %d_5_i, i32 %d_5_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1006 'fmul' 'mul_5_i' <Predicate = (!icmp_ln268)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1007 [2/2] (12.3ns)   --->   "%overlap_1_7_i = fmul i32 %overlap_1_6_i, i32 %select_ln307_7" [detector_solid/abs_solid_detector.cpp:308->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1007 'fmul' 'overlap_1_7_i' <Predicate = (!icmp_ln268)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 12.3>
ST_27 : Operation 1008 [1/4] (10.5ns)   --->   "%distance_1_4_i = fadd i32 %distance_1_3_i, i32 %mul_4_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1008 'fadd' 'distance_1_4_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1009 [1/2] (12.3ns)   --->   "%mul_5_i = fmul i32 %d_5_i, i32 %d_5_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1009 'fmul' 'mul_5_i' <Predicate = (!icmp_ln268)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1010 [1/2] (12.3ns)   --->   "%overlap_1_7_i = fmul i32 %overlap_1_6_i, i32 %select_ln307_7" [detector_solid/abs_solid_detector.cpp:308->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1010 'fmul' 'overlap_1_7_i' <Predicate = (!icmp_ln268)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 10.5>
ST_28 : Operation 1011 [4/4] (10.5ns)   --->   "%distance_1_5_i = fadd i32 %distance_1_4_i, i32 %mul_5_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1011 'fadd' 'distance_1_5_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 10.5>
ST_29 : Operation 1012 [3/4] (10.5ns)   --->   "%distance_1_5_i = fadd i32 %distance_1_4_i, i32 %mul_5_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1012 'fadd' 'distance_1_5_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 12.3>
ST_30 : Operation 1013 [2/4] (10.5ns)   --->   "%distance_1_5_i = fadd i32 %distance_1_4_i, i32 %mul_5_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1013 'fadd' 'distance_1_5_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1014 [2/2] (12.3ns)   --->   "%mul_6_i = fmul i32 %d_6_i, i32 %d_6_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1014 'fmul' 'mul_6_i' <Predicate = (!icmp_ln268)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 12.3>
ST_31 : Operation 1015 [1/4] (10.5ns)   --->   "%distance_1_5_i = fadd i32 %distance_1_4_i, i32 %mul_5_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1015 'fadd' 'distance_1_5_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1016 [1/2] (12.3ns)   --->   "%mul_6_i = fmul i32 %d_6_i, i32 %d_6_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1016 'fmul' 'mul_6_i' <Predicate = (!icmp_ln268)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 10.5>
ST_32 : Operation 1017 [4/4] (10.5ns)   --->   "%distance_1_6_i = fadd i32 %distance_1_5_i, i32 %mul_6_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1017 'fadd' 'distance_1_6_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 10.5>
ST_33 : Operation 1018 [3/4] (10.5ns)   --->   "%distance_1_6_i = fadd i32 %distance_1_5_i, i32 %mul_6_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1018 'fadd' 'distance_1_6_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 12.3>
ST_34 : Operation 1019 [2/4] (10.5ns)   --->   "%distance_1_6_i = fadd i32 %distance_1_5_i, i32 %mul_6_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1019 'fadd' 'distance_1_6_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1020 [2/2] (12.3ns)   --->   "%mul_7_i = fmul i32 %d_7_i, i32 %d_7_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1020 'fmul' 'mul_7_i' <Predicate = (!icmp_ln268)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 12.3>
ST_35 : Operation 1021 [1/4] (10.5ns)   --->   "%distance_1_6_i = fadd i32 %distance_1_5_i, i32 %mul_6_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1021 'fadd' 'distance_1_6_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1022 [1/2] (12.3ns)   --->   "%mul_7_i = fmul i32 %d_7_i, i32 %d_7_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1022 'fmul' 'mul_7_i' <Predicate = (!icmp_ln268)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 10.5>
ST_36 : Operation 1023 [4/4] (10.5ns)   --->   "%distance_1_7_i = fadd i32 %distance_1_6_i, i32 %mul_7_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1023 'fadd' 'distance_1_7_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 10.5>
ST_37 : Operation 1024 [3/4] (10.5ns)   --->   "%distance_1_7_i = fadd i32 %distance_1_6_i, i32 %mul_7_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1024 'fadd' 'distance_1_7_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 10.5>
ST_38 : Operation 1025 [2/4] (10.5ns)   --->   "%distance_1_7_i = fadd i32 %distance_1_6_i, i32 %mul_7_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1025 'fadd' 'distance_1_7_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 10.5>
ST_39 : Operation 1026 [1/4] (10.5ns)   --->   "%distance_1_7_i = fadd i32 %distance_1_6_i, i32 %mul_7_i" [detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1026 'fadd' 'distance_1_7_i' <Predicate = (!icmp_ln268)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1027 [2/2] (5.43ns)   --->   "%tmp_94 = fcmp_ogt  i32 %overlap_1_7_i, i32 0" [detector_solid/abs_solid_detector.cpp:313->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1027 'fcmp' 'tmp_94' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 11.8>
ST_40 : Operation 1028 [1/1] (0.00ns)   --->   "%tmp_score_load = load i32 %tmp_score" [detector_solid/abs_solid_detector.cpp:321->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1028 'load' 'tmp_score_load' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_40 : Operation 1029 [1/1] (0.00ns)   --->   "%bitcast_ln313 = bitcast i32 %overlap_1_7_i" [detector_solid/abs_solid_detector.cpp:313->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1029 'bitcast' 'bitcast_ln313' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_40 : Operation 1030 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln313, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:313->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1030 'partselect' 'tmp_93' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_40 : Operation 1031 [1/1] (0.00ns)   --->   "%trunc_ln313 = trunc i32 %bitcast_ln313" [detector_solid/abs_solid_detector.cpp:313->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1031 'trunc' 'trunc_ln313' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_40 : Operation 1032 [1/1] (1.55ns)   --->   "%icmp_ln313 = icmp_ne  i8 %tmp_93, i8 255" [detector_solid/abs_solid_detector.cpp:313->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1032 'icmp' 'icmp_ln313' <Predicate = (!icmp_ln268)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1033 [1/1] (2.44ns)   --->   "%icmp_ln313_1 = icmp_eq  i23 %trunc_ln313, i23 0" [detector_solid/abs_solid_detector.cpp:313->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1033 'icmp' 'icmp_ln313_1' <Predicate = (!icmp_ln268)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node sc_2)   --->   "%or_ln313 = or i1 %icmp_ln313_1, i1 %icmp_ln313" [detector_solid/abs_solid_detector.cpp:313->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1034 'or' 'or_ln313' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1035 [1/2] (5.43ns)   --->   "%tmp_94 = fcmp_ogt  i32 %overlap_1_7_i, i32 0" [detector_solid/abs_solid_detector.cpp:313->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1035 'fcmp' 'tmp_94' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node sc_2)   --->   "%and_ln313 = and i1 %or_ln313, i1 %tmp_94" [detector_solid/abs_solid_detector.cpp:313->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1036 'and' 'and_ln313' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node sc_2)   --->   "%bitcast_ln317 = bitcast i32 %distance_1_7_i" [detector_solid/abs_solid_detector.cpp:317->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1037 'bitcast' 'bitcast_ln317' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_40 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node sc_2)   --->   "%xor_ln317 = xor i32 %bitcast_ln317, i32 2147483648" [detector_solid/abs_solid_detector.cpp:317->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1038 'xor' 'xor_ln317' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node sc_2)   --->   "%sc = bitcast i32 %xor_ln317" [detector_solid/abs_solid_detector.cpp:317->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1039 'bitcast' 'sc' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_40 : Operation 1040 [1/1] (0.99ns) (out node of the LUT)   --->   "%sc_2 = select i1 %and_ln313, i32 %overlap_1_7_i, i32 %sc" [detector_solid/abs_solid_detector.cpp:313->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1040 'select' 'sc_2' <Predicate = (!icmp_ln268)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 1041 [2/2] (5.43ns)   --->   "%tmp_97 = fcmp_ogt  i32 %sc_2, i32 %tmp_score_load" [detector_solid/abs_solid_detector.cpp:321->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1041 'fcmp' 'tmp_97' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1042 [1/1] (1.58ns)   --->   "%store_ln348 = store i32 0, i32 %tmp_score" [detector_solid/abs_solid_detector.cpp:348->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1042 'store' 'store_ln348' <Predicate = (!icmp_ln268 & icmp_ln332 & !icmp_ln1077)> <Delay = 1.58>

State 41 <SV = 40> <Delay = 12.5>
ST_41 : Operation 1043 [1/1] (0.00ns)   --->   "%tmp_other_load = load i32 %tmp_other" [detector_solid/abs_solid_detector.cpp:321->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1043 'load' 'tmp_other_load' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_41 : Operation 1044 [1/1] (0.00ns)   --->   "%specloopname_ln289 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [detector_solid/abs_solid_detector.cpp:289->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1044 'specloopname' 'specloopname_ln289' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_41 : Operation 1045 [1/1] (2.47ns)   --->   "%icmp_ln321 = icmp_eq  i32 %tmp_other_load, i32 4294967295" [detector_solid/abs_solid_detector.cpp:321->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1045 'icmp' 'icmp_ln321' <Predicate = (!icmp_ln268)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1046 [1/1] (0.00ns)   --->   "%bitcast_ln321 = bitcast i32 %sc_2" [detector_solid/abs_solid_detector.cpp:321->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1046 'bitcast' 'bitcast_ln321' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_41 : Operation 1047 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln321, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:321->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1047 'partselect' 'tmp_95' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_41 : Operation 1048 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i32 %bitcast_ln321" [detector_solid/abs_solid_detector.cpp:321->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1048 'trunc' 'trunc_ln321' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_41 : Operation 1049 [1/1] (0.00ns)   --->   "%bitcast_ln321_1 = bitcast i32 %tmp_score_load" [detector_solid/abs_solid_detector.cpp:321->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1049 'bitcast' 'bitcast_ln321_1' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_41 : Operation 1050 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln321_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:321->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1050 'partselect' 'tmp_96' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_41 : Operation 1051 [1/1] (0.00ns)   --->   "%trunc_ln321_1 = trunc i32 %bitcast_ln321_1" [detector_solid/abs_solid_detector.cpp:321->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1051 'trunc' 'trunc_ln321_1' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_41 : Operation 1052 [1/1] (1.55ns)   --->   "%icmp_ln321_1 = icmp_ne  i8 %tmp_95, i8 255" [detector_solid/abs_solid_detector.cpp:321->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1052 'icmp' 'icmp_ln321_1' <Predicate = (!icmp_ln268)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1053 [1/1] (2.44ns)   --->   "%icmp_ln321_2 = icmp_eq  i23 %trunc_ln321, i23 0" [detector_solid/abs_solid_detector.cpp:321->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1053 'icmp' 'icmp_ln321_2' <Predicate = (!icmp_ln268)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node or_ln321)   --->   "%or_ln321_1 = or i1 %icmp_ln321_2, i1 %icmp_ln321_1" [detector_solid/abs_solid_detector.cpp:321->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1054 'or' 'or_ln321_1' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1055 [1/1] (1.55ns)   --->   "%icmp_ln321_3 = icmp_ne  i8 %tmp_96, i8 255" [detector_solid/abs_solid_detector.cpp:321->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1055 'icmp' 'icmp_ln321_3' <Predicate = (!icmp_ln268)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1056 [1/1] (2.44ns)   --->   "%icmp_ln321_4 = icmp_eq  i23 %trunc_ln321_1, i23 0" [detector_solid/abs_solid_detector.cpp:321->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1056 'icmp' 'icmp_ln321_4' <Predicate = (!icmp_ln268)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node or_ln321)   --->   "%or_ln321_2 = or i1 %icmp_ln321_4, i1 %icmp_ln321_3" [detector_solid/abs_solid_detector.cpp:321->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1057 'or' 'or_ln321_2' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1058 [1/2] (5.43ns)   --->   "%tmp_97 = fcmp_ogt  i32 %sc_2, i32 %tmp_score_load" [detector_solid/abs_solid_detector.cpp:321->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1058 'fcmp' 'tmp_97' <Predicate = (!icmp_ln268)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node or_ln321)   --->   "%and_ln321 = and i1 %or_ln321_1, i1 %or_ln321_2" [detector_solid/abs_solid_detector.cpp:321->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1059 'and' 'and_ln321' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node or_ln321)   --->   "%and_ln321_1 = and i1 %and_ln321, i1 %tmp_97" [detector_solid/abs_solid_detector.cpp:321->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1060 'and' 'and_ln321_1' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1061 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln321 = or i1 %icmp_ln321, i1 %and_ln321_1" [detector_solid/abs_solid_detector.cpp:321->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1061 'or' 'or_ln321' <Predicate = (!icmp_ln268)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1062 [1/1] (0.69ns)   --->   "%merge_2_1 = select i1 %or_ln321, i32 %tmp_other_1_load, i32 %tmp_other_load" [detector_solid/abs_solid_detector.cpp:321->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1062 'select' 'merge_2_1' <Predicate = (!icmp_ln268)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1063 [1/1] (0.69ns)   --->   "%score_2 = select i1 %or_ln321, i32 %sc_2, i32 %tmp_score_load" [detector_solid/abs_solid_detector.cpp:321->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1063 'select' 'score_2' <Predicate = (!icmp_ln268)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1064 [1/1] (1.58ns)   --->   "%store_ln321 = store i32 %score_2, i32 %tmp_score" [detector_solid/abs_solid_detector.cpp:321->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1064 'store' 'store_ln321' <Predicate = (!icmp_ln268 & !icmp_ln332)> <Delay = 1.58>
ST_41 : Operation 1065 [1/1] (1.58ns)   --->   "%store_ln321 = store i32 %merge_2_1, i32 %tmp_other" [detector_solid/abs_solid_detector.cpp:321->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1065 'store' 'store_ln321' <Predicate = (!icmp_ln268 & !icmp_ln332)> <Delay = 1.58>
ST_41 : Operation 1066 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc132.i"   --->   Operation 1066 'br' 'br_ln0' <Predicate = (!icmp_ln268 & !icmp_ln332)> <Delay = 0.00>
ST_41 : Operation 1067 [1/1] (0.00ns)   --->   "%score_load = load i32 %score" [detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1067 'load' 'score_load' <Predicate = (!icmp_ln268 & icmp_ln332)> <Delay = 0.00>
ST_41 : Operation 1068 [2/2] (5.43ns)   --->   "%tmp_100 = fcmp_ogt  i32 %score_2, i32 %score_load" [detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1068 'fcmp' 'tmp_100' <Predicate = (!icmp_ln268 & icmp_ln332)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1069 [1/1] (1.58ns)   --->   "%store_ln348 = store i32 4294967295, i32 %tmp_other" [detector_solid/abs_solid_detector.cpp:348->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1069 'store' 'store_ln348' <Predicate = (!icmp_ln268 & icmp_ln332 & !icmp_ln1077)> <Delay = 1.58>

State 42 <SV = 41> <Delay = 8.69>
ST_42 : Operation 1070 [1/1] (0.00ns)   --->   "%merge_2_load_1 = load i32 %merge_2" [detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1070 'load' 'merge_2_load_1' <Predicate = (!icmp_ln268 & icmp_ln332)> <Delay = 0.00>
ST_42 : Operation 1071 [1/1] (0.00ns)   --->   "%merge_1_load = load i32 %merge_1" [detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1071 'load' 'merge_1_load' <Predicate = (!icmp_ln268 & icmp_ln332)> <Delay = 0.00>
ST_42 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node or_ln339)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %merge_1_load, i32 31" [detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1072 'bitselect' 'tmp_40' <Predicate = (!icmp_ln268 & icmp_ln332)> <Delay = 0.00>
ST_42 : Operation 1073 [1/1] (0.00ns)   --->   "%bitcast_ln339 = bitcast i32 %score_2" [detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1073 'bitcast' 'bitcast_ln339' <Predicate = (!icmp_ln268 & icmp_ln332)> <Delay = 0.00>
ST_42 : Operation 1074 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln339, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1074 'partselect' 'tmp_98' <Predicate = (!icmp_ln268 & icmp_ln332)> <Delay = 0.00>
ST_42 : Operation 1075 [1/1] (0.00ns)   --->   "%trunc_ln339 = trunc i32 %bitcast_ln339" [detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1075 'trunc' 'trunc_ln339' <Predicate = (!icmp_ln268 & icmp_ln332)> <Delay = 0.00>
ST_42 : Operation 1076 [1/1] (0.00ns)   --->   "%bitcast_ln339_1 = bitcast i32 %score_load" [detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1076 'bitcast' 'bitcast_ln339_1' <Predicate = (!icmp_ln268 & icmp_ln332)> <Delay = 0.00>
ST_42 : Operation 1077 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln339_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1077 'partselect' 'tmp_99' <Predicate = (!icmp_ln268 & icmp_ln332)> <Delay = 0.00>
ST_42 : Operation 1078 [1/1] (0.00ns)   --->   "%trunc_ln339_1 = trunc i32 %bitcast_ln339_1" [detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1078 'trunc' 'trunc_ln339_1' <Predicate = (!icmp_ln268 & icmp_ln332)> <Delay = 0.00>
ST_42 : Operation 1079 [1/1] (1.55ns)   --->   "%icmp_ln339 = icmp_ne  i8 %tmp_98, i8 255" [detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1079 'icmp' 'icmp_ln339' <Predicate = (!icmp_ln268 & icmp_ln332)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1080 [1/1] (2.44ns)   --->   "%icmp_ln339_1 = icmp_eq  i23 %trunc_ln339, i23 0" [detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1080 'icmp' 'icmp_ln339_1' <Predicate = (!icmp_ln268 & icmp_ln332)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node or_ln339)   --->   "%or_ln339_1 = or i1 %icmp_ln339_1, i1 %icmp_ln339" [detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1081 'or' 'or_ln339_1' <Predicate = (!icmp_ln268 & icmp_ln332)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1082 [1/1] (1.55ns)   --->   "%icmp_ln339_2 = icmp_ne  i8 %tmp_99, i8 255" [detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1082 'icmp' 'icmp_ln339_2' <Predicate = (!icmp_ln268 & icmp_ln332)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1083 [1/1] (2.44ns)   --->   "%icmp_ln339_3 = icmp_eq  i23 %trunc_ln339_1, i23 0" [detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1083 'icmp' 'icmp_ln339_3' <Predicate = (!icmp_ln268 & icmp_ln332)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node or_ln339)   --->   "%or_ln339_2 = or i1 %icmp_ln339_3, i1 %icmp_ln339_2" [detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1084 'or' 'or_ln339_2' <Predicate = (!icmp_ln268 & icmp_ln332)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1085 [1/2] (5.43ns)   --->   "%tmp_100 = fcmp_ogt  i32 %score_2, i32 %score_load" [detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1085 'fcmp' 'tmp_100' <Predicate = (!icmp_ln268 & icmp_ln332)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node or_ln339)   --->   "%and_ln339 = and i1 %or_ln339_1, i1 %or_ln339_2" [detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1086 'and' 'and_ln339' <Predicate = (!icmp_ln268 & icmp_ln332)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node or_ln339)   --->   "%and_ln339_1 = and i1 %and_ln339, i1 %tmp_100" [detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1087 'and' 'and_ln339_1' <Predicate = (!icmp_ln268 & icmp_ln332)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1088 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln339 = or i1 %tmp_40, i1 %and_ln339_1" [detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1088 'or' 'or_ln339' <Predicate = (!icmp_ln268 & icmp_ln332)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1089 [1/1] (0.69ns)   --->   "%score_3 = select i1 %or_ln339, i32 %score_2, i32 %score_load" [detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1089 'select' 'score_3' <Predicate = (!icmp_ln268 & icmp_ln332)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1090 [1/1] (0.69ns)   --->   "%merge_2_2 = select i1 %or_ln339, i32 %merge_2_1, i32 %merge_2_load_1" [detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1090 'select' 'merge_2_2' <Predicate = (!icmp_ln268 & icmp_ln332)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1091 [1/1] (0.69ns)   --->   "%merge_1_2 = select i1 %or_ln339, i32 %i_real, i32 %merge_1_load" [detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1091 'select' 'merge_1_2' <Predicate = (!icmp_ln268 & icmp_ln332)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1092 [1/1] (1.58ns)   --->   "%store_ln348 = store i32 %merge_1_2, i32 %merge_1" [detector_solid/abs_solid_detector.cpp:348->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1092 'store' 'store_ln348' <Predicate = (!icmp_ln268 & icmp_ln332 & !icmp_ln1077)> <Delay = 1.58>
ST_42 : Operation 1093 [1/1] (1.58ns)   --->   "%store_ln348 = store i32 %merge_2_2, i32 %merge_2" [detector_solid/abs_solid_detector.cpp:348->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1093 'store' 'store_ln348' <Predicate = (!icmp_ln268 & icmp_ln332 & !icmp_ln1077)> <Delay = 1.58>
ST_42 : Operation 1094 [1/1] (1.58ns)   --->   "%store_ln348 = store i32 %score_3, i32 %score" [detector_solid/abs_solid_detector.cpp:348->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1094 'store' 'store_ln348' <Predicate = (!icmp_ln268 & icmp_ln332 & !icmp_ln1077)> <Delay = 1.58>
ST_42 : Operation 1095 [1/1] (0.00ns)   --->   "%br_ln348 = br void %for.inc132.i" [detector_solid/abs_solid_detector.cpp:348->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1095 'br' 'br_ln348' <Predicate = (!icmp_ln268 & icmp_ln332 & !icmp_ln1077)> <Delay = 0.00>

State 43 <SV = 42> <Delay = 1.58>
ST_43 : Operation 1096 [1/1] (0.00ns)   --->   "%write_ln339 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %merge_1_out, i32 %merge_1_load" [detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1096 'write' 'write_ln339' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_43 : Operation 1097 [1/1] (0.00ns)   --->   "%write_ln339 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %merge_2_out, i32 %merge_2_load_1" [detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1097 'write' 'write_ln339' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_43 : Operation 1098 [1/1] (0.00ns)   --->   "%write_ln339 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %merge_2_2_out, i32 %merge_2_2" [detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1098 'write' 'write_ln339' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_43 : Operation 1099 [1/1] (0.00ns)   --->   "%write_ln339 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %merge_1_2_out, i32 %merge_1_2" [detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582]   --->   Operation 1099 'write' 'write_ln339' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_43 : Operation 1100 [1/1] (1.58ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 1100 'br' 'br_ln0' <Predicate = (!icmp_ln268)> <Delay = 1.58>
ST_43 : Operation 1101 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %insert_point_label5.i.insert_point_label6.i_crit_edge.exitStub, i1 0, void %if.then114.i.insert_point_label6.i_crit_edge.exitStub"   --->   Operation 1101 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1102 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 1102 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 44 <SV = 2> <Delay = 1.58>
ST_44 : Operation 1103 [1/1] (0.00ns)   --->   "%merge_2_load = load i32 %merge_2"   --->   Operation 1103 'load' 'merge_2_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1104 [1/1] (0.00ns)   --->   "%merge_1_load_1 = load i32 %merge_1"   --->   Operation 1104 'load' 'merge_1_load_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1105 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %merge_1_out, i32 %merge_1_load_1"   --->   Operation 1105 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1106 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %merge_2_out, i32 %merge_2_load"   --->   Operation 1106 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1107 [1/1] (1.58ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 1107 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('merge_1') [398]  (0 ns)
	'store' operation ('store_ln0') of constant 4294967295 on local variable 'merge_1' [783]  (1.59 ns)

 <State 2>: 12.6ns
The critical path consists of the following:
	'load' operation ('k_real_load', detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582) on local variable 'k_real' [804]  (0 ns)
	'mux' operation ('tmp_7_i', detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582) [810]  (2.06 ns)
	'fsub' operation ('d_i', detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582) [811]  (10.5 ns)

 <State 3>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('d_i', detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582) [811]  (10.5 ns)

 <State 4>: 12.6ns
The critical path consists of the following:
	'mux' operation ('tmp_8_i', detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582) [814]  (2.06 ns)
	'fsub' operation ('d1_i', detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582) [816]  (10.5 ns)

 <State 5>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('d_i', detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582) [811]  (10.5 ns)

 <State 6>: 12.6ns
The critical path consists of the following:
	'mux' operation ('tmp_1_i', detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582) [849]  (2.06 ns)
	'fsub' operation ('d_1_i', detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582) [851]  (10.5 ns)

 <State 7>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul_i', detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582) [812]  (12.4 ns)

 <State 8>: 12.6ns
The critical path consists of the following:
	'mux' operation ('tmp_8_3_i', detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582) [936]  (2.06 ns)
	'fsub' operation ('d1_3_i', detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582) [938]  (10.5 ns)

 <State 9>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance_1_i', detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582) [813]  (10.5 ns)

 <State 10>: 12.6ns
The critical path consists of the following:
	'mux' operation ('tmp_2_i', detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582) [890]  (2.06 ns)
	'fsub' operation ('d_2_i', detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582) [892]  (10.5 ns)

 <State 11>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul_1_i', detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582) [852]  (12.4 ns)

 <State 12>: 12.6ns
The critical path consists of the following:
	'mux' operation ('tmp_8_5_i', detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582) [1018]  (2.06 ns)
	'fsub' operation ('d1_5_i', detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582) [1020]  (10.5 ns)

 <State 13>: 11.2ns
The critical path consists of the following:
	'fsub' operation ('ov_2_i', detector_solid/abs_solid_detector.cpp:304->detector_solid/abs_solid_detector.cpp:582) [917]  (10.5 ns)
	'select' operation ('select_ln303_2', detector_solid/abs_solid_detector.cpp:303->detector_solid/abs_solid_detector.cpp:582) [920]  (0.698 ns)

 <State 14>: 12.6ns
The critical path consists of the following:
	'mux' operation ('tmp_3_i', detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582) [931]  (2.06 ns)
	'fsub' operation ('d_3_i', detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582) [933]  (10.5 ns)

 <State 15>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap_1_1_i', detector_solid/abs_solid_detector.cpp:308->detector_solid/abs_solid_detector.cpp:582) [889]  (12.4 ns)

 <State 16>: 12.6ns
The critical path consists of the following:
	'mux' operation ('tmp_8_7_i', detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582) [1100]  (2.06 ns)
	'fsub' operation ('d1_7_i', detector_solid/abs_solid_detector.cpp:300->detector_solid/abs_solid_detector.cpp:582) [1102]  (10.5 ns)

 <State 17>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap_1_2_i', detector_solid/abs_solid_detector.cpp:308->detector_solid/abs_solid_detector.cpp:582) [930]  (12.4 ns)

 <State 18>: 12.6ns
The critical path consists of the following:
	'mux' operation ('tmp_4_i', detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582) [972]  (2.06 ns)
	'fsub' operation ('d_4_i', detector_solid/abs_solid_detector.cpp:295->detector_solid/abs_solid_detector.cpp:582) [974]  (10.5 ns)

 <State 19>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul_3_i', detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582) [934]  (12.4 ns)

 <State 20>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap_1_4_i', detector_solid/abs_solid_detector.cpp:308->detector_solid/abs_solid_detector.cpp:582) [1012]  (12.4 ns)

 <State 21>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap_1_4_i', detector_solid/abs_solid_detector.cpp:308->detector_solid/abs_solid_detector.cpp:582) [1012]  (12.4 ns)

 <State 22>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul_4_i', detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582) [975]  (12.4 ns)

 <State 23>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul_4_i', detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582) [975]  (12.4 ns)

 <State 24>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap_1_6_i', detector_solid/abs_solid_detector.cpp:308->detector_solid/abs_solid_detector.cpp:582) [1094]  (12.4 ns)

 <State 25>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap_1_6_i', detector_solid/abs_solid_detector.cpp:308->detector_solid/abs_solid_detector.cpp:582) [1094]  (12.4 ns)

 <State 26>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul_5_i', detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582) [1016]  (12.4 ns)

 <State 27>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul_5_i', detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582) [1016]  (12.4 ns)

 <State 28>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance_1_5_i', detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582) [1017]  (10.5 ns)

 <State 29>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance_1_5_i', detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582) [1017]  (10.5 ns)

 <State 30>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul_6_i', detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582) [1057]  (12.4 ns)

 <State 31>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul_6_i', detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582) [1057]  (12.4 ns)

 <State 32>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance_1_6_i', detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582) [1058]  (10.5 ns)

 <State 33>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance_1_6_i', detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582) [1058]  (10.5 ns)

 <State 34>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul_7_i', detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582) [1098]  (12.4 ns)

 <State 35>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul_7_i', detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582) [1098]  (12.4 ns)

 <State 36>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance_1_7_i', detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582) [1099]  (10.5 ns)

 <State 37>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance_1_7_i', detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582) [1099]  (10.5 ns)

 <State 38>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance_1_7_i', detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582) [1099]  (10.5 ns)

 <State 39>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance_1_7_i', detector_solid/abs_solid_detector.cpp:296->detector_solid/abs_solid_detector.cpp:582) [1099]  (10.5 ns)

 <State 40>: 11.9ns
The critical path consists of the following:
	'fcmp' operation ('tmp_94', detector_solid/abs_solid_detector.cpp:313->detector_solid/abs_solid_detector.cpp:582) [1142]  (5.43 ns)
	'and' operation ('and_ln313', detector_solid/abs_solid_detector.cpp:313->detector_solid/abs_solid_detector.cpp:582) [1143]  (0 ns)
	'select' operation ('sc', detector_solid/abs_solid_detector.cpp:313->detector_solid/abs_solid_detector.cpp:582) [1147]  (0.993 ns)
	'fcmp' operation ('tmp_97', detector_solid/abs_solid_detector.cpp:321->detector_solid/abs_solid_detector.cpp:582) [1161]  (5.43 ns)

 <State 41>: 12.5ns
The critical path consists of the following:
	'fcmp' operation ('tmp_97', detector_solid/abs_solid_detector.cpp:321->detector_solid/abs_solid_detector.cpp:582) [1161]  (5.43 ns)
	'and' operation ('and_ln321_1', detector_solid/abs_solid_detector.cpp:321->detector_solid/abs_solid_detector.cpp:582) [1163]  (0 ns)
	'or' operation ('or_ln321', detector_solid/abs_solid_detector.cpp:321->detector_solid/abs_solid_detector.cpp:582) [1164]  (0.978 ns)
	'select' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:321->detector_solid/abs_solid_detector.cpp:582) [1166]  (0.698 ns)
	'fcmp' operation ('tmp_100', detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582) [1196]  (5.43 ns)

 <State 42>: 8.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_100', detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582) [1196]  (5.43 ns)
	'and' operation ('and_ln339_1', detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582) [1198]  (0 ns)
	'or' operation ('or_ln339', detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582) [1199]  (0.978 ns)
	'select' operation ('merge_1', detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582) [1202]  (0.698 ns)
	'store' operation ('store_ln348', detector_solid/abs_solid_detector.cpp:348->detector_solid/abs_solid_detector.cpp:582) of variable 'merge_1', detector_solid/abs_solid_detector.cpp:339->detector_solid/abs_solid_detector.cpp:582 on local variable 'merge_1' [1207]  (1.59 ns)

 <State 43>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [1233]  (1.59 ns)
	'phi' operation ('UnifiedRetVal') [1233]  (0 ns)

 <State 44>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [1233]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
