-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pp_pipeline_accel_Mat2Axi is
port (
    out_mat_470_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    out_mat_470_empty_n : IN STD_LOGIC;
    out_mat_470_read : OUT STD_LOGIC;
    m_axi_gmem3_AWVALID : OUT STD_LOGIC;
    m_axi_gmem3_AWREADY : IN STD_LOGIC;
    m_axi_gmem3_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem3_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_WVALID : OUT STD_LOGIC;
    m_axi_gmem3_WREADY : IN STD_LOGIC;
    m_axi_gmem3_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem3_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem3_WLAST : OUT STD_LOGIC;
    m_axi_gmem3_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_ARVALID : OUT STD_LOGIC;
    m_axi_gmem3_ARREADY : IN STD_LOGIC;
    m_axi_gmem3_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem3_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_RVALID : IN STD_LOGIC;
    m_axi_gmem3_RREADY : OUT STD_LOGIC;
    m_axi_gmem3_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem3_RLAST : IN STD_LOGIC;
    m_axi_gmem3_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_BVALID : IN STD_LOGIC;
    m_axi_gmem3_BREADY : OUT STD_LOGIC;
    m_axi_gmem3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    dout : IN STD_LOGIC_VECTOR (63 downto 0);
    rows : IN STD_LOGIC_VECTOR (31 downto 0);
    cols : IN STD_LOGIC_VECTOR (31 downto 0);
    stride : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    dout_ap_vld : IN STD_LOGIC;
    rows_ap_vld : IN STD_LOGIC;
    cols_ap_vld : IN STD_LOGIC;
    stride_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of pp_pipeline_accel_Mat2Axi is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal Mat2Axi_entry28_U0_ap_start : STD_LOGIC;
    signal Mat2Axi_entry28_U0_start_full_n : STD_LOGIC;
    signal Mat2Axi_entry28_U0_ap_done : STD_LOGIC;
    signal Mat2Axi_entry28_U0_ap_continue : STD_LOGIC;
    signal Mat2Axi_entry28_U0_ap_idle : STD_LOGIC;
    signal Mat2Axi_entry28_U0_ap_ready : STD_LOGIC;
    signal Mat2Axi_entry28_U0_start_out : STD_LOGIC;
    signal Mat2Axi_entry28_U0_start_write : STD_LOGIC;
    signal Mat2Axi_entry28_U0_dout_out_din : STD_LOGIC_VECTOR (63 downto 0);
    signal Mat2Axi_entry28_U0_dout_out_write : STD_LOGIC;
    signal Mat2Axi_entry28_U0_rows_out_din : STD_LOGIC_VECTOR (21 downto 0);
    signal Mat2Axi_entry28_U0_rows_out_write : STD_LOGIC;
    signal Mat2Axi_entry28_U0_rows_out1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Mat2Axi_entry28_U0_rows_out1_write : STD_LOGIC;
    signal Mat2Axi_entry28_U0_cols_out_din : STD_LOGIC_VECTOR (24 downto 0);
    signal Mat2Axi_entry28_U0_cols_out_write : STD_LOGIC;
    signal Mat2Axi_entry28_U0_cols_out2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Mat2Axi_entry28_U0_cols_out2_write : STD_LOGIC;
    signal Mat2Axi_entry28_U0_stride_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Mat2Axi_entry28_U0_stride_out_write : STD_LOGIC;
    signal Mat2Axi_entry28_U0_stride_out3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Mat2Axi_entry28_U0_stride_out3_write : STD_LOGIC;
    signal Mat2Axi_Block_split2_proc_U0_ap_start : STD_LOGIC;
    signal Mat2Axi_Block_split2_proc_U0_ap_done : STD_LOGIC;
    signal Mat2Axi_Block_split2_proc_U0_ap_continue : STD_LOGIC;
    signal Mat2Axi_Block_split2_proc_U0_ap_idle : STD_LOGIC;
    signal Mat2Axi_Block_split2_proc_U0_ap_ready : STD_LOGIC;
    signal Mat2Axi_Block_split2_proc_U0_stride_read : STD_LOGIC;
    signal Mat2Axi_Block_split2_proc_U0_cols_read : STD_LOGIC;
    signal Mat2Axi_Block_split2_proc_U0_rows_read : STD_LOGIC;
    signal Mat2Axi_Block_split2_proc_U0_ap_return_0 : STD_LOGIC_VECTOR (24 downto 0);
    signal Mat2Axi_Block_split2_proc_U0_ap_return_1 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_channel_done_rows_cast_loc_channel : STD_LOGIC;
    signal rows_cast_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_rows_cast_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_rows_cast_loc_channel : STD_LOGIC;
    signal ap_channel_done_cols_tmp_loc_channel : STD_LOGIC;
    signal cols_tmp_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_cols_tmp_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_cols_tmp_loc_channel : STD_LOGIC;
    signal addrbound_U0_ap_start : STD_LOGIC;
    signal addrbound_U0_ap_done : STD_LOGIC;
    signal addrbound_U0_ap_continue : STD_LOGIC;
    signal addrbound_U0_ap_idle : STD_LOGIC;
    signal addrbound_U0_ap_ready : STD_LOGIC;
    signal addrbound_U0_return_r : STD_LOGIC_VECTOR (18 downto 0);
    signal addrbound_U0_return_r_ap_vld : STD_LOGIC;
    signal ap_channel_done_p_channel : STD_LOGIC;
    signal p_channel_full_n : STD_LOGIC;
    signal Mat2Axi_Block_split24_proc_U0_ap_start : STD_LOGIC;
    signal Mat2Axi_Block_split24_proc_U0_ap_done : STD_LOGIC;
    signal Mat2Axi_Block_split24_proc_U0_ap_continue : STD_LOGIC;
    signal Mat2Axi_Block_split24_proc_U0_ap_idle : STD_LOGIC;
    signal Mat2Axi_Block_split24_proc_U0_ap_ready : STD_LOGIC;
    signal Mat2Axi_Block_split24_proc_U0_ap_return : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_channel_done_axibound_V : STD_LOGIC;
    signal axibound_V_full_n : STD_LOGIC;
    signal Mat2AxiStream_U0_out_mat_470_read : STD_LOGIC;
    signal Mat2AxiStream_U0_ldata1_din : STD_LOGIC_VECTOR (63 downto 0);
    signal Mat2AxiStream_U0_ldata1_write : STD_LOGIC;
    signal Mat2AxiStream_U0_rows_read : STD_LOGIC;
    signal Mat2AxiStream_U0_cols_read : STD_LOGIC;
    signal Mat2AxiStream_U0_stride_read : STD_LOGIC;
    signal Mat2AxiStream_U0_ap_start : STD_LOGIC;
    signal Mat2AxiStream_U0_ap_done : STD_LOGIC;
    signal Mat2AxiStream_U0_ap_ready : STD_LOGIC;
    signal Mat2AxiStream_U0_ap_idle : STD_LOGIC;
    signal Mat2AxiStream_U0_ap_continue : STD_LOGIC;
    signal AxiStream2Axi_U0_ap_start : STD_LOGIC;
    signal AxiStream2Axi_U0_ap_done : STD_LOGIC;
    signal AxiStream2Axi_U0_ap_continue : STD_LOGIC;
    signal AxiStream2Axi_U0_ap_idle : STD_LOGIC;
    signal AxiStream2Axi_U0_ap_ready : STD_LOGIC;
    signal AxiStream2Axi_U0_ldata1_read : STD_LOGIC;
    signal AxiStream2Axi_U0_m_axi_gmem3_AWVALID : STD_LOGIC;
    signal AxiStream2Axi_U0_m_axi_gmem3_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal AxiStream2Axi_U0_m_axi_gmem3_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal AxiStream2Axi_U0_m_axi_gmem3_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal AxiStream2Axi_U0_m_axi_gmem3_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal AxiStream2Axi_U0_m_axi_gmem3_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal AxiStream2Axi_U0_m_axi_gmem3_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal AxiStream2Axi_U0_m_axi_gmem3_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal AxiStream2Axi_U0_m_axi_gmem3_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal AxiStream2Axi_U0_m_axi_gmem3_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal AxiStream2Axi_U0_m_axi_gmem3_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal AxiStream2Axi_U0_m_axi_gmem3_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal AxiStream2Axi_U0_m_axi_gmem3_WVALID : STD_LOGIC;
    signal AxiStream2Axi_U0_m_axi_gmem3_WDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal AxiStream2Axi_U0_m_axi_gmem3_WSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal AxiStream2Axi_U0_m_axi_gmem3_WLAST : STD_LOGIC;
    signal AxiStream2Axi_U0_m_axi_gmem3_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal AxiStream2Axi_U0_m_axi_gmem3_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal AxiStream2Axi_U0_m_axi_gmem3_ARVALID : STD_LOGIC;
    signal AxiStream2Axi_U0_m_axi_gmem3_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal AxiStream2Axi_U0_m_axi_gmem3_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal AxiStream2Axi_U0_m_axi_gmem3_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal AxiStream2Axi_U0_m_axi_gmem3_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal AxiStream2Axi_U0_m_axi_gmem3_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal AxiStream2Axi_U0_m_axi_gmem3_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal AxiStream2Axi_U0_m_axi_gmem3_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal AxiStream2Axi_U0_m_axi_gmem3_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal AxiStream2Axi_U0_m_axi_gmem3_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal AxiStream2Axi_U0_m_axi_gmem3_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal AxiStream2Axi_U0_m_axi_gmem3_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal AxiStream2Axi_U0_m_axi_gmem3_RREADY : STD_LOGIC;
    signal AxiStream2Axi_U0_m_axi_gmem3_BREADY : STD_LOGIC;
    signal AxiStream2Axi_U0_dout_read : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal dout_c_full_n : STD_LOGIC;
    signal dout_c_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal dout_c_empty_n : STD_LOGIC;
    signal rows_c_full_n : STD_LOGIC;
    signal rows_c_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal rows_c_empty_n : STD_LOGIC;
    signal rows_c12_full_n : STD_LOGIC;
    signal rows_c12_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal rows_c12_empty_n : STD_LOGIC;
    signal cols_c_full_n : STD_LOGIC;
    signal cols_c_dout : STD_LOGIC_VECTOR (24 downto 0);
    signal cols_c_empty_n : STD_LOGIC;
    signal cols_c13_full_n : STD_LOGIC;
    signal cols_c13_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal cols_c13_empty_n : STD_LOGIC;
    signal stride_c_full_n : STD_LOGIC;
    signal stride_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal stride_c_empty_n : STD_LOGIC;
    signal stride_c14_full_n : STD_LOGIC;
    signal stride_c14_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal stride_c14_empty_n : STD_LOGIC;
    signal cols_tmp_loc_channel_dout : STD_LOGIC_VECTOR (24 downto 0);
    signal cols_tmp_loc_channel_empty_n : STD_LOGIC;
    signal rows_cast_loc_channel_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal rows_cast_loc_channel_empty_n : STD_LOGIC;
    signal p_channel_dout : STD_LOGIC_VECTOR (18 downto 0);
    signal p_channel_empty_n : STD_LOGIC;
    signal axibound_V_dout : STD_LOGIC_VECTOR (18 downto 0);
    signal axibound_V_empty_n : STD_LOGIC;
    signal ldata_full_n : STD_LOGIC;
    signal ldata_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal ldata_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal start_for_Mat2Axi_Block_split2_proc_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Mat2Axi_Block_split2_proc_U0_full_n : STD_LOGIC;
    signal start_for_Mat2Axi_Block_split2_proc_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Mat2Axi_Block_split2_proc_U0_empty_n : STD_LOGIC;
    signal start_for_Mat2AxiStream_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Mat2AxiStream_U0_full_n : STD_LOGIC;
    signal start_for_Mat2AxiStream_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Mat2AxiStream_U0_empty_n : STD_LOGIC;
    signal Mat2Axi_Block_split2_proc_U0_start_full_n : STD_LOGIC;
    signal Mat2Axi_Block_split2_proc_U0_start_write : STD_LOGIC;
    signal addrbound_U0_start_full_n : STD_LOGIC;
    signal addrbound_U0_start_write : STD_LOGIC;
    signal Mat2Axi_Block_split24_proc_U0_start_full_n : STD_LOGIC;
    signal Mat2Axi_Block_split24_proc_U0_start_write : STD_LOGIC;
    signal Mat2AxiStream_U0_start_full_n : STD_LOGIC;
    signal Mat2AxiStream_U0_start_write : STD_LOGIC;
    signal AxiStream2Axi_U0_start_full_n : STD_LOGIC;
    signal AxiStream2Axi_U0_start_write : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component pp_pipeline_accel_Mat2Axi_entry28 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        dout : IN STD_LOGIC_VECTOR (63 downto 0);
        rows : IN STD_LOGIC_VECTOR (31 downto 0);
        cols : IN STD_LOGIC_VECTOR (31 downto 0);
        stride : IN STD_LOGIC_VECTOR (31 downto 0);
        dout_out_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        dout_out_full_n : IN STD_LOGIC;
        dout_out_write : OUT STD_LOGIC;
        rows_out_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        rows_out_full_n : IN STD_LOGIC;
        rows_out_write : OUT STD_LOGIC;
        rows_out1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        rows_out1_full_n : IN STD_LOGIC;
        rows_out1_write : OUT STD_LOGIC;
        cols_out_din : OUT STD_LOGIC_VECTOR (24 downto 0);
        cols_out_full_n : IN STD_LOGIC;
        cols_out_write : OUT STD_LOGIC;
        cols_out2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        cols_out2_full_n : IN STD_LOGIC;
        cols_out2_write : OUT STD_LOGIC;
        stride_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        stride_out_full_n : IN STD_LOGIC;
        stride_out_write : OUT STD_LOGIC;
        stride_out3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        stride_out3_full_n : IN STD_LOGIC;
        stride_out3_write : OUT STD_LOGIC );
    end component;


    component pp_pipeline_accel_Mat2Axi_Block_split2_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stride_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        stride_empty_n : IN STD_LOGIC;
        stride_read : OUT STD_LOGIC;
        cols_dout : IN STD_LOGIC_VECTOR (24 downto 0);
        cols_empty_n : IN STD_LOGIC;
        cols_read : OUT STD_LOGIC;
        rows_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        rows_empty_n : IN STD_LOGIC;
        rows_read : OUT STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component pp_pipeline_accel_addrbound IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        return_r : OUT STD_LOGIC_VECTOR (18 downto 0);
        return_r_ap_vld : OUT STD_LOGIC;
        rows : IN STD_LOGIC_VECTOR (21 downto 0);
        cols : IN STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component pp_pipeline_accel_Mat2Axi_Block_split24_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        axibound_V_1 : IN STD_LOGIC_VECTOR (18 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component pp_pipeline_accel_Mat2AxiStream IS
    port (
        out_mat_470_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        out_mat_470_empty_n : IN STD_LOGIC;
        out_mat_470_read : OUT STD_LOGIC;
        ldata1_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        ldata1_full_n : IN STD_LOGIC;
        ldata1_write : OUT STD_LOGIC;
        rows_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        rows_empty_n : IN STD_LOGIC;
        rows_read : OUT STD_LOGIC;
        cols_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        cols_empty_n : IN STD_LOGIC;
        cols_read : OUT STD_LOGIC;
        stride_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        stride_empty_n : IN STD_LOGIC;
        stride_read : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component pp_pipeline_accel_AxiStream2Axi IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ldata1_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        ldata1_empty_n : IN STD_LOGIC;
        ldata1_read : OUT STD_LOGIC;
        m_axi_gmem3_AWVALID : OUT STD_LOGIC;
        m_axi_gmem3_AWREADY : IN STD_LOGIC;
        m_axi_gmem3_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_WVALID : OUT STD_LOGIC;
        m_axi_gmem3_WREADY : IN STD_LOGIC;
        m_axi_gmem3_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem3_WLAST : OUT STD_LOGIC;
        m_axi_gmem3_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_ARVALID : OUT STD_LOGIC;
        m_axi_gmem3_ARREADY : IN STD_LOGIC;
        m_axi_gmem3_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_RVALID : IN STD_LOGIC;
        m_axi_gmem3_RREADY : OUT STD_LOGIC;
        m_axi_gmem3_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_RLAST : IN STD_LOGIC;
        m_axi_gmem3_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_BVALID : IN STD_LOGIC;
        m_axi_gmem3_BREADY : OUT STD_LOGIC;
        m_axi_gmem3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        dout_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        dout_empty_n : IN STD_LOGIC;
        dout_read : OUT STD_LOGIC;
        addrbound_V_read : IN STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component pp_pipeline_accel_fifo_w64_d5_S_x0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pp_pipeline_accel_fifo_w22_d2_S_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (21 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (21 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pp_pipeline_accel_fifo_w32_d2_S_x1 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pp_pipeline_accel_fifo_w25_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (24 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (24 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pp_pipeline_accel_fifo_w19_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (18 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (18 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pp_pipeline_accel_fifo_w64_d2_S_x0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pp_pipeline_accel_start_for_Mat2Axi_Block_split2_proc_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pp_pipeline_accel_start_for_Mat2AxiStream_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    Mat2Axi_entry28_U0 : component pp_pipeline_accel_Mat2Axi_entry28
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Mat2Axi_entry28_U0_ap_start,
        start_full_n => Mat2Axi_entry28_U0_start_full_n,
        ap_done => Mat2Axi_entry28_U0_ap_done,
        ap_continue => Mat2Axi_entry28_U0_ap_continue,
        ap_idle => Mat2Axi_entry28_U0_ap_idle,
        ap_ready => Mat2Axi_entry28_U0_ap_ready,
        start_out => Mat2Axi_entry28_U0_start_out,
        start_write => Mat2Axi_entry28_U0_start_write,
        dout => dout,
        rows => rows,
        cols => cols,
        stride => stride,
        dout_out_din => Mat2Axi_entry28_U0_dout_out_din,
        dout_out_full_n => dout_c_full_n,
        dout_out_write => Mat2Axi_entry28_U0_dout_out_write,
        rows_out_din => Mat2Axi_entry28_U0_rows_out_din,
        rows_out_full_n => rows_c_full_n,
        rows_out_write => Mat2Axi_entry28_U0_rows_out_write,
        rows_out1_din => Mat2Axi_entry28_U0_rows_out1_din,
        rows_out1_full_n => rows_c12_full_n,
        rows_out1_write => Mat2Axi_entry28_U0_rows_out1_write,
        cols_out_din => Mat2Axi_entry28_U0_cols_out_din,
        cols_out_full_n => cols_c_full_n,
        cols_out_write => Mat2Axi_entry28_U0_cols_out_write,
        cols_out2_din => Mat2Axi_entry28_U0_cols_out2_din,
        cols_out2_full_n => cols_c13_full_n,
        cols_out2_write => Mat2Axi_entry28_U0_cols_out2_write,
        stride_out_din => Mat2Axi_entry28_U0_stride_out_din,
        stride_out_full_n => stride_c_full_n,
        stride_out_write => Mat2Axi_entry28_U0_stride_out_write,
        stride_out3_din => Mat2Axi_entry28_U0_stride_out3_din,
        stride_out3_full_n => stride_c14_full_n,
        stride_out3_write => Mat2Axi_entry28_U0_stride_out3_write);

    Mat2Axi_Block_split2_proc_U0 : component pp_pipeline_accel_Mat2Axi_Block_split2_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Mat2Axi_Block_split2_proc_U0_ap_start,
        ap_done => Mat2Axi_Block_split2_proc_U0_ap_done,
        ap_continue => Mat2Axi_Block_split2_proc_U0_ap_continue,
        ap_idle => Mat2Axi_Block_split2_proc_U0_ap_idle,
        ap_ready => Mat2Axi_Block_split2_proc_U0_ap_ready,
        stride_dout => stride_c_dout,
        stride_empty_n => stride_c_empty_n,
        stride_read => Mat2Axi_Block_split2_proc_U0_stride_read,
        cols_dout => cols_c_dout,
        cols_empty_n => cols_c_empty_n,
        cols_read => Mat2Axi_Block_split2_proc_U0_cols_read,
        rows_dout => rows_c_dout,
        rows_empty_n => rows_c_empty_n,
        rows_read => Mat2Axi_Block_split2_proc_U0_rows_read,
        ap_return_0 => Mat2Axi_Block_split2_proc_U0_ap_return_0,
        ap_return_1 => Mat2Axi_Block_split2_proc_U0_ap_return_1);

    addrbound_U0 : component pp_pipeline_accel_addrbound
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => addrbound_U0_ap_start,
        ap_done => addrbound_U0_ap_done,
        ap_continue => addrbound_U0_ap_continue,
        ap_idle => addrbound_U0_ap_idle,
        ap_ready => addrbound_U0_ap_ready,
        return_r => addrbound_U0_return_r,
        return_r_ap_vld => addrbound_U0_return_r_ap_vld,
        rows => rows_cast_loc_channel_dout,
        cols => cols_tmp_loc_channel_dout);

    Mat2Axi_Block_split24_proc_U0 : component pp_pipeline_accel_Mat2Axi_Block_split24_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Mat2Axi_Block_split24_proc_U0_ap_start,
        ap_done => Mat2Axi_Block_split24_proc_U0_ap_done,
        ap_continue => Mat2Axi_Block_split24_proc_U0_ap_continue,
        ap_idle => Mat2Axi_Block_split24_proc_U0_ap_idle,
        ap_ready => Mat2Axi_Block_split24_proc_U0_ap_ready,
        axibound_V_1 => p_channel_dout,
        ap_return => Mat2Axi_Block_split24_proc_U0_ap_return);

    Mat2AxiStream_U0 : component pp_pipeline_accel_Mat2AxiStream
    port map (
        out_mat_470_dout => out_mat_470_dout,
        out_mat_470_empty_n => out_mat_470_empty_n,
        out_mat_470_read => Mat2AxiStream_U0_out_mat_470_read,
        ldata1_din => Mat2AxiStream_U0_ldata1_din,
        ldata1_full_n => ldata_full_n,
        ldata1_write => Mat2AxiStream_U0_ldata1_write,
        rows_dout => rows_c12_dout,
        rows_empty_n => rows_c12_empty_n,
        rows_read => Mat2AxiStream_U0_rows_read,
        cols_dout => cols_c13_dout,
        cols_empty_n => cols_c13_empty_n,
        cols_read => Mat2AxiStream_U0_cols_read,
        stride_dout => stride_c14_dout,
        stride_empty_n => stride_c14_empty_n,
        stride_read => Mat2AxiStream_U0_stride_read,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Mat2AxiStream_U0_ap_start,
        ap_done => Mat2AxiStream_U0_ap_done,
        ap_ready => Mat2AxiStream_U0_ap_ready,
        ap_idle => Mat2AxiStream_U0_ap_idle,
        ap_continue => Mat2AxiStream_U0_ap_continue);

    AxiStream2Axi_U0 : component pp_pipeline_accel_AxiStream2Axi
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => AxiStream2Axi_U0_ap_start,
        ap_done => AxiStream2Axi_U0_ap_done,
        ap_continue => AxiStream2Axi_U0_ap_continue,
        ap_idle => AxiStream2Axi_U0_ap_idle,
        ap_ready => AxiStream2Axi_U0_ap_ready,
        ldata1_dout => ldata_dout,
        ldata1_empty_n => ldata_empty_n,
        ldata1_read => AxiStream2Axi_U0_ldata1_read,
        m_axi_gmem3_AWVALID => AxiStream2Axi_U0_m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY => m_axi_gmem3_AWREADY,
        m_axi_gmem3_AWADDR => AxiStream2Axi_U0_m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID => AxiStream2Axi_U0_m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN => AxiStream2Axi_U0_m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE => AxiStream2Axi_U0_m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST => AxiStream2Axi_U0_m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK => AxiStream2Axi_U0_m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE => AxiStream2Axi_U0_m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT => AxiStream2Axi_U0_m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS => AxiStream2Axi_U0_m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION => AxiStream2Axi_U0_m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER => AxiStream2Axi_U0_m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID => AxiStream2Axi_U0_m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY => m_axi_gmem3_WREADY,
        m_axi_gmem3_WDATA => AxiStream2Axi_U0_m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB => AxiStream2Axi_U0_m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST => AxiStream2Axi_U0_m_axi_gmem3_WLAST,
        m_axi_gmem3_WID => AxiStream2Axi_U0_m_axi_gmem3_WID,
        m_axi_gmem3_WUSER => AxiStream2Axi_U0_m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID => AxiStream2Axi_U0_m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY => ap_const_logic_0,
        m_axi_gmem3_ARADDR => AxiStream2Axi_U0_m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID => AxiStream2Axi_U0_m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN => AxiStream2Axi_U0_m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE => AxiStream2Axi_U0_m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST => AxiStream2Axi_U0_m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK => AxiStream2Axi_U0_m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE => AxiStream2Axi_U0_m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT => AxiStream2Axi_U0_m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS => AxiStream2Axi_U0_m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION => AxiStream2Axi_U0_m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER => AxiStream2Axi_U0_m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID => ap_const_logic_0,
        m_axi_gmem3_RREADY => AxiStream2Axi_U0_m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA => ap_const_lv64_0,
        m_axi_gmem3_RLAST => ap_const_logic_0,
        m_axi_gmem3_RID => ap_const_lv1_0,
        m_axi_gmem3_RUSER => ap_const_lv1_0,
        m_axi_gmem3_RRESP => ap_const_lv2_0,
        m_axi_gmem3_BVALID => m_axi_gmem3_BVALID,
        m_axi_gmem3_BREADY => AxiStream2Axi_U0_m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP => m_axi_gmem3_BRESP,
        m_axi_gmem3_BID => m_axi_gmem3_BID,
        m_axi_gmem3_BUSER => m_axi_gmem3_BUSER,
        dout_dout => dout_c_dout,
        dout_empty_n => dout_c_empty_n,
        dout_read => AxiStream2Axi_U0_dout_read,
        addrbound_V_read => axibound_V_dout);

    dout_c_U : component pp_pipeline_accel_fifo_w64_d5_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Mat2Axi_entry28_U0_dout_out_din,
        if_full_n => dout_c_full_n,
        if_write => Mat2Axi_entry28_U0_dout_out_write,
        if_dout => dout_c_dout,
        if_empty_n => dout_c_empty_n,
        if_read => AxiStream2Axi_U0_dout_read);

    rows_c_U : component pp_pipeline_accel_fifo_w22_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Mat2Axi_entry28_U0_rows_out_din,
        if_full_n => rows_c_full_n,
        if_write => Mat2Axi_entry28_U0_rows_out_write,
        if_dout => rows_c_dout,
        if_empty_n => rows_c_empty_n,
        if_read => Mat2Axi_Block_split2_proc_U0_rows_read);

    rows_c12_U : component pp_pipeline_accel_fifo_w32_d2_S_x1
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Mat2Axi_entry28_U0_rows_out1_din,
        if_full_n => rows_c12_full_n,
        if_write => Mat2Axi_entry28_U0_rows_out1_write,
        if_dout => rows_c12_dout,
        if_empty_n => rows_c12_empty_n,
        if_read => Mat2AxiStream_U0_rows_read);

    cols_c_U : component pp_pipeline_accel_fifo_w25_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Mat2Axi_entry28_U0_cols_out_din,
        if_full_n => cols_c_full_n,
        if_write => Mat2Axi_entry28_U0_cols_out_write,
        if_dout => cols_c_dout,
        if_empty_n => cols_c_empty_n,
        if_read => Mat2Axi_Block_split2_proc_U0_cols_read);

    cols_c13_U : component pp_pipeline_accel_fifo_w32_d2_S_x1
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Mat2Axi_entry28_U0_cols_out2_din,
        if_full_n => cols_c13_full_n,
        if_write => Mat2Axi_entry28_U0_cols_out2_write,
        if_dout => cols_c13_dout,
        if_empty_n => cols_c13_empty_n,
        if_read => Mat2AxiStream_U0_cols_read);

    stride_c_U : component pp_pipeline_accel_fifo_w32_d2_S_x1
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Mat2Axi_entry28_U0_stride_out_din,
        if_full_n => stride_c_full_n,
        if_write => Mat2Axi_entry28_U0_stride_out_write,
        if_dout => stride_c_dout,
        if_empty_n => stride_c_empty_n,
        if_read => Mat2Axi_Block_split2_proc_U0_stride_read);

    stride_c14_U : component pp_pipeline_accel_fifo_w32_d2_S_x1
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Mat2Axi_entry28_U0_stride_out3_din,
        if_full_n => stride_c14_full_n,
        if_write => Mat2Axi_entry28_U0_stride_out3_write,
        if_dout => stride_c14_dout,
        if_empty_n => stride_c14_empty_n,
        if_read => Mat2AxiStream_U0_stride_read);

    cols_tmp_loc_channel_U : component pp_pipeline_accel_fifo_w25_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Mat2Axi_Block_split2_proc_U0_ap_return_0,
        if_full_n => cols_tmp_loc_channel_full_n,
        if_write => ap_channel_done_cols_tmp_loc_channel,
        if_dout => cols_tmp_loc_channel_dout,
        if_empty_n => cols_tmp_loc_channel_empty_n,
        if_read => addrbound_U0_ap_ready);

    rows_cast_loc_channel_U : component pp_pipeline_accel_fifo_w22_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Mat2Axi_Block_split2_proc_U0_ap_return_1,
        if_full_n => rows_cast_loc_channel_full_n,
        if_write => ap_channel_done_rows_cast_loc_channel,
        if_dout => rows_cast_loc_channel_dout,
        if_empty_n => rows_cast_loc_channel_empty_n,
        if_read => addrbound_U0_ap_ready);

    p_channel_U : component pp_pipeline_accel_fifo_w19_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => addrbound_U0_return_r,
        if_full_n => p_channel_full_n,
        if_write => addrbound_U0_ap_done,
        if_dout => p_channel_dout,
        if_empty_n => p_channel_empty_n,
        if_read => Mat2Axi_Block_split24_proc_U0_ap_ready);

    axibound_V_U : component pp_pipeline_accel_fifo_w19_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Mat2Axi_Block_split24_proc_U0_ap_return,
        if_full_n => axibound_V_full_n,
        if_write => Mat2Axi_Block_split24_proc_U0_ap_done,
        if_dout => axibound_V_dout,
        if_empty_n => axibound_V_empty_n,
        if_read => AxiStream2Axi_U0_ap_ready);

    ldata_U : component pp_pipeline_accel_fifo_w64_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Mat2AxiStream_U0_ldata1_din,
        if_full_n => ldata_full_n,
        if_write => Mat2AxiStream_U0_ldata1_write,
        if_dout => ldata_dout,
        if_empty_n => ldata_empty_n,
        if_read => AxiStream2Axi_U0_ldata1_read);

    start_for_Mat2Axi_Block_split2_proc_U0_U : component pp_pipeline_accel_start_for_Mat2Axi_Block_split2_proc_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Mat2Axi_Block_split2_proc_U0_din,
        if_full_n => start_for_Mat2Axi_Block_split2_proc_U0_full_n,
        if_write => Mat2Axi_entry28_U0_start_write,
        if_dout => start_for_Mat2Axi_Block_split2_proc_U0_dout,
        if_empty_n => start_for_Mat2Axi_Block_split2_proc_U0_empty_n,
        if_read => Mat2Axi_Block_split2_proc_U0_ap_ready);

    start_for_Mat2AxiStream_U0_U : component pp_pipeline_accel_start_for_Mat2AxiStream_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Mat2AxiStream_U0_din,
        if_full_n => start_for_Mat2AxiStream_U0_full_n,
        if_write => Mat2Axi_entry28_U0_start_write,
        if_dout => start_for_Mat2AxiStream_U0_dout,
        if_empty_n => start_for_Mat2AxiStream_U0_empty_n,
        if_read => Mat2AxiStream_U0_ap_ready);





    ap_sync_reg_channel_write_cols_tmp_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_cols_tmp_loc_channel <= ap_const_logic_0;
            else
                if (((Mat2Axi_Block_split2_proc_U0_ap_done and Mat2Axi_Block_split2_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_cols_tmp_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_cols_tmp_loc_channel <= ap_sync_channel_write_cols_tmp_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_rows_cast_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_rows_cast_loc_channel <= ap_const_logic_0;
            else
                if (((Mat2Axi_Block_split2_proc_U0_ap_done and Mat2Axi_Block_split2_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_rows_cast_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_rows_cast_loc_channel <= ap_sync_channel_write_rows_cast_loc_channel;
                end if; 
            end if;
        end if;
    end process;

    AxiStream2Axi_U0_ap_continue <= ap_continue;
    AxiStream2Axi_U0_ap_start <= axibound_V_empty_n;
    AxiStream2Axi_U0_start_full_n <= ap_const_logic_1;
    AxiStream2Axi_U0_start_write <= ap_const_logic_0;
    Mat2AxiStream_U0_ap_continue <= ap_const_logic_1;
    Mat2AxiStream_U0_ap_start <= start_for_Mat2AxiStream_U0_empty_n;
    Mat2AxiStream_U0_start_full_n <= ap_const_logic_1;
    Mat2AxiStream_U0_start_write <= ap_const_logic_0;
    Mat2Axi_Block_split24_proc_U0_ap_continue <= axibound_V_full_n;
    Mat2Axi_Block_split24_proc_U0_ap_start <= p_channel_empty_n;
    Mat2Axi_Block_split24_proc_U0_start_full_n <= ap_const_logic_1;
    Mat2Axi_Block_split24_proc_U0_start_write <= ap_const_logic_0;
    Mat2Axi_Block_split2_proc_U0_ap_continue <= (ap_sync_channel_write_rows_cast_loc_channel and ap_sync_channel_write_cols_tmp_loc_channel);
    Mat2Axi_Block_split2_proc_U0_ap_start <= start_for_Mat2Axi_Block_split2_proc_U0_empty_n;
    Mat2Axi_Block_split2_proc_U0_start_full_n <= ap_const_logic_1;
    Mat2Axi_Block_split2_proc_U0_start_write <= ap_const_logic_0;
    Mat2Axi_entry28_U0_ap_continue <= ap_const_logic_1;
    Mat2Axi_entry28_U0_ap_start <= ap_start;
    Mat2Axi_entry28_U0_start_full_n <= (start_for_Mat2Axi_Block_split2_proc_U0_full_n and start_for_Mat2AxiStream_U0_full_n);
    addrbound_U0_ap_continue <= p_channel_full_n;
    addrbound_U0_ap_start <= (rows_cast_loc_channel_empty_n and cols_tmp_loc_channel_empty_n);
    addrbound_U0_start_full_n <= ap_const_logic_1;
    addrbound_U0_start_write <= ap_const_logic_0;
    ap_channel_done_axibound_V <= Mat2Axi_Block_split24_proc_U0_ap_done;
    ap_channel_done_cols_tmp_loc_channel <= ((ap_sync_reg_channel_write_cols_tmp_loc_channel xor ap_const_logic_1) and Mat2Axi_Block_split2_proc_U0_ap_done);
    ap_channel_done_p_channel <= addrbound_U0_ap_done;
    ap_channel_done_rows_cast_loc_channel <= ((ap_sync_reg_channel_write_rows_cast_loc_channel xor ap_const_logic_1) and Mat2Axi_Block_split2_proc_U0_ap_done);
    ap_done <= AxiStream2Axi_U0_ap_done;
    ap_idle <= ((axibound_V_empty_n xor ap_const_logic_1) and (p_channel_empty_n xor ap_const_logic_1) and (rows_cast_loc_channel_empty_n xor ap_const_logic_1) and (cols_tmp_loc_channel_empty_n xor ap_const_logic_1) and addrbound_U0_ap_idle and Mat2Axi_entry28_U0_ap_idle and Mat2Axi_Block_split2_proc_U0_ap_idle and Mat2Axi_Block_split24_proc_U0_ap_idle and Mat2AxiStream_U0_ap_idle and AxiStream2Axi_U0_ap_idle);
    ap_ready <= Mat2Axi_entry28_U0_ap_ready;
    ap_sync_channel_write_cols_tmp_loc_channel <= ((cols_tmp_loc_channel_full_n and ap_channel_done_cols_tmp_loc_channel) or ap_sync_reg_channel_write_cols_tmp_loc_channel);
    ap_sync_channel_write_rows_cast_loc_channel <= ((rows_cast_loc_channel_full_n and ap_channel_done_rows_cast_loc_channel) or ap_sync_reg_channel_write_rows_cast_loc_channel);
    ap_sync_continue <= ap_continue;
    ap_sync_done <= AxiStream2Axi_U0_ap_done;
    ap_sync_ready <= Mat2Axi_entry28_U0_ap_ready;
    m_axi_gmem3_ARADDR <= ap_const_lv64_0;
    m_axi_gmem3_ARBURST <= ap_const_lv2_0;
    m_axi_gmem3_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem3_ARID <= ap_const_lv1_0;
    m_axi_gmem3_ARLEN <= ap_const_lv32_0;
    m_axi_gmem3_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem3_ARPROT <= ap_const_lv3_0;
    m_axi_gmem3_ARQOS <= ap_const_lv4_0;
    m_axi_gmem3_ARREGION <= ap_const_lv4_0;
    m_axi_gmem3_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem3_ARUSER <= ap_const_lv1_0;
    m_axi_gmem3_ARVALID <= ap_const_logic_0;
    m_axi_gmem3_AWADDR <= AxiStream2Axi_U0_m_axi_gmem3_AWADDR;
    m_axi_gmem3_AWBURST <= AxiStream2Axi_U0_m_axi_gmem3_AWBURST;
    m_axi_gmem3_AWCACHE <= AxiStream2Axi_U0_m_axi_gmem3_AWCACHE;
    m_axi_gmem3_AWID <= AxiStream2Axi_U0_m_axi_gmem3_AWID;
    m_axi_gmem3_AWLEN <= AxiStream2Axi_U0_m_axi_gmem3_AWLEN;
    m_axi_gmem3_AWLOCK <= AxiStream2Axi_U0_m_axi_gmem3_AWLOCK;
    m_axi_gmem3_AWPROT <= AxiStream2Axi_U0_m_axi_gmem3_AWPROT;
    m_axi_gmem3_AWQOS <= AxiStream2Axi_U0_m_axi_gmem3_AWQOS;
    m_axi_gmem3_AWREGION <= AxiStream2Axi_U0_m_axi_gmem3_AWREGION;
    m_axi_gmem3_AWSIZE <= AxiStream2Axi_U0_m_axi_gmem3_AWSIZE;
    m_axi_gmem3_AWUSER <= AxiStream2Axi_U0_m_axi_gmem3_AWUSER;
    m_axi_gmem3_AWVALID <= AxiStream2Axi_U0_m_axi_gmem3_AWVALID;
    m_axi_gmem3_BREADY <= AxiStream2Axi_U0_m_axi_gmem3_BREADY;
    m_axi_gmem3_RREADY <= ap_const_logic_0;
    m_axi_gmem3_WDATA <= AxiStream2Axi_U0_m_axi_gmem3_WDATA;
    m_axi_gmem3_WID <= AxiStream2Axi_U0_m_axi_gmem3_WID;
    m_axi_gmem3_WLAST <= AxiStream2Axi_U0_m_axi_gmem3_WLAST;
    m_axi_gmem3_WSTRB <= AxiStream2Axi_U0_m_axi_gmem3_WSTRB;
    m_axi_gmem3_WUSER <= AxiStream2Axi_U0_m_axi_gmem3_WUSER;
    m_axi_gmem3_WVALID <= AxiStream2Axi_U0_m_axi_gmem3_WVALID;
    out_mat_470_read <= Mat2AxiStream_U0_out_mat_470_read;
    start_for_Mat2AxiStream_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Mat2Axi_Block_split2_proc_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
