{"Robert M. Williams": [["IBM perspectives on the electrical design automation industry (keynote address)", ["Robert M. Williams"], "https://doi.org/10.1145/318013.318014", "dac", 1986]], "Robert J. Smith II": [["Fundamentals of parallel logic simulation", ["Robert J. Smith II"], "https://doi.org/10.1145/318013.318016", "dac", 1986], ["Computer aided (CA) tools integration and related standards development (panel session)", ["Roger J. Pachter", "Robert J. Smith II", "Ronald Waxman", "J. Hines", "H. G. Adhead", "L. OConnell", "Moe Shahdad", "John P. Eurich"], "https://doi.org/10.1145/318013.318072", "dac", 1986]], "Kenneth F. Wong": [["Statistics on logic simulation", ["Kenneth F. Wong", "Mark A. Franklin", "Roger D. Chamberlain", "B. L. Shing"], "https://doi.org/10.1145/318013.318017", "dac", 1986]], "Mark A. Franklin": [["Statistics on logic simulation", ["Kenneth F. Wong", "Mark A. Franklin", "Roger D. Chamberlain", "B. L. Shing"], "https://doi.org/10.1145/318013.318017", "dac", 1986]], "Roger D. Chamberlain": [["Statistics on logic simulation", ["Kenneth F. Wong", "Mark A. Franklin", "Roger D. Chamberlain", "B. L. Shing"], "https://doi.org/10.1145/318013.318017", "dac", 1986]], "B. L. Shing": [["Statistics on logic simulation", ["Kenneth F. Wong", "Mark A. Franklin", "Roger D. Chamberlain", "B. L. Shing"], "https://doi.org/10.1145/318013.318017", "dac", 1986]], "Edward H. Frank": [["Exploiting parallelism in a switch-level simulation machine", ["Edward H. Frank"], "https://doi.org/10.1145/318013.318018", "dac", 1986]], "Randy H. Katz": [["A version server for computer-aided design data", ["Randy H. Katz", "M. Anwarrudin", "Ellis E. Chang"], "https://doi.org/10.1145/318013.318019", "dac", 1986]], "M. Anwarrudin": [["A version server for computer-aided design data", ["Randy H. Katz", "M. Anwarrudin", "Ellis E. Chang"], "https://doi.org/10.1145/318013.318019", "dac", 1986]], "Ellis E. Chang": [["A version server for computer-aided design data", ["Randy H. Katz", "M. Anwarrudin", "Ellis E. Chang"], "https://doi.org/10.1145/318013.318019", "dac", 1986]], "Dominique Rieu": [["Semantics of CAD objects for generalized databases", ["Dominique Rieu", "Gia Toan Nguyen"], "https://doi.org/10.1145/318013.318020", "dac", 1986]], "Gia Toan Nguyen": [["Semantics of CAD objects for generalized databases", ["Dominique Rieu", "Gia Toan Nguyen"], "https://doi.org/10.1145/318013.318020", "dac", 1986]], "Shlomo Weiss": [["DOSS: a storage system for design data", ["Shlomo Weiss", "Katie Rotzell", "Tom Rhyne", "Arny Goldfein"], "https://doi.org/10.1145/318013.318021", "dac", 1986]], "Katie Rotzell": [["DOSS: a storage system for design data", ["Shlomo Weiss", "Katie Rotzell", "Tom Rhyne", "Arny Goldfein"], "https://doi.org/10.1145/318013.318021", "dac", 1986]], "Tom Rhyne": [["DOSS: a storage system for design data", ["Shlomo Weiss", "Katie Rotzell", "Tom Rhyne", "Arny Goldfein"], "https://doi.org/10.1145/318013.318021", "dac", 1986], ["Automating the generation of interactive interfaces", ["Katherine Hammer", "Dan Radin", "Tom Rhyne", "John Hardin", "Tina Timmerman"], "https://doi.org/10.1145/318013.318037", "dac", 1986]], "Arny Goldfein": [["DOSS: a storage system for design data", ["Shlomo Weiss", "Katie Rotzell", "Tom Rhyne", "Arny Goldfein"], "https://doi.org/10.1145/318013.318021", "dac", 1986]], "David Knapp": [["A design utility manager: the ADAM planning engine", ["David Knapp", "Alice C. Parker"], "https://doi.org/10.1145/318013.318022", "dac", 1986]], "Alice C. Parker": [["A design utility manager: the ADAM planning engine", ["David Knapp", "Alice C. Parker"], "https://doi.org/10.1145/318013.318022", "dac", 1986], ["Sehwa: a program for synthesis of pipelines", ["Nohbyung Park", "Alice C. Parker"], "https://doi.org/10.1145/318013.318086", "dac", 1986], ["MAHA: a program for datapath synthesis", ["Alice C. Parker", "Jorge T. Pizarro", "Mitch J. Mlinar"], "https://doi.org/10.1145/318013.318087", "dac", 1986], ["PLEST: a program for area estimation of VLSI integrated circuits", ["Fadi J. Kurdahi", "Alice C. Parker"], "https://doi.org/10.1145/318013.318088", "dac", 1986]], "Michael L. Bushnell": [["VLSI CAD tool integration using the Ulysses environment", ["Michael L. Bushnell", "Stephen W. Director"], "https://doi.org/10.1145/318013.318023", "dac", 1986]], "Stephen W. Director": [["VLSI CAD tool integration using the Ulysses environment", ["Michael L. Bushnell", "Stephen W. Director"], "https://doi.org/10.1145/318013.318023", "dac", 1986], ["CINNAMON: coupled integration and nodal analysis of MOS networks", ["Luis M. Vidigal", "Sani R. Nassif", "Stephen W. Director"], "https://doi.org/10.1145/318013.318042", "dac", 1986]], "Forrest Brewer": [["An expert-system paradigm for design", ["Forrest Brewer", "Daniel Gajski"], "https://doi.org/10.1145/318013.318024", "dac", 1986]], "Daniel Gajski": [["An expert-system paradigm for design", ["Forrest Brewer", "Daniel Gajski"], "https://doi.org/10.1145/318013.318024", "dac", 1986], ["Flow graph representation", ["Alex Orailoglu", "Daniel Gajski"], "https://doi.org/10.1145/318013.318093", "dac", 1986]], "J. M. Hancock": [["Tutorial on parallel processing for design automation applications (tutorial session)", ["J. M. Hancock", "S. DasGupta"], "https://doi.org/10.1145/318013.318025", "dac", 1986]], "S. DasGupta": [["Tutorial on parallel processing for design automation applications (tutorial session)", ["J. M. Hancock", "S. DasGupta"], "https://doi.org/10.1145/318013.318025", "dac", 1986]], "Aart J. de Geus": [["Logic synthesis and optimization benchmarks for the 1986 Design Automation Conference", ["Aart J. de Geus"], "https://doi.org/10.1145/318013.318027", "dac", 1986], ["SOCRATES: a system for automatically synthesizing and optimizing combinational logic", ["David Gregory", "Karen A. Bartlett", "Aart J. de Geus", "Gary D. Hachtel"], "https://doi.org/10.1145/318013.318026", "dac", 1986]], "David Gregory": [["SOCRATES: a system for automatically synthesizing and optimizing combinational logic", ["David Gregory", "Karen A. Bartlett", "Aart J. de Geus", "Gary D. Hachtel"], "https://doi.org/10.1145/318013.318026", "dac", 1986]], "Karen A. Bartlett": [["SOCRATES: a system for automatically synthesizing and optimizing combinational logic", ["David Gregory", "Karen A. Bartlett", "Aart J. de Geus", "Gary D. Hachtel"], "https://doi.org/10.1145/318013.318026", "dac", 1986]], "Gary D. Hachtel": [["SOCRATES: a system for automatically synthesizing and optimizing combinational logic", ["David Gregory", "Karen A. Bartlett", "Aart J. de Geus", "Gary D. Hachtel"], "https://doi.org/10.1145/318013.318026", "dac", 1986]], "Tsutomu Sasao": [["MACDAS: multi-level AND-OR circuit synthesis using two-variable function generators", ["Tsutomu Sasao"], "https://doi.org/10.1145/318013.318028", "dac", 1986]], "William H. Joyner Jr.": [["Technology adaption in logic synthesis", ["William H. Joyner Jr.", "Louise Trevillyan", "Daniel Brand", "Theresa A. Nix", "Steven C. Gundersen"], "https://doi.org/10.1145/318013.318029", "dac", 1986]], "Louise Trevillyan": [["Technology adaption in logic synthesis", ["William H. Joyner Jr.", "Louise Trevillyan", "Daniel Brand", "Theresa A. Nix", "Steven C. Gundersen"], "https://doi.org/10.1145/318013.318029", "dac", 1986]], "Daniel Brand": [["Technology adaption in logic synthesis", ["William H. Joyner Jr.", "Louise Trevillyan", "Daniel Brand", "Theresa A. Nix", "Steven C. Gundersen"], "https://doi.org/10.1145/318013.318029", "dac", 1986]], "Theresa A. Nix": [["Technology adaption in logic synthesis", ["William H. Joyner Jr.", "Louise Trevillyan", "Daniel Brand", "Theresa A. Nix", "Steven C. Gundersen"], "https://doi.org/10.1145/318013.318029", "dac", 1986]], "Steven C. Gundersen": [["Technology adaption in logic synthesis", ["William H. Joyner Jr.", "Louise Trevillyan", "Daniel Brand", "Theresa A. Nix", "Steven C. Gundersen"], "https://doi.org/10.1145/318013.318029", "dac", 1986]], "D. F. Wong": [["A new algorithm for floorplan design", ["D. F. Wong", "C. L. Liu"], "https://doi.org/10.1145/318013.318030", "dac", 1986]], "C. L. Liu": [["A new algorithm for floorplan design", ["D. F. Wong", "C. L. Liu"], "https://doi.org/10.1145/318013.318030", "dac", 1986]], "Jayaram Bhasker": [["A linear algorithm to find a rectangular dual of a planar triangulated graph", ["Jayaram Bhasker", "Sartaj Sahni"], "https://doi.org/10.1145/318013.318031", "dac", 1986]], "Sartaj Sahni": [["A linear algorithm to find a rectangular dual of a planar triangulated graph", ["Jayaram Bhasker", "Sartaj Sahni"], "https://doi.org/10.1145/318013.318031", "dac", 1986], ["Simulated annealing and combinatorial optimization", ["Surendra Nahar", "Sartaj Sahni", "Eugene Shragowitz"], "https://doi.org/10.1145/318013.318059", "dac", 1986], ["A time and space efficient net extractor", ["Surendra Nahar", "Sartaj Sahni"], "https://doi.org/10.1145/318013.318080", "dac", 1986]], "Hyunchul Shin": [["Two-dimensional compaction by \"zone refining\"", ["Hyunchul Shin", "Alberto L. Sangiovanni-Vincentelli", "Carlo H. Sequin"], "https://doi.org/10.1145/318013.318032", "dac", 1986]], "Alberto L. Sangiovanni-Vincentelli": [["Two-dimensional compaction by \"zone refining\"", ["Hyunchul Shin", "Alberto L. Sangiovanni-Vincentelli", "Carlo H. Sequin"], "https://doi.org/10.1145/318013.318032", "dac", 1986], ["TimberWolf3.2: a new standard cell placement and global routing package", ["Carl Sechen", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318083", "dac", 1986], ["Chameleon: a new multi-layer channel router", ["Douglas Braun", "Jeffrey L. Burns", "Srinivas Devadas", "Hi-Keung Tony Ma", "Kartikeya Mayaram", "Fabio Romeo", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318092", "dac", 1986], ["Mixed-level fault coverage estimation", ["Hi-Keung Tony Ma", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318102", "dac", 1986], ["Floor planning systems (panel session)", ["Howard S. Rifkin", "William R. Heller", "Steve Law", "Misha Burich", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318125", "dac", 1986]], "Carlo H. Sequin": [["Two-dimensional compaction by \"zone refining\"", ["Hyunchul Shin", "Alberto L. Sangiovanni-Vincentelli", "Carlo H. Sequin"], "https://doi.org/10.1145/318013.318032", "dac", 1986], ["Plug-in timing models for an abstract timing verifier", ["David E. Wallace", "Carlo H. Sequin"], "https://doi.org/10.1145/318013.318140", "dac", 1986]], "Sching L. Lin": [["Minplex - a compactor that minimizes the bounding rectangle and individual rectangles in a layout", ["Sching L. Lin", "Jonathan Allen"], "https://doi.org/10.1145/318013.318033", "dac", 1986]], "Jonathan Allen": [["Minplex - a compactor that minimizes the bounding rectangle and individual rectangles in a layout", ["Sching L. Lin", "Jonathan Allen"], "https://doi.org/10.1145/318013.318033", "dac", 1986]], "Venkat V. Venkataraman": [["GEMS: an automatic layout tool for MIMOLA schematics", ["Venkat V. Venkataraman", "Craig D. Wilcox"], "https://doi.org/10.1145/318013.318034", "dac", 1986]], "Craig D. Wilcox": [["GEMS: an automatic layout tool for MIMOLA schematics", ["Venkat V. Venkataraman", "Craig D. Wilcox"], "https://doi.org/10.1145/318013.318034", "dac", 1986]], "Akira Sugimoto": [["An object-oriented visual simulator for microprogram development", ["Akira Sugimoto", "Shigeru Abe", "Masahiro Kuroda", "Yukio Kato"], "https://doi.org/10.1145/318013.318035", "dac", 1986]], "Shigeru Abe": [["An object-oriented visual simulator for microprogram development", ["Akira Sugimoto", "Shigeru Abe", "Masahiro Kuroda", "Yukio Kato"], "https://doi.org/10.1145/318013.318035", "dac", 1986]], "Masahiro Kuroda": [["An object-oriented visual simulator for microprogram development", ["Akira Sugimoto", "Shigeru Abe", "Masahiro Kuroda", "Yukio Kato"], "https://doi.org/10.1145/318013.318035", "dac", 1986]], "Yukio Kato": [["An object-oriented visual simulator for microprogram development", ["Akira Sugimoto", "Shigeru Abe", "Masahiro Kuroda", "Yukio Kato"], "https://doi.org/10.1145/318013.318035", "dac", 1986]], "Alberto Di Janni": [["A monitor for complex CAD systems", ["Alberto Di Janni"], "https://doi.org/10.1145/318013.318036", "dac", 1986]], "Katherine Hammer": [["Automating the generation of interactive interfaces", ["Katherine Hammer", "Dan Radin", "Tom Rhyne", "John Hardin", "Tina Timmerman"], "https://doi.org/10.1145/318013.318037", "dac", 1986]], "Dan Radin": [["Automating the generation of interactive interfaces", ["Katherine Hammer", "Dan Radin", "Tom Rhyne", "John Hardin", "Tina Timmerman"], "https://doi.org/10.1145/318013.318037", "dac", 1986]], "John Hardin": [["Automating the generation of interactive interfaces", ["Katherine Hammer", "Dan Radin", "Tom Rhyne", "John Hardin", "Tina Timmerman"], "https://doi.org/10.1145/318013.318037", "dac", 1986]], "Tina Timmerman": [["Automating the generation of interactive interfaces", ["Katherine Hammer", "Dan Radin", "Tom Rhyne", "John Hardin", "Tina Timmerman"], "https://doi.org/10.1145/318013.318037", "dac", 1986]], "Dan Adler": [["SIMMOS: a multiple-delay switch-level simulator", ["Dan Adler"], "https://doi.org/10.1145/318013.318038", "dac", 1986]], "Zeev Barzilai": [["SLS - a fast switch level simulator for verification and fault coverage analysis", ["Zeev Barzilai", "Daniel K. Beece", "Leendert M. Huisman", "Vijay S. Iyengar", "Gabriel M. Silberman"], "https://doi.org/10.1145/318013.318039", "dac", 1986]], "Daniel K. Beece": [["SLS - a fast switch level simulator for verification and fault coverage analysis", ["Zeev Barzilai", "Daniel K. Beece", "Leendert M. Huisman", "Vijay S. Iyengar", "Gabriel M. Silberman"], "https://doi.org/10.1145/318013.318039", "dac", 1986]], "Leendert M. Huisman": [["SLS - a fast switch level simulator for verification and fault coverage analysis", ["Zeev Barzilai", "Daniel K. Beece", "Leendert M. Huisman", "Vijay S. Iyengar", "Gabriel M. Silberman"], "https://doi.org/10.1145/318013.318039", "dac", 1986]], "Vijay S. Iyengar": [["SLS - a fast switch level simulator for verification and fault coverage analysis", ["Zeev Barzilai", "Daniel K. Beece", "Leendert M. Huisman", "Vijay S. Iyengar", "Gabriel M. Silberman"], "https://doi.org/10.1145/318013.318039", "dac", 1986]], "Gabriel M. Silberman": [["SLS - a fast switch level simulator for verification and fault coverage analysis", ["Zeev Barzilai", "Daniel K. Beece", "Leendert M. Huisman", "Vijay S. Iyengar", "Gabriel M. Silberman"], "https://doi.org/10.1145/318013.318039", "dac", 1986]], "William S. Beckett": [["MOS circuit models in Network C", ["William S. Beckett"], "https://doi.org/10.1145/318013.318041", "dac", 1986]], "Luis M. Vidigal": [["CINNAMON: coupled integration and nodal analysis of MOS networks", ["Luis M. Vidigal", "Sani R. Nassif", "Stephen W. Director"], "https://doi.org/10.1145/318013.318042", "dac", 1986]], "Sani R. Nassif": [["CINNAMON: coupled integration and nodal analysis of MOS networks", ["Luis M. Vidigal", "Sani R. Nassif", "Stephen W. Director"], "https://doi.org/10.1145/318013.318042", "dac", 1986]], "Peter Odryna": [["A workstation-mixed model circuit simulator", ["Peter Odryna", "Kevin Nazareth", "Carl Christensen"], "https://doi.org/10.1145/318013.318043", "dac", 1986]], "Kevin Nazareth": [["A workstation-mixed model circuit simulator", ["Peter Odryna", "Kevin Nazareth", "Carl Christensen"], "https://doi.org/10.1145/318013.318043", "dac", 1986]], "Carl Christensen": [["A workstation-mixed model circuit simulator", ["Peter Odryna", "Kevin Nazareth", "Carl Christensen"], "https://doi.org/10.1145/318013.318043", "dac", 1986]], "Yue-Sun Kuo": [["Generating essential primes for a Boolean function with multiple-valued inputs", ["Yue-Sun Kuo", "W. K. Chou"], "https://doi.org/10.1145/318013.318044", "dac", 1986]], "W. K. Chou": [["Generating essential primes for a Boolean function with multiple-valued inputs", ["Yue-Sun Kuo", "W. K. Chou"], "https://doi.org/10.1145/318013.318044", "dac", 1986]], "Kenneth J. Supowit": [["A new method for verifying sequential circuits", ["Kenneth J. Supowit", "Steven J. Friedman"], "https://doi.org/10.1145/318013.318045", "dac", 1986]], "Steven J. Friedman": [["A new method for verifying sequential circuits", ["Kenneth J. Supowit", "Steven J. Friedman"], "https://doi.org/10.1145/318013.318045", "dac", 1986]], "Gotaro Odawara": [["A logic verifier based on Boolean comparison", ["Gotaro Odawara", "Masahiro Tomita", "Osamu Okuzawa", "Tomomichi Ohta", "Zhen-quan Zhuang"], "https://doi.org/10.1145/318013.318046", "dac", 1986]], "Masahiro Tomita": [["A logic verifier based on Boolean comparison", ["Gotaro Odawara", "Masahiro Tomita", "Osamu Okuzawa", "Tomomichi Ohta", "Zhen-quan Zhuang"], "https://doi.org/10.1145/318013.318046", "dac", 1986]], "Osamu Okuzawa": [["A logic verifier based on Boolean comparison", ["Gotaro Odawara", "Masahiro Tomita", "Osamu Okuzawa", "Tomomichi Ohta", "Zhen-quan Zhuang"], "https://doi.org/10.1145/318013.318046", "dac", 1986]], "Tomomichi Ohta": [["A logic verifier based on Boolean comparison", ["Gotaro Odawara", "Masahiro Tomita", "Osamu Okuzawa", "Tomomichi Ohta", "Zhen-quan Zhuang"], "https://doi.org/10.1145/318013.318046", "dac", 1986]], "Zhen-quan Zhuang": [["A logic verifier based on Boolean comparison", ["Gotaro Odawara", "Masahiro Tomita", "Osamu Okuzawa", "Tomomichi Ohta", "Zhen-quan Zhuang"], "https://doi.org/10.1145/318013.318046", "dac", 1986]], "S. Bapat": [["Reasoning about digital systems using temporal logic", ["S. Bapat", "G. Venkatesh"], "https://doi.org/10.1145/318013.318047", "dac", 1986]], "G. Venkatesh": [["Reasoning about digital systems using temporal logic", ["S. Bapat", "G. Venkatesh"], "https://doi.org/10.1145/318013.318047", "dac", 1986]], "Manfred Glesner": [["SCAT - a new statistical timing verifier in a silicon compiler system", ["Manfred Glesner", "Johannes Schuck", "R. B. Steck"], "https://doi.org/10.1145/318013.318048", "dac", 1986]], "Johannes Schuck": [["SCAT - a new statistical timing verifier in a silicon compiler system", ["Manfred Glesner", "Johannes Schuck", "R. B. Steck"], "https://doi.org/10.1145/318013.318048", "dac", 1986]], "R. B. Steck": [["SCAT - a new statistical timing verifier in a silicon compiler system", ["Manfred Glesner", "Johannes Schuck", "R. B. Steck"], "https://doi.org/10.1145/318013.318048", "dac", 1986]], "Seung Ho Hwang": [["An accuration delay modeling technique for switch-level timing verification", ["Seung Ho Hwang", "Young Hwan Kim", "A. Richard Newton"], "https://doi.org/10.1145/318013.318049", "dac", 1986]], "Young Hwan Kim": [["An accuration delay modeling technique for switch-level timing verification", ["Seung Ho Hwang", "Young Hwan Kim", "A. Richard Newton"], "https://doi.org/10.1145/318013.318049", "dac", 1986]], "A. Richard Newton": [["An accuration delay modeling technique for switch-level timing verification", ["Seung Ho Hwang", "Young Hwan Kim", "A. Richard Newton"], "https://doi.org/10.1145/318013.318049", "dac", 1986], ["An empirical analysis of the performance of a multiprocessor-based circuit simulator", ["George K. Jacob", "A. Richard Newton", "Donald O. Pederson"], "https://doi.org/10.1145/318013.318108", "dac", 1986], ["GENIE: a generalized array optimizer for VLSI synthesis", ["Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1145/318013.318127", "dac", 1986]], "Andrzej J. Strojwas": [["Yield of VLSI circuits: myths vs. reality (panel)", ["Andrzej J. Strojwas", "Clark Beck", "Dennis Buss", "Tulin Erdim Mangir", "Charles H. Stapper"], "https://doi.org/10.1145/318013.318050", "dac", 1986]], "Clark Beck": [["Yield of VLSI circuits: myths vs. reality (panel)", ["Andrzej J. Strojwas", "Clark Beck", "Dennis Buss", "Tulin Erdim Mangir", "Charles H. Stapper"], "https://doi.org/10.1145/318013.318050", "dac", 1986]], "Dennis Buss": [["Yield of VLSI circuits: myths vs. reality (panel)", ["Andrzej J. Strojwas", "Clark Beck", "Dennis Buss", "Tulin Erdim Mangir", "Charles H. Stapper"], "https://doi.org/10.1145/318013.318050", "dac", 1986]], "Tulin Erdim Mangir": [["Yield of VLSI circuits: myths vs. reality (panel)", ["Andrzej J. Strojwas", "Clark Beck", "Dennis Buss", "Tulin Erdim Mangir", "Charles H. Stapper"], "https://doi.org/10.1145/318013.318050", "dac", 1986]], "Charles H. Stapper": [["Yield of VLSI circuits: myths vs. reality (panel)", ["Andrzej J. Strojwas", "Clark Beck", "Dennis Buss", "Tulin Erdim Mangir", "Charles H. Stapper"], "https://doi.org/10.1145/318013.318050", "dac", 1986]], "Weiwei Mao": [["Robust test generation algorithm for stuck-open fault in CMOS circuits", ["Weiwei Mao", "Xieting Ling"], "https://doi.org/10.1145/318013.318051", "dac", 1986]], "Xieting Ling": [["Robust test generation algorithm for stuck-open fault in CMOS circuits", ["Weiwei Mao", "Xieting Ling"], "https://doi.org/10.1145/318013.318051", "dac", 1986]], "Hsi-Ching Shih": [["Transistor-level test generation for physical failures in CMOS circuits", ["Hsi-Ching Shih", "Jacob A. Abraham"], "https://doi.org/10.1145/318013.318052", "dac", 1986]], "Jacob A. Abraham": [["Transistor-level test generation for physical failures in CMOS circuits", ["Hsi-Ching Shih", "Jacob A. Abraham"], "https://doi.org/10.1145/318013.318052", "dac", 1986]], "Ralph Marlett": [["An effective test generation system for sequential circuits", ["Ralph Marlett"], "https://doi.org/10.1145/318013.318053", "dac", 1986]], "Daniel S. Barclay": [["A heuristic chip-level test generation algorithm", ["Daniel S. Barclay", "James R. Armstrong"], "https://doi.org/10.1145/318013.318054", "dac", 1986]], "James R. Armstrong": [["A heuristic chip-level test generation algorithm", ["Daniel S. Barclay", "James R. Armstrong"], "https://doi.org/10.1145/318013.318054", "dac", 1986]], "Pierre G. Paulin": [["HAL: a multi-paradigm approach to automatic data path synthesis", ["Pierre G. Paulin", "John P. Knight", "Emil F. Girczyc"], "https://doi.org/10.1145/318013.318055", "dac", 1986]], "John P. Knight": [["HAL: a multi-paradigm approach to automatic data path synthesis", ["Pierre G. Paulin", "John P. Knight", "Emil F. Girczyc"], "https://doi.org/10.1145/318013.318055", "dac", 1986]], "Emil F. Girczyc": [["HAL: a multi-paradigm approach to automatic data path synthesis", ["Pierre G. Paulin", "John P. Knight", "Emil F. Girczyc"], "https://doi.org/10.1145/318013.318055", "dac", 1986]], "Peter Marwedel": [["A new synthesis for the MIMOLA software system", ["Peter Marwedel"], "https://doi.org/10.1145/318013.318056", "dac", 1986]], "Zebo Peng": [["Synthesis of VLSI systems with the CAMAD design aid", ["Zebo Peng"], "https://doi.org/10.1145/318013.318057", "dac", 1986]], "R. Bruck": [["Synthesis of concurrent modular controllers from algorithmic descriptions", ["R. Bruck", "Bernd Kleinjohann", "Thomas Kathofer", "Franz J. Rammig"], "https://doi.org/10.1145/318013.318058", "dac", 1986]], "Bernd Kleinjohann": [["Synthesis of concurrent modular controllers from algorithmic descriptions", ["R. Bruck", "Bernd Kleinjohann", "Thomas Kathofer", "Franz J. Rammig"], "https://doi.org/10.1145/318013.318058", "dac", 1986]], "Thomas Kathofer": [["Synthesis of concurrent modular controllers from algorithmic descriptions", ["R. Bruck", "Bernd Kleinjohann", "Thomas Kathofer", "Franz J. Rammig"], "https://doi.org/10.1145/318013.318058", "dac", 1986]], "Franz J. Rammig": [["Synthesis of concurrent modular controllers from algorithmic descriptions", ["R. Bruck", "Bernd Kleinjohann", "Thomas Kathofer", "Franz J. Rammig"], "https://doi.org/10.1145/318013.318058", "dac", 1986]], "Surendra Nahar": [["Simulated annealing and combinatorial optimization", ["Surendra Nahar", "Sartaj Sahni", "Eugene Shragowitz"], "https://doi.org/10.1145/318013.318059", "dac", 1986], ["A time and space efficient net extractor", ["Surendra Nahar", "Sartaj Sahni"], "https://doi.org/10.1145/318013.318080", "dac", 1986]], "Eugene Shragowitz": [["Simulated annealing and combinatorial optimization", ["Surendra Nahar", "Sartaj Sahni", "Eugene Shragowitz"], "https://doi.org/10.1145/318013.318059", "dac", 1986], ["Automated layout synthesis in the YASC silicon compiler", ["David E. Krekelberg", "Eugene Shragowitz", "Gerald E. Sobelman", "Li-Shin Lin"], "https://doi.org/10.1145/318013.318085", "dac", 1986]], "Antoni A. Szepieniec": [["Integrated placement/routing in sliced layouts", ["Antoni A. Szepieniec"], "https://doi.org/10.1145/318013.318060", "dac", 1986]], "Knut M. Just": [["On the relative placement and the transportation problem for standard-cell layout", ["Knut M. Just", "Jurgen M. Kleinhans", "Frank M. Johannes"], "https://doi.org/10.1145/318013.318061", "dac", 1986]], "Jurgen M. Kleinhans": [["On the relative placement and the transportation problem for standard-cell layout", ["Knut M. Just", "Jurgen M. Kleinhans", "Frank M. Johannes"], "https://doi.org/10.1145/318013.318061", "dac", 1986]], "Frank M. Johannes": [["On the relative placement and the transportation problem for standard-cell layout", ["Knut M. Just", "Jurgen M. Kleinhans", "Frank M. Johannes"], "https://doi.org/10.1145/318013.318061", "dac", 1986]], "Mark R. Hartoog": [["Analysis of placement procedures for VLSI standard cell layout", ["Mark R. Hartoog"], "https://doi.org/10.1145/318013.318062", "dac", 1986]], "Moe Shahdad": [["An overview of VHDL language and technology", ["Moe Shahdad"], "https://doi.org/10.1145/318013.318063", "dac", 1986], ["Computer aided (CA) tools integration and related standards development (panel session)", ["Roger J. Pachter", "Robert J. Smith II", "Ronald Waxman", "J. Hines", "H. G. Adhead", "L. OConnell", "Moe Shahdad", "John P. Eurich"], "https://doi.org/10.1145/318013.318072", "dac", 1986]], "John P. Eurich": [["A tutorial introduction to the electronic design interchange format (tutorial session)", ["John P. Eurich"], "https://doi.org/10.1145/318013.318064", "dac", 1986], ["Computer aided (CA) tools integration and related standards development (panel session)", ["Roger J. Pachter", "Robert J. Smith II", "Ronald Waxman", "J. Hines", "H. G. Adhead", "L. OConnell", "Moe Shahdad", "John P. Eurich"], "https://doi.org/10.1145/318013.318072", "dac", 1986]], "Wilfried Daehn": [["A unified treatment of PLA faults by Boolean differences", ["Wilfried Daehn"], "https://doi.org/10.1145/318013.318065", "dac", 1986]], "Michiel M. Ligthart": [["Design-for-testability of PLA's using statistical cooling", ["Michiel M. Ligthart", "Emile H. L. Aarts", "Frans P. M. Beenker"], "https://doi.org/10.1145/318013.318066", "dac", 1986]], "Emile H. L. Aarts": [["Design-for-testability of PLA's using statistical cooling", ["Michiel M. Ligthart", "Emile H. L. Aarts", "Frans P. M. Beenker"], "https://doi.org/10.1145/318013.318066", "dac", 1986]], "Frans P. M. Beenker": [["Design-for-testability of PLA's using statistical cooling", ["Michiel M. Ligthart", "Emile H. L. Aarts", "Frans P. M. Beenker"], "https://doi.org/10.1145/318013.318066", "dac", 1986]], "M. Ladjadj": [["Use of the subscripted DALG in submodule testing with applications in cellular arrays", ["M. Ladjadj", "J. F. McDonald", "D.-H. Ho", "W. Murray"], "https://doi.org/10.1145/318013.318068", "dac", 1986]], "J. F. McDonald": [["Use of the subscripted DALG in submodule testing with applications in cellular arrays", ["M. Ladjadj", "J. F. McDonald", "D.-H. Ho", "W. Murray"], "https://doi.org/10.1145/318013.318068", "dac", 1986]], "D.-H. Ho": [["Use of the subscripted DALG in submodule testing with applications in cellular arrays", ["M. Ladjadj", "J. F. McDonald", "D.-H. Ho", "W. Murray"], "https://doi.org/10.1145/318013.318068", "dac", 1986]], "W. Murray": [["Use of the subscripted DALG in submodule testing with applications in cellular arrays", ["M. Ladjadj", "J. F. McDonald", "D.-H. Ho", "W. Murray"], "https://doi.org/10.1145/318013.318068", "dac", 1986]], "Yasuhiro Ohno": [["Principles of design automatioon system for very large scale computer design", ["Yasuhiro Ohno", "Masayuki Miyoshi", "Norio Yamada", "Toshihiko Odaka", "Tokinori Kozawa", "Kooichiro Ishihara"], "https://doi.org/10.1145/318013.318069", "dac", 1986]], "Masayuki Miyoshi": [["Principles of design automatioon system for very large scale computer design", ["Yasuhiro Ohno", "Masayuki Miyoshi", "Norio Yamada", "Toshihiko Odaka", "Tokinori Kozawa", "Kooichiro Ishihara"], "https://doi.org/10.1145/318013.318069", "dac", 1986], ["An extensive logic simulation method of very large scale computer design", ["Masayuki Miyoshi", "Yoshio Ooshima", "Atsushi Sugiyama", "Nobuhiko Onizuka", "Nobutaka Amano"], "https://doi.org/10.1145/318013.318070", "dac", 1986]], "Norio Yamada": [["Principles of design automatioon system for very large scale computer design", ["Yasuhiro Ohno", "Masayuki Miyoshi", "Norio Yamada", "Toshihiko Odaka", "Tokinori Kozawa", "Kooichiro Ishihara"], "https://doi.org/10.1145/318013.318069", "dac", 1986]], "Toshihiko Odaka": [["Principles of design automatioon system for very large scale computer design", ["Yasuhiro Ohno", "Masayuki Miyoshi", "Norio Yamada", "Toshihiko Odaka", "Tokinori Kozawa", "Kooichiro Ishihara"], "https://doi.org/10.1145/318013.318069", "dac", 1986]], "Tokinori Kozawa": [["Principles of design automatioon system for very large scale computer design", ["Yasuhiro Ohno", "Masayuki Miyoshi", "Norio Yamada", "Toshihiko Odaka", "Tokinori Kozawa", "Kooichiro Ishihara"], "https://doi.org/10.1145/318013.318069", "dac", 1986], ["Efficient placement algorithms optimizing delay for high-speed ECL masterslice LSIs", ["Yasushi Ogawa", "Tatsuki Ishii", "Yoichi Shiraishi", "Hidekazu Terai", "Tokinori Kozawa", "Kyoji Yuyama", "Kyoji Chiba"], "https://doi.org/10.1145/318013.318079", "dac", 1986]], "Kooichiro Ishihara": [["Principles of design automatioon system for very large scale computer design", ["Yasuhiro Ohno", "Masayuki Miyoshi", "Norio Yamada", "Toshihiko Odaka", "Tokinori Kozawa", "Kooichiro Ishihara"], "https://doi.org/10.1145/318013.318069", "dac", 1986]], "Yoshio Ooshima": [["An extensive logic simulation method of very large scale computer design", ["Masayuki Miyoshi", "Yoshio Ooshima", "Atsushi Sugiyama", "Nobuhiko Onizuka", "Nobutaka Amano"], "https://doi.org/10.1145/318013.318070", "dac", 1986]], "Atsushi Sugiyama": [["An extensive logic simulation method of very large scale computer design", ["Masayuki Miyoshi", "Yoshio Ooshima", "Atsushi Sugiyama", "Nobuhiko Onizuka", "Nobutaka Amano"], "https://doi.org/10.1145/318013.318070", "dac", 1986]], "Nobuhiko Onizuka": [["An extensive logic simulation method of very large scale computer design", ["Masayuki Miyoshi", "Yoshio Ooshima", "Atsushi Sugiyama", "Nobuhiko Onizuka", "Nobutaka Amano"], "https://doi.org/10.1145/318013.318070", "dac", 1986]], "Nobutaka Amano": [["An extensive logic simulation method of very large scale computer design", ["Masayuki Miyoshi", "Yoshio Ooshima", "Atsushi Sugiyama", "Nobuhiko Onizuka", "Nobutaka Amano"], "https://doi.org/10.1145/318013.318070", "dac", 1986]], "Yooji Tsuchiya": [["Establishment of higher level logic design for very large scale computer", ["Yooji Tsuchiya", "Masato Morita", "Yukio Ikariya", "Eiichi Tsurumi", "Teruo Mori", "Tamoatsu Yanagita"], "https://doi.org/10.1145/318013.318071", "dac", 1986]], "Masato Morita": [["Establishment of higher level logic design for very large scale computer", ["Yooji Tsuchiya", "Masato Morita", "Yukio Ikariya", "Eiichi Tsurumi", "Teruo Mori", "Tamoatsu Yanagita"], "https://doi.org/10.1145/318013.318071", "dac", 1986]], "Yukio Ikariya": [["Establishment of higher level logic design for very large scale computer", ["Yooji Tsuchiya", "Masato Morita", "Yukio Ikariya", "Eiichi Tsurumi", "Teruo Mori", "Tamoatsu Yanagita"], "https://doi.org/10.1145/318013.318071", "dac", 1986]], "Eiichi Tsurumi": [["Establishment of higher level logic design for very large scale computer", ["Yooji Tsuchiya", "Masato Morita", "Yukio Ikariya", "Eiichi Tsurumi", "Teruo Mori", "Tamoatsu Yanagita"], "https://doi.org/10.1145/318013.318071", "dac", 1986]], "Teruo Mori": [["Establishment of higher level logic design for very large scale computer", ["Yooji Tsuchiya", "Masato Morita", "Yukio Ikariya", "Eiichi Tsurumi", "Teruo Mori", "Tamoatsu Yanagita"], "https://doi.org/10.1145/318013.318071", "dac", 1986]], "Tamoatsu Yanagita": [["Establishment of higher level logic design for very large scale computer", ["Yooji Tsuchiya", "Masato Morita", "Yukio Ikariya", "Eiichi Tsurumi", "Teruo Mori", "Tamoatsu Yanagita"], "https://doi.org/10.1145/318013.318071", "dac", 1986]], "Roger J. Pachter": [["Computer aided (CA) tools integration and related standards development (panel session)", ["Roger J. Pachter", "Robert J. Smith II", "Ronald Waxman", "J. Hines", "H. G. Adhead", "L. OConnell", "Moe Shahdad", "John P. Eurich"], "https://doi.org/10.1145/318013.318072", "dac", 1986]], "Ronald Waxman": [["Computer aided (CA) tools integration and related standards development (panel session)", ["Roger J. Pachter", "Robert J. Smith II", "Ronald Waxman", "J. Hines", "H. G. Adhead", "L. OConnell", "Moe Shahdad", "John P. Eurich"], "https://doi.org/10.1145/318013.318072", "dac", 1986]], "J. Hines": [["Computer aided (CA) tools integration and related standards development (panel session)", ["Roger J. Pachter", "Robert J. Smith II", "Ronald Waxman", "J. Hines", "H. G. Adhead", "L. OConnell", "Moe Shahdad", "John P. Eurich"], "https://doi.org/10.1145/318013.318072", "dac", 1986]], "H. G. Adhead": [["Computer aided (CA) tools integration and related standards development (panel session)", ["Roger J. Pachter", "Robert J. Smith II", "Ronald Waxman", "J. Hines", "H. G. Adhead", "L. OConnell", "Moe Shahdad", "John P. Eurich"], "https://doi.org/10.1145/318013.318072", "dac", 1986]], "L. OConnell": [["Computer aided (CA) tools integration and related standards development (panel session)", ["Roger J. Pachter", "Robert J. Smith II", "Ronald Waxman", "J. Hines", "H. G. Adhead", "L. OConnell", "Moe Shahdad", "John P. Eurich"], "https://doi.org/10.1145/318013.318072", "dac", 1986]], "David R. Tryon": [["Self-testing with correlated faults", ["David R. Tryon"], "https://doi.org/10.1145/318013.318073", "dac", 1986]], "Gerd Kruger": [["Automatic generation of self-test programs - a new feature of the MIMOLA design system", ["Gerd Kruger"], "https://doi.org/10.1145/318013.318074", "dac", 1986]], "Sy-Yen Kuo": [["Efficient spare allocation in reconfigurable arrays", ["Sy-Yen Kuo", "W. Kent Fuchs"], "https://doi.org/10.1145/318013.318075", "dac", 1986]], "W. Kent Fuchs": [["Efficient spare allocation in reconfigurable arrays", ["Sy-Yen Kuo", "W. Kent Fuchs"], "https://doi.org/10.1145/318013.318075", "dac", 1986]], "T. Shinsha": [["Incremental logic synthesis through gate logic structure identification", ["T. Shinsha", "T. Kubo", "Y. Sakataya", "J. Koshishita", "Koichiro Ishihara"], "https://doi.org/10.1145/318013.318076", "dac", 1986]], "T. Kubo": [["Incremental logic synthesis through gate logic structure identification", ["T. Shinsha", "T. Kubo", "Y. Sakataya", "J. Koshishita", "Koichiro Ishihara"], "https://doi.org/10.1145/318013.318076", "dac", 1986]], "Y. Sakataya": [["Incremental logic synthesis through gate logic structure identification", ["T. Shinsha", "T. Kubo", "Y. Sakataya", "J. Koshishita", "Koichiro Ishihara"], "https://doi.org/10.1145/318013.318076", "dac", 1986]], "J. Koshishita": [["Incremental logic synthesis through gate logic structure identification", ["T. Shinsha", "T. Kubo", "Y. Sakataya", "J. Koshishita", "Koichiro Ishihara"], "https://doi.org/10.1145/318013.318076", "dac", 1986]], "Koichiro Ishihara": [["Incremental logic synthesis through gate logic structure identification", ["T. Shinsha", "T. Kubo", "Y. Sakataya", "J. Koshishita", "Koichiro Ishihara"], "https://doi.org/10.1145/318013.318076", "dac", 1986]], "Reiji Toyoshima": [["An effective delay analysis system for a large scale computer design", ["Reiji Toyoshima", "Yoshimitsu Takiguchi", "Kazumi Matsumoto", "Hidetomo Hongou", "Mashiro Hashimoto", "Ryotaro Kamikawai", "Katsuhiko Takizawa"], "https://doi.org/10.1145/318013.318077", "dac", 1986]], "Yoshimitsu Takiguchi": [["An effective delay analysis system for a large scale computer design", ["Reiji Toyoshima", "Yoshimitsu Takiguchi", "Kazumi Matsumoto", "Hidetomo Hongou", "Mashiro Hashimoto", "Ryotaro Kamikawai", "Katsuhiko Takizawa"], "https://doi.org/10.1145/318013.318077", "dac", 1986]], "Kazumi Matsumoto": [["An effective delay analysis system for a large scale computer design", ["Reiji Toyoshima", "Yoshimitsu Takiguchi", "Kazumi Matsumoto", "Hidetomo Hongou", "Mashiro Hashimoto", "Ryotaro Kamikawai", "Katsuhiko Takizawa"], "https://doi.org/10.1145/318013.318077", "dac", 1986]], "Hidetomo Hongou": [["An effective delay analysis system for a large scale computer design", ["Reiji Toyoshima", "Yoshimitsu Takiguchi", "Kazumi Matsumoto", "Hidetomo Hongou", "Mashiro Hashimoto", "Ryotaro Kamikawai", "Katsuhiko Takizawa"], "https://doi.org/10.1145/318013.318077", "dac", 1986]], "Mashiro Hashimoto": [["An effective delay analysis system for a large scale computer design", ["Reiji Toyoshima", "Yoshimitsu Takiguchi", "Kazumi Matsumoto", "Hidetomo Hongou", "Mashiro Hashimoto", "Ryotaro Kamikawai", "Katsuhiko Takizawa"], "https://doi.org/10.1145/318013.318077", "dac", 1986]], "Ryotaro Kamikawai": [["An effective delay analysis system for a large scale computer design", ["Reiji Toyoshima", "Yoshimitsu Takiguchi", "Kazumi Matsumoto", "Hidetomo Hongou", "Mashiro Hashimoto", "Ryotaro Kamikawai", "Katsuhiko Takizawa"], "https://doi.org/10.1145/318013.318077", "dac", 1986]], "Katsuhiko Takizawa": [["An effective delay analysis system for a large scale computer design", ["Reiji Toyoshima", "Yoshimitsu Takiguchi", "Kazumi Matsumoto", "Hidetomo Hongou", "Mashiro Hashimoto", "Ryotaro Kamikawai", "Katsuhiko Takizawa"], "https://doi.org/10.1145/318013.318077", "dac", 1986]], "Yasushi Ogawa": [["Efficient placement algorithms optimizing delay for high-speed ECL masterslice LSIs", ["Yasushi Ogawa", "Tatsuki Ishii", "Yoichi Shiraishi", "Hidekazu Terai", "Tokinori Kozawa", "Kyoji Yuyama", "Kyoji Chiba"], "https://doi.org/10.1145/318013.318079", "dac", 1986]], "Tatsuki Ishii": [["Efficient placement algorithms optimizing delay for high-speed ECL masterslice LSIs", ["Yasushi Ogawa", "Tatsuki Ishii", "Yoichi Shiraishi", "Hidekazu Terai", "Tokinori Kozawa", "Kyoji Yuyama", "Kyoji Chiba"], "https://doi.org/10.1145/318013.318079", "dac", 1986]], "Yoichi Shiraishi": [["Efficient placement algorithms optimizing delay for high-speed ECL masterslice LSIs", ["Yasushi Ogawa", "Tatsuki Ishii", "Yoichi Shiraishi", "Hidekazu Terai", "Tokinori Kozawa", "Kyoji Yuyama", "Kyoji Chiba"], "https://doi.org/10.1145/318013.318079", "dac", 1986]], "Hidekazu Terai": [["Efficient placement algorithms optimizing delay for high-speed ECL masterslice LSIs", ["Yasushi Ogawa", "Tatsuki Ishii", "Yoichi Shiraishi", "Hidekazu Terai", "Tokinori Kozawa", "Kyoji Yuyama", "Kyoji Chiba"], "https://doi.org/10.1145/318013.318079", "dac", 1986]], "Kyoji Yuyama": [["Efficient placement algorithms optimizing delay for high-speed ECL masterslice LSIs", ["Yasushi Ogawa", "Tatsuki Ishii", "Yoichi Shiraishi", "Hidekazu Terai", "Tokinori Kozawa", "Kyoji Yuyama", "Kyoji Chiba"], "https://doi.org/10.1145/318013.318079", "dac", 1986]], "Kyoji Chiba": [["Efficient placement algorithms optimizing delay for high-speed ECL masterslice LSIs", ["Yasushi Ogawa", "Tatsuki Ishii", "Yoichi Shiraishi", "Hidekazu Terai", "Tokinori Kozawa", "Kyoji Yuyama", "Kyoji Chiba"], "https://doi.org/10.1145/318013.318079", "dac", 1986]], "R. D. Freeman": [["Automated extraction of SPICE circuit models from symbolic gate matrix layout with pruning", ["R. D. Freeman", "S. M. Kang", "C. G. Lin-Hendel", "M. L. Newby"], "https://doi.org/10.1145/318013.318081", "dac", 1986]], "S. M. Kang": [["Automated extraction of SPICE circuit models from symbolic gate matrix layout with pruning", ["R. D. Freeman", "S. M. Kang", "C. G. Lin-Hendel", "M. L. Newby"], "https://doi.org/10.1145/318013.318081", "dac", 1986]], "C. G. Lin-Hendel": [["Automated extraction of SPICE circuit models from symbolic gate matrix layout with pruning", ["R. D. Freeman", "S. M. Kang", "C. G. Lin-Hendel", "M. L. Newby"], "https://doi.org/10.1145/318013.318081", "dac", 1986]], "M. L. Newby": [["Automated extraction of SPICE circuit models from symbolic gate matrix layout with pruning", ["R. D. Freeman", "S. M. Kang", "C. G. Lin-Hendel", "M. L. Newby"], "https://doi.org/10.1145/318013.318081", "dac", 1986]], "Ahsan Bootehsaz": [["A technology independent approach to hierarchical IC layout extraction", ["Ahsan Bootehsaz", "Robert A. Cottrel"], "https://doi.org/10.1145/318013.318082", "dac", 1986]], "Robert A. Cottrel": [["A technology independent approach to hierarchical IC layout extraction", ["Ahsan Bootehsaz", "Robert A. Cottrel"], "https://doi.org/10.1145/318013.318082", "dac", 1986]], "Carl Sechen": [["TimberWolf3.2: a new standard cell placement and global routing package", ["Carl Sechen", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318083", "dac", 1986]], "Peter S. Hauge": [["Vanguard: a chip physical design system", ["Peter S. Hauge", "Ellen J. Yoffa"], "https://doi.org/10.1145/318013.318084", "dac", 1986]], "Ellen J. Yoffa": [["Vanguard: a chip physical design system", ["Peter S. Hauge", "Ellen J. Yoffa"], "https://doi.org/10.1145/318013.318084", "dac", 1986]], "David E. Krekelberg": [["Automated layout synthesis in the YASC silicon compiler", ["David E. Krekelberg", "Eugene Shragowitz", "Gerald E. Sobelman", "Li-Shin Lin"], "https://doi.org/10.1145/318013.318085", "dac", 1986]], "Gerald E. Sobelman": [["Automated layout synthesis in the YASC silicon compiler", ["David E. Krekelberg", "Eugene Shragowitz", "Gerald E. Sobelman", "Li-Shin Lin"], "https://doi.org/10.1145/318013.318085", "dac", 1986]], "Li-Shin Lin": [["Automated layout synthesis in the YASC silicon compiler", ["David E. Krekelberg", "Eugene Shragowitz", "Gerald E. Sobelman", "Li-Shin Lin"], "https://doi.org/10.1145/318013.318085", "dac", 1986]], "Nohbyung Park": [["Sehwa: a program for synthesis of pipelines", ["Nohbyung Park", "Alice C. Parker"], "https://doi.org/10.1145/318013.318086", "dac", 1986]], "Jorge T. Pizarro": [["MAHA: a program for datapath synthesis", ["Alice C. Parker", "Jorge T. Pizarro", "Mitch J. Mlinar"], "https://doi.org/10.1145/318013.318087", "dac", 1986]], "Mitch J. Mlinar": [["MAHA: a program for datapath synthesis", ["Alice C. Parker", "Jorge T. Pizarro", "Mitch J. Mlinar"], "https://doi.org/10.1145/318013.318087", "dac", 1986]], "Fadi J. Kurdahi": [["PLEST: a program for area estimation of VLSI integrated circuits", ["Fadi J. Kurdahi", "Alice C. Parker"], "https://doi.org/10.1145/318013.318088", "dac", 1986]], "Michael C. McFarland": [["Using bottom-up design techniques in the synthesis of digital hardware from abstract behavioral descriptions", ["Michael C. McFarland"], "https://doi.org/10.1145/318013.318089", "dac", 1986]], "W. K. Luk": [["Hierarchial global wiring for custom chip design", ["W. K. Luk", "Donald T. Tang", "C. K. Wong"], "https://doi.org/10.1145/318013.318090", "dac", 1986]], "Donald T. Tang": [["Hierarchial global wiring for custom chip design", ["W. K. Luk", "Donald T. Tang", "C. K. Wong"], "https://doi.org/10.1145/318013.318090", "dac", 1986]], "C. K. Wong": [["Hierarchial global wiring for custom chip design", ["W. K. Luk", "Donald T. Tang", "C. K. Wong"], "https://doi.org/10.1145/318013.318090", "dac", 1986]], "Charles H. Ng": [["An industrial world channel router for non-rectangular channels", ["Charles H. Ng"], "https://doi.org/10.1145/318013.318091", "dac", 1986]], "Douglas Braun": [["Chameleon: a new multi-layer channel router", ["Douglas Braun", "Jeffrey L. Burns", "Srinivas Devadas", "Hi-Keung Tony Ma", "Kartikeya Mayaram", "Fabio Romeo", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318092", "dac", 1986]], "Jeffrey L. Burns": [["Chameleon: a new multi-layer channel router", ["Douglas Braun", "Jeffrey L. Burns", "Srinivas Devadas", "Hi-Keung Tony Ma", "Kartikeya Mayaram", "Fabio Romeo", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318092", "dac", 1986]], "Srinivas Devadas": [["Chameleon: a new multi-layer channel router", ["Douglas Braun", "Jeffrey L. Burns", "Srinivas Devadas", "Hi-Keung Tony Ma", "Kartikeya Mayaram", "Fabio Romeo", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318092", "dac", 1986], ["GENIE: a generalized array optimizer for VLSI synthesis", ["Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1145/318013.318127", "dac", 1986]], "Hi-Keung Tony Ma": [["Chameleon: a new multi-layer channel router", ["Douglas Braun", "Jeffrey L. Burns", "Srinivas Devadas", "Hi-Keung Tony Ma", "Kartikeya Mayaram", "Fabio Romeo", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318092", "dac", 1986], ["Mixed-level fault coverage estimation", ["Hi-Keung Tony Ma", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318102", "dac", 1986]], "Kartikeya Mayaram": [["Chameleon: a new multi-layer channel router", ["Douglas Braun", "Jeffrey L. Burns", "Srinivas Devadas", "Hi-Keung Tony Ma", "Kartikeya Mayaram", "Fabio Romeo", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318092", "dac", 1986]], "Fabio Romeo": [["Chameleon: a new multi-layer channel router", ["Douglas Braun", "Jeffrey L. Burns", "Srinivas Devadas", "Hi-Keung Tony Ma", "Kartikeya Mayaram", "Fabio Romeo", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318092", "dac", 1986]], "Alex Orailoglu": [["Flow graph representation", ["Alex Orailoglu", "Daniel Gajski"], "https://doi.org/10.1145/318013.318093", "dac", 1986]], "Julio S. Aude": [["A design rule database system to support technology-adaptable applications", ["Julio S. Aude", "Hilary J. Kahn"], "https://doi.org/10.1145/318013.318094", "dac", 1986]], "Hilary J. Kahn": [["A design rule database system to support technology-adaptable applications", ["Julio S. Aude", "Hilary J. Kahn"], "https://doi.org/10.1145/318013.318094", "dac", 1986]], "John Ivie": [["STL - a high level language for simulation and test", ["John Ivie", "Kwok-Woon Larry Lai"], "https://doi.org/10.1145/318013.318095", "dac", 1986]], "Kwok-Woon Larry Lai": [["STL - a high level language for simulation and test", ["John Ivie", "Kwok-Woon Larry Lai"], "https://doi.org/10.1145/318013.318095", "dac", 1986]], "Jon A. Solworth": [["GENERIC: a silicon compiler support language", ["Jon A. Solworth"], "https://doi.org/10.1145/318013.318097", "dac", 1986]], "William P. Birmingham": [["Knowlege-based expert systems and their application (tutorial session", ["William P. Birmingham", "Rostam Joobbani", "Jin Kim"], "https://doi.org/10.1145/318013.318098", "dac", 1986]], "Rostam Joobbani": [["Knowlege-based expert systems and their application (tutorial session", ["William P. Birmingham", "Rostam Joobbani", "Jin Kim"], "https://doi.org/10.1145/318013.318098", "dac", 1986]], "Jin Kim": [["Knowlege-based expert systems and their application (tutorial session", ["William P. Birmingham", "Rostam Joobbani", "Jin Kim"], "https://doi.org/10.1145/318013.318098", "dac", 1986]], "Hans-Joachim Wunderlich": [["On fault modeling for dynamic MOS circuits", ["Hans-Joachim Wunderlich", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/318013.318100", "dac", 1986]], "Wolfgang Rosenstiel": [["On fault modeling for dynamic MOS circuits", ["Hans-Joachim Wunderlich", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/318013.318100", "dac", 1986]], "Sanjay J. Patel": [["Effectiveness of heuristics measures for automatic test pattern generation", ["Sanjay J. Patel", "Janak H. Patel"], "https://doi.org/10.1145/318013.318101", "dac", 1986]], "Janak H. Patel": [["Effectiveness of heuristics measures for automatic test pattern generation", ["Sanjay J. Patel", "Janak H. Patel"], "https://doi.org/10.1145/318013.318101", "dac", 1986]], "Wojciech Maly": [["Optimal order of the VLSI IC testing sequence", ["Wojciech Maly"], "https://doi.org/10.1145/318013.318103", "dac", 1986]], "Saul A. Kravitz": [["Multiprocessor-based placement by simulated annealing", ["Saul A. Kravitz", "Rob A. Rutenbar"], "https://doi.org/10.1145/318013.318104", "dac", 1986]], "Rob A. Rutenbar": [["Multiprocessor-based placement by simulated annealing", ["Saul A. Kravitz", "Rob A. Rutenbar"], "https://doi.org/10.1145/318013.318104", "dac", 1986]], "Takumi Watanabe": [["A new routing algorithm and its hardware implementation", ["Takumi Watanabe", "Yoshi Sugiyama"], "https://doi.org/10.1145/318013.318105", "dac", 1986]], "Yoshi Sugiyama": [["A new routing algorithm and its hardware implementation", ["Takumi Watanabe", "Yoshi Sugiyama"], "https://doi.org/10.1145/318013.318105", "dac", 1986]], "Shigeru Takasaki": [["HAL II: a mixed level hardware logic simulation system", ["Shigeru Takasaki", "Tohru Sasaki", "Nobuyoshi Nomizu", "Hiroshi Ishikura", "Nobuhiko Koike"], "https://doi.org/10.1145/318013.318106", "dac", 1986]], "Tohru Sasaki": [["HAL II: a mixed level hardware logic simulation system", ["Shigeru Takasaki", "Tohru Sasaki", "Nobuyoshi Nomizu", "Hiroshi Ishikura", "Nobuhiko Koike"], "https://doi.org/10.1145/318013.318106", "dac", 1986]], "Nobuyoshi Nomizu": [["HAL II: a mixed level hardware logic simulation system", ["Shigeru Takasaki", "Tohru Sasaki", "Nobuyoshi Nomizu", "Hiroshi Ishikura", "Nobuhiko Koike"], "https://doi.org/10.1145/318013.318106", "dac", 1986]], "Hiroshi Ishikura": [["HAL II: a mixed level hardware logic simulation system", ["Shigeru Takasaki", "Tohru Sasaki", "Nobuyoshi Nomizu", "Hiroshi Ishikura", "Nobuhiko Koike"], "https://doi.org/10.1145/318013.318106", "dac", 1986]], "Nobuhiko Koike": [["HAL II: a mixed level hardware logic simulation system", ["Shigeru Takasaki", "Tohru Sasaki", "Nobuyoshi Nomizu", "Hiroshi Ishikura", "Nobuhiko Koike"], "https://doi.org/10.1145/318013.318106", "dac", 1986]], "George K. Jacob": [["An empirical analysis of the performance of a multiprocessor-based circuit simulator", ["George K. Jacob", "A. Richard Newton", "Donald O. Pederson"], "https://doi.org/10.1145/318013.318108", "dac", 1986]], "Donald O. Pederson": [["An empirical analysis of the performance of a multiprocessor-based circuit simulator", ["George K. Jacob", "A. Richard Newton", "Donald O. Pederson"], "https://doi.org/10.1145/318013.318108", "dac", 1986]], "Takao Saito": [["A rule-based logic circuit synthesis system for CMOS gate arrays", ["Takao Saito", "Hiroyuki Sugimoto", "Masami Yamazaki", "Nobuaki Kawato"], "https://doi.org/10.1145/318013.318109", "dac", 1986]], "Hiroyuki Sugimoto": [["A rule-based logic circuit synthesis system for CMOS gate arrays", ["Takao Saito", "Hiroyuki Sugimoto", "Masami Yamazaki", "Nobuaki Kawato"], "https://doi.org/10.1145/318013.318109", "dac", 1986]], "Masami Yamazaki": [["A rule-based logic circuit synthesis system for CMOS gate arrays", ["Takao Saito", "Hiroyuki Sugimoto", "Masami Yamazaki", "Nobuaki Kawato"], "https://doi.org/10.1145/318013.318109", "dac", 1986]], "Nobuaki Kawato": [["A rule-based logic circuit synthesis system for CMOS gate arrays", ["Takao Saito", "Hiroyuki Sugimoto", "Masami Yamazaki", "Nobuaki Kawato"], "https://doi.org/10.1145/318013.318109", "dac", 1986]], "Hiroyuki Watanabe": [["Flute - a floorplanning agent for full custom VLSI design", ["Hiroyuki Watanabe", "Bryan D. Ackland"], "https://doi.org/10.1145/318013.318111", "dac", 1986]], "Bryan D. Ackland": [["Flute - a floorplanning agent for full custom VLSI design", ["Hiroyuki Watanabe", "Bryan D. Ackland"], "https://doi.org/10.1145/318013.318111", "dac", 1986]], "T. Watanabe": [["Knowledge-based optimal IIL generator from conventional logic circuit descriptions", ["T. Watanabe", "T. Masuishi", "T. Nishiyama", "N. Horie"], "https://doi.org/10.1145/318013.318112", "dac", 1986]], "T. Masuishi": [["Knowledge-based optimal IIL generator from conventional logic circuit descriptions", ["T. Watanabe", "T. Masuishi", "T. Nishiyama", "N. Horie"], "https://doi.org/10.1145/318013.318112", "dac", 1986]], "T. Nishiyama": [["Knowledge-based optimal IIL generator from conventional logic circuit descriptions", ["T. Watanabe", "T. Masuishi", "T. Nishiyama", "N. Horie"], "https://doi.org/10.1145/318013.318112", "dac", 1986]], "N. Horie": [["Knowledge-based optimal IIL generator from conventional logic circuit descriptions", ["T. Watanabe", "T. Masuishi", "T. Nishiyama", "N. Horie"], "https://doi.org/10.1145/318013.318112", "dac", 1986]], "Edward J. DeJesus": [["PEARL: an expert system for power supply layout", ["Edward J. DeJesus", "James P. Callan", "Curtis R. Whitehead"], "https://doi.org/10.1145/318013.318114", "dac", 1986]], "James P. Callan": [["PEARL: an expert system for power supply layout", ["Edward J. DeJesus", "James P. Callan", "Curtis R. Whitehead"], "https://doi.org/10.1145/318013.318114", "dac", 1986]], "Curtis R. Whitehead": [["PEARL: an expert system for power supply layout", ["Edward J. DeJesus", "James P. Callan", "Curtis R. Whitehead"], "https://doi.org/10.1145/318013.318114", "dac", 1986]], "Bryan Preas": [["Automatic placement a review of current techniques (tutorial session)", ["Bryan Preas", "Patrick G. Karger"], "https://doi.org/10.1145/318013.318124", "dac", 1986]], "Patrick G. Karger": [["Automatic placement a review of current techniques (tutorial session)", ["Bryan Preas", "Patrick G. Karger"], "https://doi.org/10.1145/318013.318124", "dac", 1986]], "Howard S. Rifkin": [["Floor planning systems (panel session)", ["Howard S. Rifkin", "William R. Heller", "Steve Law", "Misha Burich", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318125", "dac", 1986]], "William R. Heller": [["Floor planning systems (panel session)", ["Howard S. Rifkin", "William R. Heller", "Steve Law", "Misha Burich", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318125", "dac", 1986]], "Steve Law": [["Floor planning systems (panel session)", ["Howard S. Rifkin", "William R. Heller", "Steve Law", "Misha Burich", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318125", "dac", 1986]], "Misha Burich": [["Floor planning systems (panel session)", ["Howard S. Rifkin", "William R. Heller", "Steve Law", "Misha Burich", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318125", "dac", 1986]], "Christine M. Gerveshi": [["Comparison of CMOS PLA and polycell representations of control logic", ["Christine M. Gerveshi"], "https://doi.org/10.1145/318013.318128", "dac", 1986]], "Alan J. Coppola": [["An implementation of a state assignment heuristic", ["Alan J. Coppola"], "https://doi.org/10.1145/318013.318129", "dac", 1986]], "Edmund M. Clarke": [["Escher - a geometrical layout system for recursively defined circuits", ["Edmund M. Clarke", "Yulin Feng"], "https://doi.org/10.1145/318013.318126", "dac", 1986]], "Yulin Feng": [["Escher - a geometrical layout system for recursively defined circuits", ["Edmund M. Clarke", "Yulin Feng"], "https://doi.org/10.1145/318013.318126", "dac", 1986]], "Patrice Frison": [["MADMACS: a new VLSI layout macro editor", ["Patrice Frison", "Eric Gautrin"], "https://doi.org/10.1145/318013.318131", "dac", 1986]], "Eric Gautrin": [["MADMACS: a new VLSI layout macro editor", ["Patrice Frison", "Eric Gautrin"], "https://doi.org/10.1145/318013.318131", "dac", 1986]], "Antony P.-C. Ng": [["A language for describing rectilinear Steiner tree configurations", ["Antony P.-C. Ng", "Clark D. Thompson", "Prabhakar Raghavan"], "https://doi.org/10.1145/318013.318132", "dac", 1986]], "Clark D. Thompson": [["A language for describing rectilinear Steiner tree configurations", ["Antony P.-C. Ng", "Clark D. Thompson", "Prabhakar Raghavan"], "https://doi.org/10.1145/318013.318132", "dac", 1986]], "Prabhakar Raghavan": [["A language for describing rectilinear Steiner tree configurations", ["Antony P.-C. Ng", "Clark D. Thompson", "Prabhakar Raghavan"], "https://doi.org/10.1145/318013.318132", "dac", 1986]], "S. K. Nandy": [["Dual quadtree representation for VLSI designs", ["S. K. Nandy", "L. V. Ramakrishnan"], "https://doi.org/10.1145/318013.318133", "dac", 1986]], "L. V. Ramakrishnan": [["Dual quadtree representation for VLSI designs", ["S. K. Nandy", "L. V. Ramakrishnan"], "https://doi.org/10.1145/318013.318133", "dac", 1986]], "Richard H. Lathrop": [["Precedent-based manipulation of VLSI structures", ["Richard H. Lathrop", "Robert S. Kirk"], "https://doi.org/10.1145/318013.318135", "dac", 1986]], "Robert S. Kirk": [["Precedent-based manipulation of VLSI structures", ["Richard H. Lathrop", "Robert S. Kirk"], "https://doi.org/10.1145/318013.318135", "dac", 1986]], "W. Stephen Adolph": [["A frame based system for representing knowledge about VLSI design: a proposal", ["W. Stephen Adolph", "Hassan K. Reghbati", "Amar Sanmugasunderam"], "https://doi.org/10.1145/318013.318137", "dac", 1986]], "Hassan K. Reghbati": [["A frame based system for representing knowledge about VLSI design: a proposal", ["W. Stephen Adolph", "Hassan K. Reghbati", "Amar Sanmugasunderam"], "https://doi.org/10.1145/318013.318137", "dac", 1986]], "Amar Sanmugasunderam": [["A frame based system for representing knowledge about VLSI design: a proposal", ["W. Stephen Adolph", "Hassan K. Reghbati", "Amar Sanmugasunderam"], "https://doi.org/10.1145/318013.318137", "dac", 1986]], "Sumit Ghosh": [["A rule-based approach to unifying functional and fault simulation and timing verification", ["Sumit Ghosh"], "https://doi.org/10.1145/318013.318138", "dac", 1986]], "David E. Wallace": [["Plug-in timing models for an abstract timing verifier", ["David E. Wallace", "Carlo H. Sequin"], "https://doi.org/10.1145/318013.318140", "dac", 1986]], "Jonathan D. Pincus": [["Delay reduction using simulated annealing", ["Jonathan D. Pincus", "Alvin M. Despain"], "https://doi.org/10.1145/318013.318141", "dac", 1986]], "Alvin M. Despain": [["Delay reduction using simulated annealing", ["Jonathan D. Pincus", "Alvin M. Despain"], "https://doi.org/10.1145/318013.318141", "dac", 1986]], "J. Fernando Naveda": [["A new approach to multi-layer PCB routing with short vias", ["J. Fernando Naveda", "K. C. Chang", "David Hung-Chang Du"], "https://doi.org/10.1145/318013.318143", "dac", 1986]], "K. C. Chang": [["A new approach to multi-layer PCB routing with short vias", ["J. Fernando Naveda", "K. C. Chang", "David Hung-Chang Du"], "https://doi.org/10.1145/318013.318143", "dac", 1986], ["A preprocessor for the via minimization problem", ["K. C. Chang", "David Hung-Chang Du"], "https://doi.org/10.1145/318013.318144", "dac", 1986]], "David Hung-Chang Du": [["A new approach to multi-layer PCB routing with short vias", ["J. Fernando Naveda", "K. C. Chang", "David Hung-Chang Du"], "https://doi.org/10.1145/318013.318143", "dac", 1986], ["A preprocessor for the via minimization problem", ["K. C. Chang", "David Hung-Chang Du"], "https://doi.org/10.1145/318013.318144", "dac", 1986], ["Near-optimal n-layer channel routing", ["Richard J. Enbody", "David Hung-Chang Du"], "https://doi.org/10.1145/318013.318147", "dac", 1986]], "Richard J. Enbody": [["Near-optimal n-layer channel routing", ["Richard J. Enbody", "David Hung-Chang Du"], "https://doi.org/10.1145/318013.318147", "dac", 1986]], "Ahmed Amine Jerraya": [["Principles of the SYCO compiler", ["Ahmed Amine Jerraya", "Patrick Varinot", "Robert Jamier", "Bernard Courtois"], "https://doi.org/10.1145/318013.318148", "dac", 1986]], "Patrick Varinot": [["Principles of the SYCO compiler", ["Ahmed Amine Jerraya", "Patrick Varinot", "Robert Jamier", "Bernard Courtois"], "https://doi.org/10.1145/318013.318148", "dac", 1986]], "Robert Jamier": [["Principles of the SYCO compiler", ["Ahmed Amine Jerraya", "Patrick Varinot", "Robert Jamier", "Bernard Courtois"], "https://doi.org/10.1145/318013.318148", "dac", 1986]], "Bernard Courtois": [["Principles of the SYCO compiler", ["Ahmed Amine Jerraya", "Patrick Varinot", "Robert Jamier", "Bernard Courtois"], "https://doi.org/10.1145/318013.318148", "dac", 1986]], "Tom Marshburn": [["DATAPATH: a CMOS data path silicon assembler", ["Tom Marshburn", "Ivy Lui", "Rick Brown", "Dan Cheung", "Gary Lum", "Peter Cheng"], "https://doi.org/10.1145/318013.318149", "dac", 1986]], "Ivy Lui": [["DATAPATH: a CMOS data path silicon assembler", ["Tom Marshburn", "Ivy Lui", "Rick Brown", "Dan Cheung", "Gary Lum", "Peter Cheng"], "https://doi.org/10.1145/318013.318149", "dac", 1986]], "Rick Brown": [["DATAPATH: a CMOS data path silicon assembler", ["Tom Marshburn", "Ivy Lui", "Rick Brown", "Dan Cheung", "Gary Lum", "Peter Cheng"], "https://doi.org/10.1145/318013.318149", "dac", 1986]], "Dan Cheung": [["DATAPATH: a CMOS data path silicon assembler", ["Tom Marshburn", "Ivy Lui", "Rick Brown", "Dan Cheung", "Gary Lum", "Peter Cheng"], "https://doi.org/10.1145/318013.318149", "dac", 1986]], "Gary Lum": [["DATAPATH: a CMOS data path silicon assembler", ["Tom Marshburn", "Ivy Lui", "Rick Brown", "Dan Cheung", "Gary Lum", "Peter Cheng"], "https://doi.org/10.1145/318013.318149", "dac", 1986]], "Peter Cheng": [["DATAPATH: a CMOS data path silicon assembler", ["Tom Marshburn", "Ivy Lui", "Rick Brown", "Dan Cheung", "Gary Lum", "Peter Cheng"], "https://doi.org/10.1145/318013.318149", "dac", 1986]], "Paul Six": [["An intelligent module generator environment", ["Paul Six", "Luc J. M. Claesen", "Jan M. Rabaey", "Hugo De Man"], "https://doi.org/10.1145/318013.318151", "dac", 1986]], "Luc J. M. Claesen": [["An intelligent module generator environment", ["Paul Six", "Luc J. M. Claesen", "Jan M. Rabaey", "Hugo De Man"], "https://doi.org/10.1145/318013.318151", "dac", 1986]], "Jan M. Rabaey": [["An intelligent module generator environment", ["Paul Six", "Luc J. M. Claesen", "Jan M. Rabaey", "Hugo De Man"], "https://doi.org/10.1145/318013.318151", "dac", 1986]], "Hugo De Man": [["An intelligent module generator environment", ["Paul Six", "Luc J. M. Claesen", "Jan M. Rabaey", "Hugo De Man"], "https://doi.org/10.1145/318013.318151", "dac", 1986]], "Rathin Putatunda": [["HAPPI: a chip compiler based on double-level-metal technology", ["Rathin Putatunda", "David Smith", "Stephen McNeary", "James Crabbe"], "https://doi.org/10.1145/318013.318153", "dac", 1986]], "David Smith": [["HAPPI: a chip compiler based on double-level-metal technology", ["Rathin Putatunda", "David Smith", "Stephen McNeary", "James Crabbe"], "https://doi.org/10.1145/318013.318153", "dac", 1986]], "Stephen McNeary": [["HAPPI: a chip compiler based on double-level-metal technology", ["Rathin Putatunda", "David Smith", "Stephen McNeary", "James Crabbe"], "https://doi.org/10.1145/318013.318153", "dac", 1986]], "James Crabbe": [["HAPPI: a chip compiler based on double-level-metal technology", ["Rathin Putatunda", "David Smith", "Stephen McNeary", "James Crabbe"], "https://doi.org/10.1145/318013.318153", "dac", 1986]], "Wayne H. Wolf": [["An object-oriented, procedural database for VLSI chip planning", ["Wayne H. Wolf"], "https://doi.org/10.1145/318013.318155", "dac", 1986]], "J. Gonzalez-Sustaeta": [["An automated database design tool using the ELKA conceptual model", ["J. Gonzalez-Sustaeta", "Alejandro P. Buchmann"], "https://doi.org/10.1145/318013.318156", "dac", 1986]], "Alejandro P. Buchmann": [["An automated database design tool using the ELKA conceptual model", ["J. Gonzalez-Sustaeta", "Alejandro P. Buchmann"], "https://doi.org/10.1145/318013.318156", "dac", 1986]], "Christian Jullien": [["A database interface for an integrated CAD system", ["Christian Jullien", "Andre Leblond", "Jacques Lecourvoisier"], "https://doi.org/10.1145/318013.318157", "dac", 1986]], "Andre Leblond": [["A database interface for an integrated CAD system", ["Christian Jullien", "Andre Leblond", "Jacques Lecourvoisier"], "https://doi.org/10.1145/318013.318157", "dac", 1986]], "Jacques Lecourvoisier": [["A database interface for an integrated CAD system", ["Christian Jullien", "Andre Leblond", "Jacques Lecourvoisier"], "https://doi.org/10.1145/318013.318157", "dac", 1986]], "Robert P. Larsen": [["Rules-based object clustering: a data structure for symbolic VLSI synthesis and analysis", ["Robert P. Larsen"], "https://doi.org/10.1145/318013.318158", "dac", 1986]], "Robert E. Canright": [["Simulating and controlling the effects of transmission line impedance mismatches", ["Robert E. Canright"], "https://doi.org/10.1145/318013.318159", "dac", 1986]], "Kuniaki Kishida": [["A delay test system for high speed logic LSI's", ["Kuniaki Kishida", "F. Shirotori", "Y. Ikemoto", "Shun Ishiyama", "Terumine Hayashi"], "https://doi.org/10.1145/318013.318161", "dac", 1986]], "F. Shirotori": [["A delay test system for high speed logic LSI's", ["Kuniaki Kishida", "F. Shirotori", "Y. Ikemoto", "Shun Ishiyama", "Terumine Hayashi"], "https://doi.org/10.1145/318013.318161", "dac", 1986]], "Y. Ikemoto": [["A delay test system for high speed logic LSI's", ["Kuniaki Kishida", "F. Shirotori", "Y. Ikemoto", "Shun Ishiyama", "Terumine Hayashi"], "https://doi.org/10.1145/318013.318161", "dac", 1986]], "Shun Ishiyama": [["A delay test system for high speed logic LSI's", ["Kuniaki Kishida", "F. Shirotori", "Y. Ikemoto", "Shun Ishiyama", "Terumine Hayashi"], "https://doi.org/10.1145/318013.318161", "dac", 1986]], "Terumine Hayashi": [["A delay test system for high speed logic LSI's", ["Kuniaki Kishida", "F. Shirotori", "Y. Ikemoto", "Shun Ishiyama", "Terumine Hayashi"], "https://doi.org/10.1145/318013.318161", "dac", 1986]], "Toshihiko Tada": [["Router system for printed wiring boards of very high-speed, very large-scale computers", ["Toshihiko Tada", "Akihiko Hanafusa"], "https://doi.org/10.1145/318013.318162", "dac", 1986]], "Akihiko Hanafusa": [["Router system for printed wiring boards of very high-speed, very large-scale computers", ["Toshihiko Tada", "Akihiko Hanafusa"], "https://doi.org/10.1145/318013.318162", "dac", 1986]], "John Kessenich": [["Global forced hierarchical router", ["John Kessenich", "Gary Jackoway"], "https://doi.org/10.1145/318013.318163", "dac", 1986]], "Gary Jackoway": [["Global forced hierarchical router", ["John Kessenich", "Gary Jackoway"], "https://doi.org/10.1145/318013.318163", "dac", 1986]], "Kaoru Kawamura": [["Hierarchical dynamic router", ["Kaoru Kawamura", "Masanobu Umeda", "Hiroshi Shiraishi"], "https://doi.org/10.1145/318013.318164", "dac", 1986]], "Masanobu Umeda": [["Hierarchical dynamic router", ["Kaoru Kawamura", "Masanobu Umeda", "Hiroshi Shiraishi"], "https://doi.org/10.1145/318013.318164", "dac", 1986]], "Hiroshi Shiraishi": [["Hierarchical dynamic router", ["Kaoru Kawamura", "Masanobu Umeda", "Hiroshi Shiraishi"], "https://doi.org/10.1145/318013.318164", "dac", 1986]], "Vijay S. Bobba": [["A parameter-driven router", ["Vijay S. Bobba", "J. W. Smith"], "https://doi.org/10.1145/318013.318165", "dac", 1986]], "J. W. Smith": [["A parameter-driven router", ["Vijay S. Bobba", "J. W. Smith"], "https://doi.org/10.1145/318013.318165", "dac", 1986]], "Pat Lamey": [["Early verification of prototype tooling for IC designs", ["Pat Lamey"], "https://doi.org/10.1145/318013.318166", "dac", 1986]], "J. G. Xiong": [["Algorithms for global routing", ["J. G. Xiong"], "https://doi.org/10.1145/318013.318167", "dac", 1986]]}