verilog xil_defaultlib --include "../../../../FPGA_ADC_interface.srcs/sources_1/ip/vio_0/hdl/verilog" --include "../../../../FPGA_ADC_interface.srcs/sources_1/ip/vio_0/hdl" \
"../../../../FPGA_ADC_interface.srcs/sources_1/ip/vio_0/sim/vio_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
