\documentclass[twoside]{book}

% Packages required by doxygen
\usepackage{fixltx2e}
\usepackage{calc}
\usepackage{doxygen}
\usepackage[export]{adjustbox} % also loads graphicx
\usepackage{graphicx}
\usepackage[utf8]{inputenc}
\usepackage{makeidx}
\usepackage{multicol}
\usepackage{multirow}
\PassOptionsToPackage{warn}{textcomp}
\usepackage{textcomp}
\usepackage[nointegrals]{wasysym}
\usepackage[table]{xcolor}

% Font selection
\usepackage[T1]{fontenc}
\usepackage[scaled=.90]{helvet}
\usepackage{courier}
\usepackage{amssymb}
\usepackage{sectsty}
\renewcommand{\familydefault}{\sfdefault}
\allsectionsfont{%
  \fontseries{bc}\selectfont%
  \color{darkgray}%
}
\renewcommand{\DoxyLabelFont}{%
  \fontseries{bc}\selectfont%
  \color{darkgray}%
}
\newcommand{\+}{\discretionary{\mbox{\scriptsize$\hookleftarrow$}}{}{}}

% Page & text layout
\usepackage{geometry}
\geometry{%
  a4paper,%
  top=2.5cm,%
  bottom=2.5cm,%
  left=2.5cm,%
  right=2.5cm%
}
\tolerance=750
\hfuzz=15pt
\hbadness=750
\setlength{\emergencystretch}{15pt}
\setlength{\parindent}{0cm}
\setlength{\parskip}{3ex plus 2ex minus 2ex}
\makeatletter
\renewcommand{\paragraph}{%
  \@startsection{paragraph}{4}{0ex}{-1.0ex}{1.0ex}{%
    \normalfont\normalsize\bfseries\SS@parafont%
  }%
}
\renewcommand{\subparagraph}{%
  \@startsection{subparagraph}{5}{0ex}{-1.0ex}{1.0ex}{%
    \normalfont\normalsize\bfseries\SS@subparafont%
  }%
}
\makeatother

% Headers & footers
\usepackage{fancyhdr}
\pagestyle{fancyplain}
\fancyhead[LE]{\fancyplain{}{\bfseries\thepage}}
\fancyhead[CE]{\fancyplain{}{}}
\fancyhead[RE]{\fancyplain{}{\bfseries\leftmark}}
\fancyhead[LO]{\fancyplain{}{\bfseries\rightmark}}
\fancyhead[CO]{\fancyplain{}{}}
\fancyhead[RO]{\fancyplain{}{\bfseries\thepage}}
\fancyfoot[LE]{\fancyplain{}{}}
\fancyfoot[CE]{\fancyplain{}{}}
\fancyfoot[RE]{\fancyplain{}{\bfseries\scriptsize Generated by Doxygen }}
\fancyfoot[LO]{\fancyplain{}{\bfseries\scriptsize Generated by Doxygen }}
\fancyfoot[CO]{\fancyplain{}{}}
\fancyfoot[RO]{\fancyplain{}{}}
\renewcommand{\footrulewidth}{0.4pt}
\renewcommand{\chaptermark}[1]{%
  \markboth{#1}{}%
}
\renewcommand{\sectionmark}[1]{%
  \markright{\thesection\ #1}%
}

% Indices & bibliography
\usepackage{natbib}
\usepackage[titles]{tocloft}
\setcounter{tocdepth}{3}
\setcounter{secnumdepth}{5}
\makeindex

% Hyperlinks (required, but should be loaded last)
\usepackage{ifpdf}
\ifpdf
  \usepackage[pdftex,pagebackref=true]{hyperref}
\else
  \usepackage[ps2pdf,pagebackref=true]{hyperref}
\fi
\hypersetup{%
  colorlinks=true,%
  linkcolor=blue,%
  citecolor=blue,%
  unicode%
}

% Custom commands
\newcommand{\clearemptydoublepage}{%
  \newpage{\pagestyle{empty}\cleardoublepage}%
}

\usepackage{caption}
\captionsetup{labelsep=space,justification=centering,font={bf},singlelinecheck=off,skip=4pt,position=top}

%===== C O N T E N T S =====

\begin{document}

% Titlepage & ToC
\hypersetup{pageanchor=false,
             bookmarksnumbered=true,
             pdfencoding=unicode
            }
\pagenumbering{roman}
\begin{titlepage}
\vspace*{7cm}
\begin{center}%
{\Large tvm }\\
\vspace*{1cm}
{\large Generated by Doxygen 1.8.11}\\
\end{center}
\end{titlepage}
\clearemptydoublepage
\tableofcontents
\clearemptydoublepage
\pagenumbering{arabic}
\hypersetup{pageanchor=true}

%--- Begin generated contents ---
\chapter{Namespace Index}
\input{namespaces}
\chapter{Hierarchical Index}
\input{hierarchy}
\chapter{Class Index}
\input{annotated}
\chapter{File Index}
\input{files}
\chapter{Namespace Documentation}
\input{namespacedmlc}
\input{namespacedmlc_1_1serializer}
\input{namespacetopi}
\input{namespacetopi_1_1contrib}
\input{namespacetopi_1_1cuda}
\input{namespacetopi_1_1generic}
\input{namespacetopi_1_1nn}
\input{namespacetopi_1_1rocm}
\input{namespacetopi_1_1vision}
\input{namespacetopi_1_1x86}
\input{namespacetvm}
\input{namespacetvm_1_1arith}
\input{namespacetvm_1_1attr}
\input{namespacetvm_1_1codegen}
\input{namespacetvm_1_1detail}
\input{namespacetvm_1_1relay}
\input{namespacetvm_1_1relay_1_1attr}
\input{namespacetvm_1_1relay_1_1qnn}
\input{namespacetvm_1_1relay_1_1qnn_1_1transform}
\input{namespacetvm_1_1relay_1_1transform}
\input{namespacetvm_1_1runtime}
\input{namespacetvm_1_1runtime_1_1symbol}
\input{namespacetvm_1_1runtime_1_1threading}
\input{namespacetvm_1_1runtime_1_1vm}
\input{namespacetvm_1_1target}
\input{namespacetvm_1_1te}
\input{namespacetvm_1_1tir}
\input{namespacetvm_1_1tir_1_1attr}
\input{namespacetvm_1_1tir_1_1intrinsic}
\input{namespacetvm_1_1tir_1_1transform}
\input{namespacetvm_1_1transform}
\chapter{Class Documentation}
\input{structtvm_1_1relay_1_1AdaptivePool2DAttrs}
\input{structtvm_1_1relay_1_1AdaptivePool3DAttrs}
\input{classtvm_1_1tir_1_1AddNode}
\input{classtvm_1_1runtime_1_1ADT}
\input{classtvm_1_1runtime_1_1ADTObj}
\input{classtvm_1_1tir_1_1AllocateNode}
\input{structtvm_1_1relay_1_1AllocTensorAttrs}
\input{classtvm_1_1arith_1_1Analyzer}
\input{classtvm_1_1tir_1_1AndNode}
\input{classtvm_1_1tir_1_1AnyNode}
\input{structtvm_1_1relay_1_1ArangeAttrs}
\input{structtvm_1_1relay_1_1ArgsortAttrs}
\input{classtvm_1_1Array}
\input{classtvm_1_1runtime_1_1SimpleObjAllocator_1_1ArrayHandler}
\input{classtvm_1_1ArrayNode}
\input{classtvm_1_1tir_1_1AssertStmtNode}
\input{classtvm_1_1detail_1_1AttrDocEntry}
\input{classtvm_1_1detail_1_1AttrDocVisitor}
\input{structtvm_1_1AttrError}
\input{classtvm_1_1detail_1_1AttrExistVisitor}
\input{classtvm_1_1AttrFieldInfo}
\input{classtvm_1_1AttrFieldInfoNode}
\input{structtvm_1_1detail_1_1AttrInitEntry}
\input{classtvm_1_1detail_1_1AttrInitVisitor}
\input{classtvm_1_1detail_1_1AttrNonDefaultVisitor}
\input{structtvm_1_1detail_1_1AttrNopEntry}
\input{classtvm_1_1detail_1_1AttrNormalVisitor}
\input{classtvm_1_1Attrs}
\input{classtvm_1_1AttrsEqual}
\input{classtvm_1_1detail_1_1AttrsEqualVisitor}
\input{classtvm_1_1AttrsHash}
\input{classtvm_1_1detail_1_1AttrsHashVisitor}
\input{classtvm_1_1AttrsNode}
\input{classtvm_1_1detail_1_1AttrsSEqualVisitor}
\input{classtvm_1_1detail_1_1AttrsSHashVisitor}
\input{classtvm_1_1tir_1_1AttrStmtNode}
\input{structtvm_1_1detail_1_1AttrTriggerNonDefaultEntry}
\input{classtvm_1_1AttrVisitor}
\input{structtvm_1_1relay_1_1AvgPool1DAttrs}
\input{structtvm_1_1relay_1_1AvgPool2DAttrs}
\input{structtvm_1_1relay_1_1AvgPool3DAttrs}
\input{classtvm_1_1BaseAttrsNode}
\input{classtvm_1_1te_1_1BaseComputeOpNode}
\input{classtvm_1_1BaseExpr}
\input{classtvm_1_1BaseExprNode}
\input{classtvm_1_1BaseFunc}
\input{classtvm_1_1BaseFuncNode}
\input{classtvm_1_1BaseTensorType}
\input{classtvm_1_1BaseTensorTypeNode}
\input{classtvm_1_1BaseValueEqual}
\input{classtvm_1_1BaseValueHash}
\input{structtvm_1_1relay_1_1BatchNormAttrs}
\input{structtvm_1_1relay_1_1BiasAddAttrs}
\input{classtvm_1_1tir_1_1BijectiveLayout}
\input{classtvm_1_1tir_1_1BijectiveLayoutNode}
\input{structtvm_1_1relay_1_1BinaryConv2DAttrs}
\input{structtvm_1_1relay_1_1BinaryDenseAttrs}
\input{classtvm_1_1tir_1_1BinaryOpNode}
\input{structtvm_1_1relay_1_1BitPackAttrs}
\input{classtvm_1_1tir_1_1BroadcastNode}
\input{classtvm_1_1tir_1_1Buffer}
\input{classtvm_1_1tir_1_1BufferNode}
\input{classtvm_1_1BuildConfig}
\input{classtvm_1_1BuildConfigNode}
\input{classtvm_1_1relay_1_1Call}
\input{classtvm_1_1relay_1_1CallNode}
\input{classtvm_1_1tir_1_1CallNode}
\input{classtvm_1_1arith_1_1CanonicalSimplifier}
\input{structtvm_1_1relay_1_1CastAttrs}
\input{structtvm_1_1relay_1_1CastHintAttrs}
\input{classtvm_1_1tir_1_1CastNode}
\input{classtvm_1_1relay_1_1Clause}
\input{classtvm_1_1relay_1_1ClauseNode}
\input{structtvm_1_1relay_1_1ClipAttrs}
\input{classtvm_1_1runtime_1_1vm_1_1Closure}
\input{classtvm_1_1runtime_1_1vm_1_1ClosureObj}
\input{classtvm_1_1tir_1_1CmpOpNode}
\input{classtvm_1_1tir_1_1CommReducer}
\input{classtvm_1_1tir_1_1CommReducerNode}
\input{structtvm_1_1relay_1_1CompilerAttrs}
\input{classtvm_1_1te_1_1ComputeOpNode}
\input{structtvm_1_1relay_1_1ConcatenateAttrs}
\input{classtvm_1_1relay_1_1Constant}
\input{classtvm_1_1relay_1_1ConstantNode}
\input{classtvm_1_1arith_1_1ConstIntBound}
\input{classtvm_1_1arith_1_1ConstIntBoundAnalyzer}
\input{classtvm_1_1arith_1_1ConstIntBoundNode}
\input{classtvm_1_1arith_1_1ConstraintContext}
\input{classtvm_1_1Constructor}
\input{classtvm_1_1ConstructorNode}
\input{classtvm_1_1relay_1_1ConstructorValue}
\input{structtvm_1_1relay_1_1ConstructorValueObj}
\input{classtvm_1_1runtime_1_1NDArray_1_1Container}
\input{classtvm_1_1runtime_1_1NDArray_1_1ContainerBase}
\input{structtvm_1_1relay_1_1Conv1DAttrs}
\input{structtvm_1_1relay_1_1Conv1DTransposeAttrs}
\input{structtvm_1_1relay_1_1Conv2DAttrs}
\input{structtvm_1_1relay_1_1Conv2DTransposeAttrs}
\input{structtvm_1_1relay_1_1Conv2DWinogradAttrs}
\input{structtvm_1_1relay_1_1Conv2DWinogradNNPACKWeightTransformAttrs}
\input{structtvm_1_1relay_1_1Conv2DWinogradWeightTransformAttrs}
\input{structtvm_1_1relay_1_1Conv3DAttrs}
\input{structtvm_1_1relay_1_1CropAndResizeAttrs}
\input{classtvm_1_1runtime_1_1DataType}
\input{structtvm_1_1relay_1_1DebugAttrs}
\input{structtvm_1_1relay_1_1DeformableConv2DAttrs}
\input{structtvm_1_1relay_1_1DenseAttrs}
\input{classtvm_1_1runtime_1_1DeviceAPI}
\input{structtvm_1_1relay_1_1DeviceCopyAttrs}
\input{classtvm_1_1DictAttrs}
\input{classtvm_1_1DictAttrsNode}
\input{structtvm_1_1relay_1_1Dilation2DAttrs}
\input{classtvm_1_1tir_1_1DivNode}
\input{structtvm_1_1relay_1_1DropoutAttrs}
\input{classtvm_1_1EnvFunc}
\input{classtvm_1_1EnvFuncNode}
\input{classtvm_1_1tir_1_1EQNode}
\input{classtvm_1_1Error}
\input{structtvm_1_1ErrorBuilder}
\input{classtvm_1_1ErrorReporter}
\input{classtvm_1_1tir_1_1EvaluateNode}
\input{classtvm_1_1runtime_1_1vm_1_1Executable}
\input{structtvm_1_1relay_1_1ExpandDimsAttrs}
\input{classtvm_1_1relay_1_1ExprFunctor}
\input{classtvm_1_1tir_1_1ExprFunctor}
\input{classtvm_1_1relay_1_1ExprFunctor_3_01R_07const_01Expr_01_6n_00_01Args_8_8_8_08_4}
\input{classtvm_1_1tir_1_1ExprFunctor_3_01R_07const_01PrimExpr_01_6n_00_01Args_8_8_8_08_4}
\input{classtvm_1_1relay_1_1ExprMutator}
\input{classtvm_1_1tir_1_1ExprMutator}
\input{classtvm_1_1tir_1_1ExprVisitor}
\input{classtvm_1_1relay_1_1ExprVisitor}
\input{classtvm_1_1te_1_1ExternOpNode}
\input{classtvm_1_1relay_1_1FeatureSet}
\input{structtvm_1_1relay_1_1FIFOBufferAttrs}
\input{classtvm_1_1tir_1_1SeqStmt_1_1Flattener}
\input{classtvm_1_1FloatImm}
\input{classtvm_1_1FloatImmNode}
\input{classtvm_1_1tir_1_1FloorDivNode}
\input{classtvm_1_1tir_1_1FloorModNode}
\input{classtvm_1_1tir_1_1ForNode}
\input{classtvm_1_1tir_1_1FreeNode}
\input{classtvm_1_1runtime_1_1StringObj_1_1FromStd}
\input{classtvm_1_1relay_1_1Function}
\input{classtvm_1_1tir_1_1FunctionBaseNode}
\input{classtvm_1_1relay_1_1FunctionNode}
\input{classtvm_1_1tir_1_1FunctionRef}
\input{classtvm_1_1FuncType}
\input{classtvm_1_1FuncTypeNode}
\input{classtvm_1_1te_1_1FuseNode}
\input{classtvm_1_1GenericFunc}
\input{classtvm_1_1GenericFuncNode}
\input{classtvm_1_1GenericOpMap}
\input{classtvm_1_1tir_1_1GENode}
\input{structtvm_1_1relay_1_1GetValidCountsAttrs}
\input{structtvm_1_1relay_1_1GlobalPool2DAttrs}
\input{classtvm_1_1GlobalTypeVar}
\input{classtvm_1_1GlobalTypeVarNode}
\input{classtvm_1_1GlobalVar}
\input{classtvm_1_1GlobalVarNode}
\input{classtvm_1_1tir_1_1GTNode}
\input{classtvm_1_1SEqualReducer_1_1Handler}
\input{classtvm_1_1SHashReducer_1_1Handler}
\input{classtvm_1_1runtime_1_1SimpleObjAllocator_1_1Handler}
\input{structdmlc_1_1serializer_1_1Handler_3_01DLContext_01_4}
\input{structdmlc_1_1serializer_1_1Handler_3_01DLDataType_01_4}
\input{classtvm_1_1te_1_1HybridOpNode}
\input{classtvm_1_1relay_1_1Id}
\input{classtvm_1_1relay_1_1IdNode}
\input{classtvm_1_1relay_1_1If}
\input{classtvm_1_1relay_1_1IfNode}
\input{classtvm_1_1tir_1_1IfThenElseNode}
\input{structtvm_1_1detail_1_1ImplSEqualReduce}
\input{structtvm_1_1detail_1_1ImplSEqualReduce_3_01T_00_01true_01_4}
\input{structtvm_1_1detail_1_1ImplSHashReduce}
\input{structtvm_1_1detail_1_1ImplSHashReduce_3_01T_00_01true_01_4}
\input{structtvm_1_1detail_1_1ImplVisitAttrs}
\input{structtvm_1_1detail_1_1ImplVisitAttrs_3_01T_00_01true_01_4}
\input{classtvm_1_1IncompleteType}
\input{classtvm_1_1IncompleteTypeNode}
\input{structtvm_1_1relay_1_1InitOpAttrs}
\input{classtvm_1_1runtime_1_1InplaceArrayBase}
\input{structtvm_1_1relay_1_1InstanceNormAttrs}
\input{structtvm_1_1runtime_1_1vm_1_1Instruction}
\input{classtvm_1_1Integer}
\input{classtvm_1_1relay_1_1InterpreterClosure}
\input{classtvm_1_1relay_1_1InterpreterClosureObj}
\input{classtvm_1_1IntImm}
\input{classtvm_1_1IntImmNode}
\input{classtvm_1_1arith_1_1IntSet}
\input{classtvm_1_1arith_1_1IntSetAnalyzer}
\input{classtvm_1_1arith_1_1IntSetNode}
\input{classtvm_1_1IRModule}
\input{classtvm_1_1IRModuleNode}
\input{classtvm_1_1IterAdapter}
\input{classtvm_1_1tir_1_1IterVar}
\input{classtvm_1_1te_1_1IterVarAttr}
\input{classtvm_1_1te_1_1IterVarAttrNode}
\input{classtvm_1_1tir_1_1IterVarNode}
\input{classtvm_1_1te_1_1IterVarRelation}
\input{classtvm_1_1te_1_1IterVarRelationNode}
\input{structtvm_1_1relay_1_1L2NormalizeAttrs}
\input{structtvm_1_1relay_1_1LayerNormAttrs}
\input{classtvm_1_1tir_1_1Layout}
\input{classtvm_1_1tir_1_1LayoutAxis}
\input{classtvm_1_1tir_1_1LayoutNode}
\input{structtvm_1_1relay_1_1LayoutTransformAttrs}
\input{structtvm_1_1relay_1_1LeakyReluAttrs}
\input{structtvm_1_1tir_1_1LENode}
\input{classtvm_1_1relay_1_1Let}
\input{classtvm_1_1relay_1_1LetNode}
\input{classtvm_1_1tir_1_1LetNode}
\input{classtvm_1_1tir_1_1LetStmtNode}
\input{classtvm_1_1tir_1_1LoadNode}
\input{classtvm_1_1tir_1_1LoweredFunc}
\input{classtvm_1_1tir_1_1LoweredFuncNode}
\input{structtvm_1_1relay_1_1LRNAttrs}
\input{classtvm_1_1tir_1_1LTNode}
\input{classtvm_1_1Map}
\input{classtvm_1_1MapNode}
\input{classtvm_1_1relay_1_1Match}
\input{classtvm_1_1relay_1_1MatchNode}
\input{classtvm_1_1tir_1_1MaxNode}
\input{structtvm_1_1relay_1_1MaxPool1DAttrs}
\input{structtvm_1_1relay_1_1MaxPool2DAttrs}
\input{structtvm_1_1relay_1_1MaxPool3DAttrs}
\input{classtvm_1_1MemoryInfo}
\input{classtvm_1_1MemoryInfoNode}
\input{classtvm_1_1tir_1_1MinNode}
\input{structtvm_1_1relay_1_1MirrorPadAttrs}
\input{classtvm_1_1tir_1_1ModNode}
\input{classtvm_1_1arith_1_1ModularSet}
\input{classtvm_1_1arith_1_1ModularSetAnalyzer}
\input{classtvm_1_1arith_1_1ModularSetNode}
\input{classtvm_1_1runtime_1_1Module}
\input{classtvm_1_1runtime_1_1ModuleNode}
\input{classtvm_1_1tir_1_1MulNode}
\input{structtvm_1_1relay_1_1MultiBoxPriorAttrs}
\input{structtvm_1_1relay_1_1MultiBoxTransformLocAttrs}
\input{classtvm_1_1runtime_1_1NDArray}
\input{structtvm_1_1relay_1_1NdarraySizeAttrs}
\input{classtvm_1_1tir_1_1NENode}
\input{classtvm_1_1NodeFunctor}
\input{classtvm_1_1NodeFunctor_3_01R_07const_01ObjectRef_01_6n_00_01Args_8_8_8_08_4}
\input{structtvm_1_1relay_1_1NonMaximumSuppressionAttrs}
\input{classtvm_1_1tir_1_1NotNode}
\input{classtvm_1_1runtime_1_1ObjAllocatorBase}
\input{classtvm_1_1runtime_1_1Object}
\input{structtvm_1_1runtime_1_1ObjectEqual}
\input{structtvm_1_1runtime_1_1ObjectHash}
\input{classtvm_1_1runtime_1_1ObjectPtr}
\input{classtvm_1_1runtime_1_1ObjectRef}
\input{structtvm_1_1runtime_1_1ObjectTypeChecker}
\input{structtvm_1_1runtime_1_1ObjectTypeChecker_3_01Array_3_01T_01_4_01_4}
\input{structtvm_1_1runtime_1_1ObjectTypeChecker_3_01Map_3_01K_00_01V_01_4_01_4}
\input{structtvm_1_1relay_1_1OnDeviceAttrs}
\input{structtvm_1_1relay_1_1OneHotAttrs}
\input{classtvm_1_1Op}
\input{classtvm_1_1te_1_1Operation}
\input{classtvm_1_1te_1_1OperationNode}
\input{classtvm_1_1relay_1_1OpImplementation}
\input{classtvm_1_1relay_1_1OpImplementationNode}
\input{classtvm_1_1OpMap}
\input{classtvm_1_1OpNode}
\input{classtvm_1_1OpRegistry}
\input{classtvm_1_1relay_1_1OpSpecialization}
\input{classtvm_1_1relay_1_1OpSpecializationNode}
\input{classtvm_1_1relay_1_1OpStrategy}
\input{classtvm_1_1relay_1_1OpStrategyNode}
\input{classtvm_1_1tir_1_1OrNode}
\input{classtvm_1_1runtime_1_1PackedFunc}
\input{structtvm_1_1relay_1_1PadAttrs}
\input{classtvm_1_1transform_1_1Pass}
\input{classtvm_1_1transform_1_1PassContext}
\input{classtvm_1_1transform_1_1PassContextNode}
\input{classtvm_1_1transform_1_1PassInfo}
\input{classtvm_1_1transform_1_1PassInfoNode}
\input{classtvm_1_1transform_1_1PassNode}
\input{classtvm_1_1relay_1_1Pattern}
\input{classtvm_1_1relay_1_1PatternConstructor}
\input{classtvm_1_1relay_1_1PatternConstructorNode}
\input{classtvm_1_1relay_1_1PatternFunctor}
\input{classtvm_1_1relay_1_1PatternFunctor_3_01R_07const_01Pattern_01_6n_00_01Args_8_8_8_08_4}
\input{classtvm_1_1relay_1_1PatternMutator}
\input{classtvm_1_1relay_1_1PatternNode}
\input{classtvm_1_1relay_1_1PatternTuple}
\input{classtvm_1_1relay_1_1PatternTupleNode}
\input{classtvm_1_1relay_1_1PatternVar}
\input{classtvm_1_1relay_1_1PatternVarNode}
\input{classtvm_1_1relay_1_1PatternVisitor}
\input{classtvm_1_1relay_1_1PatternWildcard}
\input{classtvm_1_1relay_1_1PatternWildcardNode}
\input{classtvm_1_1te_1_1PlaceholderOpNode}
\input{classtvm_1_1PointerType}
\input{classtvm_1_1PointerTypeNode}
\input{classtvm_1_1tir_1_1PrefetchNode}
\input{structtvm_1_1relay_1_1PReluAttrs}
\input{classtvm_1_1PrimExpr}
\input{classtvm_1_1PrimExprNode}
\input{classtvm_1_1tir_1_1PrimFunc}
\input{classtvm_1_1tir_1_1PrimFuncNode}
\input{classtvm_1_1PrimType}
\input{classtvm_1_1PrimTypeNode}
\input{classtvm_1_1tir_1_1ProducerConsumerNode}
\input{structtvm_1_1relay_1_1ProposalAttrs}
\input{classtvm_1_1tir_1_1ProvideNode}
\input{structtvm_1_1relay_1_1qnn_1_1QuantizeAttrs}
\input{classtvm_1_1tir_1_1RampNode}
\input{classtvm_1_1Range}
\input{classtvm_1_1RangeNode}
\input{classtvm_1_1tir_1_1RealizeNode}
\input{classtvm_1_1te_1_1RebaseNode}
\input{classtvm_1_1relay_1_1RecClosure}
\input{classtvm_1_1relay_1_1RecClosureObj}
\input{structtvm_1_1relay_1_1ReduceAttrs}
\input{classtvm_1_1tir_1_1ReduceNode}
\input{classtvm_1_1relay_1_1RefCreate}
\input{classtvm_1_1relay_1_1RefCreateNode}
\input{structtvm_1_1detail_1_1ReflectionTrait}
\input{classtvm_1_1ReflectionVTable}
\input{classtvm_1_1relay_1_1RefRead}
\input{classtvm_1_1relay_1_1RefReadNode}
\input{classtvm_1_1relay_1_1RefValue}
\input{structtvm_1_1relay_1_1RefValueObj}
\input{classtvm_1_1relay_1_1RefWrite}
\input{classtvm_1_1relay_1_1RefWriteNode}
\input{classtvm_1_1ReflectionVTable_1_1Registry}
\input{classtvm_1_1runtime_1_1Registry}
\input{classtvm_1_1RelayExpr}
\input{classtvm_1_1RelayExprNode}
\input{classtvm_1_1relay_1_1RelayNode}
\input{classtvm_1_1RelayRefType}
\input{classtvm_1_1RelayRefTypeNode}
\input{structtvm_1_1relay_1_1RepeatAttrs}
\input{classtvm_1_1ReprPrinter}
\input{structtvm_1_1relay_1_1qnn_1_1RequantizeAttrs}
\input{structtvm_1_1relay_1_1ReshapeAttrs}
\input{structtvm_1_1relay_1_1ResizeAttrs}
\input{structtvm_1_1relay_1_1ReverseAttrs}
\input{classtvm_1_1arith_1_1RewriteSimplifier}
\input{structtvm_1_1relay_1_1ROIAlignAttrs}
\input{structtvm_1_1relay_1_1ROIPoolAttrs}
\input{classtvm_1_1te_1_1ScanOpNode}
\input{classtvm_1_1te_1_1Schedule}
\input{classtvm_1_1te_1_1ScheduleNode}
\input{classtvm_1_1tir_1_1SelectNode}
\input{structtvm_1_1detail_1_1SelectSEqualReduce}
\input{structtvm_1_1detail_1_1SelectSEqualReduce_3_01T_00_01TraitName_00_01false_01_4}
\input{structtvm_1_1detail_1_1SelectSHashReduce}
\input{structtvm_1_1detail_1_1SelectSHashReduce_3_01T_00_01TraitName_00_01false_01_4}
\input{structtvm_1_1detail_1_1SelectVisitAttrs}
\input{structtvm_1_1detail_1_1SelectVisitAttrs_3_01T_00_01TraitName_00_01false_01_4}
\input{classtvm_1_1tir_1_1SeqStmt}
\input{classtvm_1_1tir_1_1SeqStmtNode}
\input{classtvm_1_1SEqualReducer}
\input{structtvm_1_1relay_1_1SequenceMaskAttrs}
\input{classtvm_1_1transform_1_1Sequential}
\input{structtvm_1_1relay_1_1ShapeFuncAttrs}
\input{structtvm_1_1relay_1_1ShapeOfAttrs}
\input{classtvm_1_1SHashReducer}
\input{classtvm_1_1tir_1_1ShuffleNode}
\input{classtvm_1_1runtime_1_1SimpleObjAllocator}
\input{classtvm_1_1te_1_1SingletonNode}
\input{classtvm_1_1tir_1_1SizeVar}
\input{classtvm_1_1tir_1_1SizeVarNode}
\input{classtvm_1_1te_1_1Tensor_1_1Slice}
\input{structtvm_1_1relay_1_1SliceLikeAttrs}
\input{structtvm_1_1relay_1_1SoftmaxAttrs}
\input{classtvm_1_1SourceName}
\input{classtvm_1_1SourceNameNode}
\input{classtvm_1_1Span}
\input{classtvm_1_1SpanNode}
\input{structtvm_1_1relay_1_1SparseDenseAttrs}
\input{structtvm_1_1relay_1_1SparseTransposeAttrs}
\input{classtvm_1_1te_1_1SpecializedCondition}
\input{classtvm_1_1te_1_1SpecializedConditionNode}
\input{structtvm_1_1relay_1_1SplitAttrs}
\input{classtvm_1_1te_1_1SplitNode}
\input{structtvm_1_1relay_1_1SqueezeAttrs}
\input{structtvm_1_1relay_1_1StackAttrs}
\input{classtvm_1_1te_1_1Stage}
\input{classtvm_1_1te_1_1StageNode}
\input{classtvm_1_1tir_1_1Stmt}
\input{classtvm_1_1tir_1_1StmtExprMutator}
\input{classtvm_1_1tir_1_1StmtExprVisitor}
\input{classtvm_1_1tir_1_1StmtFunctor}
\input{classtvm_1_1tir_1_1StmtFunctor_3_01R_07const_01Stmt_01_6n_00_01Args_8_8_8args_08_4}
\input{classtvm_1_1tir_1_1StmtMutator}
\input{classtvm_1_1tir_1_1StmtNode}
\input{classtvm_1_1tir_1_1StmtVisitor}
\input{classtvm_1_1tir_1_1StoreNode}
\input{structtvm_1_1relay_1_1StridedSliceAttrs}
\input{classtvm_1_1runtime_1_1String}
\input{classtvm_1_1tir_1_1StringImm}
\input{classtvm_1_1tir_1_1StringImmNode}
\input{classtvm_1_1runtime_1_1StringObj}
\input{classtvm_1_1StrMapNode}
\input{classtvm_1_1StructuralEqual}
\input{classtvm_1_1StructuralHash}
\input{structtvm_1_1relay_1_1StructuralHash}
\input{classtvm_1_1tir_1_1SubNode}
\input{structtvm_1_1relay_1_1SubPixelAttrs}
\input{structtvm_1_1relay_1_1TakeAttrs}
\input{classtvm_1_1Target}
\input{classtvm_1_1TargetNode}
\input{classtvm_1_1relay_1_1TempExpr}
\input{classtvm_1_1relay_1_1TempExprNode}
\input{classtvm_1_1te_1_1Tensor}
\input{classtvm_1_1te_1_1TensorComputeOpNode}
\input{structtvm_1_1te_1_1TensorDom}
\input{classtvm_1_1te_1_1TensorIntrin}
\input{classtvm_1_1te_1_1TensorIntrinCall}
\input{classtvm_1_1te_1_1TensorIntrinCallNode}
\input{classtvm_1_1te_1_1TensorIntrinNode}
\input{structtvm_1_1tir_1_1TensorKey}
\input{classtvm_1_1te_1_1TensorNode}
\input{classtvm_1_1TensorType}
\input{classtvm_1_1TensorTypeNode}
\input{classtvm_1_1runtime_1_1threading_1_1ThreadGroup}
\input{structtvm_1_1relay_1_1TileAttrs}
\input{structtvm_1_1relay_1_1TopKAttrs}
\input{structtvm_1_1relay_1_1TransposeAttrs}
\input{classtvm_1_1relay_1_1Tuple}
\input{classtvm_1_1relay_1_1TupleGetItem}
\input{classtvm_1_1relay_1_1TupleGetItemNode}
\input{classtvm_1_1relay_1_1TupleNode}
\input{classtvm_1_1TupleType}
\input{classtvm_1_1TupleTypeNode}
\input{classtvm_1_1runtime_1_1TVMArgs}
\input{classtvm_1_1runtime_1_1TVMArgsSetter}
\input{classtvm_1_1runtime_1_1TVMArgValue}
\input{structTVMByteArray}
\input{structTVMParallelGroupEnv}
\input{classtvm_1_1runtime_1_1TVMPODValue__}
\input{classtvm_1_1runtime_1_1TVMRetValue}
\input{unionTVMValue}
\input{classtvm_1_1Type}
\input{classtvm_1_1TypeCall}
\input{classtvm_1_1TypeCallNode}
\input{classtvm_1_1TypeConstraint}
\input{classtvm_1_1TypeConstraintNode}
\input{classtvm_1_1TypeData}
\input{classtvm_1_1TypeDataNode}
\input{classtvm_1_1TypedEnvFunc}
\input{classtvm_1_1TypedEnvFunc_3_01R_07Args_8_8_8_08_4}
\input{classtvm_1_1runtime_1_1TypedPackedFunc}
\input{classtvm_1_1runtime_1_1TypedPackedFunc_3_01R_07Args_8_8_8_08_4}
\input{classtvm_1_1TypeFunctor}
\input{classtvm_1_1TypeFunctor_3_01R_07const_01Type_01_6n_00_01Args_8_8_8_08_4}
\input{classtvm_1_1TypeMutator}
\input{structtvm_1_1detail_1_1TypeName}
\input{structtvm_1_1detail_1_1TypeName_3_01bool_01_4}
\input{structtvm_1_1detail_1_1TypeName_3_01DataType_01_4}
\input{structtvm_1_1detail_1_1TypeName_3_01double_01_4}
\input{structtvm_1_1detail_1_1TypeName_3_01int_01_4}
\input{structtvm_1_1detail_1_1TypeName_3_01int64__t_01_4}
\input{structtvm_1_1detail_1_1TypeName_3_01uint64__t_01_4}
\input{structtvm_1_1detail_1_1TypeName_3_01void_01_5_01_4}
\input{classtvm_1_1TypeNode}
\input{classtvm_1_1TypeRelation}
\input{classtvm_1_1TypeRelationNode}
\input{classtvm_1_1TypeReporter}
\input{classtvm_1_1TypeReporterNode}
\input{classtvm_1_1TypeVar}
\input{classtvm_1_1TypeVarNode}
\input{classtvm_1_1TypeVisitor}
\input{structtvm_1_1relay_1_1UpSampling3DAttrs}
\input{structtvm_1_1relay_1_1UpSamplingAttrs}
\input{structtvm_1_1Map_1_1ValueConverter}
\input{structtvm_1_1Array_1_1ValueConverter}
\input{classtvm_1_1tir_1_1Var}
\input{classtvm_1_1relay_1_1Var}
\input{classtvm_1_1relay_1_1VarNode}
\input{classtvm_1_1tir_1_1VarNode}
\input{classtvm_1_1runtime_1_1vm_1_1VirtualMachine}
\input{classtvm_1_1runtime_1_1vm_1_1VMClosure}
\input{classtvm_1_1runtime_1_1vm_1_1VMClosureObj}
\input{structtvm_1_1runtime_1_1vm_1_1VMFrame}
\input{structtvm_1_1runtime_1_1vm_1_1VMFunction}
\input{classtvm_1_1With}
\input{structtvm_1_1relay_1_1YoloReorgAttrs}
\chapter{File Documentation}
\input{analyzer_8h}
\input{bound_8h}
\input{int__set_8h}
\input{pattern_8h}
\input{driver__api_8h}
\input{ir_2adt_8h}
\input{relay_2adt_8h}
\input{ir_2attrs_8h}
\input{relay_2qnn_2attrs_8h}
\input{env__func_8h}
\input{error_8h}
\input{ir_2expr_8h}
\input{relay_2expr_8h}
\input{tir_2expr_8h}
\input{ir_2function_8h}
\input{relay_2function_8h}
\input{tir_2function_8h}
\input{ir_2module_8h}
\input{runtime_2module_8h}
\input{ir_2op_8h}
\input{relay_2op_8h}
\input{tir_2op_8h}
\input{span_8h}
\input{tensor__type_8h}
\input{include_2tvm_2ir_2transform_8h}
\input{include_2tvm_2relay_2attrs_2transform_8h}
\input{include_2tvm_2relay_2qnn_2transform_8h}
\input{include_2tvm_2relay_2transform_8h}
\input{include_2tvm_2tir_2transform_8h}
\input{topi_2include_2topi_2transform_8h}
\input{ir_2type_8h}
\input{relay_2type_8h}
\input{type__functor_8h}
\input{type__relation_8h}
\input{node_2container_8h}
\input{runtime_2container_8h}
\input{functor_8h}
\input{node_8h}
\input{reflection_8h}
\input{repr__printer_8h}
\input{serialization_8h}
\input{structural__equal_8h}
\input{structural__hash_8h}
\input{analysis_8h}
\input{algorithm_8h}
\input{annotation_8h}
\input{bitserial_8h}
\input{debug_8h}
\input{device__copy_8h}
\input{image_8h}
\input{relay_2attrs_2memory_8h}
\input{runtime_2memory_8h}
\input{include_2tvm_2relay_2attrs_2nn_8h}
\input{topi_2include_2topi_2nn_8h}
\input{reduce_8h}
\input{vision_8h}
\input{base_8h}
\input{relay_2expr__functor_8h}
\input{tir_2expr__functor_8h}
\input{feature_8h}
\input{interpreter_8h}
\input{op__attr__types_8h}
\input{op__strategy_8h}
\input{pattern__functor_8h}
\input{c__backend__api_8h}
\input{c__runtime__api_8h}
\input{data__type_8h}
\input{device__api_8h}
\input{utvm__runtime_8h}
\input{ndarray_8h}
\input{object_8h}
\input{packed__func_8h}
\input{registry_8h}
\input{serializer_8h}
\input{threading__backend_8h}
\input{vm_8h}
\input{with_8h}
\input{codegen_8h}
\input{generic__func_8h}
\input{target_8h}
\input{target__info_8h}
\input{operation_8h}
\input{schedule_8h}
\input{schedule__pass_8h}
\input{tensor_8h}
\input{tensor__intrin_8h}
\input{buffer_8h}
\input{data__layout_8h}
\input{ir__pass_8h}
\input{lowered__func_8h}
\input{stmt_8h}
\input{stmt__functor_8h}
\input{broadcast_8h}
\input{detail_2broadcast_8h}
\input{cublas_8h}
\input{rocblas_8h}
\input{cuda_2dense_8h}
\input{nn_2dense_8h}
\input{rocm_2dense_8h}
\input{cuda_2injective_8h}
\input{generic_2injective_8h}
\input{rocm_2injective_8h}
\input{x86_2injective_8h}
\input{cuda_2normalization_8h}
\input{rocm_2normalization_8h}
\input{cuda_2pooling_8h}
\input{nn_2pooling_8h}
\input{rocm_2pooling_8h}
\input{cuda_2reduction_8h}
\input{reduction_8h}
\input{rocm_2reduction_8h}
\input{cuda_2softmax_8h}
\input{nn_2softmax_8h}
\input{rocm_2softmax_8h}
\input{array__utils_8h}
\input{constant__utils_8h}
\input{detail_2extern_8h}
\input{generic_2extern_8h}
\input{fuse_8h}
\input{pad__utils_8h}
\input{ravel__unravel_8h}
\input{tensor__utils_8h}
\input{elemwise_8h}
\input{generic_2default_8h}
\input{x86_2default_8h}
\input{batch__matmul_8h}
\input{bias__add_8h}
\input{nn_2bnn_8h}
\input{x86_2bnn_8h}
\input{dilate_8h}
\input{flatten_8h}
\input{local__response__norm_8h}
\input{mapping_8h}
\input{tags_8h}
\input{reorg_8h}
%--- End generated contents ---

% Index
\backmatter
\newpage
\phantomsection
\clearemptydoublepage
\addcontentsline{toc}{chapter}{Index}
\printindex

\end{document}
