<!doctype html><html lang=en-us dir=ltr><head><meta charset=utf-8><meta name=viewport content='width=device-width,initial-scale=1'><meta name=description content="前端所有知识"><title>IC前端设计练习</title><link rel=canonical href=https://sleepman9.github.io/p/ic%E5%89%8D%E7%AB%AF%E8%AE%BE%E8%AE%A1%E7%BB%83%E4%B9%A0/><link rel=stylesheet href=/scss/style.min.5aa68d93df529574c35716e1d9327f1d380c24c53c7b2f7d4fd2d3c5a5c1a252.css><meta property='og:title' content="IC前端设计练习"><meta property='og:description' content="前端所有知识"><meta property='og:url' content='https://sleepman9.github.io/p/ic%E5%89%8D%E7%AB%AF%E8%AE%BE%E8%AE%A1%E7%BB%83%E4%B9%A0/'><meta property='og:site_name' content="UNO's Page"><meta property='og:type' content='article'><meta property='article:section' content='Post'><meta property='article:published_time' content='2025-07-29T00:00:00+00:00'><meta property='article:modified_time' content='2025-07-29T00:00:00+00:00'><meta property='og:image' content='https://sleepman9.github.io/p/ic%E5%89%8D%E7%AB%AF%E8%AE%BE%E8%AE%A1%E7%BB%83%E4%B9%A0/cover.png'><meta name=twitter:title content="IC前端设计练习"><meta name=twitter:description content="前端所有知识"><meta name=twitter:card content="summary_large_image"><meta name=twitter:image content='https://sleepman9.github.io/p/ic%E5%89%8D%E7%AB%AF%E8%AE%BE%E8%AE%A1%E7%BB%83%E4%B9%A0/cover.png'><link rel="shortcut icon" href=/favicon.JPG></head><body class=article-page><script>(function(){const e="StackColorScheme";localStorage.getItem(e)||localStorage.setItem(e,"auto")})()</script><script>(function(){const t="StackColorScheme",e=localStorage.getItem(t),n=window.matchMedia("(prefers-color-scheme: dark)").matches===!0;e=="dark"||e==="auto"&&n?document.documentElement.dataset.scheme="dark":document.documentElement.dataset.scheme="light"})()</script><div class="container main-container flex on-phone--column extended"><aside class="sidebar left-sidebar sticky"><button class="hamburger hamburger--spin" type=button id=toggle-menu aria-label="Toggle Menu">
<span class=hamburger-box><span class=hamburger-inner></span></span></button><header><figure class=site-avatar><a href=/><img src=/img/avatar_hu_7afa164803cda945.JPG width=300 height=300 class=site-logo loading=lazy alt=Avatar>
</a><span class=emoji>🍥</span></figure><div class=site-meta><h1 class=site-name><a href=/>UNO's Page</a></h1><h2 class=site-description>Everyone starts from zero!</h2></div></header><ol class=menu id=main-menu><li><a href=/><svg class="icon icon-tabler icon-tabler-home" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><polyline points="5 12 3 12 12 3 21 12 19 12"/><path d="M5 12v7a2 2 0 002 2h10a2 2 0 002-2v-7"/><path d="M9 21v-6a2 2 0 012-2h2a2 2 0 012 2v6"/></svg>
<span>Home</span></a></li><li><a href=/archives/><svg class="icon icon-tabler icon-tabler-archive" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><rect x="3" y="4" width="18" height="4" rx="2"/><path d="M5 8v10a2 2 0 002 2h10a2 2 0 002-2V8"/><line x1="10" y1="12" x2="14" y2="12"/></svg>
<span>Archives</span></a></li><li><a href=/search/><svg class="icon icon-tabler icon-tabler-search" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="10" cy="10" r="7"/><line x1="21" y1="21" x2="15" y2="15"/></svg>
<span>Search</span></a></li><li><a href=/links/><svg class="icon icon-tabler icon-tabler-link" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><path d="M10 14a3.5 3.5.0 005 0l4-4a3.5 3.5.0 00-5-5l-.5.5"/><path d="M14 10a3.5 3.5.0 00-5 0l-4 4a3.5 3.5.0 005 5l.5-.5"/></svg>
<span>Links</span></a></li><li class=menu-bottom-section><ol class=menu><li id=dark-mode-toggle><svg class="icon icon-tabler icon-tabler-toggle-left" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="8" cy="12" r="2"/><rect x="2" y="6" width="20" height="12" rx="6"/></svg>
<svg class="icon icon-tabler icon-tabler-toggle-right" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="16" cy="12" r="2"/><rect x="2" y="6" width="20" height="12" rx="6"/></svg>
<span>Dark Mode</span></li></ol></li></ol></aside><aside class="sidebar right-sidebar sticky"><section class="widget archives"><div class=widget-icon><svg class="icon icon-tabler icon-tabler-hash" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><line x1="5" y1="9" x2="19" y2="9"/><line x1="5" y1="15" x2="19" y2="15"/><line x1="11" y1="4" x2="7" y2="20"/><line x1="17" y1="4" x2="13" y2="20"/></svg></div><h2 class="widget-title section-title">Table of contents</h2><div class=widget--toc><nav id=TableOfContents><ol><li><a href=#verilog练习网址>Verilog练习网址</a></li><li><a href=#verilog语法>verilog语法</a><ol><li><a href=#default_nettype-none>`default_nettype none</a></li><li><a href=#组合逻辑>组合逻辑</a></li><li><a href=#条件运算符三元运算符>条件运算符（三元运算符）</a></li><li><a href=#阻塞赋值和非阻塞赋值>阻塞赋值和非阻塞赋值</a></li><li><a href=#异步复位>异步复位</a></li><li><a href=#地址数x字长>地址数x字长</a></li></ol></li><li><a href=#逻辑>逻辑</a><ol><li><a href=#移位寄存器>移位寄存器</a></li><li><a href=#真值表>真值表</a></li><li><a href=#有符号溢出>有符号溢出</a></li><li><a href=#边沿检查时序逻辑检查>边沿检查（时序逻辑检查）</a></li></ol></li></ol></nav></div></section></aside><main class="main full-width"><article class="has-image main-article"><header class=article-header><div class=article-image><a href=/p/ic%E5%89%8D%E7%AB%AF%E8%AE%BE%E8%AE%A1%E7%BB%83%E4%B9%A0/><img src=/p/ic%E5%89%8D%E7%AB%AF%E8%AE%BE%E8%AE%A1%E7%BB%83%E4%B9%A0/cover_hu_789b778043be53ab.png srcset="/p/ic%E5%89%8D%E7%AB%AF%E8%AE%BE%E8%AE%A1%E7%BB%83%E4%B9%A0/cover_hu_789b778043be53ab.png 800w, /p/ic%E5%89%8D%E7%AB%AF%E8%AE%BE%E8%AE%A1%E7%BB%83%E4%B9%A0/cover_hu_563b4ea6ff454018.png 1600w" width=800 height=420 loading=lazy alt="Featured image of post IC前端设计练习"></a></div><div class=article-details><header class=article-category><a href=/categories/ic/>IC</a></header><div class=article-title-wrapper><h2 class=article-title><a href=/p/ic%E5%89%8D%E7%AB%AF%E8%AE%BE%E8%AE%A1%E7%BB%83%E4%B9%A0/>IC前端设计练习</a></h2><h3 class=article-subtitle>前端所有知识</h3></div><footer class=article-time><div><svg class="icon icon-tabler icon-tabler-calendar-time" width="56" height="56" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><path d="M11.795 21H5a2 2 0 01-2-2V7a2 2 0 012-2h12a2 2 0 012 2v4"/><circle cx="18" cy="18" r="4"/><path d="M15 3v4"/><path d="M7 3v4"/><path d="M3 11h16"/><path d="M18 16.496V18l1 1"/></svg>
<time class=article-time--published datetime=2025-07-29T00:00:00Z>Jul 29, 2025</time></div><div><svg class="icon icon-tabler icon-tabler-clock" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><polyline points="12 7 12 12 15 15"/></svg>
<time class=article-time--reading>3 minute read</time></div></footer></div></header><section class=article-content><h2 id=verilog练习网址>Verilog练习网址</h2><p><a class=link href="https://edu.eeeknow.com/exam/lab?uname=1138b6c7f20ffa138c04c6b81515e990&amp;clname=wx" target=_blank rel=noopener>verilog在线练习</a></p><p><a class=link href=https://digitalasic.design/%e7%bf%bb%e8%af%91%e6%96%87%e6%a1%a3/hdlbits-chinese/ target=_blank rel=noopener>中文HDLBits</a></p><p><a class=link href=https://blog.csdn.net/wszwszwszqwer/article/details/123764784 target=_blank rel=noopener>HDLBits完整版刷题</a></p><p><a class=link href=https://www.zhihu.com/question/348990787 target=_blank rel=noopener>优秀的开源项目</a></p><h2 id=verilog语法>verilog语法</h2><h3 id=default_nettype-none>`default_nettype none</h3><p>// Disable implicit nets. Reduces some types of bugs.
这是一个编译器指令（以反引号 ` 开头），不是 Verilog 语言的一部分。</p><p>设置当前源文件中，未显式声明的信号，不允许被自动推断为 wire。</p><p>隐式 nets 通常是难以检测的错误源。在 Verilog 中，通过赋值语句或将未声明的内容连接到模块端口，可以隐式创建网络类型信号。隐式 nets 始终是单一位宽的导线，并且如果你打算使用向量，它会导致错误。可以使用 default_nettype none 指令禁用隐式 nets 的创建。</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=kt>wire</span> <span class=p>[</span><span class=mh>2</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>a</span><span class=p>,</span> <span class=n>c</span><span class=p>;</span>     <span class=c1>// 两个向量
</span></span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>a</span> <span class=o>=</span> <span class=mh>3</span><span class=mb>&#39;b101</span><span class=p>;</span>   <span class=c1>// a = 101
</span></span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>b</span> <span class=o>=</span> <span class=n>a</span><span class=p>;</span>        <span class=c1>// b = 1   隐式创建的导线
</span></span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>c</span> <span class=o>=</span> <span class=n>b</span><span class=p>;</span>        <span class=c1>// c = 001  &lt;-- 错误
</span></span></span><span class=line><span class=cl><span class=n>my_module</span> <span class=n>i1</span> <span class=p>(</span><span class=n>d</span><span class=p>,</span><span class=n>e</span><span class=p>);</span>  <span class=c1>// 如果没有声明，d 和 e 隐式地是单一位宽。
</span></span></span></code></pre></td></tr></table></div></div><p>// 如果端口本应是向量，这可能是一个错误。</p><p>添加 default_nettype none 将使代码的第二行成为一个错误，这使得错误更容易被发现。</p><h3 id=组合逻辑>组合逻辑</h3><p>用于硬件综合的always块有两种：</p><p>• 组合逻辑：always @(*)</p><p>• 时钟触发：always @(posedge clk)</p><p>对于组合逻辑的always块，应始终使用(<code>*</code>) 敏感列表，显式列出信号容易出错，且在硬件综合时会被忽略。如果错过某个信号，综合后的硬件行为仍会像指定了(*)一样，但仿真时会不同步。在assign语句中，左侧必须是网络类型（如wire），而在always块的过程赋值中，左侧必须是变量类型（如reg）。这些类型与硬件综合无关，仅是Verilog作为硬件仿真语言的语法遗留。</p><blockquote><p>一个“人口计数”电路用于计算输入向量中'1&rsquo;的数量。构建一个用于3位输入向量的人口计数电路。</p></blockquote><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>top_module</span><span class=p>(</span> 
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=p>[</span><span class=mh>2</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>in</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=kt>reg</span> <span class=p>[</span><span class=mh>1</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>out</span> <span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>    <span class=c1>// assign out = in[0] + in[1] + in[2];
</span></span></span><span class=line><span class=cl>    <span class=c1>// 一直在报!!!!!
</span></span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>    <span class=k>always</span><span class=p>@(</span><span class=o>*</span><span class=p>)</span> <span class=n>out</span> <span class=o>=</span> <span class=n>in</span><span class=p>[</span><span class=mh>0</span><span class=p>]</span> <span class=o>+</span> <span class=n>in</span><span class=p>[</span><span class=mh>1</span><span class=p>]</span> <span class=o>+</span> <span class=n>in</span><span class=p>[</span><span class=mh>2</span><span class=p>];</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>    
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><p><img src=/p/ic%E5%89%8D%E7%AB%AF%E8%AE%BE%E8%AE%A1%E7%BB%83%E4%B9%A0/image-1.png width=1134 height=675 srcset="/p/ic%E5%89%8D%E7%AB%AF%E8%AE%BE%E8%AE%A1%E7%BB%83%E4%B9%A0/image-1_hu_4c26f0ecf00f20b1.png 480w, /p/ic%E5%89%8D%E7%AB%AF%E8%AE%BE%E8%AE%A1%E7%BB%83%E4%B9%A0/image-1_hu_8a2d5d79fe118a83.png 1024w" loading=lazy alt="alt text" class=gallery-image data-flex-grow=168 data-flex-basis=403px></p><p><img src=/p/ic%E5%89%8D%E7%AB%AF%E8%AE%BE%E8%AE%A1%E7%BB%83%E4%B9%A0/image-2.png width=900 height=630 srcset="/p/ic%E5%89%8D%E7%AB%AF%E8%AE%BE%E8%AE%A1%E7%BB%83%E4%B9%A0/image-2_hu_e9816a2208f5b87a.png 480w, /p/ic%E5%89%8D%E7%AB%AF%E8%AE%BE%E8%AE%A1%E7%BB%83%E4%B9%A0/image-2_hu_f28f65c76d2b75aa.png 1024w" loading=lazy alt="alt text" class=gallery-image data-flex-grow=142 data-flex-basis=342px>
如果类型不对，会出现语法错误。</p><h3 id=条件运算符三元运算符>条件运算符（三元运算符）</h3><p>用来实现 组合逻辑中基于选择信号的多路选择器（MUX）功能</p><blockquote><p>condition ? true_value : false_value;</p></blockquote><p><a class=link href="https://edu.eeeknow.com/video-series?goods_sn=TW100943&amp;series_goods_sn=XL101041&amp;is_single=1&amp;id=6019" target=_blank rel=noopener>https://edu.eeeknow.com/video-series?goods_sn=TW100943&series_goods_sn=XL101041&is_single=1&id=6019</a></p><h3 id=阻塞赋值和非阻塞赋值>阻塞赋值和非阻塞赋值</h3><p>注意时序电路设计中的赋值语句要使用非阻塞赋值“&lt;=”</p><p><a class=link href=https://blog.csdn.net/qq_44933149/article/details/121926211 target=_blank rel=noopener>阻塞赋值和非阻塞赋值</a></p><h3 id=异步复位>异步复位</h3><p>在任意时刻（不依赖时钟边沿），只要复位信号有效（通常是低电平或高电平），寄存器立即被清零（或设置为初始值）。</p><div class=table-wrapper><table><thead><tr><th>对比项</th><th>异步复位</th><th>同步复位</th></tr></thead><tbody><tr><td>触发时机</td><td><strong>立即生效</strong>，与时钟无关</td><td><strong>在时钟上升沿/下降沿生效</strong></td></tr><tr><td>写法位置</td><td><code>if (!rst)</code> 在 <code>always</code> 开头</td><td><code>if (!rst)</code> 放在 <code>clk</code> 相关逻辑内</td></tr><tr><td>响应速度</td><td>快速响应，适合紧急清零</td><td>与时钟同步，响应稍慢</td></tr><tr><td>通常用途</td><td>系统启动、电源不稳恢复</td><td>有严格时序控制的系统</td></tr></tbody></table></div><h3 id=地址数x字长>地址数x字长</h3><p>我们常说的8x1 存储器</p><p>“8” 表示地址数（也就是存储单元个数），
“1” 表示每个存储单元可以存储1位（bit）的数据。</p><h2 id=逻辑>逻辑</h2><h3 id=移位寄存器>移位寄存器</h3><p>question：
我们现在有一个模块my_dff8，该模块具有两个输入和一个输出（实现一个8位的D触发器）。实例化它们中的三个，然后将它们链接在一起以构成一个长度为3的8位宽移位寄存器。
此外，创建一个4比1多路复用器，该多路复用器根据sel [1：0]选择输出的内容：输入d的值，在第一个，第二个之后或在第三个D触发器之后。 （<strong>本质上，sel选择从0到3个时钟周期延迟输入的周期。</strong>）
提供模块是：
module my_dff8 ( input clk, input [7:0] d, output [7:0] q );
没有提供多路复用器。一种可能的写方法是在always块中包含case语句。</p><p><img src=/image.png loading=lazy alt=移位寄存器></p><h3 id=真值表>真值表</h3><p>SOP方法：输入使用“乘积”的形式，将每个为真的输出当作与门的输入</p><p>卡诺图：得出电路表达式</p><h3 id=有符号溢出>有符号溢出</h3><p>这里从溢出发生的情形出发解题，有符号数溢出有两种情况：一是正正相加，产生正溢出;另一种情况是负负相减，产生负溢出。所以就分别考虑了这两种情况，将这两种情况取或判断溢出。</p><p>a[7] && b[7] && ~s[7]：</p><p>负数相减（补码相加）产生正数，判断溢出。</p><p>~a[7] && ~b[7] && s[7]：</p><p>正数相加产生一个负数，判断溢出。</p><div class=table-wrapper><table><thead><tr><th>情况</th><th>a[7]</th><th>b[7]</th><th>s[7]</th><th>是否溢出</th></tr></thead><tbody><tr><td>正 + 正 = 负</td><td>0</td><td>0</td><td>1</td><td>✅ 溢出</td></tr><tr><td>负 + 负 = 正</td><td>1</td><td>1</td><td>0</td><td>✅ 溢出</td></tr><tr><td>其余情况</td><td>0/1</td><td>1/0</td><td>无论什么</td><td>❌ 不溢出</td></tr></tbody></table></div><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span><span class=lnt>8
</span><span class=lnt>9
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-text data-lang=text><span class=line><span class=cl>举个例子：
</span></span><span class=line><span class=cl>a =  1000_0000 = -128
</span></span><span class=line><span class=cl>b =  1000_0000 = -128
</span></span><span class=line><span class=cl>s = a + b = -128 + (-128) = -256
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>但 8 位补码最大表示范围是 [-128, 127]
</span></span><span class=line><span class=cl>-256 超出范围，结果会变成：
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>s = 0000_0000 （实际为 0） → s[7] = 0 ⇒ 溢出
</span></span></code></pre></td></tr></table></div></div><hr><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span><span class=lnt>8
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-text data-lang=text><span class=line><span class=cl>a =  0111_1111 = 127
</span></span><span class=line><span class=cl>b =  0000_0001 =   1
</span></span><span class=line><span class=cl>s = a + b = 127 + 1 = 128
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>但 8 位补码最大表示范围是 [-128, 127]
</span></span><span class=line><span class=cl>128 超出范围，结果会变成：
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>s = 1000_0000 （实际为 -128） → s[7] = 1 ⇒ 溢出
</span></span></code></pre></td></tr></table></div></div><h3 id=边沿检查时序逻辑检查>边沿检查（时序逻辑检查）</h3><p>位级并行上升沿检测（rising edge detection）问题，目标是检测一个 8 位信号向量中每一位何时发生 从 0 到 1 的变化，即上升沿，并在下一个时钟周期将相应输出位设为 1（其他位为 0）</p><p><strong>关键：确定上一个时钟周期的信号，使用 与门过滤</strong></p><p><a class=link href="https://edu.eeeknow.com/video-series?goods_sn=TW100943&amp;series_goods_sn=XL101041&amp;is_single=1&amp;id=6019" target=_blank rel=noopener>练习题</a></p><p>🧠 基本原理：</p><p>对于一个信号 in[7:0]，我们需要对每一位 in[i] 做如下逻辑：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=n>out</span><span class=p>[</span><span class=n>i</span><span class=p>]</span> <span class=o>=</span> <span class=o>~</span><span class=n>in_dly</span><span class=p>[</span><span class=n>i</span><span class=p>]</span> <span class=o>&amp;</span> <span class=n>in</span><span class=p>[</span><span class=n>i</span><span class=p>];</span>
</span></span></code></pre></td></tr></table></div></div><p>其中：
in_dly[i] 是 in[i] 的上一个周期值（通过寄存器存下来的）。
out[i] 是当前周期输出的上升沿信号。</p><p>这条表达式的意思是：
如果 上一个周期是0 且 当前周期是1，说明发生了上升沿。</p><p>例子：</p><p>假设输入信号 in[7:0] 在 4 个时钟周期内的值如下</p><div class=table-wrapper><table><thead><tr><th>Cycle</th><th><code>in[7:0]</code></th></tr></thead><tbody><tr><td>0</td><td>8&rsquo;b00000000</td></tr><tr><td>1</td><td>8&rsquo;b00010010</td></tr><tr><td>2</td><td>8&rsquo;b00010011</td></tr><tr><td>3</td><td>8&rsquo;b00010001</td></tr></tbody></table></div><p>我们期望输出 out[7:0] 为：</p><div class=table-wrapper><table><thead><tr><th>Cycle</th><th><code>out[7:0]</code></th><th><strong>解释</strong></th></tr></thead><tbody><tr><td>0</td><td>8&rsquo;b00000000</td><td>初始周期，没有比较基础</td></tr><tr><td>1</td><td>8&rsquo;b00010010</td><td>第1位和第4位从 0→1，上升沿检测到</td></tr><tr><td>2</td><td>8&rsquo;b00000001</td><td>第0位从 0→1 出现上升沿</td></tr><tr><td>3</td><td>8&rsquo;b00000000</td><td>没有新的上升沿，out 全为0</td></tr></tbody></table></div></section><footer class=article-footer><section class=article-copyright><svg class="icon icon-tabler icon-tabler-copyright" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><path d="M14.5 9a3.5 4 0 100 6"/></svg>
<span>Licensed under CC BY-NC-SA 4.0</span></section></footer><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/katex@0.16.9/dist/katex.min.css integrity=sha384-n8MVd4RsNIU0tAv4ct0nTaAbDJwPJzDEaqSD1odI+WdtXRGWt2kTvGFasHpSy3SV crossorigin=anonymous><script src=https://cdn.jsdelivr.net/npm/katex@0.16.9/dist/katex.min.js integrity=sha384-XjKyOOlGwcjNTAIQHIpgOno0Hl1YQqzUOEleOLALmuqehneUG+vnGctmUb0ZY0l8 crossorigin=anonymous defer></script><script src=https://cdn.jsdelivr.net/npm/katex@0.16.9/dist/contrib/auto-render.min.js integrity=sha384-+VBxd3r6XgURycqtZ117nYw44OOcIax56Z4dCRWbxyPt0Koah1uHoK0o4+/RRE05 crossorigin=anonymous defer></script><script>window.addEventListener("DOMContentLoaded",()=>{const e=[".main-article",".widget--toc"];e.forEach(e=>{const t=document.querySelector(e);t&&renderMathInElement(t,{delimiters:[{left:"$$",right:"$$",display:!0},{left:"$",right:"$",display:!1},{left:"\\(",right:"\\)",display:!1},{left:"\\[",right:"\\]",display:!0}],ignoredClasses:["gist"]})})})</script></article><aside class=related-content--wrapper><h2 class=section-title>Related content</h2><div class=related-content><div class="flex article-list--tile"><article><a href=/p/ic-tools/><div class=article-details><h2 class=article-title>IC Tools</h2></div></a></article><article class=has-image><a href=/p/%E6%89%AB%E6%8F%8F%E9%93%BE%E6%B5%8B%E8%AF%95scan-chain/><div class=article-image><img src=/p/%E6%89%AB%E6%8F%8F%E9%93%BE%E6%B5%8B%E8%AF%95scan-chain/cover.5acbaa8fb8283351141d233e0f377202_hu_c1041b7ca77ea652.png width=250 height=150 loading=lazy alt="Featured image of post 扫描链测试（scan chain）" data-hash="md5-Wsuqj7goM1EUHSM+DzdyAg=="></div><div class=article-details><h2 class=article-title>扫描链测试（scan chain）</h2></div></a></article><article><a href=/p/ic_%E5%90%8E%E7%AB%AF%E8%BE%93%E5%85%A5%E6%96%87%E4%BB%B6/><div class=article-details><h2 class=article-title>IC_后端输入文件</h2></div></a></article><article><a href=/p/job/><div class=article-details><h2 class=article-title>Job</h2></div></a></article><article class=has-image><a href=/p/ic%E9%AA%8C%E8%AF%81uvm%E6%96%B9%E6%B3%95%E5%AD%A6/><div class=article-image><img src=/p/ic%E9%AA%8C%E8%AF%81uvm%E6%96%B9%E6%B3%95%E5%AD%A6/cover.f786c1c1b26242f69a517eb590a68a95_hu_393dd7888ac7cc36.png width=250 height=150 loading=lazy alt="Featured image of post IC验证——UVM方法学" data-hash="md5-94bBwbJiQvaaUX61kKaKlQ=="></div><div class=article-details><h2 class=article-title>IC验证——UVM方法学</h2></div></a></article></div></div></aside><div class=disqus-container></div><style>.disqus-container{background-color:var(--card-background);border-radius:var(--card-border-radius);box-shadow:var(--shadow-l1);padding:var(--card-padding)}</style><script>window.addEventListener("onColorSchemeChange",e=>{typeof DISQUS=="object"&&DISQUS.reset({reload:!0})})</script><footer class=site-footer><section class=copyright>&copy;
2020 -
2026 UNO's Page</section><section class=powerby>Built with <a href=https://gohugo.io/ target=_blank rel=noopener>Hugo</a><br>Theme <b><a href=https://github.com/CaiJimmy/hugo-theme-stack target=_blank rel=noopener data-version=3.33.0>Stack</a></b> designed by <a href=https://jimmycai.com target=_blank rel=noopener>Jimmy</a></section></footer><div class=pswp tabindex=-1 role=dialog aria-hidden=true><div class=pswp__bg></div><div class=pswp__scroll-wrap><div class=pswp__container><div class=pswp__item></div><div class=pswp__item></div><div class=pswp__item></div></div><div class="pswp__ui pswp__ui--hidden"><div class=pswp__top-bar><div class=pswp__counter></div><button class="pswp__button pswp__button--close" title="Close (Esc)"></button>
<button class="pswp__button pswp__button--share" title=Share></button>
<button class="pswp__button pswp__button--fs" title="Toggle fullscreen"></button>
<button class="pswp__button pswp__button--zoom" title="Zoom in/out"></button><div class=pswp__preloader><div class=pswp__preloader__icn><div class=pswp__preloader__cut><div class=pswp__preloader__donut></div></div></div></div></div><div class="pswp__share-modal pswp__share-modal--hidden pswp__single-tap"><div class=pswp__share-tooltip></div></div><button class="pswp__button pswp__button--arrow--left" title="Previous (arrow left)">
</button>
<button class="pswp__button pswp__button--arrow--right" title="Next (arrow right)"></button><div class=pswp__caption><div class=pswp__caption__center></div></div></div></div></div><script src=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.min.js integrity="sha256-ePwmChbbvXbsO02lbM3HoHbSHTHFAeChekF1xKJdleo=" crossorigin=anonymous defer></script><script src=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe-ui-default.min.js integrity="sha256-UKkzOn/w1mBxRmLLGrSeyB4e1xbrp4xylgAWb3M42pU=" crossorigin=anonymous defer></script><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/default-skin/default-skin.min.css crossorigin=anonymous><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.min.css crossorigin=anonymous></main></div><script src=https://cdn.jsdelivr.net/npm/node-vibrant@3.1.6/dist/vibrant.min.js integrity="sha256-awcR2jno4kI5X0zL8ex0vi2z+KMkF24hUW8WePSA9HM=" crossorigin=anonymous></script><script type=text/javascript src=/ts/main.c922af694cc257bf1ecc41c0dd7b0430f9114ec280ccf67cd2c6ad55f5316c4e.js defer></script><script type=text/javascript src=/ts/custom.3a18789992ec65153514c8a6f238f495b78147e9988f49bca9f11f7c4976e80b.js defer></script><script>(function(){const e=document.createElement("link");e.href="https://fonts.googleapis.com/css2?family=Lato:wght@300;400;700&display=swap",e.type="text/css",e.rel="stylesheet",document.head.appendChild(e)})()</script></body></html>