EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 4 7
Title ""
Date "2020-04-01"
Rev "6"
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text GLabel 2950 3850 2    39   Output ~ 0
TAP_~PAWR~
Text GLabel 2950 3750 2    39   Output ~ 0
TAP_~PARD~
Text GLabel 2150 3750 0    39   Input ~ 0
FPGA_~PARD~
Text GLabel 2150 1350 0    50   Input ~ 0
FPGA_CTL_OE
Text GLabel 2150 3850 0    39   Input ~ 0
FPGA_~PAWR~
$Comp
L power:+3V3 #PWR0133
U 1 1 5E54ED05
P 2450 1050
F 0 "#PWR0133" H 2450 900 50  0001 C CNN
F 1 "+3V3" H 2465 1223 50  0000 C CNN
F 2 "" H 2450 1050 50  0001 C CNN
F 3 "" H 2450 1050 50  0001 C CNN
	1    2450 1050
	1    0    0    -1  
$EndComp
$Comp
L power:+5V #PWR0134
U 1 1 5E54F123
P 2650 1050
F 0 "#PWR0134" H 2650 900 50  0001 C CNN
F 1 "+5V" H 2665 1223 50  0000 C CNN
F 2 "" H 2650 1050 50  0001 C CNN
F 3 "" H 2650 1050 50  0001 C CNN
	1    2650 1050
	1    0    0    -1  
$EndComp
$Comp
L Logic_LevelTranslator:TXS0108EPW U23
U 1 1 5E550799
P 2750 8950
F 0 "U23" H 2450 8300 50  0000 L CNN
F 1 "TXS0108EPW" V 2750 8950 50  0000 C CNN
F 2 "Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm" H 2750 8200 50  0001 C CNN
F 3 "www.ti.com/lit/ds/symlink/txs0108e.pdf" H 2750 8850 50  0001 C CNN
	1    2750 8950
	1    0    0    -1  
$EndComp
Text GLabel 2350 8550 0    50   Input ~ 0
FPGA_PD_OE
$Comp
L power:+3V3 #PWR0135
U 1 1 5E5507B4
P 2650 8250
F 0 "#PWR0135" H 2650 8100 50  0001 C CNN
F 1 "+3V3" H 2665 8423 50  0000 C CNN
F 2 "" H 2650 8250 50  0001 C CNN
F 3 "" H 2650 8250 50  0001 C CNN
	1    2650 8250
	1    0    0    -1  
$EndComp
$Comp
L power:+5V #PWR0136
U 1 1 5E5507BE
P 2850 8250
F 0 "#PWR0136" H 2850 8100 50  0001 C CNN
F 1 "+5V" H 2865 8423 50  0000 C CNN
F 2 "" H 2850 8250 50  0001 C CNN
F 3 "" H 2850 8250 50  0001 C CNN
	1    2850 8250
	1    0    0    -1  
$EndComp
$Comp
L Logic_LevelTranslator:TXS0108EPW U22
U 1 1 5E55EB1D
P 2750 7000
F 0 "U22" H 2450 6350 50  0000 L CNN
F 1 "TXS0108EPW" V 2750 7000 50  0000 C CNN
F 2 "Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm" H 2750 6250 50  0001 C CNN
F 3 "www.ti.com/lit/ds/symlink/txs0108e.pdf" H 2750 6900 50  0001 C CNN
	1    2750 7000
	1    0    0    -1  
$EndComp
Text GLabel 3150 7400 2    50   Output ~ 0
TAP_PA7
Text GLabel 3150 7300 2    50   Output ~ 0
TAP_PA6
Text GLabel 3150 7200 2    50   Output ~ 0
TAP_PA5
Text GLabel 3150 7100 2    50   Output ~ 0
TAP_PA4
Text GLabel 3150 7000 2    50   Output ~ 0
TAP_PA3
Text GLabel 3150 6900 2    50   Output ~ 0
TAP_PA2
Text GLabel 2350 6700 0    50   Input ~ 0
FPGA_PA0
Text GLabel 2350 6600 0    50   Input ~ 0
FPGA_PA_OE
Text GLabel 2350 6800 0    50   Input ~ 0
FPGA_PA1
Text GLabel 2350 6900 0    50   Input ~ 0
FPGA_PA2
Text GLabel 2350 7000 0    50   Input ~ 0
FPGA_PA3
Text GLabel 2350 7100 0    50   Input ~ 0
FPGA_PA4
Text GLabel 2350 7200 0    50   Input ~ 0
FPGA_PA5
Text GLabel 2350 7300 0    50   Input ~ 0
FPGA_PA6
Text GLabel 2350 7400 0    50   Input ~ 0
FPGA_PA7
$Comp
L power:+3V3 #PWR0137
U 1 1 5E55EB38
P 2650 6300
F 0 "#PWR0137" H 2650 6150 50  0001 C CNN
F 1 "+3V3" H 2665 6473 50  0000 C CNN
F 2 "" H 2650 6300 50  0001 C CNN
F 3 "" H 2650 6300 50  0001 C CNN
	1    2650 6300
	1    0    0    -1  
$EndComp
$Comp
L power:+5V #PWR0138
U 1 1 5E55EB42
P 2850 6300
F 0 "#PWR0138" H 2850 6150 50  0001 C CNN
F 1 "+5V" H 2865 6473 50  0000 C CNN
F 2 "" H 2850 6300 50  0001 C CNN
F 3 "" H 2850 6300 50  0001 C CNN
	1    2850 6300
	1    0    0    -1  
$EndComp
$Comp
L Logic_LevelTranslator:TXS0108EPW U26
U 1 1 5E56FCA9
P 8750 7000
F 0 "U26" H 8450 6350 50  0000 L CNN
F 1 "TXS0108EPW" V 8750 7000 50  0000 C CNN
F 2 "Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm" H 8750 6250 50  0001 C CNN
F 3 "www.ti.com/lit/ds/symlink/txs0108e.pdf" H 8750 6900 50  0001 C CNN
	1    8750 7000
	1    0    0    -1  
$EndComp
$Comp
L power:+3V3 #PWR0139
U 1 1 5E56FCB3
P 8650 6300
F 0 "#PWR0139" H 8650 6150 50  0001 C CNN
F 1 "+3V3" H 8665 6473 50  0000 C CNN
F 2 "" H 8650 6300 50  0001 C CNN
F 3 "" H 8650 6300 50  0001 C CNN
	1    8650 6300
	1    0    0    -1  
$EndComp
$Comp
L power:+5V #PWR0140
U 1 1 5E56FCBD
P 8850 6300
F 0 "#PWR0140" H 8850 6150 50  0001 C CNN
F 1 "+5V" H 8865 6473 50  0000 C CNN
F 2 "" H 8850 6300 50  0001 C CNN
F 3 "" H 8850 6300 50  0001 C CNN
	1    8850 6300
	1    0    0    -1  
$EndComp
$Comp
L Logic_LevelTranslator:TXS0108EPW U20
U 1 1 5E517B3B
P 2550 1750
F 0 "U20" H 2250 1100 50  0000 L CNN
F 1 "TXS0108EPW" V 2550 1750 50  0000 C CNN
F 2 "Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm" H 2550 1000 50  0001 C CNN
F 3 "www.ti.com/lit/ds/symlink/txs0108e.pdf" H 2550 1650 50  0001 C CNN
	1    2550 1750
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR0141
U 1 1 5E5914FA
P 2550 2450
F 0 "#PWR0141" H 2550 2200 50  0001 C CNN
F 1 "GND" H 2555 2277 50  0000 C CNN
F 2 "" H 2550 2450 50  0001 C CNN
F 3 "" H 2550 2450 50  0001 C CNN
	1    2550 2450
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR0142
U 1 1 5E594B43
P 2750 7700
F 0 "#PWR0142" H 2750 7450 50  0001 C CNN
F 1 "GND" H 2755 7527 50  0000 C CNN
F 2 "" H 2750 7700 50  0001 C CNN
F 3 "" H 2750 7700 50  0001 C CNN
	1    2750 7700
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR0143
U 1 1 5E598793
P 8750 7700
F 0 "#PWR0143" H 8750 7450 50  0001 C CNN
F 1 "GND" H 8755 7527 50  0000 C CNN
F 2 "" H 8750 7700 50  0001 C CNN
F 3 "" H 8750 7700 50  0001 C CNN
	1    8750 7700
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR0144
U 1 1 5E59DE48
P 2750 9650
F 0 "#PWR0144" H 2750 9400 50  0001 C CNN
F 1 "GND" H 2755 9477 50  0000 C CNN
F 2 "" H 2750 9650 50  0001 C CNN
F 3 "" H 2750 9650 50  0001 C CNN
	1    2750 9650
	1    0    0    -1  
$EndComp
Text GLabel 9150 7300 2    50   BiDi ~ 0
TAP_VAB0
Text GLabel 9150 7200 2    50   BiDi ~ 0
TAP_VAB1
Text GLabel 9150 7100 2    50   BiDi ~ 0
TAP_VAB2
Text GLabel 9150 7000 2    50   BiDi ~ 0
TAP_VAB3
Text GLabel 9150 6900 2    50   BiDi ~ 0
TAP_VAB4
Text GLabel 9150 6800 2    50   BiDi ~ 0
TAP_VAB5
Text GLabel 9150 6700 2    50   BiDi ~ 0
TAP_VAB6
Text GLabel 9150 8650 2    50   BiDi ~ 0
TAP_VAB7
Text GLabel 8350 7300 0    50   BiDi ~ 0
FPGA_VAB0
Text GLabel 8350 7200 0    50   BiDi ~ 0
FPGA_VAB1
Text GLabel 8350 7100 0    50   BiDi ~ 0
FPGA_VAB2
Text GLabel 8350 7000 0    50   BiDi ~ 0
FPGA_VAB3
Text GLabel 8350 6900 0    50   BiDi ~ 0
FPGA_VAB4
Text GLabel 8350 6800 0    50   BiDi ~ 0
FPGA_VAB5
Text GLabel 8350 6700 0    50   BiDi ~ 0
FPGA_VAB6
Text GLabel 8350 8650 0    50   BiDi ~ 0
FPGA_VAB7
Text GLabel 8350 6600 0    50   BiDi ~ 0
FPGA_VA_OE
Text Notes 2500 5900 0    50   ~ 0
Peripheral Bus
$Comp
L Logic_LevelTranslator:TXS0108EPW U24
U 1 1 5E5C1563
P 6300 7000
F 0 "U24" H 6000 6350 50  0000 L CNN
F 1 "TXS0108EPW" V 6300 7000 50  0000 C CNN
F 2 "Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm" H 6300 6250 50  0001 C CNN
F 3 "www.ti.com/lit/ds/symlink/txs0108e.pdf" H 6300 6900 50  0001 C CNN
	1    6300 7000
	1    0    0    -1  
$EndComp
$Comp
L power:+3V3 #PWR0145
U 1 1 5E5C156D
P 6200 6300
F 0 "#PWR0145" H 6200 6150 50  0001 C CNN
F 1 "+3V3" H 6215 6473 50  0000 C CNN
F 2 "" H 6200 6300 50  0001 C CNN
F 3 "" H 6200 6300 50  0001 C CNN
	1    6200 6300
	1    0    0    -1  
$EndComp
$Comp
L power:+5V #PWR0146
U 1 1 5E5C1577
P 6400 6300
F 0 "#PWR0146" H 6400 6150 50  0001 C CNN
F 1 "+5V" H 6415 6473 50  0000 C CNN
F 2 "" H 6400 6300 50  0001 C CNN
F 3 "" H 6400 6300 50  0001 C CNN
	1    6400 6300
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR0147
U 1 1 5E5C1581
P 6300 7700
F 0 "#PWR0147" H 6300 7450 50  0001 C CNN
F 1 "GND" H 6305 7527 50  0000 C CNN
F 2 "" H 6300 7700 50  0001 C CNN
F 3 "" H 6300 7700 50  0001 C CNN
	1    6300 7700
	1    0    0    -1  
$EndComp
Text GLabel 6700 7100 2    50   BiDi ~ 0
TAP_VAA0
Text GLabel 6700 7000 2    50   BiDi ~ 0
TAP_VAA1
Text GLabel 6700 6900 2    50   BiDi ~ 0
TAP_VAA2
Text GLabel 6700 6800 2    50   BiDi ~ 0
TAP_VAA3
Text GLabel 6700 6700 2    50   BiDi ~ 0
TAP_VAA4
Text GLabel 6700 9350 2    50   BiDi ~ 0
TAP_VAA5
Text GLabel 6700 9250 2    50   BiDi ~ 0
TAP_VAA6
Text GLabel 6700 9150 2    50   BiDi ~ 0
TAP_VAA7
Text GLabel 5900 7100 0    50   BiDi ~ 0
FPGA_VAA0
Text GLabel 5900 7000 0    50   BiDi ~ 0
FPGA_VAA1
Text GLabel 5900 6900 0    50   BiDi ~ 0
FPGA_VAA2
Text GLabel 5900 6800 0    50   BiDi ~ 0
FPGA_VAA3
Text GLabel 5900 6700 0    50   BiDi ~ 0
FPGA_VAA4
Text GLabel 5900 9350 0    50   BiDi ~ 0
FPGA_VAA5
Text GLabel 5900 9250 0    50   BiDi ~ 0
FPGA_VAA6
Text GLabel 5900 9150 0    50   BiDi ~ 0
FPGA_VAA7
Text GLabel 5900 6600 0    50   BiDi ~ 0
FPGA_VA_OE
$Comp
L Logic_LevelTranslator:TXS0108EPW U25
U 1 1 5E5CA87C
P 6300 8950
F 0 "U25" H 6000 8300 50  0000 L CNN
F 1 "TXS0108EPW" V 6300 8950 50  0000 C CNN
F 2 "Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm" H 6300 8200 50  0001 C CNN
F 3 "www.ti.com/lit/ds/symlink/txs0108e.pdf" H 6300 8850 50  0001 C CNN
	1    6300 8950
	1    0    0    -1  
$EndComp
$Comp
L power:+3V3 #PWR0148
U 1 1 5E5CA886
P 6200 8250
F 0 "#PWR0148" H 6200 8100 50  0001 C CNN
F 1 "+3V3" H 6215 8423 50  0000 C CNN
F 2 "" H 6200 8250 50  0001 C CNN
F 3 "" H 6200 8250 50  0001 C CNN
	1    6200 8250
	1    0    0    -1  
$EndComp
$Comp
L power:+5V #PWR0149
U 1 1 5E5CA890
P 6400 8250
F 0 "#PWR0149" H 6400 8100 50  0001 C CNN
F 1 "+5V" H 6415 8423 50  0000 C CNN
F 2 "" H 6400 8250 50  0001 C CNN
F 3 "" H 6400 8250 50  0001 C CNN
	1    6400 8250
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR0150
U 1 1 5E5CA89A
P 6300 9650
F 0 "#PWR0150" H 6300 9400 50  0001 C CNN
F 1 "GND" H 6305 9477 50  0000 C CNN
F 2 "" H 6300 9650 50  0001 C CNN
F 3 "" H 6300 9650 50  0001 C CNN
	1    6300 9650
	1    0    0    -1  
$EndComp
Text GLabel 6700 9050 2    50   BiDi ~ 0
TAP_VAA8
Text GLabel 6700 8950 2    50   BiDi ~ 0
TAP_VAA9
Text GLabel 6700 8850 2    50   BiDi ~ 0
TAP_VAA10
Text GLabel 6700 8750 2    50   BiDi ~ 0
TAP_VAA11
Text GLabel 6700 8650 2    50   BiDi ~ 0
TAP_VAA12
Text GLabel 9150 7400 2    50   BiDi ~ 0
TAP_VAA13
Text GLabel 9150 9350 2    50   BiDi ~ 0
TAP_VA14
Text GLabel 5900 9050 0    50   BiDi ~ 0
FPGA_VAA8
Text GLabel 5900 8950 0    50   BiDi ~ 0
FPGA_VAA9
Text GLabel 5900 8850 0    50   BiDi ~ 0
FPGA_VAA10
Text GLabel 5900 8750 0    50   BiDi ~ 0
FPGA_VAA11
Text GLabel 5900 8650 0    50   BiDi ~ 0
FPGA_VAA12
Text GLabel 8350 7400 0    50   BiDi ~ 0
FPGA_VAA13
Text GLabel 8350 9350 0    50   BiDi ~ 0
FPGA_VA14
Text GLabel 5900 8550 0    50   BiDi ~ 0
FPGA_VA_OE
$Comp
L Logic_LevelTranslator:TXS0108EPW U27
U 1 1 5E5DCE42
P 8750 8950
F 0 "U27" H 8450 8300 50  0000 L CNN
F 1 "TXS0108EPW" V 8750 8950 50  0000 C CNN
F 2 "Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm" H 8750 8200 50  0001 C CNN
F 3 "www.ti.com/lit/ds/symlink/txs0108e.pdf" H 8750 8850 50  0001 C CNN
	1    8750 8950
	1    0    0    -1  
$EndComp
$Comp
L power:+3V3 #PWR0151
U 1 1 5E5DCE4C
P 8650 8250
F 0 "#PWR0151" H 8650 8100 50  0001 C CNN
F 1 "+3V3" H 8665 8423 50  0000 C CNN
F 2 "" H 8650 8250 50  0001 C CNN
F 3 "" H 8650 8250 50  0001 C CNN
	1    8650 8250
	1    0    0    -1  
$EndComp
$Comp
L power:+5V #PWR0152
U 1 1 5E5DCE56
P 8850 8250
F 0 "#PWR0152" H 8850 8100 50  0001 C CNN
F 1 "+5V" H 8865 8423 50  0000 C CNN
F 2 "" H 8850 8250 50  0001 C CNN
F 3 "" H 8850 8250 50  0001 C CNN
	1    8850 8250
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR0153
U 1 1 5E5DCE60
P 8750 9650
F 0 "#PWR0153" H 8750 9400 50  0001 C CNN
F 1 "GND" H 8755 9477 50  0000 C CNN
F 2 "" H 8750 9650 50  0001 C CNN
F 3 "" H 8750 9650 50  0001 C CNN
	1    8750 9650
	1    0    0    -1  
$EndComp
Text GLabel 9150 8750 2    50   BiDi ~ 0
TAP_VAB8
Text GLabel 9150 8850 2    50   BiDi ~ 0
TAP_VAB9
Text GLabel 9150 8950 2    50   BiDi ~ 0
TAP_VAB10
Text GLabel 9150 9050 2    50   BiDi ~ 0
TAP_VAB11
Text GLabel 9150 9150 2    50   BiDi ~ 0
TAP_VAB12
Text GLabel 9150 9250 2    50   BiDi ~ 0
TAP_VAB13
Text GLabel 8350 8750 0    50   BiDi ~ 0
FPGA_VAB8
Text GLabel 8350 8850 0    50   BiDi ~ 0
FPGA_VAB9
Text GLabel 8350 8950 0    50   BiDi ~ 0
FPGA_VAB10
Text GLabel 8350 9050 0    50   BiDi ~ 0
FPGA_VAB11
Text GLabel 8350 9150 0    50   BiDi ~ 0
FPGA_VAB12
Text GLabel 8350 9250 0    50   BiDi ~ 0
FPGA_VAB13
Text GLabel 8350 8550 0    50   BiDi ~ 0
FPGA_VA_OE
Text Notes 7250 5900 0    50   ~ 0
VRAM Address Bus
Text GLabel 5900 7400 0    39   BiDi ~ 0
FGPA_~VRD~
Text GLabel 6700 7400 2    39   BiDi ~ 0
TAP_~VRD~
Text GLabel 5900 7200 0    39   BiDi ~ 0
FPGA_~VAWR~
Text GLabel 5900 7300 0    39   BiDi ~ 0
FPGA_~VBWR~
Text GLabel 6700 7200 2    39   BiDi ~ 0
TAP_~VAWR~
Text GLabel 6700 7300 2    39   BiDi ~ 0
TAP_~VBWR~
$Comp
L Logic_LevelTranslator:TXS0108EPW U28
U 1 1 5E61780A
P 12150 7000
F 0 "U28" H 11850 6350 50  0000 L CNN
F 1 "TXS0108EPW" V 12150 7000 50  0000 C CNN
F 2 "Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm" H 12150 6250 50  0001 C CNN
F 3 "www.ti.com/lit/ds/symlink/txs0108e.pdf" H 12150 6900 50  0001 C CNN
	1    12150 7000
	1    0    0    -1  
$EndComp
$Comp
L power:+3V3 #PWR0154
U 1 1 5E617814
P 12050 6300
F 0 "#PWR0154" H 12050 6150 50  0001 C CNN
F 1 "+3V3" H 12065 6473 50  0000 C CNN
F 2 "" H 12050 6300 50  0001 C CNN
F 3 "" H 12050 6300 50  0001 C CNN
	1    12050 6300
	1    0    0    -1  
$EndComp
$Comp
L power:+5V #PWR0155
U 1 1 5E61781E
P 12250 6300
F 0 "#PWR0155" H 12250 6150 50  0001 C CNN
F 1 "+5V" H 12265 6473 50  0000 C CNN
F 2 "" H 12250 6300 50  0001 C CNN
F 3 "" H 12250 6300 50  0001 C CNN
	1    12250 6300
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR0156
U 1 1 5E617828
P 12150 7700
F 0 "#PWR0156" H 12150 7450 50  0001 C CNN
F 1 "GND" H 12155 7527 50  0000 C CNN
F 2 "" H 12150 7700 50  0001 C CNN
F 3 "" H 12150 7700 50  0001 C CNN
	1    12150 7700
	1    0    0    -1  
$EndComp
Text GLabel 14550 7400 2    50   BiDi ~ 0
TAP_VDB0
Text GLabel 14550 7300 2    50   BiDi ~ 0
TAP_VDB1
Text GLabel 14550 7200 2    50   BiDi ~ 0
TAP_VDB2
Text GLabel 14550 7100 2    50   BiDi ~ 0
TAP_VDB3
Text GLabel 14550 7000 2    50   BiDi ~ 0
TAP_VDB4
Text GLabel 14550 6900 2    50   BiDi ~ 0
TAP_VDB5
Text GLabel 14550 6800 2    50   BiDi ~ 0
TAP_VDB6
Text GLabel 14550 6700 2    50   BiDi ~ 0
TAP_VDB7
Text GLabel 13750 7400 0    50   BiDi ~ 0
FPGA_VDB0
Text GLabel 13750 7300 0    50   BiDi ~ 0
FPGA_VDB1
Text GLabel 13750 7200 0    50   BiDi ~ 0
FPGA_VDB2
Text GLabel 13750 7100 0    50   BiDi ~ 0
FPGA_VDB3
Text GLabel 13750 7000 0    50   BiDi ~ 0
FPGA_VDB4
Text GLabel 13750 6900 0    50   BiDi ~ 0
FPGA_VDB5
Text GLabel 13750 6800 0    50   BiDi ~ 0
FPGA_VDB6
Text GLabel 13750 6700 0    50   BiDi ~ 0
FPGA_VDB7
$Comp
L Logic_LevelTranslator:TXS0108EPW U29
U 1 1 5E61D896
P 14150 7000
F 0 "U29" H 13850 6350 50  0000 L CNN
F 1 "TXS0108EPW" V 14150 7000 50  0000 C CNN
F 2 "Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm" H 14150 6250 50  0001 C CNN
F 3 "www.ti.com/lit/ds/symlink/txs0108e.pdf" H 14150 6900 50  0001 C CNN
	1    14150 7000
	1    0    0    -1  
$EndComp
$Comp
L power:+3V3 #PWR0157
U 1 1 5E61D8A0
P 14050 6300
F 0 "#PWR0157" H 14050 6150 50  0001 C CNN
F 1 "+3V3" H 14065 6473 50  0000 C CNN
F 2 "" H 14050 6300 50  0001 C CNN
F 3 "" H 14050 6300 50  0001 C CNN
	1    14050 6300
	1    0    0    -1  
$EndComp
$Comp
L power:+5V #PWR0158
U 1 1 5E61D8AA
P 14250 6300
F 0 "#PWR0158" H 14250 6150 50  0001 C CNN
F 1 "+5V" H 14265 6473 50  0000 C CNN
F 2 "" H 14250 6300 50  0001 C CNN
F 3 "" H 14250 6300 50  0001 C CNN
	1    14250 6300
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR0159
U 1 1 5E61D8B4
P 14150 7700
F 0 "#PWR0159" H 14150 7450 50  0001 C CNN
F 1 "GND" H 14155 7527 50  0000 C CNN
F 2 "" H 14150 7700 50  0001 C CNN
F 3 "" H 14150 7700 50  0001 C CNN
	1    14150 7700
	1    0    0    -1  
$EndComp
Text GLabel 12550 7400 2    50   BiDi ~ 0
TAP_VDA0
Text GLabel 12550 7300 2    50   BiDi ~ 0
TAP_VDA1
Text GLabel 12550 7200 2    50   BiDi ~ 0
TAP_VDA2
Text GLabel 12550 7100 2    50   BiDi ~ 0
TAP_VDA3
Text GLabel 12550 7000 2    50   BiDi ~ 0
TAP_VDA4
Text GLabel 12550 6900 2    50   BiDi ~ 0
TAP_VDA5
Text GLabel 12550 6800 2    50   BiDi ~ 0
TAP_VDA6
Text GLabel 12550 6700 2    50   BiDi ~ 0
TAP_VDA7
Text GLabel 11750 7400 0    50   BiDi ~ 0
FPGA_VDA0
Text GLabel 11750 7300 0    50   BiDi ~ 0
FPGA_VDA1
Text GLabel 11750 7200 0    50   BiDi ~ 0
FPGA_VDA2
Text GLabel 11750 7100 0    50   BiDi ~ 0
FPGA_VDA3
Text GLabel 11750 7000 0    50   BiDi ~ 0
FPGA_VDA4
Text GLabel 11750 6900 0    50   BiDi ~ 0
FPGA_VDA5
Text GLabel 11750 6800 0    50   BiDi ~ 0
FPGA_VDA6
Text GLabel 11750 6700 0    50   BiDi ~ 0
FPGA_VDA7
Text Notes 12800 5900 0    50   ~ 0
VRAM Data Bus
Text GLabel 13350 1800 0    50   Output ~ 0
FPGA_CHR3
$Comp
L power:+3V3 #PWR0160
U 1 1 5E65F4F9
P 13650 1400
F 0 "#PWR0160" H 13650 1250 50  0001 C CNN
F 1 "+3V3" H 13665 1573 50  0000 C CNN
F 2 "" H 13650 1400 50  0001 C CNN
F 3 "" H 13650 1400 50  0001 C CNN
	1    13650 1400
	1    0    0    -1  
$EndComp
$Comp
L power:+5V #PWR0161
U 1 1 5E65F503
P 13850 1400
F 0 "#PWR0161" H 13850 1250 50  0001 C CNN
F 1 "+5V" H 13865 1573 50  0000 C CNN
F 2 "" H 13850 1400 50  0001 C CNN
F 3 "" H 13850 1400 50  0001 C CNN
	1    13850 1400
	1    0    0    -1  
$EndComp
$Comp
L Logic_LevelTranslator:TXS0108EPW U30
U 1 1 5E65F50D
P 13750 2100
F 0 "U30" H 13450 1450 50  0000 L CNN
F 1 "TXS0108EPW" V 13750 2100 50  0000 C CNN
F 2 "Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm" H 13750 1350 50  0001 C CNN
F 3 "www.ti.com/lit/ds/symlink/txs0108e.pdf" H 13750 2000 50  0001 C CNN
	1    13750 2100
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR0162
U 1 1 5E65F517
P 13750 2800
F 0 "#PWR0162" H 13750 2550 50  0001 C CNN
F 1 "GND" H 13755 2627 50  0000 C CNN
F 2 "" H 13750 2800 50  0001 C CNN
F 3 "" H 13750 2800 50  0001 C CNN
	1    13750 2800
	1    0    0    -1  
$EndComp
Text GLabel 14150 1800 2    50   Input ~ 0
TAP_CHR3
Text GLabel 14150 1900 2    50   Input ~ 0
TAP_CHR2
Text GLabel 14150 2000 2    50   Input ~ 0
TAP_CHR1
Text GLabel 14150 2100 2    50   Input ~ 0
TAP_CHR0
Text GLabel 13350 1900 0    50   Output ~ 0
FPGA_CHR2
Text GLabel 13350 2000 0    50   Output ~ 0
FPGA_CHR1
Text GLabel 13350 2100 0    50   Output ~ 0
FPGA_CHR0
Text GLabel 14150 2400 2    50   Input ~ 0
TAP_COLOR2
Text GLabel 14150 2500 2    50   Input ~ 0
TAP_COLOR1
Text GLabel 14150 3750 2    50   Input ~ 0
TAP_COLOR0
Text GLabel 13350 2400 0    50   Output ~ 0
FPGA_COLOR2
Text GLabel 13350 2500 0    50   Output ~ 0
FPGA_COLOR1
Text GLabel 13350 3750 0    50   Output ~ 0
FPGA_COLOR0
Text GLabel 13350 2200 0    50   Output ~ 0
FPGA_PRIO1
Text GLabel 13350 2300 0    50   Output ~ 0
FPGA_PRIO0
Text GLabel 14150 2200 2    50   Input ~ 0
TAP_PRIO1
Text GLabel 14150 2300 2    50   Input ~ 0
TAP_PRIO0
$Comp
L power:+3V3 #PWR0163
U 1 1 5E66CF51
P 13650 3350
F 0 "#PWR0163" H 13650 3200 50  0001 C CNN
F 1 "+3V3" H 13665 3523 50  0000 C CNN
F 2 "" H 13650 3350 50  0001 C CNN
F 3 "" H 13650 3350 50  0001 C CNN
	1    13650 3350
	1    0    0    -1  
$EndComp
$Comp
L power:+5V #PWR0164
U 1 1 5E66CF5B
P 13850 3350
F 0 "#PWR0164" H 13850 3200 50  0001 C CNN
F 1 "+5V" H 13865 3523 50  0000 C CNN
F 2 "" H 13850 3350 50  0001 C CNN
F 3 "" H 13850 3350 50  0001 C CNN
	1    13850 3350
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR0165
U 1 1 5E66CF6F
P 13750 4750
F 0 "#PWR0165" H 13750 4500 50  0001 C CNN
F 1 "GND" H 13755 4577 50  0000 C CNN
F 2 "" H 13750 4750 50  0001 C CNN
F 3 "" H 13750 4750 50  0001 C CNN
	1    13750 4750
	1    0    0    -1  
$EndComp
Text GLabel 13350 3850 0    39   Output ~ 0
FPGA_~VCLD~
Text GLabel 14150 3850 2    39   Input ~ 0
TAP_~VCLD~
Text GLabel 14150 3950 2    39   Input ~ 0
TAP_~HCLD~
Text GLabel 13350 3950 0    39   Output ~ 0
FPGA_~HCLD
Text GLabel 13350 4050 0    50   Output ~ 0
FPGA_FIELD
Text GLabel 14150 4050 2    50   Input ~ 0
TAP_FIELD
Text GLabel 14150 4150 2    39   Input ~ 0
TAP_~OVER~
Text GLabel 13350 4150 0    39   Output ~ 0
FPGA_~OVER~
Text GLabel 13350 4250 0    39   Output ~ 0
FPGA_~5M~
Text GLabel 14150 4250 2    39   Input ~ 0
TAP_~5M~
Text GLabel 2950 2150 2    39   Output ~ 0
TAP_PPU1_~RESET~
Text GLabel 5900 3750 0    39   BiDi ~ 0
FGPA_PPU1_~EXTSYNC~
Text GLabel 6700 3750 2    39   BiDi ~ 0
TAP_PPU1_~EXTSYNC~
Text GLabel 6700 3850 2    50   BiDi ~ 0
TAP_PPU1_HVCMODE
Text GLabel 6700 3950 2    39   BiDi ~ 0
TAP_PPU1_~MASTER~
Text GLabel 6700 4050 2    50   BiDi ~ 0
TAP_PPU1_PALMODE
Text GLabel 2950 4450 2    50   Output ~ 0
TAP_PPU2_HVCMODE
Text GLabel 2150 4450 0    50   Input ~ 0
FPGA_PPU2_HVCMODE
Text GLabel 2950 4150 2    39   BiDi ~ 0
TAP_PPU2_~PED~
Text GLabel 2950 3950 2    39   BiDi ~ 0
TAP_PPU2_~TOUMEI~
Text GLabel 5900 3850 0    50   BiDi ~ 0
FGPA_PPU1_HVCMODE
Text GLabel 5900 3950 0    39   BiDi ~ 0
FPGA_PPU1_~MASTER~
Text GLabel 5900 4050 0    50   BiDi ~ 0
FPGA_PPU1_PALMODE
Text GLabel 2150 4050 0    50   Output ~ 0
FPGA_PPU2_3.58M
Text GLabel 2150 3950 0    39   BiDi ~ 0
FPGA_PPU2_~TOUMEI~
Text Notes 12750 3100 0    50   ~ 0
Inter-PPU Bus\n
$Comp
L power:+3V3 #PWR011
U 1 1 5FB870DE
P 2450 3350
F 0 "#PWR011" H 2450 3200 50  0001 C CNN
F 1 "+3V3" H 2465 3523 50  0000 C CNN
F 2 "" H 2450 3350 50  0001 C CNN
F 3 "" H 2450 3350 50  0001 C CNN
	1    2450 3350
	1    0    0    -1  
$EndComp
$Comp
L power:+5V #PWR013
U 1 1 5FB870E8
P 2650 3350
F 0 "#PWR013" H 2650 3200 50  0001 C CNN
F 1 "+5V" H 2665 3523 50  0000 C CNN
F 2 "" H 2650 3350 50  0001 C CNN
F 3 "" H 2650 3350 50  0001 C CNN
	1    2650 3350
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR012
U 1 1 5FB870FC
P 2550 4750
F 0 "#PWR012" H 2550 4500 50  0001 C CNN
F 1 "GND" H 2555 4577 50  0000 C CNN
F 2 "" H 2550 4750 50  0001 C CNN
F 3 "" H 2550 4750 50  0001 C CNN
	1    2550 4750
	1    0    0    -1  
$EndComp
Text GLabel 2150 3650 0    50   Input ~ 0
FPGA_MISC_OE
$Comp
L Logic_LevelTranslator:TXS0108EPW U31
U 1 1 5E66CF65
P 13750 4050
F 0 "U31" H 13450 3400 50  0000 L CNN
F 1 "TXS0108EPW" V 13750 4050 50  0000 C CNN
F 2 "Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm" H 13750 3300 50  0001 C CNN
F 3 "www.ti.com/lit/ds/symlink/txs0108e.pdf" H 13750 3950 50  0001 C CNN
	1    13750 4050
	1    0    0    -1  
$EndComp
$Comp
L Logic_LevelTranslator:TXS0108EPW U21
U 1 1 5FB870F2
P 2550 4050
F 0 "U21" H 2250 3400 50  0000 L CNN
F 1 "TXS0108EPW" V 2550 4050 50  0000 C CNN
F 2 "Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm" H 2550 3300 50  0001 C CNN
F 3 "www.ti.com/lit/ds/symlink/txs0108e.pdf" H 2550 3950 50  0001 C CNN
	1    2550 4050
	1    0    0    -1  
$EndComp
Text GLabel 2150 4150 0    39   BiDi ~ 0
FPGA_PPU2_~PED~
Text Notes 7150 4700 0    50   ~ 0
Extra 5V signals for bodging.
Text GLabel 2150 4250 0    39   Output ~ 0
FPGA_~BURST~
Text GLabel 2150 4350 0    39   Output ~ 0
FPGA_~CSYNC~
Text GLabel 2950 4250 2    39   Input ~ 0
TAP_~BURST~
Text GLabel 2950 4350 2    39   Input ~ 0
TAP_~CSYNC~
Wire Notes Line
	15950 5450 500  5450
Wire Notes Line
	10550 5450 10550 11200
Wire Notes Line
	4450 5450 4450 11200
Wire Notes Line
	11700 500  11700 5450
Text Notes 12700 9700 0    50   ~ 0
TODO: Consider adding decoupling capacitors to all these chips.\n
Text GLabel 3150 6800 2    50   Output ~ 0
TAP_PA1
Text GLabel 3150 6700 2    50   Output ~ 0
TAP_PA0
Text GLabel 2950 1750 2    50   BiDi ~ 0
TAP_PPU1_TST0
Text GLabel 2950 1850 2    50   BiDi ~ 0
TAP_PPU1_TST1
Text GLabel 2950 2050 2    50   BiDi ~ 0
TAP_PPU1_TST2
Text GLabel 10150 4400 2    50   BiDi ~ 0
TAP_PPU2_TST0
Text GLabel 10150 4300 2    50   BiDi ~ 0
TAP_PPU2_TST1
Text GLabel 10150 4200 2    50   BiDi ~ 0
TAP_PPU2_TST2
Text GLabel 10150 4100 2    50   BiDi ~ 0
TAP_PPU2_TST3
Text GLabel 10150 4000 2    50   BiDi ~ 0
TAP_PPU2_TST4
Text GLabel 10150 3900 2    50   BiDi ~ 0
TAP_PPU2_TST5
Text GLabel 10150 3800 2    50   BiDi ~ 0
TAP_PPU2_TST6
Text GLabel 10150 3700 2    50   BiDi ~ 0
TAP_PPU2_TST7
Text GLabel 10150 2150 2    50   BiDi ~ 0
TAP_PPU2_TST8
Text GLabel 10150 2050 2    50   BiDi ~ 0
TAP_PPU2_TST9
Text GLabel 10150 1950 2    50   BiDi ~ 0
TAP_PPU2_TST10
Text GLabel 10150 1850 2    50   BiDi ~ 0
TAP_PPU2_TST11
Text GLabel 10150 1750 2    50   BiDi ~ 0
TAP_PPU2_TST12
Text GLabel 10150 1650 2    50   BiDi ~ 0
TAP_PPU2_TST13
Text GLabel 10150 1550 2    50   BiDi ~ 0
TAP_PPU2_TST14
Text GLabel 10150 1450 2    50   BiDi ~ 0
TAP_PPU2_TST15
$Comp
L power:+3V3 #PWR070
U 1 1 5E8BF4B7
P 9650 1050
F 0 "#PWR070" H 9650 900 50  0001 C CNN
F 1 "+3V3" H 9665 1223 50  0000 C CNN
F 2 "" H 9650 1050 50  0001 C CNN
F 3 "" H 9650 1050 50  0001 C CNN
	1    9650 1050
	1    0    0    -1  
$EndComp
$Comp
L power:+5V #PWR074
U 1 1 5E8BF4C1
P 9850 1050
F 0 "#PWR074" H 9850 900 50  0001 C CNN
F 1 "+5V" H 9865 1223 50  0000 C CNN
F 2 "" H 9850 1050 50  0001 C CNN
F 3 "" H 9850 1050 50  0001 C CNN
	1    9850 1050
	1    0    0    -1  
$EndComp
$Comp
L Logic_LevelTranslator:TXS0108EPW U16
U 1 1 5E8BF4CB
P 9750 1750
F 0 "U16" H 9450 1100 50  0000 L CNN
F 1 "TXS0108EPW" V 9750 1750 50  0000 C CNN
F 2 "Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm" H 9750 1000 50  0001 C CNN
F 3 "www.ti.com/lit/ds/symlink/txs0108e.pdf" H 9750 1650 50  0001 C CNN
	1    9750 1750
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR072
U 1 1 5E8BF4D5
P 9750 2450
F 0 "#PWR072" H 9750 2200 50  0001 C CNN
F 1 "GND" H 9755 2277 50  0000 C CNN
F 2 "" H 9750 2450 50  0001 C CNN
F 3 "" H 9750 2450 50  0001 C CNN
	1    9750 2450
	1    0    0    -1  
$EndComp
$Comp
L power:+3V3 #PWR071
U 1 1 5E8C051D
P 9650 3300
F 0 "#PWR071" H 9650 3150 50  0001 C CNN
F 1 "+3V3" H 9665 3473 50  0000 C CNN
F 2 "" H 9650 3300 50  0001 C CNN
F 3 "" H 9650 3300 50  0001 C CNN
	1    9650 3300
	1    0    0    -1  
$EndComp
$Comp
L power:+5V #PWR075
U 1 1 5E8C0527
P 9850 3300
F 0 "#PWR075" H 9850 3150 50  0001 C CNN
F 1 "+5V" H 9865 3473 50  0000 C CNN
F 2 "" H 9850 3300 50  0001 C CNN
F 3 "" H 9850 3300 50  0001 C CNN
	1    9850 3300
	1    0    0    -1  
$EndComp
$Comp
L Logic_LevelTranslator:TXS0108EPW U17
U 1 1 5E8C0531
P 9750 4000
F 0 "U17" H 9450 3350 50  0000 L CNN
F 1 "TXS0108EPW" V 9750 4000 50  0000 C CNN
F 2 "Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm" H 9750 3250 50  0001 C CNN
F 3 "www.ti.com/lit/ds/symlink/txs0108e.pdf" H 9750 3900 50  0001 C CNN
	1    9750 4000
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR073
U 1 1 5E8C053B
P 9750 4700
F 0 "#PWR073" H 9750 4450 50  0001 C CNN
F 1 "GND" H 9755 4527 50  0000 C CNN
F 2 "" H 9750 4700 50  0001 C CNN
F 3 "" H 9750 4700 50  0001 C CNN
	1    9750 4700
	1    0    0    -1  
$EndComp
Text GLabel 2150 1750 0    50   BiDi ~ 0
FGPA_PPU1_TST0
Text GLabel 11750 6600 0    50   Input ~ 0
FPGA_VD_OE
Text GLabel 13750 6600 0    50   Input ~ 0
FPGA_VD_OE
Text GLabel 13350 3650 0    50   Input ~ 0
FPGA_PPUBUS_OE
Text GLabel 13350 1700 0    50   Input ~ 0
FPGA_PPUBUS_OE
Text GLabel 9350 1350 0    50   Input ~ 0
FPGA_TST_OE
Text GLabel 9350 3600 0    50   Input ~ 0
FPGA_TST_OE
Text GLabel 2150 1850 0    50   BiDi ~ 0
FGPA_PPU1_TST1
Text GLabel 2150 2050 0    50   BiDi ~ 0
FGPA_PPU1_TST2
Text GLabel 9350 1450 0    50   BiDi ~ 0
FGPA_PPU2_TST15
Text GLabel 9350 1550 0    50   BiDi ~ 0
FGPA_PPU2_TST14
Text GLabel 9350 1650 0    50   BiDi ~ 0
FGPA_PPU2_TST13
Text GLabel 9350 1750 0    50   BiDi ~ 0
FGPA_PPU2_TST12
Text GLabel 9350 1850 0    50   BiDi ~ 0
FGPA_PPU2_TST11
Text GLabel 9350 1950 0    50   BiDi ~ 0
FGPA_PPU2_TST10
Text GLabel 9350 2050 0    50   BiDi ~ 0
FGPA_PPU2_TST9
Text GLabel 9350 2150 0    50   BiDi ~ 0
FGPA_PPU2_TST8
Text GLabel 9350 3700 0    50   BiDi ~ 0
FGPA_PPU2_TST7
Text GLabel 9350 3800 0    50   BiDi ~ 0
FGPA_PPU2_TST6
Text GLabel 9350 3900 0    50   BiDi ~ 0
FGPA_PPU2_TST5
Text GLabel 9350 4000 0    50   BiDi ~ 0
FGPA_PPU2_TST4
Text GLabel 9350 4100 0    50   BiDi ~ 0
FGPA_PPU2_TST3
Text GLabel 9350 4200 0    50   BiDi ~ 0
FGPA_PPU2_TST2
Text GLabel 9350 4300 0    50   BiDi ~ 0
FGPA_PPU2_TST1
Text GLabel 9350 4400 0    50   BiDi ~ 0
FGPA_PPU2_TST0
Text GLabel 2950 4050 2    50   Input ~ 0
TAP_PPU2_3.58M
Text GLabel 3150 9350 2    50   BiDi ~ 0
TAP_D7
Text GLabel 3150 9250 2    50   BiDi ~ 0
TAP_D6
Text GLabel 3150 9150 2    50   BiDi ~ 0
TAP_D5
Text GLabel 3150 9050 2    50   BiDi ~ 0
TAP_D4
Text GLabel 3150 8950 2    50   BiDi ~ 0
TAP_D3
Text GLabel 3150 8850 2    50   BiDi ~ 0
TAP_D2
Text GLabel 3150 8750 2    50   BiDi ~ 0
TAP_D1
Text GLabel 3150 8650 2    50   BiDi ~ 0
TAP_D0
Text GLabel 2350 8650 0    50   BiDi ~ 0
FPGA_D0
Text GLabel 2350 8750 0    50   BiDi ~ 0
FPGA_D1
Text GLabel 2350 8850 0    50   BiDi ~ 0
FPGA_D2
Text GLabel 2350 8950 0    50   BiDi ~ 0
FPGA_D3
Text GLabel 2350 9050 0    50   BiDi ~ 0
FPGA_D4
Text GLabel 2350 9150 0    50   BiDi ~ 0
FPGA_D5
Text GLabel 2350 9250 0    50   BiDi ~ 0
FPGA_D6
Text GLabel 2350 9350 0    50   BiDi ~ 0
FPGA_D7
Text GLabel 2150 2150 0    39   Input ~ 0
FPGA_PPU1_~RESET~
Text GLabel 5900 1350 0    50   Input ~ 0
FPGA_EXTRA_OE
Text GLabel 5900 1950 0    39   Output ~ 0
FPGA_PPU2_~5MOUT~
Text GLabel 6700 1950 2    39   Input ~ 0
TAP_PPU2_~5MOUT~
Text GLabel 5900 1650 0    50   BiDi ~ 0
FPGA_PPU2_PALMODE
Text GLabel 5900 1750 0    50   BiDi ~ 0
FPGA_PPU2_EXTLATCH
Text GLabel 6700 1650 2    50   BiDi ~ 0
TAP_PPU2_PALMODE
Text GLabel 6700 1750 2    50   BiDi ~ 0
TAP_PPU2_EXTLATCH
$Comp
L power:GND #PWR015
U 1 1 5E6DACD7
P 6300 2450
F 0 "#PWR015" H 6300 2200 50  0001 C CNN
F 1 "GND" H 6305 2277 50  0000 C CNN
F 2 "" H 6300 2450 50  0001 C CNN
F 3 "" H 6300 2450 50  0001 C CNN
	1    6300 2450
	1    0    0    -1  
$EndComp
$Comp
L Logic_LevelTranslator:TXS0108EPW U32
U 1 1 5E6DACCD
P 6300 1750
F 0 "U32" H 6000 1100 50  0000 L CNN
F 1 "TXS0108EPW" V 6300 1750 50  0000 C CNN
F 2 "Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm" H 6300 1000 50  0001 C CNN
F 3 "www.ti.com/lit/ds/symlink/txs0108e.pdf" H 6300 1650 50  0001 C CNN
	1    6300 1750
	1    0    0    -1  
$EndComp
$Comp
L power:+5V #PWR016
U 1 1 5E6DACC3
P 6400 1050
F 0 "#PWR016" H 6400 900 50  0001 C CNN
F 1 "+5V" H 6415 1223 50  0000 C CNN
F 2 "" H 6400 1050 50  0001 C CNN
F 3 "" H 6400 1050 50  0001 C CNN
	1    6400 1050
	1    0    0    -1  
$EndComp
$Comp
L power:+3V3 #PWR014
U 1 1 5E6DACB9
P 6200 1050
F 0 "#PWR014" H 6200 900 50  0001 C CNN
F 1 "+3V3" H 6215 1223 50  0000 C CNN
F 2 "" H 6200 1050 50  0001 C CNN
F 3 "" H 6200 1050 50  0001 C CNN
	1    6200 1050
	1    0    0    -1  
$EndComp
Text GLabel 5900 1850 0    39   Output ~ 0
FPGA_PPU2_~RESOUT1~
Text GLabel 5900 1550 0    39   Output ~ 0
FPGA_PPU2_~RESOUT0~
Text GLabel 5900 1450 0    39   Input ~ 0
FPGA_PPU2_~RESET~
Text GLabel 6700 1850 2    39   Input ~ 0
TAP_PPU2_~RESOUT1~
Text GLabel 6700 1550 2    39   Input ~ 0
TAP_PPU2_~RESOUT0~
Text GLabel 6700 1450 2    39   Output ~ 0
TAP_PPU2_~RESET~
Text GLabel 6700 2050 2    50   Input ~ 0
TAP_PPU2_VBLANK
Text GLabel 6700 2150 2    50   Input ~ 0
TAP_PPU2_HBLANK
Text GLabel 5900 2050 0    50   Output ~ 0
FPGA_PPU2_VBLANK
Text GLabel 5900 2150 0    50   Output ~ 0
FPGA_PPU2_HBLANK
Wire Wire Line
	4200 1750 4200 1950
Text GLabel 4350 1950 2    50   Output ~ 0
TAP_XIN
$Comp
L Connector:TestPoint TP4
U 1 1 5FB90E4E
P 4200 1750
F 0 "TP4" H 4258 1868 50  0000 L CNN
F 1 "TP_TAP_XIN" H 4258 1777 50  0000 L CNN
F 2 "TestPoint:TestPoint_Pad_D1.0mm" H 4400 1750 50  0001 C CNN
F 3 "~" H 4400 1750 50  0001 C CNN
	1    4200 1750
	1    0    0    -1  
$EndComp
Text GLabel 5900 4350 0    50   BiDi ~ 0
FPGA_5VBODGE3
Text GLabel 5900 4250 0    50   BiDi ~ 0
FPGA_5VBODGE2
Text GLabel 5900 4150 0    50   BiDi ~ 0
FPGA_5VBODGE1
Text GLabel 1150 1950 0    50   Input ~ 0
FPGA_XIN
Wire Wire Line
	1300 1550 1300 1950
Connection ~ 1300 1950
Wire Wire Line
	1300 1950 1150 1950
Text GLabel 5900 3650 0    50   Input ~ 0
FPGA_TST_OE
$Comp
L power:GND #PWR068
U 1 1 5E8C1D10
P 6300 4750
F 0 "#PWR068" H 6300 4500 50  0001 C CNN
F 1 "GND" H 6305 4577 50  0000 C CNN
F 2 "" H 6300 4750 50  0001 C CNN
F 3 "" H 6300 4750 50  0001 C CNN
	1    6300 4750
	1    0    0    -1  
$EndComp
$Comp
L Logic_LevelTranslator:TXS0108EPW U15
U 1 1 5E8C1D06
P 6300 4050
F 0 "U15" H 6000 3400 50  0000 L CNN
F 1 "TXS0108EPW" V 6300 4050 50  0000 C CNN
F 2 "Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm" H 6300 3300 50  0001 C CNN
F 3 "www.ti.com/lit/ds/symlink/txs0108e.pdf" H 6300 3950 50  0001 C CNN
	1    6300 4050
	1    0    0    -1  
$EndComp
$Comp
L power:+5V #PWR069
U 1 1 5E8C1CFC
P 6400 3350
F 0 "#PWR069" H 6400 3200 50  0001 C CNN
F 1 "+5V" H 6415 3523 50  0000 C CNN
F 2 "" H 6400 3350 50  0001 C CNN
F 3 "" H 6400 3350 50  0001 C CNN
	1    6400 3350
	1    0    0    -1  
$EndComp
$Comp
L power:+3V3 #PWR067
U 1 1 5E8C1CF2
P 6200 3350
F 0 "#PWR067" H 6200 3200 50  0001 C CNN
F 1 "+3V3" H 6215 3523 50  0000 C CNN
F 2 "" H 6200 3350 50  0001 C CNN
F 3 "" H 6200 3350 50  0001 C CNN
	1    6200 3350
	1    0    0    -1  
$EndComp
Text Notes 4850 1050 0    50   ~ 0
Extra PPU1/PPU2 Signals
Text Notes 8850 2850 0    50   ~ 0
Test signals (NC or GND on original board)
$Comp
L Connector:TestPoint TP1
U 1 1 5FB8F8FE
P 1300 1550
F 0 "TP1" H 1250 1650 50  0000 R CNN
F 1 "TP_FPGA_XIN" H 1250 1550 50  0000 R CNN
F 2 "TestPoint:TestPoint_Pad_D1.0mm" H 1500 1550 50  0001 C CNN
F 3 "~" H 1500 1550 50  0001 C CNN
	1    1300 1550
	1    0    0    -1  
$EndComp
Wire Wire Line
	4350 1950 4200 1950
Connection ~ 4200 1950
Wire Wire Line
	2950 1950 4200 1950
Wire Wire Line
	1300 1950 2150 1950
Text GLabel 5900 4450 0    50   BiDi ~ 0
FPGA_5VBODGE4
Text Label 7600 4450 0    50   ~ 0
BODGE4
$Comp
L Connector_Generic:Conn_01x04 J3
U 1 1 5E5A824A
P 8150 4250
F 0 "J3" H 8230 4242 50  0000 L CNN
F 1 "J_BODGE" H 8230 4151 50  0000 L CNN
F 2 "Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical" H 8150 4250 50  0001 C CNN
F 3 "~" H 8150 4250 50  0001 C CNN
	1    8150 4250
	1    0    0    -1  
$EndComp
Text Label 7600 4150 0    50   ~ 0
BODGE1
Text Label 7600 4250 0    50   ~ 0
BODGE2
Text Label 7600 4350 0    50   ~ 0
BODGE3
Wire Wire Line
	6700 4150 7950 4150
Wire Wire Line
	6700 4250 7950 4250
Wire Wire Line
	6700 4350 7950 4350
Wire Wire Line
	6700 4450 7950 4450
$EndSCHEMATC
