INFO: [VRFC 10-2263] Analyzing Verilog file "C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rhs_headstage_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rhs_headstage_slave_full
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.ip_user_files/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/sim/xpm_cdc_1bit_xpm_cdc_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_1bit_xpm_cdc_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.ip_user_files/bd/xpm_cdc_1bit/sim/xpm_cdc_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rhs
INFO: [VRFC 10-311] analyzing module command_initialization
INFO: [VRFC 10-311] analyzing module command_amplitudeSetup
INFO: [VRFC 10-311] analyzing module command_selector_stim
INFO: [VRFC 10-311] analyzing module MISO_phase_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rhs_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rhs_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.ip_user_files/bd/rhs_axi_tb/ip/rhs_axi_tb_axi_vip_0_0/sim/rhs_axi_tb_axi_vip_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.ip_user_files/bd/rhs_axi_tb/ip/rhs_axi_tb_axi_vip_0_0/sim/rhs_axi_tb_axi_vip_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rhs_axi_tb_axi_vip_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.ip_user_files/bd/rhs_axi_tb/ip/rhs_axi_tb_rhs_headstage_slave_0_0/sim/rhs_axi_tb_rhs_headstage_slave_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rhs_axi_tb_rhs_headstage_slave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.ip_user_files/bd/rhs_axi_tb/ip/rhs_axi_tb_rhs_axi_0_0/sim/rhs_axi_tb_rhs_axi_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rhs_axi_tb_rhs_axi_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.ip_user_files/bd/rhs_axi_tb/sim/rhs_axi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rhs_axi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.gen/sources_1/bd/rhs_axi_tb/hdl/rhs_axi_tb_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rhs_axi_tb_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_axi_tb_axi_vip_0_0_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-8896] design element 'rhs_axi_tb_axi_vip_0_0_pkg' is previously defined; ignoring this definition [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_axi_tb_axi_vip_0_0_pkg.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_axi_tb_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rhs_axi_tb_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
