#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Dec 11 17:48:17 2025
# Process ID: 2224
# Current directory: D:/FPGA/FPGA/digital_logic/seg_driver/seg_driver/seg_driver.runs/synth_1
# Command line: vivado.exe -log top_adder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_adder.tcl
# Log file: D:/FPGA/FPGA/digital_logic/seg_driver/seg_driver/seg_driver.runs/synth_1/top_adder.vds
# Journal file: D:/FPGA/FPGA/digital_logic/seg_driver/seg_driver/seg_driver.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_adder.tcl -notrace
