InceptionV4/Logits/Logits/biases CPU 0 650 650
InceptionV4/Logits/Logits/weights CPU 0 668 668
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 696 696
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 702 702
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 712 712
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 717 717
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 7517 722 8239
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 20857 8282 29139
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 39831 29173 69004
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 2698 69040 71738
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7590 71780 79370
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5186 79399 84585
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5693 84614 90307
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5257 90330 95587
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 5767 95614 101381
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 7773 101413 109186
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3649 109214 112863
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7668 112902 120570
InceptionV4/InceptionV4/Mixed_5b/concat CPU 1028 120599 121627
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7614 121644 129258
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 9781 69032 78813
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 53585 78813 132398
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5111 129288 134399
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1450 132437 133887
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 4532 133887 138419
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5929 138444 144373
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 10926 134433 145359
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1601 145359 146960
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8677 147000 155677
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2433 146999 149432
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8712 149432 158144
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 19397 155698 175095
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5514 175109 180623
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 23682 158175 181857
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5089 180675 185764
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 5801 185787 191588
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 7885 191600 199485
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 26424 181865 208289
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24525 208299 232824
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 33613 199508 233121
InceptionV4/InceptionV4/Mixed_5c/concat CPU 914 233121 234035
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 1918 234073 235991
InceptionV4/InceptionV4/Mixed_4a/concat CPU 5491 235991 241482
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2432 234073 236505
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5502 236505 242007
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 2397 241514 243911
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7592 243951 251543
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5102 251567 256669
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5758 256697 262455
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3548 262482 266030
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7425 266054 273479
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 2884 242032 244916
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 62441 244916 307357
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 7397 307393 314790
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 7780 314796 322576
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 15628 307488 323116
InceptionV4/InceptionV4/Mixed_5a/concat CPU 865 323116 323981
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 480 324016 324496
InceptionV4/InceptionV4/Mixed_5d/concat CPU 897 324496 325393
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1208 325431 326639
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5194 326639 331833
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7678 325433 333111
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 5793 331860 337653
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5309 333126 338435
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6620 338453 345073
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8186 337662 345848
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3495 345147 348642
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7302 348675 355977
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 511 356007 356518
InceptionV4/InceptionV4/Mixed_5e/concat CPU 919 356518 357437
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1353 357474 358827
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 12668 358827 371495
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 39320 371525 410845
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 27292 410854 438146
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 85207 357475 442682
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 1013 442713 443726
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 437 443761 444198
InceptionV4/InceptionV4/Mixed_6a/concat CPU 521 444198 444719
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 929 444754 445683
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8858 445683 454541
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18771 444755 463526
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15559 454569 470128
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11845 463545 475390
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19381 470142 489523
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D CPU 15969 475402 491371
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 16 489533 489549
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6602 489549 496151
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5477 496181 501658
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17961 491396 509357
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20883 509389 530272
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21407 530308 551715
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 816 551746 552562
InceptionV4/InceptionV4/Mixed_6b/concat CPU 608 552562 553170
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1313 553210 554523
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8650 554523 563173
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18539 553211 571750
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 16358 563197 579555
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11797 571764 583561
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19445 579564 599009
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D CPU 15882 583574 599456
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 16 599018 599034
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5853 599034 604887
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5480 604898 610378
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D CPU 18054 599486 617540
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20302 617569 637871
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21516 637913 659429
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 751 659459 660210
InceptionV4/InceptionV4/Mixed_6c/concat CPU 632 660210 660842
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1036 660880 661916
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8495 661916 670411
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18629 660881 679510
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 16153 670446 686599
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11757 679526 691283
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19419 686608 706027
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16195 691297 707492
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 13 706036 706049
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5837 706049 711886
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5452 711897 717349
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17715 707511 725226
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20203 725258 745461
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21666 745502 767168
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 768 767209 767977
InceptionV4/InceptionV4/Mixed_6d/concat CPU 596 767977 768573
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1106 768613 769719
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8238 769719 777957
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18584 768612 787196
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15549 777980 793529
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11690 787210 798900
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19378 793536 812914
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16609 798914 815523
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 15 812988 813003
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5802 813003 818805
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5569 818816 824385
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17371 815551 832922
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20335 832952 853287
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21549 853316 874865
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 779 874908 875687
InceptionV4/InceptionV4/Mixed_6e/concat CPU 640 875687 876327
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 895 876368 877263
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8295 877263 885558
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18756 876369 895125
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15524 885583 901107
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11803 895142 906945
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19408 901125 920533
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16598 906958 923556
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 17 920559 920576
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5869 920576 926445
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5524 926456 931980
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17230 923581 940811
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20306 940850 961156
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21648 961197 982845
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 757 982877 983634
InceptionV4/InceptionV4/Mixed_6f/concat CPU 614 983634 984248
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 930 984286 985216
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8204 985216 993420
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18736 984287 1003023
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15589 993446 1009035
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11789 1003038 1014827
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19335 1009042 1028377
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16558 1014841 1031399
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 16 1028385 1028401
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5955 1028401 1034356
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5424 1034373 1039797
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17234 1031423 1048657
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20093 1048689 1068782
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21463 1068838 1090301
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 766 1090332 1091098
InceptionV4/InceptionV4/Mixed_6g/concat CPU 607 1091098 1091705
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 845 1091761 1092606
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8146 1092606 1100752
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18557 1091761 1110318
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15362 1100778 1116140
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11838 1110335 1122173
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19067 1116149 1135216
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16809 1122186 1138995
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 15 1135226 1135241
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5740 1135241 1140981
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5334 1140992 1146326
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D CPU 16928 1139014 1155942
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20118 1155976 1176094
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21409 1176134 1197543
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 756 1197584 1198340
InceptionV4/InceptionV4/Mixed_6h/concat CPU 623 1198340 1198963
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 11856 1199004 1210860
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 899 1199005 1199904
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 11231 1199904 1211135
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 4859 1210878 1215737
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 577 1215751 1216328
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 22062 1211153 1233215
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 27971 1233232 1261203
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 11967 1261217 1273184
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 310 1273294 1273604
InceptionV4/InceptionV4/Mixed_7a/concat CPU 173 1273604 1273777
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 338 1273809 1274147
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4926 1274147 1279073
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5703 1273808 1279511
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 3751 1279087 1282838
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3686 1282845 1286531
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 611 1286539 1287150
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 9468 1279529 1288997
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 12 1287157 1287169
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2457 1287169 1289626
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3136 1289637 1292773
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D CPU 7081 1289024 1296105
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D CPU 8956 1296134 1305090
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D CPU 5253 1305120 1310373
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D CPU 7913 1310410 1318323
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat CPU 43 1318356 1318399
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 609 1318413 1319022
InceptionV4/InceptionV4/Mixed_7b/concat CPU 148 1319022 1319170
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 365 1319237 1319602
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4868 1319602 1324470
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5785 1319233 1325018
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 4702 1324484 1329186
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3705 1329194 1332899
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat OpenCL 618 1332907 1333525
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 9170 1325033 1334203
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 1333532 1333540
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2440 1333540 1335980
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3174 1335990 1339164
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D CPU 7517 1334232 1341749
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D CPU 8961 1341779 1350740
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D CPU 5431 1350779 1356210
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D CPU 5471 1356241 1361712
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat CPU 42 1361752 1361794
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 606 1361807 1362413
InceptionV4/InceptionV4/Mixed_7c/concat CPU 153 1362413 1362566
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 333 1362597 1362930
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4879 1362930 1367809
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5801 1362598 1368399
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 3740 1367821 1371561
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3658 1371568 1375226
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat OpenCL 612 1375234 1375846
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 9380 1368413 1377793
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 1375854 1375862
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2569 1375862 1378431
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 4091 1378442 1382533
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D CPU 7119 1377814 1384933
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D CPU 8927 1384946 1393873
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D CPU 5373 1393887 1399260
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D CPU 5517 1399272 1404789
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat CPU 42 1404803 1404845
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 608 1404855 1405463
InceptionV4/InceptionV4/Mixed_7d/concat CPU 150 1405463 1405613
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 194 1405634 1405828
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 17 1405836 1405853
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1405861 1405861
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1405882 1405882
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1405887 1405887
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 1405893 1405895
InceptionV4/Logits/Logits/MatMul CPU 20164 1405902 1426066
InceptionV4/Logits/Logits/BiasAdd CPU 36 1426081 1426117
InceptionV4/Logits/Predictions CPU 23 1426123 1426146
InceptionV4/Logits/Logits/biases CPU 1 372 373
InceptionV4/Logits/Logits/weights CPU 0 383 383
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 1 389 390
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 401 401
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 405 405
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 410 410
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 6484 421 6905
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 18904 6943 25847
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 35807 25880 61687
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 2913 61722 64635
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7428 64685 72113
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5159 72139 77298
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5729 77326 83055
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5227 83120 88347
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 5777 88376 94153
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 7674 94181 101855
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3600 101879 105479
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7753 105521 113274
InceptionV4/InceptionV4/Mixed_5b/concat CPU 1131 113305 114436
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7607 114455 122062
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 4034 61714 65748
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 57430 65748 123178
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5294 122089 127383
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1413 123216 124629
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 4693 124629 129322
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 2898 127413 130311
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1898 130311 132209
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6121 129349 135470
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8672 132232 140904
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2192 135479 137671
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8815 137671 146486
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 19650 140927 160577
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5687 160590 166277
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 23786 146528 170314
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5010 166307 171317
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 5884 171335 177219
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 7896 177231 185127
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 26338 170323 196661
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 11844 185148 196992
InceptionV4/InceptionV4/Mixed_5c/concat CPU 1388 196992 198380
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 9265 198414 207679
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 6184 207716 213900
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 8612 213936 222548
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 27565 196673 224238
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3668 222570 226238
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1777 224249 226026
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5440 226026 231466
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 6754 231486 238240
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 13098 226264 239362
InceptionV4/InceptionV4/Mixed_4a/concat CPU 2678 239362 242040
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 2640 242064 244704
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8637 238248 246885
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7502 244727 252229
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 2154 246893 249047
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 62213 249047 311260
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 59353 252259 311612
InceptionV4/InceptionV4/Mixed_5d/concat CPU 950 311612 312562
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 1140 312601 313741
InceptionV4/InceptionV4/Mixed_5a/concat CPU 1097 313741 314838
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1735 312698 314433
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5221 314433 319654
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7717 314870 322587
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 5998 319680 325678
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5499 322602 328101
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8136 325687 333823
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6512 328117 334629
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3456 334653 338109
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7271 338141 345412
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 549 345442 345991
InceptionV4/InceptionV4/Mixed_5e/concat CPU 891 345991 346882
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1387 347043 348430
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 12625 348430 361055
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 38854 361085 399939
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 28254 399949 428203
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 85630 346919 432549
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 1049 432579 433628
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 464 433654 434118
InceptionV4/InceptionV4/Mixed_6a/concat CPU 521 434118 434639
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 997 434770 435767
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8847 435767 444614
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 19164 434674 453838
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15647 444643 460290
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11920 453853 465773
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 20187 460299 480486
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16152 465785 481937
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 57 480498 480555
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5887 480555 486442
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5403 486464 491867
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17933 481964 499897
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20168 499927 520095
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21449 520124 541573
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 770 541603 542373
InceptionV4/InceptionV4/Mixed_6b/concat CPU 615 542373 542988
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1335 543120 544455
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8760 544455 553215
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18697 543027 561724
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 16441 553246 569687
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11869 561737 573606
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19479 569695 589174
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D CPU 15809 573618 589427
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 15 589182 589197
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5925 589197 595122
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5442 595134 600576
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D CPU 18168 589463 607631
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20281 607661 627942
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21638 627972 649610
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 784 649640 650424
InceptionV4/InceptionV4/Mixed_6c/concat CPU 615 650424 651039
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 933 651170 652103
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8391 652103 660494
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18856 651074 669930
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 16223 660519 676742
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11855 669948 681803
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19462 676751 696213
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16353 681815 698168
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 15 696225 696240
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5893 696240 702133
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5470 702144 707614
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17638 698185 715823
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20364 715852 736216
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21666 736247 757913
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 769 757944 758713
InceptionV4/InceptionV4/Mixed_6d/concat CPU 593 758713 759306
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1005 759436 760441
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8328 760441 768769
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18699 759343 778042
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15429 768793 784222
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11802 778055 789857
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19484 784231 803715
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16789 789871 806660
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 14 803773 803787
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5880 803787 809667
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5568 809677 815245
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17318 806690 824008
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20381 824035 844416
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21575 844443 866018
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 825 866048 866873
InceptionV4/InceptionV4/Mixed_6e/concat CPU 613 866873 867486
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 982 867618 868600
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8356 868600 876956
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18839 867524 886363
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15570 876977 892547
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11839 886382 898221
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19413 892555 911968
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16587 898234 914821
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 15 911976 911991
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5918 911991 917909
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5434 917920 923354
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17316 914842 932158
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20339 932188 952527
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21626 952561 974187
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 795 974217 975012
InceptionV4/InceptionV4/Mixed_6f/concat CPU 610 975012 975622
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 996 975754 976750
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8106 976750 984856
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18816 975681 994497
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15457 984879 1000336
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11851 994511 1006362
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19137 1000345 1019482
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16880 1006375 1023255
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 16 1019491 1019507
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5750 1019507 1025257
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5428 1025270 1030698
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D CPU 16909 1023291 1040200
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20157 1040229 1060386
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21476 1060416 1081892
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 802 1081922 1082724
InceptionV4/InceptionV4/Mixed_6g/concat CPU 673 1082724 1083397
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 826 1083521 1084347
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8257 1084347 1092604
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18611 1083429 1102040
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15545 1092628 1108173
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11991 1102059 1114050
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19240 1108181 1127421
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16743 1114063 1130806
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 14 1127434 1127448
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5899 1127448 1133347
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5550 1133358 1138908
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17069 1130826 1147895
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20143 1147923 1168066
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21481 1168099 1189580
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 787 1189612 1190399
InceptionV4/InceptionV4/Mixed_6h/concat CPU 618 1190399 1191017
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 11770 1191054 1202824
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 939 1191148 1192087
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 11254 1192087 1203341
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 4886 1202841 1207727
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 592 1207741 1208333
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 22067 1203364 1225431
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 27948 1225447 1253395
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 10723 1253414 1264137
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 403 1264259 1264662
InceptionV4/InceptionV4/Mixed_7a/concat CPU 169 1264662 1264831
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 444 1264953 1265397
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4802 1265397 1270199
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5721 1264858 1270579
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 3731 1270245 1273976
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3659 1273983 1277642
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 347 1277652 1277999
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 9634 1270597 1280231
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 15 1278007 1278022
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2457 1278022 1280479
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3059 1280490 1283549
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D CPU 7055 1280244 1287299
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D CPU 8963 1287326 1296289
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D CPU 5261 1296316 1301577
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D CPU 5493 1301604 1307097
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat CPU 49 1307125 1307174
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 614 1307180 1307794
InceptionV4/InceptionV4/Mixed_7b/concat CPU 149 1307794 1307943
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 242 1308072 1308314
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4748 1308314 1313062
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5882 1307977 1313859
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 3689 1313116 1316805
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3636 1316814 1320450
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat OpenCL 409 1320459 1320868
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 16 1320877 1320893
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2403 1320893 1323296
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 9667 1313874 1323541
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3138 1323307 1326445
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D CPU 6935 1323561 1330496
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D CPU 8978 1330522 1339500
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D CPU 5474 1339528 1345002
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D CPU 5471 1345030 1350501
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat CPU 51 1350530 1350581
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 634 1350589 1351223
InceptionV4/InceptionV4/Mixed_7c/concat CPU 153 1351223 1351376
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 450 1351504 1351954
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4795 1351954 1356749
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5899 1351407 1357306
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 3697 1356768 1360465
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3593 1360472 1364065
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat OpenCL 341 1364073 1364414
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 9431 1357320 1366751
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 10 1364440 1364450
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2649 1364450 1367099
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3320 1367110 1370430
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D CPU 7077 1366765 1373842
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D CPU 8874 1373869 1382743
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D CPU 5419 1382756 1388175
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D CPU 5492 1388187 1393679
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat CPU 42 1393692 1393734
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 633 1393742 1394375
InceptionV4/InceptionV4/Mixed_7d/concat CPU 149 1394375 1394524
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 189 1394546 1394735
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 4 1394744 1394748
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1394756 1394756
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1394762 1394762
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1394767 1394767
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 1394772 1394774
InceptionV4/Logits/Logits/MatMul CPU 14933 1394780 1409713
InceptionV4/Logits/Logits/BiasAdd CPU 26 1409727 1409753
InceptionV4/Logits/Predictions CPU 17 1409759 1409776
InceptionV4/Logits/Logits/biases CPU 0 556 556
InceptionV4/Logits/Logits/weights CPU 0 566 566
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 572 572
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 577 577
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 582 582
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 596 596
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 6414 611 7025
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 18911 7061 25972
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 35885 26002 61887
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 2804 61920 64724
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7538 64771 72309
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5090 72338 77428
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5810 77455 83265
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5235 83291 88526
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 5851 88554 94405
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 7843 94433 102276
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3620 102302 105922
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7785 105962 113747
InceptionV4/InceptionV4/Mixed_5b/concat CPU 1056 113776 114832
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7636 114851 122487
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 3860 62007 65867
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 57454 65867 123321
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5216 122517 127733
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1227 123353 124580
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 4526 124580 129106
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5848 129130 134978
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 8187 127763 135950
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1563 135950 137513
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8604 137550 146154
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1953 137642 139595
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8741 139595 148336
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 19641 146176 165817
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5622 165829 171451
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 23864 148363 172227
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5051 171480 176531
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 5897 176546 182443
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 7873 182455 190328
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 26445 172238 198683
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24198 198692 222890
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 32843 190350 223193
InceptionV4/InceptionV4/Mixed_5c/concat CPU 925 223193 224118
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 2099 224154 226253
InceptionV4/InceptionV4/Mixed_4a/concat CPU 2131 226253 228384
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 2246 228415 230661
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2206 224254 226460
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5402 226460 231862
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7600 230686 238286
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5137 238308 243445
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5762 243471 249233
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3657 249255 252912
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7338 252935 260273
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 2276 231886 234162
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 62420 234162 296582
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 7535 296611 304146
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 7622 304153 311775
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 15676 296707 312383
InceptionV4/InceptionV4/Mixed_5a/concat CPU 912 312383 313295
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 506 313331 313837
InceptionV4/InceptionV4/Mixed_5d/concat CPU 962 313837 314799
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1305 314929 316234
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5277 316234 321511
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7675 314836 322511
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 5917 321538 327455
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5348 322526 327874
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6713 327891 334604
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8260 327463 335723
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3557 334675 338232
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7268 338262 345530
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 556 345560 346116
InceptionV4/InceptionV4/Mixed_5e/concat CPU 920 346116 347036
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1387 347195 348582
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 12762 348582 361344
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 39340 361374 400714
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 27454 400722 428176
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 86070 347073 433143
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 1003 433174 434177
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 472 434203 434675
InceptionV4/InceptionV4/Mixed_6a/concat CPU 545 434675 435220
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 956 435352 436308
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8916 436308 445224
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 19011 435255 454266
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15766 445246 461012
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11961 454281 466242
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19422 461020 480442
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16173 466254 482427
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 16 480450 480466
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6734 480466 487200
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5505 487228 492733
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17960 482448 500408
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20183 500434 520617
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21396 520646 542042
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 826 542071 542897
InceptionV4/InceptionV4/Mixed_6b/concat CPU 590 542897 543487
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1465 543617 545082
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8663 545082 553745
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18808 543524 562332
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 16475 553772 570247
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11878 562344 574222
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19503 570258 589761
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D CPU 15797 574234 590031
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 18 589770 589788
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5840 589788 595628
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5343 595639 600982
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D CPU 18100 590068 608168
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20284 608196 628480
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21581 628509 650090
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 826 650121 650947
InceptionV4/InceptionV4/Mixed_6c/concat CPU 598 650947 651545
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 809 651678 652487
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8410 652487 660897
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18892 651582 670474
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15770 660927 676697
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11809 670493 682302
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19380 676706 696086
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16728 682314 699042
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 18 696094 696112
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5872 696112 701984
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5459 701995 707454
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17235 699062 716297
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20254 716326 736580
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21663 736613 758276
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 846 758308 759154
InceptionV4/InceptionV4/Mixed_6d/concat CPU 643 759154 759797
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 857 759926 760783
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8355 760783 769138
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18783 759834 778617
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15604 769162 784766
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11931 778630 790561
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19396 784773 804169
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16754 790578 807332
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 14 804225 804239
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5899 804239 810138
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5573 810149 815722
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17292 807359 824651
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20380 824679 845059
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21566 845088 866654
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 813 866684 867497
InceptionV4/InceptionV4/Mixed_6e/concat CPU 617 867497 868114
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 947 868261 869208
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8328 869208 877536
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18823 868166 886989
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15583 877557 893140
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11874 887005 898879
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19386 893152 912538
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16650 898892 915542
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 14 912546 912560
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5890 912560 918450
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5553 918461 924014
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17327 915566 932893
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20305 932923 953228
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21588 953262 974850
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 788 974882 975670
InceptionV4/InceptionV4/Mixed_6f/concat CPU 614 975670 976284
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1071 976415 977486
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8210 977486 985696
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 19200 976322 995522
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15515 985730 1001245
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11997 995536 1007533
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19256 1001259 1020515
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D CPU 17095 1007545 1024640
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 17 1020524 1020541
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6036 1020541 1026577
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5801 1026592 1032393
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17364 1024677 1042041
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20119 1042071 1062190
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21515 1062219 1083734
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 837 1083764 1084601
InceptionV4/InceptionV4/Mixed_6g/concat CPU 604 1084601 1085205
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1039 1085335 1086374
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8372 1086374 1094746
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18661 1085241 1103902
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15539 1094773 1110312
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11969 1103921 1115890
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19148 1110322 1129470
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16668 1115902 1132570
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 14 1129480 1129494
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5831 1129494 1135325
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5421 1135336 1140757
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17070 1132591 1149661
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20120 1149690 1169810
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21511 1169863 1191374
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 736 1191405 1192141
InceptionV4/InceptionV4/Mixed_6h/concat CPU 617 1192141 1192758
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 11753 1192795 1204548
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 829 1192956 1193785
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 11296 1193785 1205081
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 4805 1204565 1209370
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 589 1209385 1209974
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 22134 1205104 1227238
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 27962 1227252 1255214
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 11734 1255231 1266965
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 306 1267085 1267391
InceptionV4/InceptionV4/Mixed_7a/concat CPU 172 1267391 1267563
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 227 1267686 1267913
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4784 1267913 1272697
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5705 1267590 1273295
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 3770 1272710 1276480
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3574 1276488 1280062
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 620 1280071 1280691
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 9380 1273312 1282692
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 14 1280698 1280712
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2393 1280712 1283105
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3152 1283115 1286267
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D CPU 7024 1282714 1289738
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D CPU 8955 1289765 1298720
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D CPU 5286 1298748 1304034
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D CPU 5451 1304063 1309514
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat CPU 49 1309543 1309592
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 620 1309599 1310219
InceptionV4/InceptionV4/Mixed_7b/concat CPU 187 1310219 1310406
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 248 1310535 1310783
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4745 1310783 1315528
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5744 1310437 1316181
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 4780 1315540 1320320
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3700 1320329 1324029
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat OpenCL 602 1324037 1324639
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 9193 1316193 1325386
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 1324647 1324655
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2374 1324655 1327029
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3210 1327041 1330251
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D CPU 7590 1325410 1333000
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D CPU 8970 1333027 1341997
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D CPU 5348 1342024 1347372
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D CPU 5533 1347418 1352951
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat CPU 50 1352984 1353034
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 701 1353042 1353743
InceptionV4/InceptionV4/Mixed_7c/concat CPU 153 1353743 1353896
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 448 1354020 1354468
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4799 1354468 1359267
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5738 1353926 1359664
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 3780 1359280 1363060
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3575 1363068 1366643
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat OpenCL 407 1366658 1367065
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 9485 1359678 1369163
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 1367072 1367080
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2600 1367080 1369680
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3256 1369691 1372947
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D CPU 7035 1369187 1376222
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D CPU 8926 1376234 1385160
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D CPU 5440 1385173 1390613
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D CPU 5441 1390625 1396066
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat CPU 42 1396079 1396121
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 607 1396129 1396736
InceptionV4/InceptionV4/Mixed_7d/concat CPU 147 1396736 1396883
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 190 1396904 1397094
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 4 1397103 1397107
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1397115 1397115
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1397122 1397122
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1397126 1397126
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 1397131 1397134
InceptionV4/Logits/Logits/MatMul CPU 14942 1397140 1412082
InceptionV4/Logits/Logits/BiasAdd CPU 26 1412095 1412121
InceptionV4/Logits/Predictions CPU 17 1412127 1412144
InceptionV4/Logits/Logits/biases CPU 0 380 380
InceptionV4/Logits/Logits/weights CPU 0 391 391
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 398 398
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 404 405
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 409 409
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 415 415
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 6456 427 6883
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 19016 6918 25934
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 35838 25966 61804
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 2753 61836 64589
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 9944 64643 74587
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5151 74617 79768
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5800 79794 85594
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5230 85618 90848
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 5816 90876 96692
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 7815 96720 104535
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3647 104558 108205
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7782 108247 116029
InceptionV4/InceptionV4/Mixed_5b/concat CPU 1097 116061 117158
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 4069 61925 65994
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 58037 65994 124031
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7590 117177 124767
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 1606 124792 126398
InceptionV4/InceptionV4/Mixed_3a/concat CPU 2809 126398 129207
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1829 124063 125892
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5330 125892 131222
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8807 129251 138058
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2170 131259 133429
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8820 133429 142249
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 19637 138082 157719
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4973 157731 162704
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 23717 142290 166007
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5747 162716 168463
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5078 168492 173570
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 5916 173587 179503
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 7919 179515 187434
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 26371 166016 192387
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24019 192403 216422
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6204 216436 222640
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 7079 216528 223607
InceptionV4/InceptionV4/Mixed_4a/concat CPU 1931 223607 225538
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 2322 225572 227894
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 865 227946 228811
InceptionV4/InceptionV4/Mixed_5c/concat CPU 1093 228811 229904
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7640 229945 237585
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5068 237610 242678
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5809 242704 248513
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3611 248541 252152
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7456 252174 259630
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 3227 225669 228896
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 62472 228896 291368
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 976 291500 292476
InceptionV4/InceptionV4/Mixed_5a/concat CPU 1172 292476 293648
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2032 291395 293427
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5217 293427 298644
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 6710 298669 305379
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 7672 305392 313064
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 511 313178 313689
InceptionV4/InceptionV4/Mixed_5d/concat CPU 929 313689 314618
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1362 314748 316110
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5207 316110 321317
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7735 314657 322392
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 5817 321344 327161
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5406 322407 327813
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6652 327829 334481
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8034 327170 335204
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3542 334557 338099
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7239 338134 345373
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 566 345399 345965
InceptionV4/InceptionV4/Mixed_5e/concat CPU 892 345965 346857
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1381 347013 348394
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 12728 348394 361122
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 39402 361149 400551
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 27456 400560 428016
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 85633 346893 432526
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 1026 432556 433582
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 466 433608 434074
InceptionV4/InceptionV4/Mixed_6a/concat CPU 553 434074 434627
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1118 434759 435877
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8808 435877 444685
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18884 434662 453546
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15639 444709 460348
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11987 453560 465547
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19408 460357 479765
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16071 465560 481631
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 15 479775 479790
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6779 479790 486569
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5479 486598 492077
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D CPU 18061 481654 499715
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20187 499746 519933
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21436 519972 541408
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 803 541438 542241
InceptionV4/InceptionV4/Mixed_6b/concat CPU 625 542241 542866
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1459 542995 544454
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8754 544454 553208
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18728 542904 561632
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 16649 553232 569881
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11828 561646 573474
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D CPU 15789 573487 589276
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19471 569892 589363
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 15 589371 589386
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5825 589386 595211
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5418 595222 600640
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D CPU 18203 589291 607494
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20355 607523 627878
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21568 627910 649478
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 757 649511 650268
InceptionV4/InceptionV4/Mixed_6c/concat CPU 571 650268 650839
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1068 650971 652039
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8464 652039 660503
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18963 650875 669838
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 16299 660530 676829
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11791 669854 681645
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19451 676838 696289
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16294 681658 697952
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 14 696297 696311
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5893 696311 702204
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5446 702215 707661
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17644 697971 715615
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20230 715640 735870
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21662 735900 757562
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 824 757593 758417
InceptionV4/InceptionV4/Mixed_6d/concat CPU 660 758417 759077
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 954 759207 760161
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8354 760161 768515
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18741 759115 777856
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15433 768537 783970
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11783 777869 789652
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19301 783981 803282
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16764 789665 806429
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 14 803341 803355
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5889 803355 809244
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5527 809255 814782
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17279 806452 823731
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20401 823760 844161
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21612 844189 865801
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 819 865832 866651
InceptionV4/InceptionV4/Mixed_6e/concat CPU 619 866651 867270
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1060 867401 868461
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8348 868461 876809
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18758 867308 886066
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15442 876832 892274
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11944 886081 898025
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19403 892285 911688
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16478 898038 914516
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 16 911697 911713
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5858 911713 917571
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5529 917582 923111
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17343 914536 931879
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20297 931909 952206
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21567 952237 973804
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1188 973834 975022
InceptionV4/InceptionV4/Mixed_6f/concat CPU 679 975022 975701
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1112 975835 976947
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8232 976947 985179
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18897 975739 994636
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15610 985206 1000816
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11923 994649 1006572
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19330 1000827 1020157
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16871 1006585 1023456
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 16 1020164 1020180
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5939 1020180 1026119
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5592 1026132 1031724
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17164 1023479 1040643
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20144 1040673 1060817
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21483 1060847 1082330
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 823 1082360 1083183
InceptionV4/InceptionV4/Mixed_6g/concat CPU 683 1083183 1083866
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 979 1084001 1084980
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8515 1084980 1093495
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18827 1083903 1102730
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15432 1093537 1108969
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11968 1102746 1114714
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19252 1108977 1128229
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16742 1114726 1131468
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 23 1128241 1128264
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5829 1128264 1134093
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5447 1134103 1139550
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17143 1131487 1148630
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20168 1148658 1168826
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21463 1168855 1190318
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 843 1190350 1191193
InceptionV4/InceptionV4/Mixed_6h/concat CPU 602 1191193 1191795
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 11834 1191831 1203665
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 794 1191928 1192722
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 11435 1192722 1204157
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 4885 1203683 1208568
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 588 1208582 1209170
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 22094 1204179 1226273
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 28031 1226288 1254319
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 11610 1254337 1265947
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 324 1266072 1266396
InceptionV4/InceptionV4/Mixed_7a/concat CPU 172 1266396 1266568
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 229 1266690 1266919
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4880 1266919 1271799
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5674 1266594 1272268
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 3706 1271810 1275516
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3682 1275523 1279205
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 698 1279219 1279917
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 9398 1272290 1281688
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 14 1279924 1279938
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2527 1279938 1282465
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3208 1282475 1285683
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D CPU 7136 1281714 1288850
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D CPU 8965 1288878 1297843
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D CPU 5267 1297873 1303140
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D CPU 5500 1303167 1308667
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat CPU 50 1308694 1308744
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 638 1308751 1309389
InceptionV4/InceptionV4/Mixed_7b/concat CPU 150 1309389 1309539
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 240 1309667 1309907
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4954 1309907 1314861
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5788 1309571 1315359
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 4420 1314906 1319326
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3750 1319352 1323102
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat OpenCL 317 1323110 1323427
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 9491 1315372 1324863
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 9 1323436 1323445
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2458 1323445 1325903
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3266 1325927 1329193
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D CPU 7296 1324890 1332186
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D CPU 8959 1332212 1341171
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D CPU 5421 1341201 1346622
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D CPU 5493 1346648 1352141
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat CPU 50 1352172 1352222
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 655 1352230 1352885
InceptionV4/InceptionV4/Mixed_7c/concat CPU 149 1352885 1353034
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 448 1353159 1353607
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4833 1353607 1358440
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5773 1353064 1358837
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 3724 1358456 1362180
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3756 1362189 1365945
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat OpenCL 688 1365953 1366641
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 9239 1358852 1368091
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 1366648 1366656
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2616 1366656 1369272
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 4074 1369283 1373357
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D CPU 7386 1368117 1375503
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D CPU 8861 1375518 1384379
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D CPU 5432 1384391 1389823
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D CPU 5453 1389834 1395287
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat CPU 45 1395332 1395377
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 641 1395386 1396027
InceptionV4/InceptionV4/Mixed_7d/concat CPU 149 1396027 1396176
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 192 1396197 1396389
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 4 1396398 1396402
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 1 1396409 1396410
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1396416 1396416
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1396420 1396420
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 1396426 1396428
InceptionV4/Logits/Logits/MatMul CPU 14976 1396439 1411415
InceptionV4/Logits/Logits/BiasAdd CPU 26 1411429 1411455
InceptionV4/Logits/Predictions CPU 17 1411461 1411478
InceptionV4/Logits/Logits/biases CPU 0 380 380
InceptionV4/Logits/Logits/weights CPU 0 391 391
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 398 398
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 405 405
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 409 409
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 415 415
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 6462 427 6889
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 18932 6926 25858
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 35887 25887 61774
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 2797 61804 64601
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7511 64645 72156
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5081 72183 77264
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5823 77290 83113
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5207 83138 88345
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 5819 88377 94196
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 7819 94226 102045
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3589 102070 105659
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7761 105698 113459
InceptionV4/InceptionV4/Mixed_5b/concat CPU 1062 113488 114550
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7661 114571 122232
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 3658 61893 65551
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 57665 65551 123216
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5219 122259 127478
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1130 123248 124378
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 4797 124378 129175
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5996 129200 135196
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 8591 127504 136095
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1607 136095 137702
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8681 137740 146421
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1969 137831 139800
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8727 139800 148527
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 19557 146442 165999
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5640 166012 171652
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 23801 148576 172377
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5043 171682 176725
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 5830 176742 182572
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 7847 182585 190432
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 26411 172385 198796
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24759 198806 223565
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 33412 190454 223866
InceptionV4/InceptionV4/Mixed_5c/concat CPU 907 223866 224773
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 2109 224809 226918
InceptionV4/InceptionV4/Mixed_4a/concat CPU 2218 226918 229136
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 2229 229167 231396
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2190 224910 227100
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5501 227100 232601
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7633 231421 239054
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5138 239076 244214
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5738 244239 249977
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3653 250001 253654
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7370 253677 261047
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 2285 232625 234910
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 62428 234910 297338
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 7731 297372 305103
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 8172 297472 305644
InceptionV4/InceptionV4/Mixed_5a/concat CPU 1298 305644 306942
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 7994 305110 313104
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 514 313224 313738
InceptionV4/InceptionV4/Mixed_5d/concat CPU 914 313738 314652
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1094 314805 315899
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5230 315899 321129
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7732 314693 322425
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 5793 321161 326954
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5314 322440 327754
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6650 327772 334422
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8239 326963 335202
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3484 334498 337982
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7256 338015 345271
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 573 345299 345872
InceptionV4/InceptionV4/Mixed_5e/concat CPU 918 345872 346790
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1237 346954 348191
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 12573 348191 360764
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 39532 360793 400325
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 27301 400334 427635
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 85532 346831 432363
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 1048 432393 433441
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 498 433468 433966
InceptionV4/InceptionV4/Mixed_6a/concat CPU 523 433966 434489
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 775 434623 435398
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8770 435398 444168
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 19007 434524 453531
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15684 444201 459885
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11939 453551 465490
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19335 459892 479227
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16240 465502 481742
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 17 479236 479253
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6886 479253 486139
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5411 486167 491578
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17864 481767 499631
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20141 499661 519802
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21436 519832 541268
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 896 541296 542192
InceptionV4/InceptionV4/Mixed_6b/concat CPU 607 542192 542799
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1337 542936 544273
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8781 544273 553054
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18723 542838 561561
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 16428 553078 569506
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11848 561574 573422
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19428 569515 588943
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D CPU 15815 573435 589250
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 18 588951 588969
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6262 588969 595231
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5518 595248 600766
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D CPU 18245 589280 607525
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20367 607556 627923
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21583 627952 649535
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 822 649566 650388
InceptionV4/InceptionV4/Mixed_6c/concat CPU 641 650388 651029
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1161 651162 652323
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8461 652323 660784
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18710 651062 669772
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15799 660810 676609
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11892 669789 681681
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19450 676618 696068
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16235 681694 697929
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 15 696079 696094
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5936 696094 702030
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5455 702041 707496
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17610 697949 715559
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20223 715586 735809
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21621 735842 757463
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 842 757495 758337
InceptionV4/InceptionV4/Mixed_6d/concat CPU 622 758337 758959
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 955 759133 760088
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8337 760088 768425
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18774 758994 777768
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15604 768450 784054
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11821 777780 789601
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19395 784062 803457
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16747 789615 806362
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 14 803520 803534
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5884 803534 809418
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5590 809429 815019
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17325 806387 823712
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20417 823739 844156
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21587 844185 865772
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 824 865804 866628
InceptionV4/InceptionV4/Mixed_6e/concat CPU 592 866628 867220
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1018 867361 868379
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8367 868379 876746
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18847 867259 886106
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15533 876768 892301
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11878 886123 898001
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19385 892310 911695
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16611 898015 914626
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 14 911703 911717
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5896 911717 917613
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5561 917624 923185
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17316 914648 931964
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20305 931995 952300
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21629 952333 973962
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 878 973994 974872
InceptionV4/InceptionV4/Mixed_6f/concat CPU 620 974872 975492
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1116 975623 976739
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8267 976739 985006
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18735 975530 994265
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15628 985047 1000675
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11971 994279 1006250
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19266 1000685 1019951
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16677 1006262 1022939
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 14 1019959 1019973
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5899 1019973 1025872
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5585 1025883 1031468
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17133 1022970 1040103
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20171 1040133 1060304
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21482 1060335 1081817
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 843 1081847 1082690
InceptionV4/InceptionV4/Mixed_6g/concat CPU 616 1082690 1083306
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 953 1083481 1084434
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8402 1084434 1092836
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18723 1083341 1102064
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15554 1092864 1108418
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11942 1102084 1114026
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19179 1108426 1127605
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16700 1114038 1130738
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 14 1127618 1127632
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5907 1127632 1133539
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5554 1133555 1139109
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17155 1130757 1147912
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20118 1147941 1168059
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21468 1168093 1189561
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 940 1189592 1190532
InceptionV4/InceptionV4/Mixed_6h/concat CPU 655 1190532 1191187
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 11825 1191221 1203046
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1103 1191315 1192418
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 11368 1192418 1203786
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 4818 1203064 1207882
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 566 1207896 1208462
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 22207 1203810 1226017
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 27913 1226031 1253944
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 11855 1253962 1265817
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 319 1265924 1266243
InceptionV4/InceptionV4/Mixed_7a/concat CPU 169 1266243 1266412
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 444 1266535 1266979
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4828 1266979 1271807
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5643 1266438 1272081
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 3875 1271834 1275709
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3696 1275734 1279430
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 689 1279440 1280129
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 9412 1272098 1281510
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 14 1280136 1280150
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2456 1280150 1282606
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3243 1282616 1285859
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D CPU 7260 1281530 1288790
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D CPU 8990 1288817 1297807
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D CPU 5312 1297835 1303147
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D CPU 5444 1303175 1308619
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat CPU 51 1308646 1308697
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 645 1308705 1309350
InceptionV4/InceptionV4/Mixed_7b/concat CPU 146 1309350 1309496
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 452 1309623 1310075
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4836 1310075 1314911
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5816 1309528 1315344
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 4890 1314926 1319816
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3832 1319835 1323667
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat OpenCL 667 1323674 1324341
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 9016 1315364 1324380
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 9 1324349 1324358
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2341 1324358 1326699
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3256 1326713 1329969
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D CPU 7776 1324395 1332171
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D CPU 8938 1332198 1341136
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D CPU 5381 1341158 1346539
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D CPU 5503 1346565 1352068
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat CPU 54 1352097 1352151
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 638 1352158 1352796
InceptionV4/InceptionV4/Mixed_7c/concat CPU 149 1352796 1352945
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 225 1353071 1353296
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4918 1353296 1358214
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5692 1352975 1358667
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 3730 1358232 1361962
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3646 1361969 1365615
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat OpenCL 620 1365622 1366242
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 9285 1358681 1367966
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 1366248 1366256
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2540 1366256 1368796
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3251 1368807 1372058
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D CPU 7209 1367988 1375197
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D CPU 8910 1375210 1384120
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D CPU 5363 1384132 1389495
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D CPU 5520 1389521 1395041
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat CPU 42 1395054 1395096
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 626 1395104 1395730
InceptionV4/InceptionV4/Mixed_7d/concat CPU 148 1395730 1395878
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 190 1395899 1396089
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 5 1396097 1396102
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 1 1396109 1396110
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1396116 1396116
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1396120 1396120
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 1396125 1396128
InceptionV4/Logits/Logits/MatMul CPU 14984 1396134 1411118
InceptionV4/Logits/Logits/BiasAdd CPU 26 1411132 1411158
InceptionV4/Logits/Predictions CPU 17 1411164 1411181
InceptionV4/Logits/Logits/biases CPU 0 378 378
InceptionV4/Logits/Logits/weights CPU 1 390 391
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 398 398
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 403 404
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 408 408
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 417 417
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 6497 428 6925
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 18799 6956 25755
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 36021 25785 61806
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 3151 61840 64991
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7565 65038 72603
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5171 72629 77800
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5745 77828 83573
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5290 83596 88886
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 5784 88915 94699
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 7818 94725 102543
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3560 102571 106131
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7789 106172 113961
InceptionV4/InceptionV4/Mixed_5b/concat CPU 1069 113990 115059
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7633 115078 122711
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 4255 61929 66184
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 59156 66184 125340
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5180 122739 127919
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1150 125373 126523
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 4688 126523 131211
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 4242 127953 132195
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1910 132195 134105
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6063 131234 137297
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8636 134126 142762
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2066 137306 139372
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8767 139372 148139
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 19731 142786 162517
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5630 162529 168159
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 23601 148166 171767
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5005 168192 173197
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 5862 173216 179078
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 8613 179090 187703
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 26375 171776 198151
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24307 198160 222467
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 34881 187725 222606
InceptionV4/InceptionV4/Mixed_5c/concat CPU 920 222606 223526
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 2052 223564 225616
InceptionV4/InceptionV4/Mixed_4a/concat CPU 2259 225616 227875
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 2189 227907 230096
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2221 223660 225881
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5437 225881 231318
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7661 230120 237781
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5078 237809 242887
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 8087 242909 250996
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3671 251022 254693
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7412 254716 262128
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 2155 231341 233496
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 62392 233496 295888
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 7731 295919 303650
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 8143 296009 304152
InceptionV4/InceptionV4/Mixed_5a/concat CPU 1312 304152 305464
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 7930 303657 311587
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 511 311701 312212
InceptionV4/InceptionV4/Mixed_5d/concat CPU 938 312212 313150
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1297 313282 314579
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5278 314579 319857
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7719 313189 320908
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 5858 319882 325740
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5336 320922 326258
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6710 326274 332984
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8170 325748 333918
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3513 333068 336581
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7271 336611 343882
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 559 343909 344468
InceptionV4/InceptionV4/Mixed_5e/concat CPU 890 344468 345358
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1592 345522 347114
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 12557 347114 359671
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 39600 359698 399298
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 27426 399305 426731
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 85525 345398 430923
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 1041 430953 431994
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 567 432020 432587
InceptionV4/InceptionV4/Mixed_6a/concat CPU 521 432587 433108
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1145 433252 434397
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8814 434397 443211
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18829 433158 451987
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15689 443234 458923
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 12080 452001 464081
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19355 458949 478304
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16135 464093 480228
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 19 478312 478331
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6808 478331 485139
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5435 485168 490603
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D CPU 18056 480250 498306
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20140 498335 518475
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21386 518506 539892
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 845 539922 540767
InceptionV4/InceptionV4/Mixed_6b/concat CPU 623 540767 541390
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1204 541520 542724
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8809 542724 551533
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18719 541427 560146
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 16461 551571 568032
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11745 560159 571904
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19412 568041 587453
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D CPU 15941 571916 587857
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 20 587461 587481
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5943 587481 593424
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5482 593434 598916
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D CPU 18056 587884 605940
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20304 605969 626273
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21620 626301 647921
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 817 647951 648768
InceptionV4/InceptionV4/Mixed_6c/concat CPU 621 648768 649389
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 841 649520 650361
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8378 650361 658739
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18829 649425 668254
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 16439 658767 675206
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11831 668271 680102
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19443 675215 694658
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16202 680115 696317
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 18 694667 694685
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5850 694685 700535
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5390 700545 705935
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17639 696336 713975
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20183 714004 734187
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21684 734222 755906
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 731 755938 756669
InceptionV4/InceptionV4/Mixed_6d/concat CPU 635 756669 757304
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 846 757434 758280
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8266 758280 766546
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18976 757339 776315
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15444 766577 782021
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11847 776329 788176
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19496 782028 801524
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16899 788193 805092
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 14 801586 801600
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6083 801600 807683
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5525 807693 813218
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17232 805125 822357
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20362 822385 842747
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21568 842776 864344
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 844 864375 865219
InceptionV4/InceptionV4/Mixed_6e/concat CPU 659 865219 865878
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 852 866012 866864
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8297 866864 875161
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18894 865932 884826
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15568 875182 890750
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11861 884843 896704
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19383 890765 910148
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16628 896719 913347
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 16 910155 910171
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5920 910171 916091
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5578 916102 921680
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17268 913369 930637
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20335 930666 951001
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21564 951034 972598
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 814 972627 973441
InceptionV4/InceptionV4/Mixed_6f/concat CPU 630 973441 974071
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1067 974200 975267
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8240 975267 983507
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18878 974108 992986
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15587 983529 999116
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11831 993000 1004831
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19306 999129 1018435
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16670 1004843 1021513
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 16 1018443 1018459
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5902 1018459 1024361
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5577 1024374 1029951
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17171 1021535 1038706
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20119 1038736 1058855
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21424 1058884 1080308
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 811 1080339 1081150
InceptionV4/InceptionV4/Mixed_6g/concat CPU 590 1081150 1081740
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1073 1081868 1082941
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8291 1082941 1091232
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18763 1081775 1100538
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15513 1091267 1106780
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11950 1100556 1112506
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19248 1106792 1126040
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16748 1112518 1129266
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 15 1126051 1126066
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5835 1126066 1131901
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5528 1131912 1137440
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17077 1129285 1146362
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20148 1146391 1166539
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21501 1166574 1188075
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 801 1188129 1188930
InceptionV4/InceptionV4/Mixed_6h/concat CPU 618 1188930 1189548
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 11826 1189587 1201413
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 982 1189728 1190710
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 11423 1190710 1202133
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 4836 1201431 1206267
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 623 1206281 1206904
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 22133 1202161 1224294
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 27998 1224313 1252311
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 11706 1252349 1264055
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 321 1264171 1264492
InceptionV4/InceptionV4/Mixed_7a/concat CPU 170 1264492 1264662
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 452 1264783 1265235
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4848 1265235 1270083
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5728 1264688 1270416
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 3881 1270097 1273978
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3695 1273986 1277681
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 781 1277690 1278471
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 9307 1270433 1279740
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 14 1278478 1278492
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2501 1278492 1280993
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3293 1281031 1284324
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D CPU 7336 1279765 1287101
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D CPU 8882 1287123 1296005
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D CPU 5291 1296032 1301323
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D CPU 5529 1301352 1306881
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat CPU 62 1306905 1306967
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 671 1306974 1307645
InceptionV4/InceptionV4/Mixed_7b/concat CPU 151 1307645 1307796
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 446 1307925 1308371
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 5032 1308371 1313403
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5782 1307829 1313611
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 4734 1313417 1318151
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3895 1318159 1322054
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8964 1313624 1322588
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat OpenCL 854 1322062 1322916
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 1322925 1322933
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2372 1322933 1325305
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3360 1325316 1328676
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D CPU 7824 1322601 1330425
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D CPU 8935 1330449 1339384
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D CPU 5374 1339412 1344786
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D CPU 5538 1344829 1350367
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat CPU 56 1350402 1350458
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 638 1350465 1351103
InceptionV4/InceptionV4/Mixed_7c/concat CPU 149 1351103 1351252
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 500 1351378 1351878
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4965 1351878 1356843
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5800 1351282 1357082
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 4018 1356857 1360875
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3699 1360882 1364581
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat OpenCL 853 1364590 1365443
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 9103 1357095 1366198
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 58 1365472 1365530
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2640 1365530 1368170
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3153 1368185 1371338
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D CPU 7617 1366218 1373835
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D CPU 8977 1373847 1382824
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D CPU 5435 1382837 1388272
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D CPU 5447 1388284 1393731
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat CPU 43 1393745 1393788
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 644 1393795 1394439
InceptionV4/InceptionV4/Mixed_7d/concat CPU 173 1394439 1394612
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 188 1394633 1394821
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 5 1394829 1394834
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1394841 1394841
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1394848 1394848
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1394852 1394852
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 1394858 1394860
InceptionV4/Logits/Logits/MatMul CPU 14947 1394867 1409814
InceptionV4/Logits/Logits/BiasAdd CPU 26 1409829 1409855
InceptionV4/Logits/Predictions CPU 17 1409861 1409878
InceptionV4/Logits/Logits/biases CPU 0 385 385
InceptionV4/Logits/Logits/weights CPU 0 397 397
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 1 404 405
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 412 412
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 417 417
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 422 422
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 6432 433 6865
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 18968 6901 25869
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 35827 25899 61726
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 2890 61758 64648
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7453 64694 72147
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5161 72175 77336
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5748 77365 83113
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5293 83137 88430
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 5853 88462 94315
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 7758 94344 102102
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3663 102126 105789
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7661 105832 113493
InceptionV4/InceptionV4/Mixed_5b/concat CPU 1148 113525 114673
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7556 114698 122254
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 3778 61848 65626
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 57438 65626 123064
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5336 122282 127618
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1259 123103 124362
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 4710 124362 129072
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 2417 127653 130070
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1891 130070 131961
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6197 129097 135294
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8692 131983 140675
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2096 135302 137398
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8806 137398 146204
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 19596 140697 160293
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5619 160306 165925
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 23595 146238 169833
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5033 165953 170986
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 5890 171002 176892
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 7978 176907 184885
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 26453 169846 196299
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24173 196309 220482
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 35775 184906 220681
InceptionV4/InceptionV4/Mixed_5c/concat CPU 948 220681 221629
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 2086 221666 223752
InceptionV4/InceptionV4/Mixed_4a/concat CPU 2290 223752 226042
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 2149 226073 228222
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2196 221763 223959
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5496 223959 229455
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7672 228244 235916
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5094 235940 241034
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5791 241058 246849
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3616 246874 250490
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7467 250512 257979
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 2236 229477 231713
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 62437 231713 294150
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 7567 294182 301749
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 7728 301756 309484
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 15766 294279 310045
InceptionV4/InceptionV4/Mixed_5a/concat CPU 873 310045 310918
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 556 310952 311508
InceptionV4/InceptionV4/Mixed_5d/concat CPU 897 311508 312405
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1089 312572 313661
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5228 313661 318889
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7705 312445 320150
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 5862 318914 324776
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5426 320166 325592
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6614 325607 332221
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8078 324798 332876
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3545 332304 335849
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7218 335885 343103
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 577 343133 343710
InceptionV4/InceptionV4/Mixed_5e/concat CPU 980 343710 344690
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1223 344845 346068
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 12593 346068 358661
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 39808 358693 398501
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 27265 398512 425777
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 85969 344725 430694
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 1111 430724 431835
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 516 431862 432378
InceptionV4/InceptionV4/Mixed_6a/concat CPU 720 432378 433098
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 939 433276 434215
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8737 434215 442952
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 19272 433136 452408
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15442 442986 458428
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 12076 452424 464500
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19236 458453 477689
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16455 464513 480968
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 16 477699 477715
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6758 477715 484473
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5332 484510 489842
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17648 480987 498635
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20174 498666 518840
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21429 518873 540302
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 818 540333 541151
InceptionV4/InceptionV4/Mixed_6b/concat CPU 621 541151 541772
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1151 541929 543080
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8795 543080 551875
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18691 541813 560504
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 16510 551903 568413
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11759 560517 572276
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19477 568425 587902
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D CPU 15811 572288 588099
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 22 587910 587932
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5791 587932 593723
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5399 593735 599134
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D CPU 18174 588112 606286
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20297 606316 626613
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21800 626644 648444
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 784 648476 649260
InceptionV4/InceptionV4/Mixed_6c/concat CPU 605 649260 649865
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 842 649994 650836
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8528 650836 659364
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18738 649900 668638
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 16299 659407 675706
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11920 668655 680575
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19385 675721 695106
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16285 680587 696872
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 20 695114 695134
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5899 695134 701033
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5445 701044 706489
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17658 696891 714549
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20240 714576 734816
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21625 734849 756474
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 841 756505 757346
InceptionV4/InceptionV4/Mixed_6d/concat CPU 651 757346 757997
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 807 758125 758932
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8238 758932 767170
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18777 758033 776810
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15690 767202 782892
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 12371 776826 789197
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19365 782899 802264
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D CPU 17063 789211 806274
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 14 802329 802343
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6018 802343 808361
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5554 808372 813926
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D CPU 16951 806302 823253
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20353 823287 843640
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21626 843668 865294
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 919 865325 866244
InceptionV4/InceptionV4/Mixed_6e/concat CPU 618 866244 866862
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 981 866996 867977
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8328 867977 876305
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18796 866901 885697
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15601 876330 891931
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11830 885717 897547
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19341 891952 911293
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16595 897561 914156
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 17 911301 911318
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5906 911318 917224
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5567 917236 922803
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17296 914240 931536
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20329 931566 951895
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21643 951930 973573
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 902 973605 974507
InceptionV4/InceptionV4/Mixed_6f/concat CPU 596 974507 975103
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 844 975237 976081
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8244 976081 984325
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18762 975140 993902
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15674 984352 1000026
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11897 993915 1005812
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19253 1000040 1019293
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16662 1005825 1022487
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 20 1019300 1019320
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5928 1019320 1025248
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5601 1025259 1030860
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17116 1022513 1039629
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20163 1039659 1059822
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21499 1059853 1081352
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 842 1081382 1082224
InceptionV4/InceptionV4/Mixed_6g/concat CPU 639 1082224 1082863
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 777 1083003 1083780
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8347 1083780 1092127
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18582 1082900 1101482
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15599 1092159 1107758
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11883 1101500 1113383
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19174 1107767 1126941
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16699 1113396 1130095
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 21 1126951 1126972
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5904 1126972 1132876
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5602 1132887 1138489
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17198 1130116 1147314
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20101 1147342 1167443
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21508 1167477 1188985
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 842 1189017 1189859
InceptionV4/InceptionV4/Mixed_6h/concat CPU 595 1189859 1190454
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 11770 1190493 1202263
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 813 1190587 1191400
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 11362 1191400 1202762
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 4858 1202282 1207140
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 587 1207154 1207741
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 22209 1202791 1225000
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 27992 1225020 1253012
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 11847 1253028 1264875
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 321 1264982 1265303
InceptionV4/InceptionV4/Mixed_7a/concat CPU 170 1265303 1265473
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 447 1265595 1266042
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4902 1266042 1270944
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5621 1265499 1271120
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 3935 1270958 1274893
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3885 1274901 1278786
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 847 1278794 1279641
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 9264 1271140 1280404
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 14 1279661 1279675
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2487 1279675 1282162
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3280 1282199 1285479
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D CPU 7558 1280427 1287985
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D CPU 8975 1288011 1296986
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D CPU 5275 1297015 1302290
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D CPU 5503 1302320 1307823
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat CPU 51 1307851 1307902
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 652 1307909 1308561
InceptionV4/InceptionV4/Mixed_7b/concat CPU 149 1308561 1308710
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 454 1308837 1309291
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4959 1309291 1314250
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5853 1308742 1314595
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 4771 1314263 1319034
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3765 1319056 1322821
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8916 1314607 1323523
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat OpenCL 840 1322828 1323668
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 1323676 1323684
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2397 1323684 1326081
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3260 1326092 1329352
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D CPU 7812 1323542 1331354
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D CPU 8990 1331378 1340368
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D CPU 5414 1340397 1345811
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D CPU 5485 1345838 1351323
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat CPU 50 1351353 1351403
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 655 1351411 1352066
InceptionV4/InceptionV4/Mixed_7c/concat CPU 150 1352066 1352216
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 441 1352342 1352783
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4853 1352783 1357636
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5888 1352246 1358134
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 3941 1357654 1361595
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3721 1361614 1365335
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat OpenCL 784 1365342 1366126
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 9185 1358149 1367334
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 1366133 1366141
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2582 1366141 1368723
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3252 1368733 1371985
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D CPU 7409 1367356 1374765
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D CPU 8870 1374778 1383648
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D CPU 5427 1383660 1389087
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D CPU 5500 1389098 1394598
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat CPU 41 1394611 1394652
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 644 1394663 1395307
InceptionV4/InceptionV4/Mixed_7d/concat CPU 151 1395307 1395458
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 190 1395479 1395669
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 5 1395678 1395683
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1395690 1395690
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1395711 1395711
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1395715 1395715
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 1395721 1395723
InceptionV4/Logits/Logits/MatMul CPU 14919 1395729 1410648
InceptionV4/Logits/Logits/BiasAdd CPU 26 1410662 1410688
InceptionV4/Logits/Predictions CPU 18 1410694 1410712
InceptionV4/Logits/Logits/biases CPU 0 379 379
InceptionV4/Logits/Logits/weights CPU 0 390 390
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 397 397
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 403 403
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 407 407
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 412 413
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 6485 423 6908
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 18974 6947 25921
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 35731 25953 61684
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 2877 61718 64595
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7433 64641 72074
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5180 72102 77282
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5734 77310 83044
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5284 83068 88352
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 5860 88382 94242
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 7780 94270 102050
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3666 102074 105740
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7726 105781 113507
InceptionV4/InceptionV4/Mixed_5b/concat CPU 1131 113536 114667
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7531 114689 122220
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 3804 61806 65610
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 57602 65610 123212
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5285 122248 127533
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1139 123254 124393
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 4779 124393 129172
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 2582 127570 130152
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1886 130152 132038
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6303 129196 135499
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8632 132059 140691
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2134 135508 137642
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8695 137642 146337
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 19665 140718 160383
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5662 160396 166058
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 23720 146371 170091
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5012 166087 171099
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 5876 171114 176990
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 7901 177002 184903
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 26346 170103 196449
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24303 196458 220761
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 35972 184925 220897
InceptionV4/InceptionV4/Mixed_5c/concat CPU 904 220897 221801
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 2117 221838 223955
InceptionV4/InceptionV4/Mixed_4a/concat CPU 2068 223955 226023
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 2188 226054 228242
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2236 221937 224173
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5392 224173 229565
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7681 228265 235946
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5061 235970 241031
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5823 241053 246876
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3611 246899 250510
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7391 250532 257923
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 2258 229587 231845
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 62397 231845 294242
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 7583 294270 301853
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 7799 301860 309659
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 15894 294363 310257
InceptionV4/InceptionV4/Mixed_5a/concat CPU 873 310257 311130
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 555 311164 311719
InceptionV4/InceptionV4/Mixed_5d/concat CPU 888 311719 312607
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1216 312738 313954
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5182 313954 319136
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7784 312644 320428
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 5855 319160 325015
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5408 320443 325851
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6669 325866 332535
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8140 325028 333168
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3537 332617 336154
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7273 336184 343457
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 573 343485 344058
InceptionV4/InceptionV4/Mixed_5e/concat CPU 923 344058 344981
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1169 345141 346310
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 12574 346310 358884
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 39695 358912 398607
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 27509 398615 426124
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 87956 345021 432977
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 1076 433007 434083
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 483 434111 434594
InceptionV4/InceptionV4/Mixed_6a/concat CPU 571 434594 435165
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 915 435292 436207
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 9079 436207 445286
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18853 435199 454052
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15555 445314 460869
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11889 454079 465968
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19411 460884 480295
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16050 465980 482030
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 18 480302 480320
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6717 480320 487037
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5504 487072 492576
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D CPU 18126 482051 500177
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20200 500206 520406
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21449 520437 541886
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 775 541916 542691
InceptionV4/InceptionV4/Mixed_6b/concat CPU 645 542691 543336
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1416 543467 544883
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8683 544883 553566
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18534 543371 561905
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 16546 553587 570133
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11909 561920 573829
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19394 570141 589535
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D CPU 15754 573843 589597
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 14 589546 589560
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5814 589560 595374
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5387 595386 600773
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D CPU 18186 589612 607798
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20328 607827 628155
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21557 628183 649740
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 820 649771 650591
InceptionV4/InceptionV4/Mixed_6c/concat CPU 622 650591 651213
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 781 651406 652187
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8525 652187 660712
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18822 651248 670070
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 16002 660744 676746
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11841 670085 681926
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19365 676755 696120
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16459 681938 698397
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 20 696131 696151
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5896 696151 702047
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5473 702057 707530
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17463 698416 715879
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20217 715910 736127
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21702 736157 757859
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 761 757893 758654
InceptionV4/InceptionV4/Mixed_6d/concat CPU 595 758654 759249
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 853 759379 760232
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8301 760232 768533
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18787 759285 778072
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15633 768561 784194
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11764 778084 789848
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19334 784202 803536
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16765 789865 806630
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 14 803615 803629
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5895 803629 809524
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5563 809535 815098
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17264 806656 823920
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20401 823947 844348
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21607 844377 865984
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 749 866015 866764
InceptionV4/InceptionV4/Mixed_6e/concat CPU 644 866764 867408
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 811 867543 868354
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8237 868354 876591
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18892 867449 886341
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15650 876621 892271
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11862 886359 898221
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19335 892283 911618
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16736 898235 914971
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 21 911626 911647
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5950 911647 917597
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5612 917608 923220
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17174 914994 932168
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20344 932198 952542
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21631 952576 974207
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 747 974237 974984
InceptionV4/InceptionV4/Mixed_6f/concat CPU 618 974984 975602
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 848 975733 976581
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8185 976581 984766
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18731 975639 994370
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15667 984796 1000463
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11980 994383 1006363
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19230 1000471 1019701
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16671 1006376 1023047
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 20 1019710 1019730
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5942 1019730 1025672
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5604 1025684 1031288
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17130 1023078 1040208
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20109 1040240 1060349
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21440 1060379 1081819
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 863 1081850 1082713
InceptionV4/InceptionV4/Mixed_6g/concat CPU 657 1082713 1083370
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 853 1083519 1084372
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8229 1084372 1092601
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18541 1083424 1101965
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15619 1092629 1108248
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D CPU 12024 1101986 1114010
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19204 1108257 1127461
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16742 1114023 1130765
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 23 1127474 1127497
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5854 1127497 1133351
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5561 1133362 1138923
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17091 1130786 1147877
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20117 1147906 1168023
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21514 1168058 1189572
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 846 1189604 1190450
InceptionV4/InceptionV4/Mixed_6h/concat CPU 615 1190450 1191065
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 11843 1191102 1202945
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 794 1191198 1191992
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 11393 1191992 1203385
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 4852 1202963 1207815
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 595 1207830 1208425
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 22244 1203411 1225655
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 27961 1225677 1253638
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 11240 1253671 1264911
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 321 1265042 1265363
InceptionV4/InceptionV4/Mixed_7a/concat CPU 201 1265363 1265564
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 239 1265686 1265925
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4965 1265925 1270890
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5631 1265590 1271221
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 3915 1270903 1274818
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3811 1274825 1278636
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 1257 1278646 1279903
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8891 1271239 1280130
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 14 1279910 1279924
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2407 1279924 1282331
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3160 1282341 1285501
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D CPU 7739 1280158 1287897
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D CPU 8962 1287924 1296886
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D CPU 5211 1296915 1302126
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D CPU 5519 1302155 1307674
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat CPU 49 1307704 1307753
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 637 1307760 1308397
InceptionV4/InceptionV4/Mixed_7b/concat CPU 152 1308397 1308549
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 249 1308703 1308952
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4878 1308952 1313830
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5813 1308607 1314420
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 4662 1313844 1318506
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3745 1318515 1322260
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat OpenCL 759 1322269 1323028
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 9097 1314432 1323529
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 1323036 1323044
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2369 1323044 1325413
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3120 1325424 1328544
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D CPU 7588 1323552 1331140
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D CPU 8972 1331166 1340138
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D CPU 5436 1340165 1345601
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D CPU 5481 1345630 1351111
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat CPU 54 1351145 1351199
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 650 1351207 1351857
InceptionV4/InceptionV4/Mixed_7c/concat CPU 152 1351857 1352009
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 266 1352136 1352402
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4881 1352402 1357283
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5962 1352041 1358003
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 3733 1357302 1361035
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3647 1361044 1364691
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat OpenCL 1247 1364701 1365948
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 9808 1358020 1367828
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 9 1365976 1365985
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2486 1365985 1368471
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3090 1368483 1371573
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D CPU 7167 1367849 1375016
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D CPU 8954 1375028 1383982
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D CPU 5348 1383994 1389342
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D CPU 5504 1389353 1394857
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat CPU 42 1394871 1394913
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 613 1394920 1395533
InceptionV4/InceptionV4/Mixed_7d/concat CPU 149 1395533 1395682
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 190 1395703 1395893
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 4 1395902 1395906
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1395913 1395913
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1395920 1395920
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1395924 1395924
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 1395930 1395932
InceptionV4/Logits/Logits/MatMul CPU 14981 1395938 1410919
InceptionV4/Logits/Logits/BiasAdd CPU 26 1410934 1410960
InceptionV4/Logits/Predictions CPU 18 1410982 1411000
InceptionV4/Logits/Logits/biases CPU 0 410 410
InceptionV4/Logits/Logits/weights CPU 1 424 425
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 432 432
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 437 437
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 441 441
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 448 448
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 6512 458 6970
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 18983 7007 25990
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 35942 26022 61964
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 2784 61999 64783
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7476 64838 72314
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5094 72345 77439
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5802 77464 83266
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5228 83290 88518
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 5866 88550 94416
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 7812 94443 102255
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3595 102281 105876
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7765 105918 113683
InceptionV4/InceptionV4/Mixed_5b/concat CPU 1070 113714 114784
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7617 114803 122420
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 3872 62085 65957
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 57121 65957 123078
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5252 122448 127700
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1280 123108 124388
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 4899 124388 129287
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 2461 127730 130191
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1882 130191 132073
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6229 129317 135546
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8694 132095 140789
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2190 135555 137745
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8807 137745 146552
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 19717 140815 160532
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5574 160543 166117
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 23735 146586 170321
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5064 166145 171209
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 5957 171229 177186
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 7915 177198 185113
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 26397 170330 196727
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 11768 185135 196903
InceptionV4/InceptionV4/Mixed_5c/concat CPU 1412 196903 198315
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 9164 198349 207513
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 6169 207551 213720
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 8743 213756 222499
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 27429 196737 224166
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3639 222524 226163
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1730 224178 225908
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5591 225908 231499
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 6448 226187 232635
InceptionV4/InceptionV4/Mixed_4a/concat CPU 3519 232635 236154
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 2975 236185 239160
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 8223 231524 239747
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7473 239180 246653
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 2243 239756 241999
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 62061 241999 304060
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8651 304092 312743
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 8958 304205 313163
InceptionV4/InceptionV4/Mixed_5a/concat CPU 916 313163 314079
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 504 314117 314621
InceptionV4/InceptionV4/Mixed_5d/concat CPU 930 314621 315551
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1289 315682 316971
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5100 316971 322071
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7780 315590 323370
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 6047 322098 328145
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5357 323385 328742
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6761 328758 335519
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8238 328154 336392
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3510 335608 339118
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7282 339150 346432
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 559 346460 347019
InceptionV4/InceptionV4/Mixed_5e/concat CPU 888 347019 347907
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1269 348069 349338
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 12570 349338 361908
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 39400 361942 401342
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 27408 401351 428759
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 85674 347944 433618
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 1036 433647 434683
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 482 434709 435191
InceptionV4/InceptionV4/Mixed_6a/concat CPU 521 435191 435712
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 824 435844 436668
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8901 436668 445569
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 19000 435747 454747
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15609 445594 461203
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11975 454771 466746
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19434 461212 480646
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16184 466759 482943
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 20 480653 480673
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6908 480673 487581
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5498 487613 493111
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D CPU 18025 482968 500993
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20149 501025 521174
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21396 521205 542601
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 837 542631 543468
InceptionV4/InceptionV4/Mixed_6b/concat CPU 588 543468 544056
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1415 544186 545601
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8611 545601 554212
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18740 544094 562834
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 16367 554235 570602
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11846 562847 574693
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19477 570611 590088
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16002 574705 590707
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 15 590096 590111
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5879 590111 595990
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5386 596002 601388
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17963 590742 608705
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20287 608734 629021
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21640 629052 650692
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 727 650721 651448
InceptionV4/InceptionV4/Mixed_6c/concat CPU 627 651448 652075
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 790 652255 653045
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8527 653045 661572
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18794 652110 670904
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 16340 661597 677937
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11895 670924 682819
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19401 677946 697347
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16281 682831 699112
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 21 697357 697378
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5923 697378 703301
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5484 703312 708796
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17636 699130 716766
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20231 716796 737027
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21754 737058 758812
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 863 758846 759709
InceptionV4/InceptionV4/Mixed_6d/concat CPU 591 759709 760300
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 840 760429 761269
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8363 761269 769632
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18760 760336 779096
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15469 769661 785130
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11884 779109 790993
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19484 785137 804621
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16702 791007 807709
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 14 804688 804702
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5922 804702 810624
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5503 810635 816138
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17340 807737 825077
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20384 825107 845491
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21596 845519 867115
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 735 867146 867881
InceptionV4/InceptionV4/Mixed_6e/concat CPU 658 867881 868539
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 904 868670 869574
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8330 869574 877904
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18656 868577 887233
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15568 877932 893500
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11883 887253 899136
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19419 893511 912930
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16567 899149 915716
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 17 912937 912954
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5823 912954 918777
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5522 918788 924310
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17389 915740 933129
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20297 933159 953456
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21602 953488 975090
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 818 975119 975937
InceptionV4/InceptionV4/Mixed_6f/concat CPU 620 975937 976557
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 845 976686 977531
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8273 977531 985804
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18906 976594 995500
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15591 985833 1001424
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11840 995513 1007353
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19335 1001433 1020768
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16728 1007365 1024093
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 14 1020776 1020790
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5822 1020790 1026612
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5549 1026623 1032172
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17037 1024130 1041167
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20135 1041196 1061331
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21470 1061362 1082832
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 720 1082862 1083582
InceptionV4/InceptionV4/Mixed_6g/concat CPU 605 1083582 1084187
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 859 1084314 1085173
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8327 1085173 1093500
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18585 1084222 1102807
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15557 1093529 1109086
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11922 1102853 1114775
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19231 1109096 1128327
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16710 1114788 1131498
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 14 1128339 1128353
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5846 1128353 1134199
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5476 1134210 1139686
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17147 1131517 1148664
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20153 1148693 1168846
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21530 1168877 1190407
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 718 1190437 1191155
InceptionV4/InceptionV4/Mixed_6h/concat CPU 591 1191155 1191746
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 11929 1191782 1203711
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 807 1191875 1192682
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 11442 1192682 1204124
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 4822 1203728 1208550
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 591 1208563 1209154
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 22134 1204154 1226288
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 28070 1226309 1254379
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 11786 1254395 1266181
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 306 1266307 1266613
InceptionV4/InceptionV4/Mixed_7a/concat CPU 168 1266613 1266781
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 456 1266904 1267360
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4932 1267360 1272292
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5748 1266808 1272556
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 3890 1272304 1276194
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3703 1276201 1279904
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 1255 1279914 1281169
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8816 1272573 1281389
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 14 1281176 1281190
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2479 1281190 1283669
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3243 1283679 1286922
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D CPU 7760 1281413 1289173
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D CPU 8976 1289200 1298176
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D CPU 5291 1298204 1303495
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D CPU 5436 1303528 1308964
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat CPU 49 1308991 1309040
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 610 1309047 1309657
InceptionV4/InceptionV4/Mixed_7b/concat CPU 152 1309657 1309809
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 270 1309936 1310206
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4871 1310206 1315077
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5742 1309840 1315582
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 4963 1315091 1320054
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3718 1320093 1323811
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat OpenCL 473 1323818 1324291
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 9273 1315594 1324867
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 10 1324299 1324309
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2424 1324309 1326733
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3185 1326748 1329933
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D CPU 7596 1324890 1332486
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D CPU 8970 1332513 1341483
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D CPU 5378 1341510 1346888
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D CPU 5552 1346916 1352468
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat CPU 51 1352497 1352548
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 635 1352556 1353191
InceptionV4/InceptionV4/Mixed_7c/concat CPU 148 1353191 1353339
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 471 1353464 1353935
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4862 1353935 1358797
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5756 1353369 1359125
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 3708 1358809 1362517
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3713 1362526 1366239
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat OpenCL 457 1366250 1366707
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 9340 1359139 1368479
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 1366714 1366722
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2590 1366722 1369312
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3254 1369325 1372579
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D CPU 7202 1368499 1375701
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D CPU 8952 1375713 1384665
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D CPU 5414 1384679 1390093
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D CPU 5440 1390105 1395545
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat CPU 42 1395557 1395599
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 610 1395607 1396217
InceptionV4/InceptionV4/Mixed_7d/concat CPU 148 1396217 1396365
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 202 1396386 1396588
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 5 1396598 1396603
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1396610 1396610
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1396617 1396617
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 1 1396621 1396622
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 1396627 1396629
InceptionV4/Logits/Logits/MatMul CPU 14947 1396635 1411582
InceptionV4/Logits/Logits/BiasAdd CPU 27 1411596 1411623
InceptionV4/Logits/Predictions CPU 18 1411628 1411646
InceptionV4/Logits/Logits/biases CPU 1 378 379
InceptionV4/Logits/Logits/weights CPU 0 388 388
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 1 402 403
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 408 408
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 413 413
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 418 418
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 6443 423 6866
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 18888 6903 25791
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 35868 25821 61689
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 2781 61722 64503
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7527 64552 72079
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5158 72108 77266
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5754 77293 83047
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5360 83071 88431
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 5832 88459 94291
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 7820 94318 102138
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3653 102165 105818
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7674 105861 113535
InceptionV4/InceptionV4/Mixed_5b/concat CPU 1078 113562 114640
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7640 114659 122299
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 3916 61811 65727
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 57239 65727 122966
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5411 122326 127737
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1362 122998 124360
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 4920 124360 129280
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6049 129304 135353
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 8499 127771 136270
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1603 136270 137873
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8677 137910 146587
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2265 138002 140267
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8660 140267 148927
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 19596 146609 166205
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5602 166217 171819
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 23734 148952 172686
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5106 171846 176952
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 5795 176967 182762
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 7887 182774 190661
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 26518 172693 199211
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24505 199220 223725
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 33228 190683 223911
InceptionV4/InceptionV4/Mixed_5c/concat CPU 964 223911 224875
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 2072 224910 226982
InceptionV4/InceptionV4/Mixed_4a/concat CPU 2091 226982 229073
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 2123 229103 231226
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2196 225007 227203
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5414 227203 232617
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7678 231248 238926
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5082 238951 244033
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5790 244060 249850
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3606 249875 253481
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7399 253503 260902
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 2280 232640 234920
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 62440 234920 297360
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 7141 297391 304532
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 7887 304538 312425
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 15499 297508 313007
InceptionV4/InceptionV4/Mixed_5a/concat CPU 901 313007 313908
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 547 313942 314489
InceptionV4/InceptionV4/Mixed_5d/concat CPU 977 314489 315466
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1133 315605 316738
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5145 316738 321883
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7593 315509 323102
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 5789 321906 327695
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5468 323117 328585
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6715 328599 335314
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8227 327704 335931
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3478 335386 338864
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7263 338896 346159
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 565 346188 346753
InceptionV4/InceptionV4/Mixed_5e/concat CPU 888 346753 347641
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1185 347811 348996
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 12590 348996 361586
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 39966 361614 401580
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 27225 401589 428814
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 86170 347679 433849
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 1074 433878 434952
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 483 434976 435459
InceptionV4/InceptionV4/Mixed_6a/concat CPU 525 435459 435984
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1006 436115 437121
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8712 437121 445833
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18972 436018 454990
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15506 445856 461362
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11895 455016 466911
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19260 461373 480633
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16037 466924 482961
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 16 480643 480659
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6836 480659 487495
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5363 487529 492892
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17958 482982 500940
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20155 500969 521124
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21474 521154 542628
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 831 542657 543488
InceptionV4/InceptionV4/Mixed_6b/concat CPU 589 543488 544077
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1419 544205 545624
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8554 545624 554178
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18768 544114 562882
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 16505 554200 570705
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11795 562895 574690
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19348 570714 590062
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D CPU 15939 574737 590676
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 16 590071 590087
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5785 590087 595872
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5313 595886 601199
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D CPU 20481 590705 611186
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20299 611217 631516
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21543 631545 653088
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 725 653119 653844
InceptionV4/InceptionV4/Mixed_6c/concat CPU 624 653844 654468
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1004 654595 655599
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8518 655599 664117
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18612 654502 673114
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 16007 664146 680153
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11901 673130 685031
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19329 680162 699491
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16311 685044 701355
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 14 699504 699518
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5755 699518 705273
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5267 705288 710555
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17580 701374 718954
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20228 718983 739211
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21639 739242 760881
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 745 760912 761657
InceptionV4/InceptionV4/Mixed_6d/concat CPU 619 761657 762276
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 852 762473 763325
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8232 763325 771557
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18718 762311 781029
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15415 771582 786997
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11747 781042 792789
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19235 787006 806241
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16883 792802 809685
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 24 806312 806336
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5735 806336 812071
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5416 812083 817499
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17139 809709 826848
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20404 826876 847280
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21595 847309 868904
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 756 868941 869697
InceptionV4/InceptionV4/Mixed_6e/concat CPU 575 869697 870272
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 997 870403 871400
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8187 871400 879587
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18703 870311 889014
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15415 879609 895024
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11916 889034 900950
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19222 895036 914258
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16661 900962 917623
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 16 914267 914283
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5785 914283 920068
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5418 920080 925498
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D CPU 17187 917646 934833
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20303 934861 955164
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21596 955193 976789
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 824 976820 977644
InceptionV4/InceptionV4/Mixed_6f/concat CPU 632 977644 978276
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 749 978385 979134
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8318 979134 987452
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18791 978337 997128
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15459 987477 1002936
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11872 997142 1009014
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19189 1002944 1022133
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16930 1009029 1025959
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 17 1022142 1022159
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5807 1022159 1027966
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5437 1027980 1033417
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D CPU 16907 1025990 1042897
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20163 1042928 1063091
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21471 1063122 1084593
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 833 1084624 1085457
InceptionV4/InceptionV4/Mixed_6g/concat CPU 601 1085457 1086058
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 813 1086134 1086947
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8241 1086947 1095188
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18689 1086092 1104781
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 15402 1095211 1110613
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11856 1104801 1116657
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 19080 1110624 1129704
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D CPU 16910 1116670 1133580
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 15 1129717 1129732
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5857 1129732 1135589
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5372 1135600 1140972
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D CPU 16942 1133601 1150543
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D CPU 20148 1150572 1170720
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D CPU 21443 1170753 1192196
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 731 1192227 1192958
InceptionV4/InceptionV4/Mixed_6h/concat CPU 645 1192958 1193603
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 11786 1193640 1205426
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 765 1193734 1194499
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 11566 1194499 1206065
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 4817 1205444 1210261
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 568 1210276 1210844
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 22091 1206094 1228185
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 27934 1228202 1256136
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 11243 1256153 1267396
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 308 1267511 1267819
InceptionV4/InceptionV4/Mixed_7a/concat CPU 168 1267819 1267987
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 437 1268109 1268546
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4760 1268546 1273306
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5637 1268013 1273650
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 3665 1273349 1277014
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3641 1277023 1280664
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 1262 1280673 1281935
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 9079 1273669 1282748
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 13 1281943 1281956
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2352 1281956 1284308
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3095 1284320 1287415
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D CPU 7505 1282774 1290279
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D CPU 8954 1290307 1299261
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D CPU 5258 1299289 1304547
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D CPU 5485 1304575 1310060
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat CPU 52 1310089 1310141
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 611 1310149 1310760
InceptionV4/InceptionV4/Mixed_7b/concat CPU 150 1310760 1310910
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 248 1311038 1311286
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4797 1311286 1316083
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5807 1310942 1316749
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 4721 1316098 1320819
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3685 1320830 1324515
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8919 1316763 1325682
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat OpenCL 1250 1324522 1325772
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 1325780 1325788
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2235 1325788 1328023
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3127 1328034 1331161
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D CPU 7743 1325696 1333439
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D CPU 8915 1333466 1342381
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D CPU 5399 1342409 1347808
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D CPU 5471 1347835 1353306
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat CPU 52 1353335 1353387
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 599 1353395 1353994
InceptionV4/InceptionV4/Mixed_7c/concat CPU 150 1353994 1354144
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 238 1354269 1354507
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4779 1354507 1359286
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5775 1354174 1359949
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 3670 1359298 1362968
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3592 1362976 1366568
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat OpenCL 1260 1366577 1367837
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8962 1359964 1368926
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 1367863 1367871
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2428 1367871 1370299
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 4171 1370310 1374481
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D CPU 7462 1368948 1376410
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D CPU 8935 1376422 1385357
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D CPU 5395 1385370 1390765
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D CPU 5480 1390776 1396256
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat CPU 41 1396269 1396310
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 615 1396318 1396933
InceptionV4/InceptionV4/Mixed_7d/concat CPU 150 1396933 1397083
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 191 1397104 1397295
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 5 1397303 1397308
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1397316 1397316
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1397322 1397322
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1397327 1397327
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 1397332 1397334
InceptionV4/Logits/Logits/MatMul CPU 15007 1397340 1412347
InceptionV4/Logits/Logits/BiasAdd CPU 27 1412361 1412388
InceptionV4/Logits/Predictions CPU 18 1412393 1412411
