git clone --depth 1 --no-tags https://github.com/iknam/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/375352895
git clone --depth 1 --no-tags https://github.com/m-goldstein/computer_architecture.git f:/verilog_sva_gh_scraper/data/full_repos/374872317
git clone --depth 1 --no-tags https://github.com/leonbeier/MAX1000_Flash.git f:/verilog_sva_gh_scraper/data/full_repos/375631736
git clone --depth 1 --no-tags https://github.com/Javier-GarciaMeza/MIPS-Pipelined.git f:/verilog_sva_gh_scraper/data/full_repos/376139424
git clone --depth 1 --no-tags https://github.com/prernams/Booth-s-Multiplication-Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/377366658
git clone --depth 1 --no-tags https://github.com/vah5121/RISC-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/376910951
git clone --depth 1 --no-tags https://github.com/ychoudhury/Artix-7-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/376384586
git clone --depth 1 --no-tags https://github.com/jonathanyuen66/SystemVerilog-Super-Mario-Bros.-Clone-ECE-385.git f:/verilog_sva_gh_scraper/data/full_repos/377295109
git clone --depth 1 --no-tags https://github.com/AbdullahAshfaq/riscv_proc_5_stage.git f:/verilog_sva_gh_scraper/data/full_repos/384268940
git clone --depth 1 --no-tags https://github.com/SaiEshwarReddyYellu/Vivado_projects.git f:/verilog_sva_gh_scraper/data/full_repos/384405193
git clone --depth 1 --no-tags https://github.com/SarmadWahab/Fpga_4_Peripherals.git f:/verilog_sva_gh_scraper/data/full_repos/380816184
git clone --depth 1 --no-tags https://github.com/jhs951101/CAaL3.git f:/verilog_sva_gh_scraper/data/full_repos/381024413
git clone --depth 1 --no-tags https://github.com/BryantSuen/pipeline-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/383726782
git clone --depth 1 --no-tags https://github.com/ronakkmeena200/FIR-HPF.git f:/verilog_sva_gh_scraper/data/full_repos/384210422
git clone --depth 1 --no-tags https://github.com/supuniprojects/CLEAN.git f:/verilog_sva_gh_scraper/data/full_repos/379614456
git clone --depth 1 --no-tags https://github.com/Anubhav3084/Summer-project-2021.git f:/verilog_sva_gh_scraper/data/full_repos/379473701
git clone --depth 1 --no-tags https://github.com/CansWang/precheck_debug.git f:/verilog_sva_gh_scraper/data/full_repos/378394282
git clone --depth 1 --no-tags https://github.com/PashaShun/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/380222472
git clone --depth 1 --no-tags https://github.com/lstolcman/vga_controller.git f:/verilog_sva_gh_scraper/data/full_repos/377962430
git clone --depth 1 --no-tags https://github.com/7naren/vlsi.git f:/verilog_sva_gh_scraper/data/full_repos/377876989
git clone --depth 1 --no-tags https://github.com/subhashnew/CPU-implementation.git f:/verilog_sva_gh_scraper/data/full_repos/379858957
git clone --depth 1 --no-tags https://github.com/Darkgambler/PROYECTO2_DIGITALESII.git f:/verilog_sva_gh_scraper/data/full_repos/380458643
git clone --depth 1 --no-tags https://github.com/mfkiwl/FPGA-3.git f:/verilog_sva_gh_scraper/data/full_repos/381149329
git clone --depth 1 --no-tags https://github.com/ruiqurm/cpu_design_and_practice_lab.git f:/verilog_sva_gh_scraper/data/full_repos/383131373
git clone --depth 1 --no-tags https://github.com/neilwang0913/ArtDeD.git f:/verilog_sva_gh_scraper/data/full_repos/382462869
git clone --depth 1 --no-tags https://github.com/winstondo/FloatingPointUnit.git f:/verilog_sva_gh_scraper/data/full_repos/381530217
git clone --depth 1 --no-tags https://github.com/prvn777/ECN-104_ALU_PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/382605400
git clone --depth 1 --no-tags https://github.com/leahlt/A-Law_Compression_Decompression.git f:/verilog_sva_gh_scraper/data/full_repos/383287969
git clone --depth 1 --no-tags https://github.com/zzfd97/axi_verilog_code.git f:/verilog_sva_gh_scraper/data/full_repos/375326528
git clone --depth 1 --no-tags https://github.com/zzfd97/M0SOC_LED.git f:/verilog_sva_gh_scraper/data/full_repos/375326814
git clone --depth 1 --no-tags https://github.com/NT-marlowe/computer-architecture-2021.git f:/verilog_sva_gh_scraper/data/full_repos/376466851
git clone --depth 1 --no-tags https://github.com/arpit-cracket/very-simple-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/376924004
git clone --depth 1 --no-tags https://github.com/embelon/wrapped_wb_hyperram.git f:/verilog_sva_gh_scraper/data/full_repos/375846713
git clone --depth 1 --no-tags https://github.com/dogsc729/RISCV-Pipeline-Project.git f:/verilog_sva_gh_scraper/data/full_repos/377595739
git clone --depth 1 --no-tags https://github.com/RndMnkIII/k051962_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/377566343
git clone --depth 1 --no-tags https://github.com/chewei3/Digital-Integrated-Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/375400814
git clone --depth 1 --no-tags https://github.com/krezefal/verilog-experience.git f:/verilog_sva_gh_scraper/data/full_repos/375186086
git clone --depth 1 --no-tags https://github.com/rogerpease/PYNQAXIStreamCompressor.git f:/verilog_sva_gh_scraper/data/full_repos/375194104
git clone --depth 1 --no-tags https://github.com/Timothy-Liuxf/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/374805572
git clone --depth 1 --no-tags https://github.com/shirleyqi26/CPEN-221-RISC-machine-lab-6.git f:/verilog_sva_gh_scraper/data/full_repos/374538991
git clone --depth 1 --no-tags https://github.com/chenm001/hhc.git f:/verilog_sva_gh_scraper/data/full_repos/379113240
git clone --depth 1 --no-tags https://github.com/kavindumadushanka972/simple-processor.git f:/verilog_sva_gh_scraper/data/full_repos/379367297
git clone --depth 1 --no-tags https://github.com/thomas-smith123/Verilog-UART.git f:/verilog_sva_gh_scraper/data/full_repos/380406527
git clone --depth 1 --no-tags https://github.com/cheonhoo-jeon/LED_SCL_2021.git f:/verilog_sva_gh_scraper/data/full_repos/381027360
git clone --depth 1 --no-tags https://github.com/GitGeorge-fn/Learning-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/384581301
git clone --depth 1 --no-tags https://github.com/ngnma/Digital-Logic-Design-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/384671366
git clone --depth 1 --no-tags https://github.com/coleblackman/caravel-SHA256-zenhplp.git f:/verilog_sva_gh_scraper/data/full_repos/383883638
git clone --depth 1 --no-tags https://github.com/megharaj123-sh/MEMORY-.git f:/verilog_sva_gh_scraper/data/full_repos/380431022
git clone --depth 1 --no-tags https://github.com/nishatuap/VLSI-Lab-CSE458.git f:/verilog_sva_gh_scraper/data/full_repos/382516543
git clone --depth 1 --no-tags https://github.com/RAJKUMAR0003/verilog-projects.git f:/verilog_sva_gh_scraper/data/full_repos/382812163
git clone --depth 1 --no-tags https://github.com/jneirar/ArchLab05.git f:/verilog_sva_gh_scraper/data/full_repos/383242662
git clone --depth 1 --no-tags https://github.com/danceinthedark/HD-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/382358778
git clone --depth 1 --no-tags https://github.com/FengYiCDQZ/verilog_source.git f:/verilog_sva_gh_scraper/data/full_repos/382592532
git clone --depth 1 --no-tags https://github.com/ghazal-pouresfandiyar/CPU-design.git f:/verilog_sva_gh_scraper/data/full_repos/382009870
git clone --depth 1 --no-tags https://github.com/Henry-Fielding/DE1_SoC_FPGA_demo.git f:/verilog_sva_gh_scraper/data/full_repos/382283965
git clone --depth 1 --no-tags https://github.com/LeechCSE/FPGA-Game-Boxed.git f:/verilog_sva_gh_scraper/data/full_repos/383665721
git clone --depth 1 --no-tags https://github.com/nretza/FPGA_chess.git f:/verilog_sva_gh_scraper/data/full_repos/383256724
git clone --depth 1 --no-tags https://github.com/dbsdlqls/2021-1_EmbeddedSystem.git f:/verilog_sva_gh_scraper/data/full_repos/381609737
git clone --depth 1 --no-tags https://github.com/henryzhang1996/master_slave_if.git f:/verilog_sva_gh_scraper/data/full_repos/381649566
git clone --depth 1 --no-tags https://github.com/WShuai123/HDLBits-Study.git f:/verilog_sva_gh_scraper/data/full_repos/382754720
git clone --depth 1 --no-tags https://github.com/clover-forever/COMPUTER-ORGANIZATION.git f:/verilog_sva_gh_scraper/data/full_repos/384845510
git clone --depth 1 --no-tags https://github.com/EricTtTtT/IC-Design-Image-Processing-Filter.git f:/verilog_sva_gh_scraper/data/full_repos/375564548
git clone --depth 1 --no-tags https://github.com/10gyal/Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/379446423
git clone --depth 1 --no-tags https://github.com/HateHanzo/clk_switch.git f:/verilog_sva_gh_scraper/data/full_repos/374638159
git clone --depth 1 --no-tags https://github.com/deoregaurav92/Five-stage-32-bit-MIPS-architecture-.git f:/verilog_sva_gh_scraper/data/full_repos/380661965
git clone --depth 1 --no-tags https://github.com/Abhijith190300/Samir_Palnitkar.git f:/verilog_sva_gh_scraper/data/full_repos/381001049
git clone --depth 1 --no-tags https://github.com/Waxpple/A_32_points_single_path_delay_FFT.git f:/verilog_sva_gh_scraper/data/full_repos/381249440
git clone --depth 1 --no-tags https://github.com/haoranlove11/CPU-and-RNT-computer.git f:/verilog_sva_gh_scraper/data/full_repos/381368029
git clone --depth 1 --no-tags https://github.com/Parsa2820/dsd-projects.git f:/verilog_sva_gh_scraper/data/full_repos/384400727
git clone --depth 1 --no-tags https://github.com/qiany21/Arduino-on-RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/375047124
git clone --depth 1 --no-tags https://github.com/xuyuan989/FPGA_CODE.git f:/verilog_sva_gh_scraper/data/full_repos/375950082
git clone --depth 1 --no-tags https://github.com/j-sidney/pynq_z2-ps.git f:/verilog_sva_gh_scraper/data/full_repos/376902663
git clone --depth 1 --no-tags https://github.com/Motsu0417/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/377059991
git clone --depth 1 --no-tags https://github.com/bryangreener/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/376663110
git clone --depth 1 --no-tags https://github.com/Jason-Du/DIC_HW5.git f:/verilog_sva_gh_scraper/data/full_repos/375624389
git clone --depth 1 --no-tags https://github.com/aw13422/Simple-calculator.git f:/verilog_sva_gh_scraper/data/full_repos/375897288
git clone --depth 1 --no-tags https://github.com/siddhantsingh14/PACMAN.git f:/verilog_sva_gh_scraper/data/full_repos/377622007
git clone --depth 1 --no-tags https://github.com/ZeroneBo/SnailArch.git f:/verilog_sva_gh_scraper/data/full_repos/378190224
git clone --depth 1 --no-tags https://github.com/EnriqueLaguna/MIPS_Single_cycle.git f:/verilog_sva_gh_scraper/data/full_repos/378696536
git clone --depth 1 --no-tags https://github.com/horsada/WAP_Rover.git f:/verilog_sva_gh_scraper/data/full_repos/379047203
git clone --depth 1 --no-tags https://github.com/jhalakrsharma/Thesis_Part1.git f:/verilog_sva_gh_scraper/data/full_repos/379815680
git clone --depth 1 --no-tags https://github.com/RndMnkIII/k052109_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/380271480
git clone --depth 1 --no-tags https://github.com/Osiris350/PCIE_2.git f:/verilog_sva_gh_scraper/data/full_repos/380336096
git clone --depth 1 --no-tags https://github.com/Ivan-Zhong/FPGA-Greedy-Snake.git f:/verilog_sva_gh_scraper/data/full_repos/380253104
git clone --depth 1 --no-tags https://github.com/CODERGU7/Cordic_Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/381615270
git clone --depth 1 --no-tags https://github.com/schdoel/LD_Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/381752849
git clone --depth 1 --no-tags https://github.com/cosineAlh/A-simple-convolution-kernel.git f:/verilog_sva_gh_scraper/data/full_repos/381729145
git clone --depth 1 --no-tags https://github.com/TomAndrzejewski/engine-driver.git f:/verilog_sva_gh_scraper/data/full_repos/381666019
git clone --depth 1 --no-tags https://github.com/gtli1452/pattern_gen.git f:/verilog_sva_gh_scraper/data/full_repos/381640974
git clone --depth 1 --no-tags https://github.com/CrazyWang0501/test2.git f:/verilog_sva_gh_scraper/data/full_repos/382227932
git clone --depth 1 --no-tags https://github.com/Chatchaponz/FlappyBox-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/382622404
git clone --depth 1 --no-tags https://github.com/smithChart5/luna.git f:/verilog_sva_gh_scraper/data/full_repos/383259263
git clone --depth 1 --no-tags https://github.com/Jason0322/CA_Project1_2021-Pipelined-CPU-in-verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/383345214
git clone --depth 1 --no-tags https://github.com/lly0571/HDU_RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/383377204
git clone --depth 1 --no-tags https://github.com/mr-gaurav/Divisiblity-Test.git f:/verilog_sva_gh_scraper/data/full_repos/383796750
git clone --depth 1 --no-tags https://github.com/williamtien23/FPGA-DE10_LITE-VGA_IMAGE.git f:/verilog_sva_gh_scraper/data/full_repos/383923190
git clone --depth 1 --no-tags https://github.com/faezehsalehi-ac/Logic-circuit.git f:/verilog_sva_gh_scraper/data/full_repos/383504335
git clone --depth 1 --no-tags https://github.com/jiru1997/Sequence_detector_state_machine.git f:/verilog_sva_gh_scraper/data/full_repos/382756975
git clone --depth 1 --no-tags https://github.com/tanuj-maheshwari/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/384085906
git clone --depth 1 --no-tags https://github.com/YNSHARSHEESWARREDDY/16-16-Vedic-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/384428017
