// Seed: 255648324
module module_0 (
    output wire id_0,
    input wand id_1,
    input supply1 id_2,
    output wand id_3,
    output tri id_4
);
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    input uwire id_2,
    input supply1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri1 id_6,
    output logic id_7,
    input supply0 id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply0 id_11,
    input uwire id_12,
    input tri id_13
    , id_17,
    input wor id_14,
    output wand id_15
);
  reg id_18 = 1;
  always @*
    if (1) id_18 <= 1;
    else
      case (id_14 ==? 1)
        id_14: id_17 <= 1;
        id_5 - 1: $display;
      endcase
  wire id_19 = id_17 - id_1;
  always @(negedge !(1 - id_19 || id_10 == 1 || "" || 1 == 1)) begin
    assert (1);
    id_7 <= 1;
  end
  module_0(
      id_0, id_10, id_6, id_15, id_0
  );
endmodule
