// Seed: 2944890521
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    output supply0 id_2,
    output tri1 id_3,
    output supply0 id_4
    , id_16,
    input wor id_5,
    output tri0 id_6,
    input tri0 id_7,
    input tri1 id_8,
    input supply0 id_9,
    input wor id_10,
    input wor id_11,
    input supply0 id_12,
    input wor id_13,
    output tri0 id_14
);
  wire [-1 : 1 'b0] id_17;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input  supply1 id_1,
    input  supply1 id_2
);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_0
  );
  wor id_4 = 1'h0;
endmodule
