# Synchronous FIFO (Verilog)

## Overview
This project implements a parameterized synchronous FIFO using Verilog.
It supports independent read/write enables, full/empty detection, and
simultaneous read/write operation.

## Features
- Parameterized depth and data width
- Full and empty flag generation
- Verified with self-checking testbench
- Single-clock (synchronous) design

## Directory Structure
