#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Fri Feb 21 15:54:48 2020
# Process ID: 5241
# Current directory: /home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.runs/impl_1
# Command line: vivado -log zsys_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source zsys_wrapper.tcl -notrace
# Log file: /home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.runs/impl_1/zsys_wrapper.vdi
# Journal file: /home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source zsys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/linuxlabb/Desktop/zynqberrydemo2/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.1/data/ip'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axi_reg32_0_0/zsys_axi_reg32_0_0.dcp' for cell 'zsys_i/axi_reg32_0'
INFO: [Project 1-454] Reading design checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.dcp' for cell 'zsys_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_xlconcat_0_0/zsys_xlconcat_0_0.dcp' for cell 'zsys_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_xlslice_0_0/zsys_xlslice_0_0.dcp' for cell 'zsys_i/xlslice_0'
INFO: [Project 1-454] Reading design checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_xlslice_1_0/zsys_xlslice_1_0.dcp' for cell 'zsys_i/xlslice_1'
INFO: [Project 1-454] Reading design checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axi_i2s_adi_0_0/zsys_axi_i2s_adi_0_0.dcp' for cell 'zsys_i/audio/axi_i2s_adi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_to_i2s_0_0/zsys_axis_to_i2s_0_0.dcp' for cell 'zsys_i/audio/axis_to_i2s_0'
INFO: [Project 1-454] Reading design checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_i2s_to_pwm_0_0/zsys_i2s_to_pwm_0_0.dcp' for cell 'zsys_i/audio/i2s_to_pwm_0'
INFO: [Project 1-454] Reading design checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_xadc_wiz_0_0/zsys_xadc_wiz_0_0.dcp' for cell 'zsys_i/audio/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_xbar_0/zsys_xbar_0.dcp' for cell 'zsys_i/processing_system7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_auto_pc_0/zsys_auto_pc_0.dcp' for cell 'zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_rst_processing_system7_0_50M_0/zsys_rst_processing_system7_0_50M_0.dcp' for cell 'zsys_i/resets/rst_processing_system7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.dcp' for cell 'zsys_i/video_in/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_data_fifo_0_0/zsys_axis_data_fifo_0_0.dcp' for cell 'zsys_i/video_in/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_data_fifo_3_0/zsys_axis_data_fifo_3_0.dcp' for cell 'zsys_i/video_in/axis_data_fifo_3'
INFO: [Project 1-454] Reading design checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_data_fifo_4_0/zsys_axis_data_fifo_4_0.dcp' for cell 'zsys_i/video_in/axis_data_fifo_4'
INFO: [Project 1-454] Reading design checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_raw_demosaic_0_0/zsys_axis_raw_demosaic_0_0.dcp' for cell 'zsys_i/video_in/axis_raw_demosaic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_raw_unpack_0_0/zsys_axis_raw_unpack_0_0.dcp' for cell 'zsys_i/video_in/axis_raw_unpack_0'
INFO: [Project 1-454] Reading design checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0.dcp' for cell 'zsys_i/video_in/csi2_d_phy_rx_0'
INFO: [Project 1-454] Reading design checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_csi_to_axis_0_0/zsys_csi_to_axis_0_0.dcp' for cell 'zsys_i/video_in/csi_to_axis_0'
INFO: [Project 1-454] Reading design checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0.dcp' for cell 'zsys_i/video_in/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_proc_sys_reset_1_0/zsys_proc_sys_reset_1_0.dcp' for cell 'zsys_i/video_in/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_auto_pc_1/zsys_auto_pc_1.dcp' for cell 'zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0.dcp' for cell 'zsys_i/video_out/Video_IO_2_HDMI_TMDS_0'
INFO: [Project 1-454] Reading design checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.dcp' for cell 'zsys_i/video_out/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_fb_conv_0_0/zsys_axis_fb_conv_0_0.dcp' for cell 'zsys_i/video_out/axis_fb_conv_0'
INFO: [Project 1-454] Reading design checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0.dcp' for cell 'zsys_i/video_out/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_v_axi4s_vid_out_0_0/zsys_v_axi4s_vid_out_0_0.dcp' for cell 'zsys_i/video_out/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_v_tc_0_0/zsys_v_tc_0_0.dcp' for cell 'zsys_i/video_out/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_auto_pc_2/zsys_auto_pc_2.dcp' for cell 'zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 436 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zsys_i/video_out/clk_wiz_1/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.runs/impl_1/.Xil/Vivado-5241-labb/dcp23/zsys_clk_wiz_1_0.edf:47810]
Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.xdc] for cell 'zsys_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.187500 which will be rounded to 0.188 to ensure it is an integer multiple of 1 picosecond [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.xdc:21]
WARNING: [Vivado 12-2489] -input_jitter contains time 2.437500 which will be rounded to 2.438 to ensure it is an integer multiple of 1 picosecond [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.xdc:30]
Finished Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.xdc] for cell 'zsys_i/processing_system7_0/inst'
Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc] for cell 'zsys_i/video_out/axi_vdma_0/U0'
Finished Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc] for cell 'zsys_i/video_out/axi_vdma_0/U0'
Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0_board.xdc] for cell 'zsys_i/video_out/clk_wiz_1/inst'
Finished Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0_board.xdc] for cell 'zsys_i/video_out/clk_wiz_1/inst'
Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0.xdc] for cell 'zsys_i/video_out/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2121.309 ; gain = 536.523 ; free physical = 2667 ; free virtual = 5271
Finished Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0.xdc] for cell 'zsys_i/video_out/clk_wiz_1/inst'
Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc] for cell 'zsys_i/video_in/axi_vdma_0/U0'
Finished Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc] for cell 'zsys_i/video_in/axi_vdma_0/U0'
Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_data_fifo_0_0/zsys_axis_data_fifo_0_0/zsys_axis_data_fifo_0_0.xdc] for cell 'zsys_i/video_in/axis_data_fifo_0/inst'
Finished Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_data_fifo_0_0/zsys_axis_data_fifo_0_0/zsys_axis_data_fifo_0_0.xdc] for cell 'zsys_i/video_in/axis_data_fifo_0/inst'
Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_data_fifo_3_0/zsys_axis_data_fifo_3_0/zsys_axis_data_fifo_3_0.xdc] for cell 'zsys_i/video_in/axis_data_fifo_3/inst'
Finished Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_data_fifo_3_0/zsys_axis_data_fifo_3_0/zsys_axis_data_fifo_3_0.xdc] for cell 'zsys_i/video_in/axis_data_fifo_3/inst'
Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_data_fifo_4_0/zsys_axis_data_fifo_4_0/zsys_axis_data_fifo_4_0.xdc] for cell 'zsys_i/video_in/axis_data_fifo_4/inst'
Finished Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_data_fifo_4_0/zsys_axis_data_fifo_4_0/zsys_axis_data_fifo_4_0.xdc] for cell 'zsys_i/video_in/axis_data_fifo_4/inst'
Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/hdl/csi2_d_phy_rx.xdc] for cell 'zsys_i/video_in/csi2_d_phy_rx_0/U0'
Finished Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/hdl/csi2_d_phy_rx.xdc] for cell 'zsys_i/video_in/csi2_d_phy_rx_0/U0'
Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_csi_to_axis_0_0/hdl/csi_to_axis.xdc] for cell 'zsys_i/video_in/csi_to_axis_0/U0'
Finished Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_csi_to_axis_0_0/hdl/csi_to_axis.xdc] for cell 'zsys_i/video_in/csi_to_axis_0/U0'
Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0_board.xdc] for cell 'zsys_i/video_in/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0_board.xdc] for cell 'zsys_i/video_in/proc_sys_reset_0/U0'
Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0.xdc] for cell 'zsys_i/video_in/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0.xdc] for cell 'zsys_i/video_in/proc_sys_reset_0/U0'
Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_proc_sys_reset_1_0/zsys_proc_sys_reset_1_0_board.xdc] for cell 'zsys_i/video_in/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_proc_sys_reset_1_0/zsys_proc_sys_reset_1_0_board.xdc] for cell 'zsys_i/video_in/proc_sys_reset_1/U0'
Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_proc_sys_reset_1_0/zsys_proc_sys_reset_1_0.xdc] for cell 'zsys_i/video_in/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_proc_sys_reset_1_0/zsys_proc_sys_reset_1_0.xdc] for cell 'zsys_i/video_in/proc_sys_reset_1/U0'
Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_rst_processing_system7_0_50M_0/zsys_rst_processing_system7_0_50M_0_board.xdc] for cell 'zsys_i/resets/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_rst_processing_system7_0_50M_0/zsys_rst_processing_system7_0_50M_0_board.xdc] for cell 'zsys_i/resets/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_rst_processing_system7_0_50M_0/zsys_rst_processing_system7_0_50M_0.xdc] for cell 'zsys_i/resets/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_rst_processing_system7_0_50M_0/zsys_rst_processing_system7_0_50M_0.xdc] for cell 'zsys_i/resets/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_xadc_wiz_0_0/zsys_xadc_wiz_0_0.xdc] for cell 'zsys_i/audio/xadc_wiz_0/U0'
Finished Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_xadc_wiz_0_0/zsys_xadc_wiz_0_0.xdc] for cell 'zsys_i/audio/xadc_wiz_0/U0'
Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/constraints/vivado_target.xdc]
Finished Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/constraints/vivado_target.xdc]
Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/constraints/_i_bitgen_common.xdc]
Finished Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/constraints/_i_bitgen_common.xdc]
Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/constraints/_i_common.xdc]
Finished Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/constraints/_i_common.xdc]
Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/constraints/_i_csi.xdc]
Finished Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/constraints/_i_csi.xdc]
Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/constraints/_i_hdmi.xdc]
Finished Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/constraints/_i_hdmi.xdc]
Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/constraints/_i_te0726.xdc]
Finished Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/constraints/_i_te0726.xdc]
Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/constraints/_i_timing.xdc]
Finished Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/constraints/_i_timing.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_data_fifo_0_0/zsys_axis_data_fifo_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_data_fifo_4_0/zsys_axis_data_fifo_4_0.dcp'
Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1_clocks.xdc] for cell 'zsys_i/video_out/axi_vdma_0/U0'
Finished Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1_clocks.xdc] for cell 'zsys_i/video_out/axi_vdma_0/U0'
Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_v_axi4s_vid_out_0_0/zsys_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'zsys_i/video_out/v_axi4s_vid_out_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_v_axi4s_vid_out_0_0/zsys_v_axi4s_vid_out_0_0_clocks.xdc:6]
Finished Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_v_axi4s_vid_out_0_0/zsys_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'zsys_i/video_out/v_axi4s_vid_out_0/inst'
Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_v_tc_0_0/zsys_v_tc_0_0_clocks.xdc] for cell 'zsys_i/video_out/v_tc_0/U0'
Finished Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_v_tc_0_0/zsys_v_tc_0_0_clocks.xdc] for cell 'zsys_i/video_out/v_tc_0/U0'
Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0_clocks.xdc] for cell 'zsys_i/video_in/axi_vdma_0/U0'
Finished Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0_clocks.xdc] for cell 'zsys_i/video_in/axi_vdma_0/U0'
Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_data_fifo_0_0/zsys_axis_data_fifo_0_0/zsys_axis_data_fifo_0_0_clocks.xdc] for cell 'zsys_i/video_in/axis_data_fifo_0/inst'
Finished Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_data_fifo_0_0/zsys_axis_data_fifo_0_0/zsys_axis_data_fifo_0_0_clocks.xdc] for cell 'zsys_i/video_in/axis_data_fifo_0/inst'
Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_data_fifo_4_0/zsys_axis_data_fifo_4_0/zsys_axis_data_fifo_4_0_clocks.xdc] for cell 'zsys_i/video_in/axis_data_fifo_4/inst'
Finished Parsing XDC File [/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_data_fifo_4_0/zsys_axis_data_fifo_4_0/zsys_axis_data_fifo_4_0_clocks.xdc] for cell 'zsys_i/video_in/axis_data_fifo_4/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zsys_i/video_in/axis_data_fifo_4/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zsys_i/video_in/axis_data_fifo_4/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zsys_i/video_in/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zsys_i/video_in/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 43 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 24 instances
  OBUFDS => OBUFDS: 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:57 . Memory (MB): peak = 2125.332 ; gain = 968.750 ; free physical = 2714 ; free virtual = 5281
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2189.340 ; gain = 64.008 ; free physical = 2707 ; free virtual = 5273
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b5e14ef5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2189.340 ; gain = 0.000 ; free physical = 2706 ; free virtual = 5273
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1014 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Phase 2 Constant propagation | Checksum: 1f4509f2c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2189.340 ; gain = 0.000 ; free physical = 2702 ; free virtual = 5269
INFO: [Opt 31-389] Phase Constant propagation created 301 cells and removed 1011 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 195823105

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2189.340 ; gain = 0.000 ; free physical = 2702 ; free virtual = 5269
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1510 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 195823105

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2189.340 ; gain = 0.000 ; free physical = 2702 ; free virtual = 5269
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 195823105

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2189.340 ; gain = 0.000 ; free physical = 2702 ; free virtual = 5269
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2189.340 ; gain = 0.000 ; free physical = 2702 ; free virtual = 5269
Ending Logic Optimization Task | Checksum: 195823105

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2189.340 ; gain = 0.000 ; free physical = 2702 ; free virtual = 5269

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family zynq. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family zynq. Ignoring the voltage setting.


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 20 BRAM(s) out of a total of 25 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 12 newly gated: 5 Total Ports: 50
Ending PowerOpt Patch Enables Task | Checksum: 21dcbc83f

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2656 ; free virtual = 5226
Ending Power Optimization Task | Checksum: 21dcbc83f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2604.082 ; gain = 414.742 ; free physical = 2666 ; free virtual = 5236
65 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2604.082 ; gain = 478.750 ; free physical = 2666 ; free virtual = 5236
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2664 ; free virtual = 5237
INFO: [Common 17-1381] The checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.runs/impl_1/zsys_wrapper_opt.dcp' has been generated.
Command: report_drc -file zsys_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.runs/impl_1/zsys_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/ram_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/ram_reg/ENBWREN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/ram_reg_ENBWREN_cooolgate_en_sig_13) which is driven by a register (zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/ram_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/ram_reg/ENBWREN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/ram_reg_ENBWREN_cooolgate_en_sig_13) which is driven by a register (zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/ram_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/ram_reg/ENBWREN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/ram_reg_ENBWREN_cooolgate_en_sig_13) which is driven by a register (zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3] (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN (net: zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gpregsm1.curr_fwft_state_reg[0]) which is driven by a register (zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg/ENARDEN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg_ENARDEN_cooolgate_en_sig_1) which is driven by a register (zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg/ENARDEN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg_ENARDEN_cooolgate_en_sig_1) which is driven by a register (zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg/ENBWREN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg_ENBWREN_cooolgate_en_sig_2) which is driven by a register (zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg/ENBWREN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg_ENBWREN_cooolgate_en_sig_2) which is driven by a register (zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg/ENARDEN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg_ENARDEN_cooolgate_en_sig_3) which is driven by a register (zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg/ENARDEN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg_ENARDEN_cooolgate_en_sig_3) which is driven by a register (zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg/ENBWREN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg_ENBWREN_cooolgate_en_sig_4) which is driven by a register (zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg has an input control pin zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg/ENBWREN (net: zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg_ENBWREN_cooolgate_en_sig_4) which is driven by a register (zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 30 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2648 ; free virtual = 5223
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1751a25aa

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2648 ; free virtual = 5223
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2653 ; free virtual = 5228

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13351b326

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2639 ; free virtual = 5218

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 214fa4724

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2614 ; free virtual = 5194

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 214fa4724

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2614 ; free virtual = 5194
Phase 1 Placer Initialization | Checksum: 214fa4724

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2614 ; free virtual = 5194

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 11dcf7b31

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2599 ; free virtual = 5180

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11dcf7b31

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2599 ; free virtual = 5180

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15c57bcba

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2596 ; free virtual = 5177

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18d8b0b9b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2596 ; free virtual = 5177

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 173460bba

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2596 ; free virtual = 5177

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: b2e2eadc

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2596 ; free virtual = 5177

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 15c3da76b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2595 ; free virtual = 5176

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: c912ef6f

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2588 ; free virtual = 5170

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: fb9be2c5

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2589 ; free virtual = 5170

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: fb9be2c5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2589 ; free virtual = 5170

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 148be1147

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2589 ; free virtual = 5170
Phase 3 Detail Placement | Checksum: 148be1147

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2589 ; free virtual = 5170

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14a5da4b6

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-38] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 14a5da4b6

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2590 ; free virtual = 5172
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.196. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13b928817

Time (s): cpu = 00:01:18 ; elapsed = 00:00:51 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2587 ; free virtual = 5169
Phase 4.1 Post Commit Optimization | Checksum: 13b928817

Time (s): cpu = 00:01:18 ; elapsed = 00:00:52 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2587 ; free virtual = 5169

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13b928817

Time (s): cpu = 00:01:18 ; elapsed = 00:00:52 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2587 ; free virtual = 5169

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13b928817

Time (s): cpu = 00:01:18 ; elapsed = 00:00:52 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2588 ; free virtual = 5169

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1832bdbc7

Time (s): cpu = 00:01:18 ; elapsed = 00:00:52 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2588 ; free virtual = 5169
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1832bdbc7

Time (s): cpu = 00:01:18 ; elapsed = 00:00:52 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2588 ; free virtual = 5169
Ending Placer Task | Checksum: dd168bc4

Time (s): cpu = 00:01:18 ; elapsed = 00:00:52 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2598 ; free virtual = 5180
86 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:22 ; elapsed = 00:00:54 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2598 ; free virtual = 5180
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2573 ; free virtual = 5176
INFO: [Common 17-1381] The checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.runs/impl_1/zsys_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2588 ; free virtual = 5175
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2591 ; free virtual = 5179
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2590 ; free virtual = 5178
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2586 ; free virtual = 5174

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 24677be72

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2582 ; free virtual = 5170
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.196 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 2 Fanout Optimization | Checksum: 24677be72

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2573 ; free virtual = 5161

Phase 3 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 3 Placement Based Optimization | Checksum: 24677be72

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2569 ; free virtual = 5158

Phase 4 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 4 Rewire | Checksum: 24677be72

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2567 ; free virtual = 5156

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 5 Critical Cell Optimization | Checksum: 24677be72

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2560 ; free virtual = 5149

Phase 6 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 6 Fanout Optimization | Checksum: 24677be72

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2555 ; free virtual = 5144

Phase 7 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 7 Placement Based Optimization | Checksum: 24677be72

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2551 ; free virtual = 5139

Phase 8 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 8 Rewire | Checksum: 24677be72

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2549 ; free virtual = 5138

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 9 Critical Cell Optimization | Checksum: 24677be72

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2546 ; free virtual = 5134

Phase 10 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 10 Fanout Optimization | Checksum: 24677be72

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2552 ; free virtual = 5141

Phase 11 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 11 Placement Based Optimization | Checksum: 24677be72

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2552 ; free virtual = 5141

Phase 12 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 12 Rewire | Checksum: 24677be72

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2552 ; free virtual = 5141

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 13 Critical Cell Optimization | Checksum: 24677be72

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2552 ; free virtual = 5141

Phase 14 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 14 DSP Register Optimization | Checksum: 24677be72

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2552 ; free virtual = 5141

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 15 BRAM Register Optimization | Checksum: 24677be72

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2552 ; free virtual = 5141

Phase 16 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 16 URAM Register Optimization | Checksum: 24677be72

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2552 ; free virtual = 5141

Phase 17 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 17 Shift Register Optimization | Checksum: 24677be72

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2552 ; free virtual = 5141

Phase 18 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 18 DSP Register Optimization | Checksum: 24677be72

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2552 ; free virtual = 5141

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 19 BRAM Register Optimization | Checksum: 24677be72

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2552 ; free virtual = 5141

Phase 20 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 20 URAM Register Optimization | Checksum: 24677be72

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2552 ; free virtual = 5141

Phase 21 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 21 Shift Register Optimization | Checksum: 24677be72

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2552 ; free virtual = 5141

Phase 22 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 22 Critical Pin Optimization | Checksum: 24677be72

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2552 ; free virtual = 5141

Phase 23 Very High Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 Very High Fanout Optimization | Checksum: 24677be72

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2552 ; free virtual = 5141

Phase 24 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 24 Placement Based Optimization | Checksum: 24677be72

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2552 ; free virtual = 5141

Phase 25 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.196 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.196 | TNS=0.000 |
Phase 25 Critical Path Optimization | Checksum: 24677be72

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2553 ; free virtual = 5141

Phase 26 BRAM Enable Optimization
Phase 26 BRAM Enable Optimization | Checksum: 24677be72

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2553 ; free virtual = 5141
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2553 ; free virtual = 5141
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.196 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 1126b92b4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2553 ; free virtual = 5141
119 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2536 ; free virtual = 5144
INFO: [Common 17-1381] The checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.runs/impl_1/zsys_wrapper_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a647bc ConstDB: 0 ShapeSum: 3e52c53f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 149afe180

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2500 ; free virtual = 5095

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 149afe180

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2504 ; free virtual = 5099

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 149afe180

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2474 ; free virtual = 5069

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 149afe180

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2474 ; free virtual = 5069
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 166f7bd8e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2461 ; free virtual = 5056
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.109  | TNS=0.000  | WHS=-0.294 | THS=-236.021|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 14d684c5c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2458 ; free virtual = 5053
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.109  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 12748b437

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2456 ; free virtual = 5052
Phase 2 Router Initialization | Checksum: 16c0a563d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2456 ; free virtual = 5052

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1fa7f412c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2456 ; free virtual = 5052

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1843
 Number of Nodes with overlaps = 490
 Number of Nodes with overlaps = 185
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.024 | TNS=-0.024 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e28020b3

Time (s): cpu = 00:00:58 ; elapsed = 00:00:20 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2454 ; free virtual = 5050

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.035 | TNS=-0.035 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 42a9307e

Time (s): cpu = 00:01:03 ; elapsed = 00:00:22 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2455 ; free virtual = 5051
Phase 4 Rip-up And Reroute | Checksum: 42a9307e

Time (s): cpu = 00:01:03 ; elapsed = 00:00:22 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2455 ; free virtual = 5051

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: cbb867ec

Time (s): cpu = 00:01:05 ; elapsed = 00:00:22 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2455 ; free virtual = 5051
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.091  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: aa114420

Time (s): cpu = 00:01:05 ; elapsed = 00:00:22 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2455 ; free virtual = 5051

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: aa114420

Time (s): cpu = 00:01:05 ; elapsed = 00:00:22 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2455 ; free virtual = 5051
Phase 5 Delay and Skew Optimization | Checksum: aa114420

Time (s): cpu = 00:01:05 ; elapsed = 00:00:22 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2455 ; free virtual = 5051

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 482ab071

Time (s): cpu = 00:01:07 ; elapsed = 00:00:23 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2455 ; free virtual = 5050
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.091  | TNS=0.000  | WHS=-0.034 | THS=-0.034 |

Phase 6.1 Hold Fix Iter | Checksum: 136e36479

Time (s): cpu = 00:01:07 ; elapsed = 00:00:23 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2452 ; free virtual = 5048
Phase 6 Post Hold Fix | Checksum: 137960c85

Time (s): cpu = 00:01:07 ; elapsed = 00:00:23 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2452 ; free virtual = 5048

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1d7850605

Time (s): cpu = 00:01:10 ; elapsed = 00:00:23 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2451 ; free virtual = 5047
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.091  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 1d7850605

Time (s): cpu = 00:01:10 ; elapsed = 00:00:23 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2451 ; free virtual = 5047

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.32221 %
  Global Horizontal Routing Utilization  = 9.47702 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1d7850605

Time (s): cpu = 00:01:10 ; elapsed = 00:00:23 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2451 ; free virtual = 5047

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1d7850605

Time (s): cpu = 00:01:10 ; elapsed = 00:00:23 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2451 ; free virtual = 5047

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 21c88c6cd

Time (s): cpu = 00:01:10 ; elapsed = 00:00:24 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2450 ; free virtual = 5046

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.093  | TNS=0.000  | WHS=0.052  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 11 Post Router Timing | Checksum: 1b9ee8293

Time (s): cpu = 00:01:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2444 ; free virtual = 5040
WARNING: [Route 35-459] Router was unable to fix hold violation on 1 pins. This could be due to a combination of congestion, blockages and run-time limitations. Such pins are:
	zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai[1]_i_1/I4

Resolution: You may try high effort hold fixing by turning on param route.enableGlobalHoldIter.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:18 ; elapsed = 00:00:26 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2510 ; free virtual = 5106

Routing Is Done.
136 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:28 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2510 ; free virtual = 5106
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2604.082 ; gain = 0.000 ; free physical = 2486 ; free virtual = 5106
INFO: [Common 17-1381] The checkpoint '/home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.runs/impl_1/zsys_wrapper_routed.dcp' has been generated.
Command: report_drc -file zsys_wrapper_drc_routed.rpt -pb zsys_wrapper_drc_routed.pb -rpx zsys_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.runs/impl_1/zsys_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file zsys_wrapper_methodology_drc_routed.rpt -rpx zsys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/linuxlabb/Desktop/zynqberrydemo2/vivado/zynqberrydemo1.runs/impl_1/zsys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file zsys_wrapper_power_routed.rpt -pb zsys_wrapper_power_summary_routed.pb -rpx zsys_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family zynq. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family zynq. Ignoring the voltage setting.
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
143 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 21 15:58:49 2020...
