// ============================================================
// rs_alu 模块（ALU 保留站，`RS_ALU_SIZE 项，乱序发射，顶层例化 2 份）
// ------------------------------------------------------------
// 功能：
// - 缓存等待操作数的 ALU/分支指令；监听 4 路写回唤醒总线捕获操作数；
//   每拍从"两个操作数都就绪"的项中选出"最老的"一条发射给 fu_alu。
// - 后进入的指令只要操作数先就绪即可先执行，提高执行端利用率。
// - "唤醒"与"数据"分离的概念（重要！）：
//   * 唤醒（wakeup）：得知"某 robid 的结果即将/已经可用"，置 ready 位；
//   * 数据捕获（capture）：从写回总线上把 32bit 数据真正存进本项。
//   写回唤醒两者同拍完成；提前唤醒（early0/1，已接通）两者分离——
//   唤醒早 1 拍置 ready，数据在下拍生产者写回时由 WB 旁路补齐。
//
// 端口：
// - push_*          ：dispatch 入站口（一拍最多 1 条）
// - can_accept/occupancy ：空位信息
// - wb0~3_*         ：4 路写回唤醒总线（alu0/alu1/mem/mdu）
// - early0~2_*      ：提前唤醒（alu0/alu1 发射拍；early2=LSU DC 命中限定）
// - issue_*         ：发射口（到 fu_alu，ALU 恒可接收）
// - flush_i         ：全局冲刷清空
//
// early 语义：只置 ready、不带数据；下一拍生产者写回时由 WB 旁路补数。
// 用 val_valid 区分「ARF/WB 已捕获真值」与「仅 early 唤醒」，避免
// ready 置位后门控死 WB 捕获，也避免 tag don't-care 误覆盖 ARF 值。
// ============================================================
`include "mycpu.h"

module rs_alu(
    input  wire                       clk,
    input  wire                       reset,
    input  wire                       flush_i,

    // ---------------- 入站（dispatch）----------------
    input  wire                       push_valid_i,
    input  wire [`ROB_W-1:0]          push_robid_i,
    input  wire [31:0]                push_pc_i,
    input  wire [14:0]                push_alu_op_i,
    input  wire [`BR_OP_NUM-1:0]      push_br_op_i,
    input  wire                       push_src0_ready_i,
    input  wire [31:0]                push_src0_val_i,
    input  wire [`ROB_W-1:0]          push_src0_robid_i,
    input  wire                       push_src1_ready_i,
    input  wire [31:0]                push_src1_val_i,
    input  wire [`ROB_W-1:0]          push_src1_robid_i,
    input  wire [31:0]                push_imm_i,
    input  wire                       push_use_imm_i,
    input  wire [31:0]                push_br_offs_i,

    output wire                       can_accept_o,      // 有空位
    output wire [`RS_ALU_OCC_W-1:0]   occupancy_o,       // 当前占用项数（dispatch 负载均衡）

    // ---------------- 写回唤醒总线 ×4（带数据）----------------
    input  wire                       wb0_valid_i,       // fu_alu0 写回
    input  wire [`ROB_W-1:0]          wb0_robid_i,
    input  wire [31:0]                wb0_data_i,
    input  wire                       wb1_valid_i,       // fu_alu1 写回
    input  wire [`ROB_W-1:0]          wb1_robid_i,
    input  wire [31:0]                wb1_data_i,
    input  wire                       wb2_valid_i,       // lsu 写回
    input  wire [`ROB_W-1:0]          wb2_robid_i,
    input  wire [31:0]                wb2_data_i,
    // LSU 命中拍专用旁路：只参与“本拍无普通可发项”时的 issue，
    // 不写 RS 状态，下一拍仍由已寄存 wb2 正常捕获。
    input  wire                       fast2_valid_i,
    input  wire [`ROB_W-1:0]          fast2_robid_i,
    input  wire [31:0]                fast2_data_i,
    input  wire                       wb3_valid_i,       // fu_mdu 写回
    input  wire [`ROB_W-1:0]          wb3_robid_i,
    input  wire [31:0]                wb3_data_i,
    input  wire                       pre3_valid_i,
    input  wire [`ROB_W-1:0]          pre3_robid_i,
    input  wire                       wb4_valid_i,       // registered fused-load completion
    input  wire [`ROB_W-1:0]          wb4_robid_i,
    input  wire [31:0]                wb4_data_i,
    input  wire                       wb5_valid_i,       // third ALU completion
    input  wire [`ROB_W-1:0]          wb5_robid_i,
    input  wire [31:0]                wb5_data_i,

    // ---------------- 提前唤醒总线 ×3（无数据；early0/1/2 均已接通）----------------
    input  wire                       early0_valid_i,    // fu_alu0 发射拍唤醒
    input  wire [`ROB_W-1:0]          early0_robid_i,
    input  wire                       early1_valid_i,    // fu_alu1 发射拍唤醒
    input  wire [`ROB_W-1:0]          early1_robid_i,
    input  wire                       early2_valid_i,    // LSU DC 命中限定唤醒
    input  wire [`ROB_W-1:0]          early2_robid_i,

    // ---------------- 发射口（到 fu_alu，组合）----------------
    output wire                       issue_valid_o,
    output wire [`ROB_W-1:0]          issue_robid_o,
    output wire [31:0]                issue_pc_o,
    output wire [14:0]                issue_alu_op_o,
    output wire [`BR_OP_NUM-1:0]      issue_br_op_o,
    output wire [31:0]                issue_src0_o,      // 已捕获的最终操作数值
    output wire [31:0]                issue_src1_o,
    output wire [31:0]                issue_imm_o,
    output wire                       issue_use_imm_o,
    output wire [31:0]                issue_br_offs_o
);

// 设计说明：保留站按 prior 年龄选择，监听写回与提前唤醒总线，并在发射口旁路数据。
//
// 存储结构（每项，全 reg）：
//      valid、robid、pc、紧凑 alu_op、br_op、两个源和立即数字段。
//      s0_ready/s0_val_valid, s0_val[32], s0_robid[`ROB_W]（s1 同理），
//      imm[32], use_imm, br_offs[32],
//      prior[1:0]   // 年龄时间戳：新入站项=3，有项发射后其余项-1（数值小=老）
//
// 入站：
//      can_accept_o = 有 valid=0 的空项；occupancy_o = valid 计数。
//      push 时写第一个空项，prior 置最大（最年轻）。
//
// 唤醒与数据捕获（每项每源监听 4 路 wb 总线 + early0/1）：
//      wb 命中：置 sX_ready 并捕获数据；early 命中：只置 ready（val_valid=0），
//      数据在下拍 WB 旁路补齐。
//      同拍入站+唤醒：push 数据进来的同拍总线上恰有它等的 robid ——
//      入站数据要先经过同样的旁路比较再写入，
//      否则错过唤醒永远等不到（经典死锁坑！）。
//
// 发射选择（组合，oldest-first）：
//      cand[i] = valid[i] && s0_ready[i] && s1_ready[i]（发射拍若 val 未捕获，
//      从 WB 总线旁路取数）；从 cand 中选 prior 最小（最老）的一项发射。
//      发射成功（ALU 恒接收）当拍清该项 valid；比发射项年轻的项 prior-1。
//
reg                     valid [0:`RS_ALU_SIZE-1];
reg [`ROB_W-1:0]        robid [0:`RS_ALU_SIZE-1];
reg [31:0]              pc [0:`RS_ALU_SIZE-1];
reg [14:0]              alu_op [0:`RS_ALU_SIZE-1];
reg [`BR_OP_NUM-1:0]    br_op [0:`RS_ALU_SIZE-1];
reg                     s0_ready [0:`RS_ALU_SIZE-1];
reg                     s0_val_valid [0:`RS_ALU_SIZE-1];
reg [31:0]              s0_val [0:`RS_ALU_SIZE-1];
reg [`ROB_W-1:0]        s0_robid [0:`RS_ALU_SIZE-1];
reg                     s1_ready [0:`RS_ALU_SIZE-1];
reg                     s1_val_valid [0:`RS_ALU_SIZE-1];
reg [31:0]              s1_val [0:`RS_ALU_SIZE-1];
reg [`ROB_W-1:0]        s1_robid [0:`RS_ALU_SIZE-1];
// The MDU announces every completion one cycle early.  These local tokens
// remove its completion ROB tag from the high-fanout same-cycle issue and age
// selection while preserving the original WB/data/issue cycle exactly.
reg                     s0_mdu_due [0:`RS_ALU_SIZE-1];
reg                     s1_mdu_due [0:`RS_ALU_SIZE-1];
reg [31:0]              imm [0:`RS_ALU_SIZE-1];
reg                     use_imm [0:`RS_ALU_SIZE-1];
reg [31:0]              br_offs [0:`RS_ALU_SIZE-1];
// Exact pairwise age relation: older[a][b]=1 means entry a is older than b.
// Relations among live entries never change on issue, so unlike compressed
// numeric ages this matrix only needs writes when a slot is (re)allocated.
reg                     older [0:`RS_ALU_SIZE-1][0:`RS_ALU_SIZE-1];
// Exact registered mirror of "both operand values are captured".  Keeping
// this beside each slot preserves full-station same-cycle turnover while
// removing the four-way ready/value AND cone from dispatch can_accept.
reg                     turnover_ready [0:`RS_ALU_SIZE-1];

integer i;
integer j;
reg [`RS_ALU_IDX_W-1:0] free_idx;
reg [`RS_ALU_IDX_W-1:0] issue_idx;
reg                     issue_sel_valid;
wire [`RS_ALU_SIZE-1:0] base_candidate;
wire [`RS_ALU_SIZE-1:0] fast_candidate;
wire [`RS_ALU_SIZE-1:0] base_issue_grant;
wire [`RS_ALU_SIZE-1:0] fast_issue_grant;
wire [`RS_ALU_SIZE-1:0] issue_grant;
wire                    base_issue_valid;
wire                    fast_issue_valid;
wire                    issue_uses_fast;

// Fixed-slot allocation grants used only by the age matrix.  Empty slots
// retain the original low-index priority.  When the station is full, the
// issued slot is replaced in the same cycle.  Keeping this one-hot avoids a
// dynamic row/column write decoder on every older[][] bit.
wire [`RS_ALU_SIZE-1:0] age_valid_vec;
wire [`RS_ALU_SIZE-1:0] age_issue_grant;
wire [`RS_ALU_SIZE-1:0] age_empty_grant;
wire [`RS_ALU_SIZE-1:0] age_alloc_grant;
wire                    age_has_empty = |age_empty_grant;
genvar gage;
generate
for (gage = 0; gage < `RS_ALU_SIZE; gage = gage + 1) begin : g_age_grant
    assign age_valid_vec[gage] = valid[gage];
    assign age_issue_grant[gage] = issue_grant[gage];
    if (gage == 0) begin : g_first_empty
        assign age_empty_grant[gage] = !valid[gage];
    end else begin : g_later_empty
        assign age_empty_grant[gage] = !valid[gage] &&
                                       (&age_valid_vec[gage-1:0]);
    end
end
endgenerate
assign age_alloc_grant = age_has_empty ? age_empty_grant : age_issue_grant;

// 每项唤醒命中/旁路数据使用 generate 预计算 wire 数组：
// xsim 对 continuous assign 中带可变下标的子程序存在求值缺陷（见 rob.v），
// 会返回上一次求值下标的旧值。改为纯数组变址读（s0_wbhit[idx] 等）即可规避。
wire            s0_wb_match [0:`RS_ALU_SIZE-1];
wire            s1_wb_match [0:`RS_ALU_SIZE-1];
wire            s0_wbhit [0:`RS_ALU_SIZE-1];
wire            s1_wbhit [0:`RS_ALU_SIZE-1];
wire            s0_earlyhit [0:`RS_ALU_SIZE-1];
wire            s1_earlyhit [0:`RS_ALU_SIZE-1];
wire            s0_fasttag [0:`RS_ALU_SIZE-1];
wire            s1_fasttag [0:`RS_ALU_SIZE-1];
wire            s0_mdu_prehit [0:`RS_ALU_SIZE-1];
wire            s1_mdu_prehit [0:`RS_ALU_SIZE-1];
wire            s0_mdu_issue_direct [0:`RS_ALU_SIZE-1];
wire            s1_mdu_issue_direct [0:`RS_ALU_SIZE-1];
wire [31:0]     s0_wbdat [0:`RS_ALU_SIZE-1];
wire [31:0]     s1_wbdat [0:`RS_ALU_SIZE-1];
genvar gw;
generate
for (gw = 0; gw < `RS_ALU_SIZE; gw = gw + 1) begin : g_wake
    // val_valid=1：ARF/WB 已有真值，冻结（防 tag don't-care 被 wb0=robid0 误覆盖）。
    // val_valid=0：尚未捕获数据（含仅 early 唤醒），允许 WB 匹配捕获/旁路。
    assign s0_wb_match[gw] = (wb0_valid_i && (wb0_robid_i == s0_robid[gw])) ||
                             (wb1_valid_i && (wb1_robid_i == s0_robid[gw])) ||
                             (wb2_valid_i && (wb2_robid_i == s0_robid[gw])) ||
                             (wb3_valid_i && s0_mdu_due[gw]) ||
                             (wb4_valid_i && (wb4_robid_i == s0_robid[gw])) ||
                             (wb5_valid_i && (wb5_robid_i == s0_robid[gw]));
    assign s1_wb_match[gw] = (wb0_valid_i && (wb0_robid_i == s1_robid[gw])) ||
                             (wb1_valid_i && (wb1_robid_i == s1_robid[gw])) ||
                             (wb2_valid_i && (wb2_robid_i == s1_robid[gw])) ||
                             (wb3_valid_i && s1_mdu_due[gw]) ||
                             (wb4_valid_i && (wb4_robid_i == s1_robid[gw])) ||
                             (wb5_valid_i && (wb5_robid_i == s1_robid[gw]));
    assign s0_wbhit[gw] = !s0_val_valid[gw] && s0_wb_match[gw];
    assign s1_wbhit[gw] = !s1_val_valid[gw] && s1_wb_match[gw];
    assign s0_mdu_prehit[gw] = !s0_val_valid[gw] && pre3_valid_i &&
                                (pre3_robid_i == s0_robid[gw]);
    assign s1_mdu_prehit[gw] = !s1_val_valid[gw] && pre3_valid_i &&
                                (pre3_robid_i == s1_robid[gw]);
    // early0/1=ALU 发射拍；early2=LSU DC 命中限定（见 lsu early_wakeup）
    assign s0_earlyhit[gw] = !s0_ready[gw] && !s0_wbhit[gw] &&
                             ((early0_valid_i && (early0_robid_i == s0_robid[gw])) ||
                              (early1_valid_i && (early1_robid_i == s0_robid[gw])) ||
                              (early2_valid_i && (early2_robid_i == s0_robid[gw])) ||
                              s0_mdu_prehit[gw]);
    assign s1_earlyhit[gw] = !s1_ready[gw] && !s1_wbhit[gw] &&
                             ((early0_valid_i && (early0_robid_i == s1_robid[gw])) ||
                              (early1_valid_i && (early1_robid_i == s1_robid[gw])) ||
                              (early2_valid_i && (early2_robid_i == s1_robid[gw])) ||
                              s1_mdu_prehit[gw]);
    // Tag matching and the fast-candidate priority tree are independent of
    // fast2_valid_i.  The D$ hit signal is applied only after the candidate
    // index has been chosen, keeping it out of the oldest-first cascade.
    assign s0_fasttag[gw] = !s0_val_valid[gw] &&
                            (fast2_robid_i == s0_robid[gw]);
    assign s1_fasttag[gw] = !s1_val_valid[gw] &&
                            (fast2_robid_i == s1_robid[gw]);
    // The MDU completion was identified one cycle early by s*_mdu_due.  Give
    // that data a direct issue branch after reproducing the original wb0 >
    // wb1 > wb2 > wb3 priority, so its wide result bypasses the generic WB
    // data mux without changing capture or arbitration behavior.
    assign s0_mdu_issue_direct[gw] = !s0_val_valid[gw] && wb3_valid_i &&
                                     s0_mdu_due[gw] &&
                                     !(wb0_valid_i && (wb0_robid_i == s0_robid[gw])) &&
                                     !(wb1_valid_i && (wb1_robid_i == s0_robid[gw])) &&
                                     !(wb2_valid_i && (wb2_robid_i == s0_robid[gw]));
    assign s1_mdu_issue_direct[gw] = !s1_val_valid[gw] && wb3_valid_i &&
                                     s1_mdu_due[gw] &&
                                     !(wb0_valid_i && (wb0_robid_i == s1_robid[gw])) &&
                                     !(wb1_valid_i && (wb1_robid_i == s1_robid[gw])) &&
                                     !(wb2_valid_i && (wb2_robid_i == s1_robid[gw]));
    assign s0_wbdat[gw] = (wb0_valid_i && (wb0_robid_i == s0_robid[gw])) ? wb0_data_i :
                          (wb1_valid_i && (wb1_robid_i == s0_robid[gw])) ? wb1_data_i :
                          (wb2_valid_i && (wb2_robid_i == s0_robid[gw])) ? wb2_data_i :
                          (wb3_valid_i && s0_mdu_due[gw]) ? wb3_data_i :
                          (wb4_valid_i && (wb4_robid_i == s0_robid[gw])) ? wb4_data_i :
                          (wb5_valid_i && (wb5_robid_i == s0_robid[gw])) ? wb5_data_i : 32'b0;
    assign s1_wbdat[gw] = (wb0_valid_i && (wb0_robid_i == s1_robid[gw])) ? wb0_data_i :
                          (wb1_valid_i && (wb1_robid_i == s1_robid[gw])) ? wb1_data_i :
                          (wb2_valid_i && (wb2_robid_i == s1_robid[gw])) ? wb2_data_i :
                          (wb3_valid_i && s1_mdu_due[gw]) ? wb3_data_i :
                          (wb4_valid_i && (wb4_robid_i == s1_robid[gw])) ? wb4_data_i :
                          (wb5_valid_i && (wb5_robid_i == s1_robid[gw])) ? wb5_data_i : 32'b0;
end
endgenerate

// Compute the oldest ready grant as four parallel pairwise reductions.  The
// previous procedural scan repeatedly selected a binary index, read a dynamic
// older[][] bit, and decoded the final index back to one-hot for allocation.
// Keeping the decision one-hot makes each grant a shallow ready/age reduction
// and drives the age-matrix row/column enables directly.
genvar gsel;
genvar gblock;
generate
for (gsel = 0; gsel < `RS_ALU_SIZE; gsel = gsel + 1) begin : g_parallel_oldest
    wire [`RS_ALU_SIZE-1:0] base_blocker;
    wire [`RS_ALU_SIZE-1:0] fast_blocker;

    assign base_candidate[gsel] = valid[gsel] &&
        ((s0_ready[gsel] && s0_val_valid[gsel]) || s0_wbhit[gsel]) &&
        ((s1_ready[gsel] && s1_val_valid[gsel]) || s1_wbhit[gsel]);
    assign fast_candidate[gsel] = valid[gsel] &&
        (((s0_ready[gsel] && s0_val_valid[gsel]) || s0_wbhit[gsel]) ||
         s0_fasttag[gsel]) &&
        (((s1_ready[gsel] && s1_val_valid[gsel]) || s1_wbhit[gsel]) ||
         s1_fasttag[gsel]) &&
        (s0_fasttag[gsel] || s1_fasttag[gsel]);

    for (gblock = 0; gblock < `RS_ALU_SIZE; gblock = gblock + 1) begin : g_block
        assign base_blocker[gblock] = base_candidate[gblock] &&
                                      older[gblock][gsel];
        assign fast_blocker[gblock] = fast_candidate[gblock] &&
                                      older[gblock][gsel];
    end

    assign base_issue_grant[gsel] = base_candidate[gsel] &&
                                    !(|base_blocker);
    assign fast_issue_grant[gsel] = fast_candidate[gsel] &&
                                    !(|fast_blocker);
end
endgenerate

assign base_issue_valid = |base_issue_grant;
assign fast_issue_valid = |fast_issue_grant;

wire [`RS_ALU_SIZE*`RS_ALU_SIZE-1:0] fast_base_older_terms;
genvar gfast;
genvar gbase;
generate
for (gfast = 0; gfast < `RS_ALU_SIZE; gfast = gfast + 1) begin : g_fast_age_i
    for (gbase = 0; gbase < `RS_ALU_SIZE; gbase = gbase + 1) begin : g_base_age_j
        assign fast_base_older_terms[gfast*`RS_ALU_SIZE+gbase] =
            fast_issue_grant[gfast] && base_issue_grant[gbase] &&
            older[gfast][gbase];
    end
end
endgenerate

assign issue_uses_fast = fast2_valid_i && fast_issue_valid &&
                         (!base_issue_valid || (|fast_base_older_terms));
assign issue_grant = issue_uses_fast ? fast_issue_grant : base_issue_grant;

// push 口：WB 优先于 early；已带 ready 的源不再匹配 tag
wire        push_s0_wbhit = !push_src0_ready_i &&
                           ((wb0_valid_i && (wb0_robid_i == push_src0_robid_i)) ||
                            (wb1_valid_i && (wb1_robid_i == push_src0_robid_i)) ||
                            (wb2_valid_i && (wb2_robid_i == push_src0_robid_i)) ||
                            (wb3_valid_i && (wb3_robid_i == push_src0_robid_i)) ||
                            (wb4_valid_i && (wb4_robid_i == push_src0_robid_i)) ||
                            (wb5_valid_i && (wb5_robid_i == push_src0_robid_i)));
wire        push_s1_wbhit = !push_src1_ready_i &&
                           ((wb0_valid_i && (wb0_robid_i == push_src1_robid_i)) ||
                            (wb1_valid_i && (wb1_robid_i == push_src1_robid_i)) ||
                            (wb2_valid_i && (wb2_robid_i == push_src1_robid_i)) ||
                            (wb3_valid_i && (wb3_robid_i == push_src1_robid_i)) ||
                            (wb4_valid_i && (wb4_robid_i == push_src1_robid_i)) ||
                            (wb5_valid_i && (wb5_robid_i == push_src1_robid_i)));
// A just-dispatched consumer did not exist when an older MDU pre-token was
// broadcast, so its ordinary same-cycle WB compare above remains necessary.
// A consumer dispatched together with a new MDU operation records the token.
wire        push_s0_mdu_pre = !push_src0_ready_i && !push_s0_wbhit &&
                              pre3_valid_i &&
                              (pre3_robid_i == push_src0_robid_i);
wire        push_s1_mdu_pre = !push_src1_ready_i && !push_s1_wbhit &&
                              pre3_valid_i &&
                              (pre3_robid_i == push_src1_robid_i);
wire        push_s0_early = !push_src0_ready_i && !push_s0_wbhit &&
                           ((early0_valid_i && (early0_robid_i == push_src0_robid_i)) ||
                            (early1_valid_i && (early1_robid_i == push_src0_robid_i)) ||
                            push_s0_mdu_pre);
wire        push_s1_early = !push_src1_ready_i && !push_s1_wbhit &&
                           ((early0_valid_i && (early0_robid_i == push_src1_robid_i)) ||
                            (early1_valid_i && (early1_robid_i == push_src1_robid_i)) ||
                            push_s1_mdu_pre);
wire [31:0] push_s0_wbdat = (wb0_valid_i && (wb0_robid_i == push_src0_robid_i)) ? wb0_data_i :
                            (wb1_valid_i && (wb1_robid_i == push_src0_robid_i)) ? wb1_data_i :
                            (wb2_valid_i && (wb2_robid_i == push_src0_robid_i)) ? wb2_data_i :
                            (wb3_valid_i && (wb3_robid_i == push_src0_robid_i)) ? wb3_data_i :
                            (wb4_valid_i && (wb4_robid_i == push_src0_robid_i)) ? wb4_data_i :
                            (wb5_valid_i && (wb5_robid_i == push_src0_robid_i)) ? wb5_data_i : 32'b0;
wire [31:0] push_s1_wbdat = (wb0_valid_i && (wb0_robid_i == push_src1_robid_i)) ? wb0_data_i :
                            (wb1_valid_i && (wb1_robid_i == push_src1_robid_i)) ? wb1_data_i :
                            (wb2_valid_i && (wb2_robid_i == push_src1_robid_i)) ? wb2_data_i :
                            (wb3_valid_i && (wb3_robid_i == push_src1_robid_i)) ? wb3_data_i :
                            (wb4_valid_i && (wb4_robid_i == push_src1_robid_i)) ? wb4_data_i :
                            (wb5_valid_i && (wb5_robid_i == push_src1_robid_i)) ? wb5_data_i : 32'b0;

// occupancy：按项累加，深度随 RS_ALU_SIZE 变化
reg [`RS_ALU_OCC_W-1:0] occ_cnt;
always @(*) begin
    occ_cnt = {`RS_ALU_OCC_W{1'b0}};
    for (i = 0; i < `RS_ALU_SIZE; i = i + 1)
        occ_cnt = occ_cnt + {{(`RS_ALU_OCC_W-1){1'b0}}, valid[i]};
end
assign occupancy_o = occ_cnt;
// Admission is an exact registered property of the current RS state.  Its
// next value is computed from the same issue/push/WB transitions that update
// valid[] and turnover_ready[] below.  This removes all RS array state from
// the long dispatch/rename/ROB cone without losing full-station turnover.
reg can_accept_q;
wire push_fire = push_valid_i && can_accept_q;
wire push_turnover_ready =
    (push_src0_ready_i || push_s0_wbhit) &&
    (push_src1_ready_i || push_s1_wbhit);
wire [`RS_ALU_SIZE-1:0] state_next_valid;
wire [`RS_ALU_SIZE-1:0] state_next_turnover;
wire [`RS_ALU_SIZE-1:0] state_turnover_captured;
genvar gst;
generate
for (gst = 0; gst < `RS_ALU_SIZE; gst = gst + 1) begin : g_accept_preview
    localparam [`RS_ALU_IDX_W-1:0] SLOT_IDX = gst;
    wire slot_is_issue = issue_grant[gst];
    wire slot_is_push = push_fire && (free_idx == SLOT_IDX);
    wire slot_turnover_after_wb =
        ((s0_ready[gst] && s0_val_valid[gst]) || s0_wbhit[gst]) &&
        ((s1_ready[gst] && s1_val_valid[gst]) || s1_wbhit[gst]);

    // Push is later than issue in the sequential block and therefore wins
    // for a full-station issue-and-replace of the same physical slot.
    assign state_next_valid[gst] = slot_is_push ? 1'b1 :
                                   slot_is_issue ? 1'b0 : valid[gst];
    assign state_next_turnover[gst] = slot_is_push ? push_turnover_ready :
                                      slot_is_issue ? 1'b0 :
                                      valid[gst] ? slot_turnover_after_wb : 1'b0;
    assign state_turnover_captured[gst] = valid[gst] && turnover_ready[gst];
end
endgenerate
wire can_accept_next = !(&state_next_valid) ||
                       (|(state_next_valid & state_next_turnover));
assign can_accept_o = can_accept_q;

always @(posedge clk) begin
    if (reset || flush_i)
        can_accept_q <= 1'b1;
    else
        can_accept_q <= can_accept_next;
end

always @(*) begin : find_free
    integer fi;
    // When full, registered admission guarantees an ordinary issue; replace
    // the actual oldest-ready/fast-issued slot. Any empty slot overrides it.
    free_idx = issue_idx;
    for (fi = 0; fi < `RS_ALU_SIZE; fi = fi + 1) begin
        if (!valid[fi]) begin
            free_idx = fi[`RS_ALU_IDX_W-1:0];
            disable find_free;
        end
    end
end

always @(*) begin
    issue_idx = {`RS_ALU_IDX_W{1'b0}};
    issue_sel_valid = |issue_grant;
    for (i = 0; i < `RS_ALU_SIZE; i = i + 1)
        if (issue_grant[i])
            issue_idx = i[`RS_ALU_IDX_W-1:0];
end

assign issue_valid_o = issue_sel_valid;
assign issue_robid_o = robid[issue_idx];
assign issue_pc_o = pc[issue_idx];
assign issue_alu_op_o = alu_op[issue_idx];
assign issue_br_op_o = br_op[issue_idx];
// Resolve both possible issue winners before fast2_valid_i chooses between
// them.  The raw D$ response must not traverse issue_grant -> issue_idx ->
// variable array reads before reaching the ALU input register.  base and fast
// grants are independently one-hot and do not depend on fast2_valid_i; the
// final issue_uses_fast mux therefore selects exactly the original slot.
wire [31:0] s0_issue_data [0:`RS_ALU_SIZE-1];
wire [31:0] s1_issue_data [0:`RS_ALU_SIZE-1];
wire        s0_fast_match_term [0:`RS_ALU_SIZE-1];
wire        s1_fast_match_term [0:`RS_ALU_SIZE-1];
genvar gpayload;
generate
for (gpayload = 0; gpayload < `RS_ALU_SIZE; gpayload = gpayload + 1) begin : g_issue_payload
    // WB still has priority over the raw D$ fast path, exactly as before.
    assign s0_issue_data[gpayload] = s0_mdu_issue_direct[gpayload]
                                    ? wb3_data_i
                                    : s0_wbhit[gpayload]
                                    ? s0_wbdat[gpayload] : s0_val[gpayload];
    assign s1_issue_data[gpayload] = s1_mdu_issue_direct[gpayload]
                                    ? wb3_data_i
                                    : s1_wbhit[gpayload]
                                    ? s1_wbdat[gpayload] : s1_val[gpayload];
    assign s0_fast_match_term[gpayload] = fast_issue_grant[gpayload] &&
                                           s0_fasttag[gpayload] &&
                                           !s0_wbhit[gpayload];
    assign s1_fast_match_term[gpayload] = fast_issue_grant[gpayload] &&
                                           s1_fasttag[gpayload] &&
                                           !s1_wbhit[gpayload];
end
endgenerate

// `RS_ALU_SIZE is fixed to five slots by mycpu.h.  The candidate muxes are
// deliberately independent of fast2_valid_i, so the raw D$ valid sees only
// the final narrow control choice instead of the binary issue index fanout.
reg [31:0] base_s0_issue_data;
reg [31:0] base_s1_issue_data;
reg [31:0] fast_s0_issue_data;
reg [31:0] fast_s1_issue_data;
integer issue_payload_i;
always @(*) begin
    // Preserve the original invalid-cycle observation of issue_idx == 0.
    base_s0_issue_data = s0_issue_data[0];
    base_s1_issue_data = s1_issue_data[0];
    fast_s0_issue_data = s0_issue_data[0];
    fast_s1_issue_data = s1_issue_data[0];
    for (issue_payload_i = 0;
         issue_payload_i < `RS_ALU_SIZE;
         issue_payload_i = issue_payload_i + 1) begin
        if (base_issue_grant[issue_payload_i]) begin
            base_s0_issue_data = s0_issue_data[issue_payload_i];
            base_s1_issue_data = s1_issue_data[issue_payload_i];
        end
        if (fast_issue_grant[issue_payload_i]) begin
            fast_s0_issue_data = s0_issue_data[issue_payload_i];
            fast_s1_issue_data = s1_issue_data[issue_payload_i];
        end
    end
end

wire s0_fast_issue_match = s0_fast_match_term[0] ||
                           s0_fast_match_term[1] ||
                           s0_fast_match_term[2] ||
                           s0_fast_match_term[3] ||
                           s0_fast_match_term[4];
wire s1_fast_issue_match = s1_fast_match_term[0] ||
                           s1_fast_match_term[1] ||
                           s1_fast_match_term[2] ||
                           s1_fast_match_term[3] ||
                           s1_fast_match_term[4];
wire [31:0] fast_s0_issue_result = s0_fast_issue_match
                                  ? fast2_data_i : fast_s0_issue_data;
wire [31:0] fast_s1_issue_result = s1_fast_issue_match
                                  ? fast2_data_i : fast_s1_issue_data;
assign issue_src0_o = issue_uses_fast ? fast_s0_issue_result
                                       : base_s0_issue_data;
assign issue_src1_o = issue_uses_fast ? fast_s1_issue_result
                                       : base_s1_issue_data;
assign issue_imm_o = imm[issue_idx];
assign issue_use_imm_o = use_imm[issue_idx];
assign issue_br_offs_o = br_offs[issue_idx];

always @(posedge clk) begin
    if (reset || flush_i) begin
        for (i = 0; i < `RS_ALU_SIZE; i = i + 1) begin
            valid[i] <= 1'b0;
            turnover_ready[i] <= 1'b0;
            s0_mdu_due[i] <= 1'b0;
            s1_mdu_due[i] <= 1'b0;
            for (j = 0; j < `RS_ALU_SIZE; j = j + 1)
                older[i][j] <= 1'b0;
        end
    end else begin
        for (i = 0; i < `RS_ALU_SIZE; i = i + 1) begin
            if (issue_grant[i]) begin
                valid[i] <= 1'b0;
                turnover_ready[i] <= 1'b0;
                s0_mdu_due[i] <= 1'b0;
                s1_mdu_due[i] <= 1'b0;
            end
            if (valid[i] && !issue_grant[i]) begin
                // This is the exact next-cycle value of the original
                // combinational captured-ready predicate. WB hits install
                // the real operand value on this same edge; early hits alone
                // intentionally do not make the turnover slot safe.
                turnover_ready[i] <=
                    ((s0_ready[i] && s0_val_valid[i]) || s0_wbhit[i]) &&
                    ((s1_ready[i] && s1_val_valid[i]) || s1_wbhit[i]);
                if (s0_mdu_prehit[i])
                    s0_mdu_due[i] <= 1'b1;
                else if (wb3_valid_i && s0_mdu_due[i])
                    s0_mdu_due[i] <= 1'b0;
                if (s1_mdu_prehit[i])
                    s1_mdu_due[i] <= 1'b1;
                else if (wb3_valid_i && s1_mdu_due[i])
                    s1_mdu_due[i] <= 1'b0;
                // WB 优先：补齐数据；early 仅置 ready（下一拍再靠 WB 旁路）
                if (s0_wbhit[i]) begin
                    s0_ready[i]     <= 1'b1;
                    s0_val_valid[i] <= 1'b1;
                    s0_val[i]       <= s0_wbdat[i];
                end else if (s0_earlyhit[i]) begin
                    s0_ready[i]     <= 1'b1;
                end
                if (s1_wbhit[i]) begin
                    s1_ready[i]     <= 1'b1;
                    s1_val_valid[i] <= 1'b1;
                    s1_val[i]       <= s1_wbdat[i];
                end else if (s1_earlyhit[i]) begin
                    s1_ready[i]     <= 1'b1;
                end
            end
        end

        if (push_fire) begin
            valid[free_idx] <= 1'b1;
            robid[free_idx] <= push_robid_i;
            pc[free_idx] <= push_pc_i;
            alu_op[free_idx] <= push_alu_op_i;
            br_op[free_idx] <= push_br_op_i;
            s0_ready[free_idx] <= push_src0_ready_i || push_s0_wbhit || push_s0_early;
            s0_val_valid[free_idx] <= push_src0_ready_i || push_s0_wbhit;
            s0_val[free_idx] <= push_s0_wbhit ? push_s0_wbdat :
                                push_src0_ready_i ? push_src0_val_i : 32'b0;
            s0_robid[free_idx] <= push_src0_robid_i;
            s0_mdu_due[free_idx] <= push_s0_mdu_pre;
            s1_ready[free_idx] <= push_src1_ready_i || push_s1_wbhit || push_s1_early;
            s1_val_valid[free_idx] <= push_src1_ready_i || push_s1_wbhit;
            s1_val[free_idx] <= push_s1_wbhit ? push_s1_wbdat :
                                push_src1_ready_i ? push_src1_val_i : 32'b0;
            s1_robid[free_idx] <= push_src1_robid_i;
            s1_mdu_due[free_idx] <= push_s1_mdu_pre;
            imm[free_idx] <= push_imm_i;
            use_imm[free_idx] <= push_use_imm_i;
            br_offs[free_idx] <= push_br_offs_i;
            turnover_ready[free_idx] <= push_turnover_ready;
            // Fixed physical row/column update.  The new entry is younger
            // than every entry that was live before this edge.  If another
            // slot issues in the same non-full cycle, its relation may remain
            // set only while that slot is invalid; arbitration never reads
            // invalid rows, and the complete row/column is overwritten on its
            // next allocation.  This removes issue_idx from the matrix data
            // input without changing any observable oldest-ready decision.
            for (i = 0; i < `RS_ALU_SIZE; i = i + 1) begin
                for (j = 0; j < `RS_ALU_SIZE; j = j + 1) begin
                    if (age_alloc_grant[i])
                        older[i][j] <= 1'b0;
                    else if (age_alloc_grant[j])
                        older[i][j] <= valid[i];
                end
            end
        end
    end
end

endmodule
