

# ğŸ§  OpenLANE VLSI Design Flow â€“ Complete Practical Guide

> **A step-by-step cheat sheet + reference for OpenLANE RTL-to-GDSII flow using Sky130 PDK**
> Perfect for interview prep and real project debugging.

---

## ğŸ“˜ Table of Contents

* [ğŸ§© Environment Setup](#-environment-setup)
* [âš™ï¸ OpenLANE Interactive Flow](#ï¸-openlane-interactive-flow)
* [ğŸ—ï¸ Synthesis & Floorplanning](#-synthesis--floorplanning)
* [ğŸ“¦ Placement](#-placement)
* [ğŸŒ³ Clock Tree Synthesis (CTS)](#-clock-tree-synthesis-cts)
* [ğŸ›£ï¸ Routing & DRC](#ï¸-routing--drc)
* [ğŸ“ Magic & Layout Visualization](#-magic--layout-visualization)
* [ğŸ“Š Static Timing Analysis (OpenSTA)](#-static-timing-analysis-opensta)
* [ğŸ§® Parasitic Extraction & LVS](#-parasitic-extraction--lvs)
* [ğŸ’¾ GDSII Generation](#-gdsii-generation)
* [ğŸ§° Troubleshooting & Tips](#-troubleshooting--tips)
* [ğŸ“š File Format Reference](#-file-format-reference)
* [âš¡ Quick Reference Commands](#-quick-reference-commands)

---

## ğŸ§© Environment Setup

### ğŸ”§ Setting Up OpenLANE Docker

```bash
sudo docker run -it --rm \
  -v /home/iraj/VLSI/openlane_working_dir/openlane:/openLANE_flow \
  -v /home/iraj/VLSI/openlane_working_dir/openlane/pdks:/home/iraj/VLSI/openlane_working_dir/openlane/pdks \
  -e PDK_ROOT=/home/iraj/VLSI/openlane_working_dir/openlane/pdks \
  -u 0:0 efabless/openlane:v0.15
```

ğŸ’¡ **Purpose:** Launches OpenLANE container with Sky130 PDK mounted.
ğŸ§  Always verify `$PDK_ROOT` path before launch.

---

## âš™ï¸ OpenLANE Interactive Flow

### Start the Flow

```bash
./flow.tcl -interactive
package require openlane 0.9
```

### Prepare Your Design

```tcl
prep -design picorv32a -tag 04-07_04-38 -overwrite
```

* `-design`: design folder name
* `-tag`: run timestamp label
* `-overwrite`: replace existing run if it exists

---

## ğŸ—ï¸ Synthesis & Floorplanning

### ğŸ§  Synthesis Commands

```tcl
set ::env(SYNTH_STRATEGY) "AREA 1"
set ::env(SYNTH_MAX_FANOUT) 4
run_synthesis
```

ğŸ”¹ Use `"DELAY 0"` for performance, `"AREA 1"` for compact layout.
ğŸ”¹ Check results in:
`results/synthesis/` â†’ `*.synthesis.v`, `*.stat.rpt`

---

### ğŸ§± Floorplanning Steps

```tcl
init_floorplan
place_io
tap_decap_or
```

**Key Switches:**

| Variable          | Description        | Typical |
| ----------------- | ------------------ | ------- |
| `FP_CORE_UTIL`    | Core utilization   | 50â€“70%  |
| `FP_ASPECT_RATIO` | Height/Width ratio | 1.0     |
| `FP_IO_MODE`      | I/O placement mode | 1       |

---

## ğŸ“¦ Placement

```tcl
run_placement
```

ğŸ§© **Output:** `results/placement/picorv32a.placement.def`
ğŸ” **Use:** Check cell distribution and overlap before CTS.

---

## ğŸŒ³ Clock Tree Synthesis (CTS)

```tcl
run_cts
```

**Key CTS Variables**

```tcl
echo $::env(CTS_CLK_BUFFER_LIST)
```

To modify buffer list:

```tcl
set ::env(CTS_CLK_BUFFER_LIST) [lreplace $::env(CTS_CLK_BUFFER_LIST) 0 0]
```

ğŸ“ Results:
`results/cts/picorv32a.cts.def`
`reports/cts/cts.rpt`

---

## ğŸ›£ï¸ Routing & DRC

### Run Power Distribution Network

```tcl
gen_pdn
```

### Detailed Routing

```tcl
run_routing
```

ğŸ“ Output:

```
results/routing/picorv32a.def
reports/routing/drc.rpt
```

### Run DRC Check in Magic

```bash
magic -T sky130A.tech lef read ../../tmp/merged.lef def read picorv32a.def
drc check
drc count
drc why
```

ğŸ’¡ **Tip:** Fix common spacing or enclosure errors before exporting GDS.

---

## ğŸ“ Magic & Layout Visualization

### Open DEF in Magic

```bash
cd runs/04-07_04-38/results/placement
magic -T /pdks/sky130A/libs.tech/magic/sky130A.tech \
  lef read ../../tmp/merged.lef \
  def read picorv32a.placement.def &
```

### Explore Layout

Inside Magic console:

```bash
expand
select top cell
what
box
```

**Zoom shortcuts:**
`z` = zoom in | `Shift+Z` = zoom out | `Ctrl+LeftClick` = select cell

---

## ğŸ“Š Static Timing Analysis (OpenSTA)

### Open OpenROAD

```bash
openroad
```

### Load Design

```tcl
read_lef ../../tmp/merged.lef
read_def results/cts/picorv32a.cts.def
read_verilog results/synthesis/picorv32a.synthesis_cts.v
link_design picorv32a
```

### Load Libraries

```tcl
read_liberty -max $::env(LIB_SLOWEST)
read_liberty -min $::env(LIB_FASTEST)
```

### Load Constraints

```tcl
read_sdc src/my_base.sdc
set_propagated_clock [all_clocks]
```

### Generate Timing Reports

```tcl
report_checks -path_delay min_max -digits 4
report_clock_tree
report_power
report_worst_slack
```

---

## ğŸ§® Parasitic Extraction & LVS

### SPEF Extraction (Parasitics)

```tcl
extract_parasitics -spef results/routing/picorv32a.spef
report_net -capacitance
```

### Run LVS using Netgen

```bash
netgen -batch lvs \
  "layout.spice layout" \
  "schematic.spice schematic" \
  sky130A_setup.tcl \
  report_lvs.txt
```

âœ… Checks layout vs schematic connectivity
ğŸ“„ Output: `report_lvs.txt`

---

## ğŸ’¾ GDSII Generation

```tcl
run_magic_drc
run_magic_spice_export
run_magic_gds
run_klayout_gds
```

ğŸ§± **Output:**

* `results/magic/picorv32a.gds`
* `results/magic/picorv32a.spice`

### View in KLayout

```bash
klayout results/magic/picorv32a.gds &
```

---

## ğŸ§° Troubleshooting & Tips

| Issue                               | Cause                     | Solution                      |
| ----------------------------------- | ------------------------- | ----------------------------- |
| `ENOENT: no such file or directory` | Wrong PDK or path         | Verify `$PDK_ROOT`            |
| Magic DRC errors                    | Overlap or spacing issues | `drc why` â†’ fix coordinates   |
| Setup/Hold violations               | Improper CTS              | Re-tune CTS buffer list       |
| Slow synthesis                      | High fanout               | Set `SYNTH_MAX_FANOUT` = 4    |
| DEF not loading                     | Missing merged.lef        | Re-run floorplan or merge_lef |

---

## ğŸ“š File Format Reference

| File    | Type                        | Description                  |
| ------- | --------------------------- | ---------------------------- |
| `.lef`  | Library Exchange Format     | Macro geometry & layers      |
| `.def`  | Design Exchange Format      | Placement/routing data       |
| `.v`    | Verilog                     | Gate-level netlist           |
| `.sdc`  | Synopsys Design Constraints | Timing definitions           |
| `.lib`  | Liberty                     | Cell timing models           |
| `.mag`  | Magic                       | Layout view                  |
| `.spef` | Parasitic Extraction        | RC data                      |
| `.gds`  | GDSII                       | Final layout for fabrication |

---

## âš¡ Quick Reference Commands

| Stage      | Command                    | Tool        |
| ---------- | -------------------------- | ----------- |
| Synthesis  | `run_synthesis`            | Yosys       |
| Floorplan  | `init_floorplan`           | OpenROAD    |
| Placement  | `run_placement`            | RePlAce     |
| CTS        | `run_cts`                  | TritonCTS   |
| PDN        | `gen_pdn`                  | OpenROAD    |
| Routing    | `run_routing`              | TritonRoute |
| DRC        | `run_magic_drc`            | Magic       |
| GDS Export | `run_magic_gds`            | Magic       |
| STA        | `openroad â†’ report_checks` | OpenSTA     |
| LVS        | `netgen lvs`               | Netgen      |

---

## ğŸ’¡ Pro Tips for Interviews

ğŸ§© Mention that you:

* Understand **RTL-to-GDSII** flow stages
* Use **OpenROAD** for placement, CTS, and STA
* Validate with **Magic** (DRC) and **Netgen** (LVS)
* Know how to interpret **timing reports and violations**

ğŸ—‚ï¸ Always mention your project directory hierarchy and use of **Sky130 PDK**.

---

**ğŸ§  Made with â¤ï¸ for VLSI Enthusiasts & Interview Prep**
ğŸ“… *Last Updated: October 2025*
âœ‰ï¸ *Author: Ravi Patel*

---

Would you like me to make this visually styled with **icons, code color highlights, and collapsible `<details>` sections** (like a modern GitHub-style study guide)? Itâ€™ll look perfect for your portfolio or interview notes.
