Partition Merge report for PWM_rev
Wed Nov  3 16:43:49 2021
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Partition Statistics
  5. Partition Merge Partition Pin Processing
  6. Partition Merge Resource Usage Summary
  7. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Wed Nov  3 16:43:49 2021           ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                   ; PWM_rev                                         ;
; Top-level Entity Name           ; PR                                              ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; 43 / 41,910 ( < 1 % )                           ;
; Total registers                 ; 65                                              ;
; Total pins                      ; 19 / 499 ( 4 % )                                ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 0 / 5,662,720 ( 0 % )                           ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                                 ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                                   ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                                   ;
; Total PLLs                      ; 0 / 15 ( 0 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                                                     ;
+----------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------+
; Partition Name                         ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents                                              ;
+----------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------+
; Top                                    ; User-created   ; Post-Fit          ; Post-Fit               ;                                                                 ;
; counter:counter_inst                   ; User-created   ; Source File       ; Source File            ; freezer:inst3|counter:counter_inst                              ;
; counter_persona2:counter_persona2_inst ; User-created   ; Source File       ; Source File            ; freezer_partition2:inst4|counter_persona2:counter_persona2_inst ;
; hard_block:auto_generated_inst         ; Auto-generated ; Post-Fit          ; Source File            ; hard_block:auto_generated_inst                                  ;
+----------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                                                   ;
+-----------------------------------------------+----------------------+-----------------------+----------------------------------------+--------------------------------+
; Statistic                                     ; Top                  ; counter:counter_inst  ; counter_persona2:counter_persona2_inst ; hard_block:auto_generated_inst ;
+-----------------------------------------------+----------------------+-----------------------+----------------------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed)   ; 5 / 41910 ( < 1 % )  ; 18 / 41910 ( < 1 % )  ; 21 / 41910 ( < 1 % )                   ; 0 / 41910 ( 0 % )              ;
;                                               ;                      ;                       ;                                        ;                                ;
; Combinational ALUT usage for logic            ; 7                    ; 34                    ; 42                                     ; 0                              ;
;     -- 7 input functions                      ; 0                    ; 0                     ; 0                                      ; 0                              ;
;     -- 6 input functions                      ; 0                    ; 5                     ; 2                                      ; 0                              ;
;     -- 5 input functions                      ; 0                    ; 0                     ; 3                                      ; 0                              ;
;     -- 4 input functions                      ; 0                    ; 2                     ; 5                                      ; 0                              ;
;     -- <=3 input functions                    ; 7                    ; 27                    ; 32                                     ; 0                              ;
; Memory ALUT usage                             ; 0                    ; 0                     ; 0                                      ; 0                              ;
;     -- 64-address deep                        ; 0                    ; 0                     ; 0                                      ; 0                              ;
;     -- 32-address deep                        ; 0                    ; 0                     ; 0                                      ; 0                              ;
;                                               ;                      ;                       ;                                        ;                                ;
; Dedicated logic registers                     ; 2 / 167640 ( < 1 % ) ; 27 / 167640 ( < 1 % ) ; 36 / 167640 ( < 1 % )                  ; 0 / 167640 ( 0 % )             ;
;                                               ;                      ;                       ;                                        ;                                ;
;                                               ;                      ;                       ;                                        ;                                ;
; I/O pins                                      ; 4                    ; 0                     ; 0                                      ; 15                             ;
; I/O registers                                 ; 0                    ; 0                     ; 0                                      ; 0                              ;
; Total block memory bits                       ; 0                    ; 0                     ; 0                                      ; 0                              ;
; Total block memory implementation bits        ; 0                    ; 0                     ; 0                                      ; 0                              ;
; Partial reconfiguration block                 ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                          ; 1 / 1 ( 100 % )                ;
;                                               ;                      ;                       ;                                        ;                                ;
; Connections                                   ;                      ;                       ;                                        ;                                ;
;     -- Input Connections                      ; 2                    ; 29                    ; 72                                     ; 0                              ;
;     -- Registered Input Connections           ; 0                    ; 27                    ; 72                                     ; 0                              ;
;     -- Output Connections                     ; 101                  ; 1                     ; 1                                      ; 0                              ;
;     -- Registered Output Connections          ; 0                    ; 1                     ; 1                                      ; 0                              ;
;                                               ;                      ;                       ;                                        ;                                ;
; Internal Connections                          ;                      ;                       ;                                        ;                                ;
;     -- Total Connections                      ; 119                  ; 172                   ; 250                                    ; 37                             ;
;     -- Registered Connections                 ; 2                    ; 81                    ; 183                                    ; 0                              ;
;                                               ;                      ;                       ;                                        ;                                ;
; External Connections                          ;                      ;                       ;                                        ;                                ;
;     -- Top                                    ; 0                    ; 30                    ; 73                                     ; 0                              ;
;     -- counter:counter_inst                   ; 30                   ; 0                     ; 0                                      ; 0                              ;
;     -- counter_persona2:counter_persona2_inst ; 73                   ; 0                     ; 0                                      ; 0                              ;
;     -- hard_block:auto_generated_inst         ; 0                    ; 0                     ; 0                                      ; 0                              ;
;                                               ;                      ;                       ;                                        ;                                ;
; Partition Interface                           ;                      ;                       ;                                        ;                                ;
;     -- Input Ports                            ; 20                   ; 2                     ; 2                                      ; 18                             ;
;     -- Output Ports                           ; 5                    ; 1                     ; 1                                      ; 3                              ;
;     -- Bidir Ports                            ; 0                    ; 0                     ; 0                                      ; 0                              ;
;                                               ;                      ;                       ;                                        ;                                ;
; Registered Ports                              ;                      ;                       ;                                        ;                                ;
;     -- Registered Input Ports                 ; 0                    ; 1                     ; 2                                      ; 0                              ;
;     -- Registered Output Ports                ; 0                    ; 1                     ; 1                                      ; 0                              ;
;                                               ;                      ;                       ;                                        ;                                ;
; Port Connectivity                             ;                      ;                       ;                                        ;                                ;
;     -- Input Ports driven by GND              ; 0                    ; 0                     ; 0                                      ; 0                              ;
;     -- Output Ports driven by GND             ; 0                    ; 0                     ; 0                                      ; 0                              ;
;     -- Input Ports driven by VCC              ; 0                    ; 0                     ; 0                                      ; 0                              ;
;     -- Output Ports driven by VCC             ; 0                    ; 0                     ; 0                                      ; 0                              ;
;     -- Input Ports with no Source             ; 0                    ; 0                     ; 0                                      ; 0                              ;
;     -- Output Ports with no Source            ; 0                    ; 0                     ; 0                                      ; 0                              ;
;     -- Input Ports with no Fanout             ; 0                    ; 0                     ; 0                                      ; 0                              ;
;     -- Output Ports with no Fanout            ; 0                    ; 0                     ; 0                                      ; 0                              ;
+-----------------------------------------------+----------------------+-----------------------+----------------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                               ;
+--------------------------+-----------+---------------+-------------------+---------------------------------------------+
; Name                     ; Partition ; Type          ; Location          ; Status                                      ;
+--------------------------+-----------+---------------+-------------------+---------------------------------------------+
; clk                      ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- clk               ; Top       ; Input Pad     ; IOPAD_X64_Y0_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- clk~input         ; Top       ; Input Buffer  ; IOIBUF_X64_Y0_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                          ;           ;               ;                   ;                                             ;
; clkout                   ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- clkout            ; Top       ; Output Pad    ; IOPAD_X20_Y0_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- clkout~output     ; Top       ; Output Buffer ; IOOBUF_X20_Y0_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                          ;           ;               ;                   ;                                             ;
; clkout2                  ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- clkout2           ; Top       ; Output Pad    ; IOPAD_X40_Y0_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- clkout2~output    ; Top       ; Output Buffer ; IOOBUF_X40_Y0_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                          ;           ;               ;                   ;                                             ;
; nreset                   ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- nreset            ; Top       ; Input Pad     ; IOPAD_X20_Y0_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- nreset~input      ; Top       ; Input Buffer  ; IOIBUF_X20_Y0_N18 ; Preserved from Post-Fit or Imported Netlist ;
;                          ;           ;               ;                   ;                                             ;
; pr_clk                   ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- pr_clk            ; Top       ; Input Pad     ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- pr_clk~input      ; Top       ; Input Buffer  ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                          ;           ;               ;                   ;                                             ;
; pr_data[0]               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- pr_data[0]        ; Top       ; Input Pad     ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- pr_data[0]~input  ; Top       ; Input Buffer  ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                          ;           ;               ;                   ;                                             ;
; pr_data[10]              ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- pr_data[10]       ; Top       ; Input Pad     ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- pr_data[10]~input ; Top       ; Input Buffer  ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                          ;           ;               ;                   ;                                             ;
; pr_data[11]              ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- pr_data[11]       ; Top       ; Input Pad     ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- pr_data[11]~input ; Top       ; Input Buffer  ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                          ;           ;               ;                   ;                                             ;
; pr_data[12]              ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- pr_data[12]       ; Top       ; Input Pad     ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- pr_data[12]~input ; Top       ; Input Buffer  ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                          ;           ;               ;                   ;                                             ;
; pr_data[13]              ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- pr_data[13]       ; Top       ; Input Pad     ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- pr_data[13]~input ; Top       ; Input Buffer  ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                          ;           ;               ;                   ;                                             ;
; pr_data[14]              ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- pr_data[14]       ; Top       ; Input Pad     ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- pr_data[14]~input ; Top       ; Input Buffer  ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                          ;           ;               ;                   ;                                             ;
; pr_data[15]              ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- pr_data[15]       ; Top       ; Input Pad     ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- pr_data[15]~input ; Top       ; Input Buffer  ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                          ;           ;               ;                   ;                                             ;
; pr_data[1]               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- pr_data[1]        ; Top       ; Input Pad     ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- pr_data[1]~input  ; Top       ; Input Buffer  ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                          ;           ;               ;                   ;                                             ;
; pr_data[2]               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- pr_data[2]        ; Top       ; Input Pad     ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- pr_data[2]~input  ; Top       ; Input Buffer  ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                          ;           ;               ;                   ;                                             ;
; pr_data[3]               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- pr_data[3]        ; Top       ; Input Pad     ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- pr_data[3]~input  ; Top       ; Input Buffer  ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                          ;           ;               ;                   ;                                             ;
; pr_data[4]               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- pr_data[4]        ; Top       ; Input Pad     ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- pr_data[4]~input  ; Top       ; Input Buffer  ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                          ;           ;               ;                   ;                                             ;
; pr_data[5]               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- pr_data[5]        ; Top       ; Input Pad     ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- pr_data[5]~input  ; Top       ; Input Buffer  ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                          ;           ;               ;                   ;                                             ;
; pr_data[6]               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- pr_data[6]        ; Top       ; Input Pad     ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- pr_data[6]~input  ; Top       ; Input Buffer  ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                          ;           ;               ;                   ;                                             ;
; pr_data[7]               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- pr_data[7]        ; Top       ; Input Pad     ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- pr_data[7]~input  ; Top       ; Input Buffer  ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                          ;           ;               ;                   ;                                             ;
; pr_data[8]               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- pr_data[8]        ; Top       ; Input Pad     ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- pr_data[8]~input  ; Top       ; Input Buffer  ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                          ;           ;               ;                   ;                                             ;
; pr_data[9]               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- pr_data[9]        ; Top       ; Input Pad     ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- pr_data[9]~input  ; Top       ; Input Buffer  ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                          ;           ;               ;                   ;                                             ;
; pr_done                  ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- pr_done           ; Top       ; Output Pad    ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- pr_done~output    ; Top       ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                          ;           ;               ;                   ;                                             ;
; pr_error                 ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- pr_error          ; Top       ; Output Pad    ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- pr_error~output   ; Top       ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                          ;           ;               ;                   ;                                             ;
; pr_ready                 ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- pr_ready          ; Top       ; Output Pad    ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- pr_ready~output   ; Top       ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                          ;           ;               ;                   ;                                             ;
; pr_request               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- pr_request        ; Top       ; Input Pad     ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- pr_request~input  ; Top       ; Input Buffer  ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                          ;           ;               ;                   ;                                             ;
; ~QUARTUS_CREATED_GND~0   ; Top       ; Output Port   ; n/a               ;                                             ;
;                          ;           ;               ;                   ;                                             ;
+--------------------------+-----------+---------------+-------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                       ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                          ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 46                                                                             ;
;                                             ;                                                                                ;
; Combinational ALUT usage for logic          ; 83                                                                             ;
;     -- 7 input functions                    ; 0                                                                              ;
;     -- 6 input functions                    ; 7                                                                              ;
;     -- 5 input functions                    ; 3                                                                              ;
;     -- 4 input functions                    ; 7                                                                              ;
;     -- <=3 input functions                  ; 66                                                                             ;
;                                             ;                                                                                ;
; Dedicated logic registers                   ; 65                                                                             ;
;                                             ;                                                                                ;
; I/O pins                                    ; 19                                                                             ;
;                                             ;                                                                                ;
; Total DSP Blocks                            ; 0                                                                              ;
;                                             ;                                                                                ;
; HSSI RX PCSs                                ; 0 / 9 ( 0 % )                                                                  ;
; HSSI PMA RX Deserializers                   ; 0 / 9 ( 0 % )                                                                  ;
; HSSI TX PCSs                                ; 0 / 9 ( 0 % )                                                                  ;
; HSSI PMA TX Serializers                     ; 0 / 9 ( 0 % )                                                                  ;
; Maximum fan-out node                        ; freezer_partition2:inst4|counter_persona2:counter_persona2_inst|reset~PR_IPORT ;
; Maximum fan-out                             ; 36                                                                             ;
; Total fan-out                               ; 475                                                                            ;
; Average fan-out                             ; 2.36                                                                           ;
+---------------------------------------------+--------------------------------------------------------------------------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Wed Nov  3 16:43:47 2021
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off PR -c PWM_rev --merge=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (35006): Using previously generated Fitter netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "counter:counter_inst" File: /media/dloubach/data/sw-test-projects/cvsoc_board/cyclone-v-soc-partial-reconfig-hw/freezer.v Line: 27
Info (35007): Using synthesis netlist for partition "counter_persona2:counter_persona2_inst" File: /media/dloubach/data/sw-test-projects/cvsoc_board/cyclone-v-soc-partial-reconfig-hw/freezer_partition2.v Line: 27
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 43 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 112 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 85 logic cells
Info: Quartus Prime Partition Merge was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 1569 megabytes
    Info: Processing ended: Wed Nov  3 16:43:49 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


