======================================================================

Annotating SDF timing data:
  Compiled SDF file:     /ibe/users/da220/Cadence/WORK_TSMC180FORTE/THESIS/TB_TOP_128_16_8/.CHARACTERIZATION/SIGNALS_VDDL_128_16_8_final.sdf.X
  Log file:              /ibe/users/da220/Cadence/WORK_TSMC180FORTE/THESIS/TB_TOP_128_16_8/.CHARACTERIZATION/SIGNALS_VDDL_128_16_8_final.sdf.X_sdf_annotation.log
  Backannotation scope:  TB_TOP_128_16_8.TOP.SIGNALS_VDDL
  Configuration file:    
  MTM control:           MAXIMUM
  Scale factors:         
  Scale type:            

Time units: 1ns


Annotating to instance FE_OFC5_SA_EN_L of module BUFFD3BWP7T
	ABSOLUTE (IOPATH I Z) = (0.697, 0.432)

Annotating to instance FE_OFC4_PRE_L of module BUFFD3BWP7T
	ABSOLUTE (IOPATH I Z) = (0.612, 0.39)

Annotating to instance FE_OFC3_DVLP_L of module BUFFD3BWP7T
	ABSOLUTE (IOPATH I Z) = (0.612, 0.39)

Annotating to instance FE_OFC2_NOT_READ_VDDL_1 of module BUFFD6BWP7T
	ABSOLUTE (IOPATH I Z) = (0.579, 0.345)

Annotating to instance FE_OFC1_NOT_WRITE_VDDL of module BUFFD3BWP7T
	ABSOLUTE (IOPATH I Z) = (0.621, 0.398)

Annotating to instance FE_OFC0_WRITE_VDDL of module BUFFD3BWP7T
	ABSOLUTE (IOPATH I Z) = (0.616, 0.396)

Annotating to instance U7_g1__8780 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.307, 2.029)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.274, 3.34, 0.25, 1.95)

Annotating to instance U7_g4__4296 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.155, 1.831)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.273, 3.215, 0.249, 1.793)

Annotating to instance U7_g5__3772 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.299, 2.018)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.274, 3.333, 0.25, 1.942)

Annotating to instance U7_g6__1474 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.171, 1.851)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.273, 3.229, 0.249, 1.811)

Annotating to instance U7_g7__4547 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.172, 1.852)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.274, 3.23, 0.25, 1.811)

Annotating to instance U7_g8__9682 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.207, 1.896)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.274, 3.259, 0.25, 1.848)

Annotating to instance U7_g9__2683 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.145, 1.816)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.273, 3.205, 0.249, 1.781)

Annotating to instance U7_g10__1309 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.17, 1.849)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.274, 3.227, 0.249, 1.809)

Annotating to instance g11 of module INVD2P5BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.694, 0.384)

Annotating to instance g12 of module INVD2P5BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.689, 0.379)

Annotating to instance U1_out_reg of module LHQD2BWP7T
	ABSOLUTE (IOPATH D Q) = (0.145, 0.236)
	ABSOLUTE (IOPATH E Q) = (0.219, 0.218)
	TIMINGCHECK (WIDTH (posedge E) (0.166))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.019) (-0.002))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.185) (-0.127))

Annotating to instance U3_out_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.347, 0.222)
	ABSOLUTE (IOPATH D Q) = (0.115, 0.189)
	ABSOLUTE (IOPATH E QN) = (0.327, 0.295)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.005) (0.012))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.157) (-0.105))

Annotating to instance U4_out_reg of module LHQD2BWP7T
	ABSOLUTE (IOPATH D Q) = (0.15, 0.228)
	ABSOLUTE (IOPATH E Q) = (0.228, 0.228)
	TIMINGCHECK (WIDTH (posedge E) (0.166))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.014) (0.002))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.168) (-0.11))

Annotating to instance U6_out_reg of module LHQD1BWP7T
	ABSOLUTE (IOPATH D Q) = (0.16, 0.221)
	ABSOLUTE (IOPATH E Q) = (0.238, 0.221)
	TIMINGCHECK (WIDTH (posedge E) (0.122))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0) (0.015))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.126) (-0.086))

Annotating to instance U5_out_reg of module LHQD2BWP7T
	ABSOLUTE (IOPATH D Q) = (0.152, 0.23)
	ABSOLUTE (IOPATH E Q) = (0.23, 0.23)
	TIMINGCHECK (WIDTH (posedge E) (0.166))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.014) (0.002))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.168) (-0.11))

Annotating to instance g17 of module INVD1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.123, 0.009)

Annotating to instance g21 of module INVD1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.134, 0.015)

Annotating to instance U1_mid_reg of module LHQD2BWP7T
	ABSOLUTE (IOPATH D Q) = (0.148, 0.234)
	ABSOLUTE (IOPATH E Q) = (0.218, 0.217)
	TIMINGCHECK (WIDTH (posedge E) (0.166))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.023) (-0.007))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.183) (-0.126))

Annotating to instance U3_mid_reg of module LHQD1BWP7T
	ABSOLUTE (IOPATH D Q) = (0.17, 0.238)
	ABSOLUTE (IOPATH E Q) = (0.238, 0.219)
	TIMINGCHECK (WIDTH (posedge E) (0.122))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.01) (0.007))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.145) (-0.106))

Annotating to instance U4_mid_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.271, 0.183)
	ABSOLUTE (IOPATH D Q) = (0.121, 0.191)
	ABSOLUTE (IOPATH E QN) = (0.251, 0.25)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.01) (0.007))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.159) (-0.106))

Annotating to instance U6_mid_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.268, 0.18)
	ABSOLUTE (IOPATH D Q) = (0.121, 0.19)
	ABSOLUTE (IOPATH E QN) = (0.248, 0.248)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.01) (0.008))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.158) (-0.106))

Annotating to instance U5_mid_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.271, 0.183)
	ABSOLUTE (IOPATH D Q) = (0.12, 0.19)
	ABSOLUTE (IOPATH E QN) = (0.252, 0.251)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.01) (0.008))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.158) (-0.105))

Annotating to instance g31 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.155, 0.119)

Annotating to instance g33 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.138, 0.103)

Annotating to instance g29 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.179, 0.128)

Annotating to instance g32 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.177, 0.136)

Annotating to instance g30 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.175, 0.129)
   assign WRITE_2 = WRITE ;
        |
ncelab: *W,SDFNCAP (/ibe/users/da220/Cadence/WORK_TSMC180FORTE/DIGITAL_THESIS_5V/CONTROLLER_5V_128_16_8/functional/verilog.v,153|8): The interconnect source TB_TOP_128_16_8.TOP.CONTROLLER.controller1_N_ADDRESS_EN_reg.Q is separated by a unidirectional continuous assign from the destination TB_TOP_128_16_8.TOP.CONTROLLER.WRITE_2.  The port annotation will still occur.
   assign NOT_WRITE_2 = NOT_WRITE ;
        |
ncelab: *W,SDFNCAP (/ibe/users/da220/Cadence/WORK_TSMC180FORTE/DIGITAL_THESIS_5V/CONTROLLER_5V_128_16_8/functional/verilog.v,152|8): The interconnect source TB_TOP_128_16_8.TOP.CONTROLLER.g1551.ZN is separated by a unidirectional continuous assign from the destination TB_TOP_128_16_8.TOP.CONTROLLER.NOT_WRITE_2.  The port annotation will still occur.
   assign NOT_READ_VDDL_2 = NOT_READ_VDDL_1 ;
        |
ncelab: *W,SDFNCAP (/ibe/users/da220/Cadence/WORK_TSMC180FORTE/DIGITAL_THESIS_1_8V/SIGNALS_VDDL_128_16_8/functional/verilog.v,65|8): The interconnect source TB_TOP_128_16_8.TOP.SIGNALS_VDDL.FE_OFC2_NOT_READ_VDDL_1.Z is separated by a unidirectional continuous assign from the destination TB_TOP_128_16_8.TOP.SIGNALS_VDDL.NOT_READ_VDDL_2.  The port annotation will still occur.
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U6_out_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U6_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.FE_OFC5_SA_EN_L.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U5_out_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U5_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.FE_OFC4_PRE_L.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U4_out_reg.E = (0.002)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U4_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.FE_OFC3_DVLP_L.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U3_mid_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U3_mid_reg.D = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.FE_OFC2_NOT_READ_VDDL_1.I = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U1_mid_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U1_mid_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.FE_OFC1_NOT_WRITE_VDDL.I = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U1_out_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U1_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.FE_OFC0_WRITE_VDDL.I = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.g33.I = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.g31.I = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.g32.I = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.g29.I = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.g30.I = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U3_out_reg.E = (0.002)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U3_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U4_mid_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U4_mid_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U6_mid_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U6_mid_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U5_mid_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U5_mid_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.WRITE_VDDL = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.g17.I = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.NOT_WRITE_VDDL = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.g11.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.READ_VDDL_1 = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.g21.I = (0.008)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.NOT_READ_VDDL_1 = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.NOT_READ_VDDL_2 = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.g12.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.READ_VDDL_2 = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.DVLP_L = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.PRE_L = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U7_g1__8780.OE = (0.019)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U7_g1__8780.I = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U7_g4__4296.OE = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U7_g4__4296.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U7_g5__3772.OE = (0.018)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U7_g5__3772.I = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U7_g6__1474.OE = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U7_g6__1474.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U7_g7__4547.OE = (0.013)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U7_g7__4547.I = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U7_g8__9682.OE = (0.019)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U7_g8__9682.I = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U7_g9__2683.OE = (0.004)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U7_g9__2683.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U7_g10__1309.OE = (0.009)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.U7_g10__1309.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.SA_EN_L = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.Z_BUS[7] = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.Z_BUS[6] = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.Z_BUS[5] = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.Z_BUS[4] = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.Z_BUS[3] = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.Z_BUS[2] = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.Z_BUS[1] = (0)
ABSOLUTE PORT: TB_TOP_128_16_8.TOP.SIGNALS_VDDL.Z_BUS[0] = (0)
