Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: reg_file.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "reg_file.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "reg_file"
Output Format                      : NGC
Target Device                      : xc3s500e-5-vq100

---- Source Options
Top Module Name                    : reg_file
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "reg_file.v" in library work
Module <reg_file> compiled
No errors in compilation
Analysis of file <"reg_file.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <reg_file> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <reg_file>.
Module <reg_file> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <reg_file> has a constant value of 1000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <reg_file>.
    Related source file is "reg_file.v".
    Found 2048-bit register for signal <data>.
    Found 32-bit register for signal <data_out>.
    Found 6-bit comparator not equal for signal <data_out$cmp_ne0000> created at line 28.
    Found 32-bit 4-to-1 multiplexer for signal <data_out$mux0000>.
INFO:Xst:738 - HDL ADVISOR - 2048 flip-flops were inferred for signal <data>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 2080 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <reg_file> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 65
 32-bit register                                       : 65
# Comparators                                          : 1
 6-bit comparator not equal                            : 1
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 64-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 2080
 Flip-Flops                                            : 2080
# Comparators                                          : 1
 6-bit comparator not equal                            : 1
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 64-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <reg_file> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block reg_file, actual ratio is 37.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2080
 Flip-Flops                                            : 2080

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : reg_file.ngr
Top Level Output File Name         : reg_file
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 79

Cell Usage :
# BELS                             : 2168
#      BUF                         : 3
#      INV                         : 5
#      LUT2                        : 1
#      LUT3                        : 1024
#      LUT4                        : 143
#      MUXF5                       : 544
#      MUXF6                       : 256
#      MUXF7                       : 128
#      MUXF8                       : 64
# FlipFlops/Latches                : 2080
#      FDCE                        : 2048
#      FDE                         : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 78
#      IBUF                        : 46
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500evq100-5 

 Number of Slices:                     1723  out of   4656    37%  
 Number of Slice Flip Flops:           2080  out of   9312    22%  
 Number of 4 input LUTs:               1173  out of   9312    12%  
 Number of IOs:                          79
 Number of bonded IOBs:                  79  out of     66   119% (*) 
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2080  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------+------------------------+-------+
Control Signal                              | Buffer(FF name)        | Load  |
--------------------------------------------+------------------------+-------+
rst_n_inv(rst_n_inv641_INV_0:O)             | NONE(data_0_0)         | 410   |
rst_n_inv641_INV_0_3(rst_n_inv641_INV_0_3:O)| NONE(data_32_27)       | 410   |
rst_n_inv641_INV_0_4(rst_n_inv641_INV_0_4:O)| NONE(data_20_4)        | 410   |
rst_n_inv641_INV_0_1(rst_n_inv641_INV_0_1:O)| NONE(data_56_15)       | 409   |
rst_n_inv641_INV_0_2(rst_n_inv641_INV_0_2:O)| NONE(data_44_21)       | 409   |
--------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.873ns (Maximum Frequency: 205.214MHz)
   Minimum input arrival time before clock: 8.115ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.873ns (frequency: 205.214MHz)
  Total number of paths / destination ports: 3072 / 32
-------------------------------------------------------------------------
Delay:               4.873ns (Levels of Logic = 7)
  Source:            data_0_0 (FF)
  Destination:       data_out_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: data_0_0 to data_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.514   0.426  data_0_0 (data_0_0)
     LUT3:I1->O            1   0.612   0.000  rAddr<5>_13100 (rAddr<5>_13100)
     MUXF5:I0->O           1   0.278   0.000  rAddr<5>_11_f5_79 (rAddr<5>_11_f580)
     MUXF6:I0->O           1   0.451   0.000  rAddr<5>_9_f6_59 (rAddr<5>_9_f660)
     MUXF7:I0->O           1   0.451   0.000  rAddr<5>_7_f7_39 (rAddr<5>_7_f740)
     MUXF8:I0->O           2   0.451   0.532  rAddr<5>_5_f8_19 (rAddr<5>_5_f820)
     LUT4:I0->O            1   0.612   0.000  Mmux_data_out_mux00002_F (N150)
     MUXF5:I0->O           1   0.278   0.000  Mmux_data_out_mux00002 (data_out_mux0000<0>)
     FDE:D                     0.268          data_out_0
    ----------------------------------------
    Total                      4.873ns (3.915ns logic, 0.958ns route)
                                       (80.3% logic, 19.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 20992 / 4160
-------------------------------------------------------------------------
Offset:              8.115ns (Levels of Logic = 9)
  Source:            rAddr<0> (PAD)
  Destination:       data_out_0 (FF)
  Destination Clock: clk rising

  Data Path: rAddr<0> to data_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           342   1.106   1.156  rAddr_0_IBUF (rAddr_0_IBUF)
     BUF:I->O            342   0.612   1.308  rAddr_0_IBUF_1 (rAddr_0_IBUF_1)
     LUT3:I0->O            1   0.612   0.000  rAddr<5>_99 (rAddr<5>_99)
     MUXF5:I1->O           1   0.278   0.000  rAddr<5>_8_f5_8 (rAddr<5>_8_f59)
     MUXF6:I1->O           1   0.451   0.000  rAddr<5>_7_f6_8 (rAddr<5>_7_f69)
     MUXF7:I1->O           1   0.451   0.000  rAddr<5>_6_f7_8 (rAddr<5>_6_f79)
     MUXF8:I1->O           2   0.451   0.532  rAddr<5>_5_f8_8 (rAddr<5>_5_f89)
     LUT4:I0->O            1   0.612   0.000  Mmux_data_out_mux000064_F (N100)
     MUXF5:I0->O           1   0.278   0.000  Mmux_data_out_mux000064 (data_out_mux0000<9>)
     FDE:D                     0.268          data_out_9
    ----------------------------------------
    Total                      8.115ns (5.119ns logic, 2.996ns route)
                                       (63.1% logic, 36.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            data_out_31 (FF)
  Destination:       rDout<31> (PAD)
  Source Clock:      clk rising

  Data Path: data_out_31 to rDout<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.514   0.357  data_out_31 (data_out_31)
     OBUF:I->O                 3.169          rDout_31_OBUF (rDout<31>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.51 secs
 
--> 

Total memory usage is 295744 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    2 (   0 filtered)

