vendor_name = ModelSim
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/toplevel/bidir_bus.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/toplevel/I2C_tx_rx.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/toplevel/I2C_sda_mux.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/toplevel/I2C_scl_mux.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/toplevel/I2C_mux.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/toplevel/I2C_handler.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/toplevel/I2C_addr_demux.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/toplevel/clk_divider.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/Register32x8.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/PROGRAM_MEMORY.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/Program_counter.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/multiplex.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/instruction_decoder.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/InstrucReg.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/DATA_RAM.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/control_unit.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/constants.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/branch_control.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/B_imm_multiplexer.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/ALU.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/toplevel/ifttt_top_level.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/toplevel/GPIO_register.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/ifttt_top_level/output_files/ifttt_top_level.sdc
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/ifttt_top_level/mega_prog_mem.qip
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/ifttt_top_level/mega_prog_mem.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/ifttt_top_level/db/ifttt_top_level.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/ifttt_top_level/db/altsyncram_23r3.tdf
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/ifttt_top_level/prog.mif
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/ifttt_top_level/db/altsyncram_a3o1.tdf
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/ifttt_top_level/db/ifttt_top_level.ram0_register32x8_e16f5a94.hdl.mif
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/ifttt_top_level/db/altsyncram_ipm1.tdf
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/ifttt_top_level/db/ifttt_top_level.ram0_data_ram_24acaa6a.hdl.mif
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/ifttt_top_level/db/decode_ara.tdf
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/ifttt_top_level/db/mux_qlb.tdf
design_name = ifttt_top_level
instance = comp, \io_GPIO_PIN0[0]~output\, io_GPIO_PIN0[0]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN0[1]~output\, io_GPIO_PIN0[1]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN0[2]~output\, io_GPIO_PIN0[2]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN0[3]~output\, io_GPIO_PIN0[3]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN0[4]~output\, io_GPIO_PIN0[4]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN0[5]~output\, io_GPIO_PIN0[5]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN0[6]~output\, io_GPIO_PIN0[6]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN0[7]~output\, io_GPIO_PIN0[7]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN1[0]~output\, io_GPIO_PIN1[0]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN1[1]~output\, io_GPIO_PIN1[1]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN1[2]~output\, io_GPIO_PIN1[2]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN1[3]~output\, io_GPIO_PIN1[3]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN1[4]~output\, io_GPIO_PIN1[4]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN1[5]~output\, io_GPIO_PIN1[5]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN1[6]~output\, io_GPIO_PIN1[6]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN1[7]~output\, io_GPIO_PIN1[7]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN2[0]~output\, io_GPIO_PIN2[0]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN2[1]~output\, io_GPIO_PIN2[1]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN2[2]~output\, io_GPIO_PIN2[2]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN2[3]~output\, io_GPIO_PIN2[3]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN2[4]~output\, io_GPIO_PIN2[4]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN2[5]~output\, io_GPIO_PIN2[5]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN2[6]~output\, io_GPIO_PIN2[6]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN2[7]~output\, io_GPIO_PIN2[7]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN3[0]~output\, io_GPIO_PIN3[0]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN3[1]~output\, io_GPIO_PIN3[1]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN3[2]~output\, io_GPIO_PIN3[2]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN3[3]~output\, io_GPIO_PIN3[3]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN3[4]~output\, io_GPIO_PIN3[4]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN3[5]~output\, io_GPIO_PIN3[5]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN3[6]~output\, io_GPIO_PIN3[6]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN3[7]~output\, io_GPIO_PIN3[7]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN4[0]~output\, io_GPIO_PIN4[0]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN4[1]~output\, io_GPIO_PIN4[1]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN4[2]~output\, io_GPIO_PIN4[2]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN4[3]~output\, io_GPIO_PIN4[3]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN4[4]~output\, io_GPIO_PIN4[4]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN4[5]~output\, io_GPIO_PIN4[5]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN4[6]~output\, io_GPIO_PIN4[6]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN4[7]~output\, io_GPIO_PIN4[7]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN5[0]~output\, io_GPIO_PIN5[0]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN5[1]~output\, io_GPIO_PIN5[1]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN5[2]~output\, io_GPIO_PIN5[2]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN5[3]~output\, io_GPIO_PIN5[3]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN5[4]~output\, io_GPIO_PIN5[4]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN5[5]~output\, io_GPIO_PIN5[5]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN5[6]~output\, io_GPIO_PIN5[6]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN5[7]~output\, io_GPIO_PIN5[7]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN6[0]~output\, io_GPIO_PIN6[0]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN6[1]~output\, io_GPIO_PIN6[1]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN6[2]~output\, io_GPIO_PIN6[2]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN6[3]~output\, io_GPIO_PIN6[3]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN6[4]~output\, io_GPIO_PIN6[4]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN6[5]~output\, io_GPIO_PIN6[5]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN6[6]~output\, io_GPIO_PIN6[6]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN6[7]~output\, io_GPIO_PIN6[7]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN7[0]~output\, io_GPIO_PIN7[0]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN7[1]~output\, io_GPIO_PIN7[1]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN7[2]~output\, io_GPIO_PIN7[2]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN7[3]~output\, io_GPIO_PIN7[3]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN7[4]~output\, io_GPIO_PIN7[4]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN7[5]~output\, io_GPIO_PIN7[5]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN7[6]~output\, io_GPIO_PIN7[6]~output, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN7[7]~output\, io_GPIO_PIN7[7]~output, ifttt_top_level, 1
instance = comp, \o_DATA[0]~output\, o_DATA[0]~output, ifttt_top_level, 1
instance = comp, \o_DATA[1]~output\, o_DATA[1]~output, ifttt_top_level, 1
instance = comp, \o_DATA[2]~output\, o_DATA[2]~output, ifttt_top_level, 1
instance = comp, \o_DATA[3]~output\, o_DATA[3]~output, ifttt_top_level, 1
instance = comp, \o_DATA[4]~output\, o_DATA[4]~output, ifttt_top_level, 1
instance = comp, \o_DATA[5]~output\, o_DATA[5]~output, ifttt_top_level, 1
instance = comp, \o_DATA[6]~output\, o_DATA[6]~output, ifttt_top_level, 1
instance = comp, \o_DATA[7]~output\, o_DATA[7]~output, ifttt_top_level, 1
instance = comp, \o_STATE[0]~output\, o_STATE[0]~output, ifttt_top_level, 1
instance = comp, \o_STATE[1]~output\, o_STATE[1]~output, ifttt_top_level, 1
instance = comp, \o_STATE[2]~output\, o_STATE[2]~output, ifttt_top_level, 1
instance = comp, \o_STATE[3]~output\, o_STATE[3]~output, ifttt_top_level, 1
instance = comp, \o_STATE[4]~output\, o_STATE[4]~output, ifttt_top_level, 1
instance = comp, \o_STATE[5]~output\, o_STATE[5]~output, ifttt_top_level, 1
instance = comp, \o_STATE[6]~output\, o_STATE[6]~output, ifttt_top_level, 1
instance = comp, \o_INTERRUPT_ack~output\, o_INTERRUPT_ack~output, ifttt_top_level, 1
instance = comp, \i_CLK~input\, i_CLK~input, ifttt_top_level, 1
instance = comp, \i_CLK~inputclkctrl\, i_CLK~inputclkctrl, ifttt_top_level, 1
instance = comp, \r_CLK_divided[0]~69\, r_CLK_divided[0]~69, ifttt_top_level, 1
instance = comp, \r_CLK_divided[0]\, r_CLK_divided[0], ifttt_top_level, 1
instance = comp, \r_CLK_divided[1]~23\, r_CLK_divided[1]~23, ifttt_top_level, 1
instance = comp, \r_CLK_divided[1]\, r_CLK_divided[1], ifttt_top_level, 1
instance = comp, \r_CLK_divided[2]~25\, r_CLK_divided[2]~25, ifttt_top_level, 1
instance = comp, \r_CLK_divided[2]\, r_CLK_divided[2], ifttt_top_level, 1
instance = comp, \r_CLK_divided[3]~27\, r_CLK_divided[3]~27, ifttt_top_level, 1
instance = comp, \r_CLK_divided[3]\, r_CLK_divided[3], ifttt_top_level, 1
instance = comp, \r_CLK_divided[4]~29\, r_CLK_divided[4]~29, ifttt_top_level, 1
instance = comp, \r_CLK_divided[4]\, r_CLK_divided[4], ifttt_top_level, 1
instance = comp, \r_CLK_divided[5]~31\, r_CLK_divided[5]~31, ifttt_top_level, 1
instance = comp, \r_CLK_divided[5]\, r_CLK_divided[5], ifttt_top_level, 1
instance = comp, \r_CLK_divided[6]~33\, r_CLK_divided[6]~33, ifttt_top_level, 1
instance = comp, \r_CLK_divided[6]\, r_CLK_divided[6], ifttt_top_level, 1
instance = comp, \r_CLK_divided[7]~35\, r_CLK_divided[7]~35, ifttt_top_level, 1
instance = comp, \r_CLK_divided[7]\, r_CLK_divided[7], ifttt_top_level, 1
instance = comp, \r_CLK_divided[8]~37\, r_CLK_divided[8]~37, ifttt_top_level, 1
instance = comp, \r_CLK_divided[8]\, r_CLK_divided[8], ifttt_top_level, 1
instance = comp, \r_CLK_divided[9]~39\, r_CLK_divided[9]~39, ifttt_top_level, 1
instance = comp, \r_CLK_divided[9]\, r_CLK_divided[9], ifttt_top_level, 1
instance = comp, \r_CLK_divided[10]~41\, r_CLK_divided[10]~41, ifttt_top_level, 1
instance = comp, \r_CLK_divided[10]\, r_CLK_divided[10], ifttt_top_level, 1
instance = comp, \r_CLK_divided[11]~43\, r_CLK_divided[11]~43, ifttt_top_level, 1
instance = comp, \r_CLK_divided[11]\, r_CLK_divided[11], ifttt_top_level, 1
instance = comp, \r_CLK_divided[12]~45\, r_CLK_divided[12]~45, ifttt_top_level, 1
instance = comp, \r_CLK_divided[12]\, r_CLK_divided[12], ifttt_top_level, 1
instance = comp, \r_CLK_divided[13]~47\, r_CLK_divided[13]~47, ifttt_top_level, 1
instance = comp, \r_CLK_divided[13]\, r_CLK_divided[13], ifttt_top_level, 1
instance = comp, \r_CLK_divided[14]~49\, r_CLK_divided[14]~49, ifttt_top_level, 1
instance = comp, \r_CLK_divided[14]\, r_CLK_divided[14], ifttt_top_level, 1
instance = comp, \r_CLK_divided[15]~51\, r_CLK_divided[15]~51, ifttt_top_level, 1
instance = comp, \r_CLK_divided[15]\, r_CLK_divided[15], ifttt_top_level, 1
instance = comp, \r_CLK_divided[16]~53\, r_CLK_divided[16]~53, ifttt_top_level, 1
instance = comp, \r_CLK_divided[16]\, r_CLK_divided[16], ifttt_top_level, 1
instance = comp, \r_CLK_divided[17]~55\, r_CLK_divided[17]~55, ifttt_top_level, 1
instance = comp, \r_CLK_divided[17]\, r_CLK_divided[17], ifttt_top_level, 1
instance = comp, \r_CLK_divided[18]~57\, r_CLK_divided[18]~57, ifttt_top_level, 1
instance = comp, \r_CLK_divided[18]\, r_CLK_divided[18], ifttt_top_level, 1
instance = comp, \r_CLK_divided[19]~59\, r_CLK_divided[19]~59, ifttt_top_level, 1
instance = comp, \r_CLK_divided[19]\, r_CLK_divided[19], ifttt_top_level, 1
instance = comp, \r_CLK_divided[20]~61\, r_CLK_divided[20]~61, ifttt_top_level, 1
instance = comp, \r_CLK_divided[20]\, r_CLK_divided[20], ifttt_top_level, 1
instance = comp, \r_CLK_divided[21]~63\, r_CLK_divided[21]~63, ifttt_top_level, 1
instance = comp, \r_CLK_divided[21]\, r_CLK_divided[21], ifttt_top_level, 1
instance = comp, \r_CLK_divided[22]~65\, r_CLK_divided[22]~65, ifttt_top_level, 1
instance = comp, \r_CLK_divided[22]\, r_CLK_divided[22], ifttt_top_level, 1
instance = comp, \r_CLK_divided[23]~67\, r_CLK_divided[23]~67, ifttt_top_level, 1
instance = comp, \r_CLK_divided[23]\, r_CLK_divided[23], ifttt_top_level, 1
instance = comp, \r_CLK_divided[23]~clkctrl\, r_CLK_divided[23]~clkctrl, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_Program_counter|Add0~0\, INST_cpu_core|INST_Program_counter|Add0~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_Program_counter|Add0~2\, INST_cpu_core|INST_Program_counter|Add0~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_Program_counter|Add0~4\, INST_cpu_core|INST_Program_counter|Add0~4, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|r_PC_ADDRESS~4\, INST_cpu_core|INST_branch_control|r_PC_ADDRESS~4, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_Program_counter|Add0~6\, INST_cpu_core|INST_Program_counter|Add0~6, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_Program_counter|Add0~8\, INST_cpu_core|INST_Program_counter|Add0~8, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_Program_counter|Add0~10\, INST_cpu_core|INST_Program_counter|Add0~10, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|r_PC_ADDRESS~7\, INST_cpu_core|INST_branch_control|r_PC_ADDRESS~7, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|r_PC_ADDRESS[5]\, INST_cpu_core|INST_branch_control|r_PC_ADDRESS[5], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_Program_counter|Add0~12\, INST_cpu_core|INST_Program_counter|Add0~12, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|r_PC_ADDRESS~8\, INST_cpu_core|INST_branch_control|r_PC_ADDRESS~8, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|r_PC_ADDRESS[6]\, INST_cpu_core|INST_branch_control|r_PC_ADDRESS[6], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_Program_counter|Add0~14\, INST_cpu_core|INST_Program_counter|Add0~14, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_Program_counter|Add0~16\, INST_cpu_core|INST_Program_counter|Add0~16, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_Program_counter|Add0~18\, INST_cpu_core|INST_Program_counter|Add0~18, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|r_PC_ADDRESS~11\, INST_cpu_core|INST_branch_control|r_PC_ADDRESS~11, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|r_PC_ADDRESS[9]\, INST_cpu_core|INST_branch_control|r_PC_ADDRESS[9], ifttt_top_level, 1
instance = comp, \INST_cpu_core|mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0\, INST_cpu_core|mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0, ifttt_top_level, 1
instance = comp, \i_INTERRUPT_request~input\, i_INTERRUPT_request~input, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_OPCODE[1]\, INST_cpu_core|INST_instruction_decoder|o_OPCODE[1], ifttt_top_level, 1
instance = comp, \INST_cpu_core|mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2\, INST_cpu_core|mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[31]\, INST_cpu_core|INST_InstrucReg|r_register[31], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_OPCODE[3]\, INST_cpu_core|INST_instruction_decoder|o_OPCODE[3], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_OPCODE[2]\, INST_cpu_core|INST_instruction_decoder|o_OPCODE[2], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_OPCODE[0]\, INST_cpu_core|INST_instruction_decoder|o_OPCODE[0], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|process_0~0\, INST_cpu_core|INST_control_unit|process_0~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|Mux4~2\, INST_cpu_core|INST_control_unit|Mux4~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_REGISTER_C_WRITE_ENABLE~0\, INST_cpu_core|INST_instruction_decoder|o_REGISTER_C_WRITE_ENABLE~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[15]\, INST_cpu_core|INST_InstrucReg|r_register[15], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Add0~32\, INST_cpu_core|INST_instruction_decoder|Add0~32, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[0]~15\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[0]~15, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[16]\, INST_cpu_core|INST_InstrucReg|r_register[16], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[0]~0\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[0]~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[0]\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[0], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Add0~34\, INST_cpu_core|INST_instruction_decoder|Add0~34, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[1]~14\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[1]~14, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[1]\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[1], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Add0~36\, INST_cpu_core|INST_instruction_decoder|Add0~36, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[2]~13\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[2]~13, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[2]\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[2], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Add0~38\, INST_cpu_core|INST_instruction_decoder|Add0~38, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[3]~12\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[3]~12, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[3]\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[3], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Add0~40\, INST_cpu_core|INST_instruction_decoder|Add0~40, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[4]~11\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[4]~11, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[4]\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[4], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Add0~42\, INST_cpu_core|INST_instruction_decoder|Add0~42, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[5]~10\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[5]~10, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[5]\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[5], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Add0~44\, INST_cpu_core|INST_instruction_decoder|Add0~44, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[6]~9\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[6]~9, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[6]\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[6], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Add0~46\, INST_cpu_core|INST_instruction_decoder|Add0~46, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[7]~8\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[7]~8, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[7]\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[7], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Add0~48\, INST_cpu_core|INST_instruction_decoder|Add0~48, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[8]~7\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[8]~7, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[8]\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[8], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Add0~50\, INST_cpu_core|INST_instruction_decoder|Add0~50, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[9]~6\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[9]~6, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[9]\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[9], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Add0~52\, INST_cpu_core|INST_instruction_decoder|Add0~52, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[10]~5\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[10]~5, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[10]\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[10], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Add0~54\, INST_cpu_core|INST_instruction_decoder|Add0~54, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[11]~4\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[11]~4, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[11]\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[11], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Add0~56\, INST_cpu_core|INST_instruction_decoder|Add0~56, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[12]~3\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[12]~3, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[12]\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[12], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Add0~58\, INST_cpu_core|INST_instruction_decoder|Add0~58, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[13]~2\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[13]~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[13]\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[13], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Add0~60\, INST_cpu_core|INST_instruction_decoder|Add0~60, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[14]~1\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[14]~1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[14]\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[14], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Add0~62\, INST_cpu_core|INST_instruction_decoder|Add0~62, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[15]~16\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[15]~16, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[15]\, INST_cpu_core|INST_instruction_decoder|r_STACK_POINTER[15], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Add0~0\, INST_cpu_core|INST_instruction_decoder|Add0~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Add0~2\, INST_cpu_core|INST_instruction_decoder|Add0~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Add0~4\, INST_cpu_core|INST_instruction_decoder|Add0~4, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Add0~6\, INST_cpu_core|INST_instruction_decoder|Add0~6, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Add0~8\, INST_cpu_core|INST_instruction_decoder|Add0~8, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Add0~10\, INST_cpu_core|INST_instruction_decoder|Add0~10, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Add0~12\, INST_cpu_core|INST_instruction_decoder|Add0~12, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Add0~14\, INST_cpu_core|INST_instruction_decoder|Add0~14, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Add0~16\, INST_cpu_core|INST_instruction_decoder|Add0~16, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Add0~18\, INST_cpu_core|INST_instruction_decoder|Add0~18, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Add0~20\, INST_cpu_core|INST_instruction_decoder|Add0~20, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Add0~22\, INST_cpu_core|INST_instruction_decoder|Add0~22, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Add0~24\, INST_cpu_core|INST_instruction_decoder|Add0~24, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Add0~26\, INST_cpu_core|INST_instruction_decoder|Add0~26, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Add0~28\, INST_cpu_core|INST_instruction_decoder|Add0~28, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Add0~30\, INST_cpu_core|INST_instruction_decoder|Add0~30, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Mux43~0\, INST_cpu_core|INST_instruction_decoder|Mux43~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_Address_MEM[15]\, INST_cpu_core|INST_instruction_decoder|o_Address_MEM[15], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Mux44~0\, INST_cpu_core|INST_instruction_decoder|Mux44~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_Address_MEM[14]\, INST_cpu_core|INST_instruction_decoder|o_Address_MEM[14], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|Mux60~0\, INST_cpu_core|INST_MEMORY_CONTROL|Mux60~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|Mux60~1\, INST_cpu_core|INST_MEMORY_CONTROL|Mux60~1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|r_MEM_state[0]\, INST_cpu_core|INST_MEMORY_CONTROL|r_MEM_state[0], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|Mux59~0\, INST_cpu_core|INST_MEMORY_CONTROL|Mux59~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|r_MEM_state[1]\, INST_cpu_core|INST_MEMORY_CONTROL|r_MEM_state[1], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|Mux4~1\, INST_cpu_core|INST_control_unit|Mux4~1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|Mux4~3\, INST_cpu_core|INST_control_unit|Mux4~3, ifttt_top_level, 1
instance = comp, \i_HALT~input\, i_HALT~input, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|Mux7~4\, INST_cpu_core|INST_control_unit|Mux7~4, ifttt_top_level, 1
instance = comp, \i_RESET~input\, i_RESET~input, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|r_state[3]~7\, INST_cpu_core|INST_control_unit|r_state[3]~7, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|r_state[2]\, INST_cpu_core|INST_control_unit|r_state[2], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|Mux7~2\, INST_cpu_core|INST_control_unit|Mux7~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|r_state~5\, INST_cpu_core|INST_control_unit|r_state~5, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|r_state~11\, INST_cpu_core|INST_control_unit|r_state~11, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|r_state[5]\, INST_cpu_core|INST_control_unit|r_state[5], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|Mux3~0\, INST_cpu_core|INST_control_unit|Mux3~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|r_state[6]\, INST_cpu_core|INST_control_unit|r_state[6], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|Mux7~3\, INST_cpu_core|INST_control_unit|Mux7~3, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|Mux6~0\, INST_cpu_core|INST_control_unit|Mux6~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|r_state[3]\, INST_cpu_core|INST_control_unit|r_state[3], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|r_state~9\, INST_cpu_core|INST_control_unit|r_state~9, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|r_state~8\, INST_cpu_core|INST_control_unit|r_state~8, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|r_state~10\, INST_cpu_core|INST_control_unit|r_state~10, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|r_state[4]\, INST_cpu_core|INST_control_unit|r_state[4], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|r_INTERRUPT_active~0\, INST_cpu_core|INST_control_unit|r_INTERRUPT_active~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|r_INTERRUPT_request~0\, INST_cpu_core|INST_control_unit|r_INTERRUPT_request~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|r_INTERRUPT_request~1\, INST_cpu_core|INST_control_unit|r_INTERRUPT_request~1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|r_INTERRUPT_request\, INST_cpu_core|INST_control_unit|r_INTERRUPT_request, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|r_INTERRUPT_active~1\, INST_cpu_core|INST_control_unit|r_INTERRUPT_active~1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|r_INTERRUPT_active\, INST_cpu_core|INST_control_unit|r_INTERRUPT_active, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|Mux4~0\, INST_cpu_core|INST_control_unit|Mux4~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|r_state~6\, INST_cpu_core|INST_control_unit|r_state~6, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|r_state[1]\, INST_cpu_core|INST_control_unit|r_state[1], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|r_state~1\, INST_cpu_core|INST_control_unit|r_state~1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|r_state~2\, INST_cpu_core|INST_control_unit|r_state~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|r_state~3\, INST_cpu_core|INST_control_unit|r_state~3, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|r_state~0\, INST_cpu_core|INST_control_unit|r_state~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|r_state~4\, INST_cpu_core|INST_control_unit|r_state~4, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|r_state[0]\, INST_cpu_core|INST_control_unit|r_state[0], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[12]\, INST_cpu_core|INST_InstrucReg|r_register[12], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_Address_PROG[9]\, INST_cpu_core|INST_instruction_decoder|o_Address_PROG[9], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|o_ADDRESS~10\, INST_cpu_core|INST_branch_control|o_ADDRESS~10, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[2]~feeder\, INST_cpu_core|INST_InstrucReg|r_register[2]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[2]\, INST_cpu_core|INST_InstrucReg|r_register[2], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Mux9~0\, INST_cpu_core|INST_instruction_decoder|Mux9~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Mux7~1\, INST_cpu_core|INST_instruction_decoder|Mux7~1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_BRANCH_CONTROL[2]\, INST_cpu_core|INST_instruction_decoder|o_BRANCH_CONTROL[2], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|o_ADDRESS[0]~1\, INST_cpu_core|INST_branch_control|o_ADDRESS[0]~1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|o_ADDRESS[9]\, INST_cpu_core|INST_branch_control|o_ADDRESS[9], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_Program_counter|r_PROG_COUNT~10\, INST_cpu_core|INST_Program_counter|r_PROG_COUNT~10, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_Program_counter|r_PROG_COUNT[3]~1\, INST_cpu_core|INST_Program_counter|r_PROG_COUNT[3]~1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_Program_counter|r_PROG_COUNT[9]\, INST_cpu_core|INST_Program_counter|r_PROG_COUNT[9], ifttt_top_level, 1
instance = comp, \INST_cpu_core|mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1\, INST_cpu_core|mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[17]\, INST_cpu_core|INST_InstrucReg|r_register[17], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Mux7~0\, INST_cpu_core|INST_instruction_decoder|Mux7~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[1]\, INST_cpu_core|INST_InstrucReg|r_register[1], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Mux8~2\, INST_cpu_core|INST_instruction_decoder|Mux8~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Mux8~3\, INST_cpu_core|INST_instruction_decoder|Mux8~3, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_BRANCH_CONTROL[1]\, INST_cpu_core|INST_instruction_decoder|o_BRANCH_CONTROL[1], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|r_state[3]~clkctrl\, INST_cpu_core|INST_control_unit|r_state[3]~clkctrl, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|Mux75~0\, INST_cpu_core|INST_MEMORY_CONTROL|Mux75~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[13]~feeder\, INST_cpu_core|INST_InstrucReg|r_register[13]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[13]\, INST_cpu_core|INST_InstrucReg|r_register[13], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_Address_MEM[0]~0\, INST_cpu_core|INST_instruction_decoder|o_Address_MEM[0]~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Mux47~0\, INST_cpu_core|INST_instruction_decoder|Mux47~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_Address_MEM[11]\, INST_cpu_core|INST_instruction_decoder|o_Address_MEM[11], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|Mux64~0\, INST_cpu_core|INST_MEMORY_CONTROL|Mux64~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_address[11]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_address[11], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[23]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[23], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[24]~feeder\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[24]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[24]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[24], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_address[10]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_address[10], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Mux48~0\, INST_cpu_core|INST_instruction_decoder|Mux48~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_Address_MEM[10]\, INST_cpu_core|INST_instruction_decoder|o_Address_MEM[10], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|Mux65~0\, INST_cpu_core|INST_MEMORY_CONTROL|Mux65~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[22]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[22], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[21]~feeder\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[21]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[21]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[21], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY~30\, INST_cpu_core|INST_DATA_RAM|MEMORY~30, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[14]~feeder\, INST_cpu_core|INST_InstrucReg|r_register[14]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[14]\, INST_cpu_core|INST_InstrucReg|r_register[14], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Mux46~0\, INST_cpu_core|INST_instruction_decoder|Mux46~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_Address_MEM[12]\, INST_cpu_core|INST_instruction_decoder|o_Address_MEM[12], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|Mux63~0\, INST_cpu_core|INST_MEMORY_CONTROL|Mux63~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_address[12]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_address[12], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[25]~feeder\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[25]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[25]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[25], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_address[13]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_address[13], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Mux45~0\, INST_cpu_core|INST_instruction_decoder|Mux45~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_Address_MEM[13]\, INST_cpu_core|INST_instruction_decoder|o_Address_MEM[13], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|Mux62~0\, INST_cpu_core|INST_MEMORY_CONTROL|Mux62~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[28]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[28], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[27]~feeder\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[27]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[27]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[27], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY~31\, INST_cpu_core|INST_DATA_RAM|MEMORY~31, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[26]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[26], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Mux3~2\, INST_cpu_core|INST_instruction_decoder|Mux3~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Mux5~0\, INST_cpu_core|INST_instruction_decoder|Mux5~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Mux3~0\, INST_cpu_core|INST_instruction_decoder|Mux3~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Mux5~1\, INST_cpu_core|INST_instruction_decoder|Mux5~1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_MEM_write_enable\, INST_cpu_core|INST_instruction_decoder|o_MEM_write_enable, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_write_enable~2\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_write_enable~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_write_enable\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_write_enable, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[0]~feeder\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[0]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[0]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[0], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY~32\, INST_cpu_core|INST_DATA_RAM|MEMORY~32, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[11]\, INST_cpu_core|INST_InstrucReg|r_register[11], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Mux49~0\, INST_cpu_core|INST_instruction_decoder|Mux49~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_Address_MEM[9]\, INST_cpu_core|INST_instruction_decoder|o_Address_MEM[9], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|Mux66~0\, INST_cpu_core|INST_MEMORY_CONTROL|Mux66~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_address[9]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_address[9], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[19]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[19], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Mux50~0\, INST_cpu_core|INST_instruction_decoder|Mux50~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_Address_MEM[8]\, INST_cpu_core|INST_instruction_decoder|o_Address_MEM[8], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|Mux67~0\, INST_cpu_core|INST_MEMORY_CONTROL|Mux67~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_address[8]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_address[8], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[17]~feeder\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[17]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[17]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[17], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[18]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[18], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[20]~feeder\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[20]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[20]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[20], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY~29\, INST_cpu_core|INST_DATA_RAM|MEMORY~29, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[5]~feeder\, INST_cpu_core|INST_InstrucReg|r_register[5]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[5]\, INST_cpu_core|INST_InstrucReg|r_register[5], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Mux55~0\, INST_cpu_core|INST_instruction_decoder|Mux55~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_Address_MEM[3]\, INST_cpu_core|INST_instruction_decoder|o_Address_MEM[3], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|Mux72~0\, INST_cpu_core|INST_MEMORY_CONTROL|Mux72~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_address[3]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_address[3], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[7]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[7], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Mux56~0\, INST_cpu_core|INST_instruction_decoder|Mux56~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_Address_MEM[2]\, INST_cpu_core|INST_instruction_decoder|o_Address_MEM[2], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|Mux73~0\, INST_cpu_core|INST_MEMORY_CONTROL|Mux73~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_address[2]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_address[2], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[5]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[5], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[6]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[6], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[8]~feeder\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[8]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[8]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[8], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY~25\, INST_cpu_core|INST_DATA_RAM|MEMORY~25, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_address[1]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_address[1], ifttt_top_level, 1
instance = comp, \INST_cpu_core|mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a3\, INST_cpu_core|mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a3, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[3]\, INST_cpu_core|INST_InstrucReg|r_register[3], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Mux57~0\, INST_cpu_core|INST_instruction_decoder|Mux57~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_Address_MEM[1]\, INST_cpu_core|INST_instruction_decoder|o_Address_MEM[1], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|Mux74~0\, INST_cpu_core|INST_MEMORY_CONTROL|Mux74~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[4]~feeder\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[4]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[4]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[4], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[3]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[3], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_address[0]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_address[0], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Mux58~0\, INST_cpu_core|INST_instruction_decoder|Mux58~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_Address_MEM[0]\, INST_cpu_core|INST_instruction_decoder|o_Address_MEM[0], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|Mux75~1\, INST_cpu_core|INST_MEMORY_CONTROL|Mux75~1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[2]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[2], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[1]~feeder\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[1]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[1]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[1], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY~24\, INST_cpu_core|INST_DATA_RAM|MEMORY~24, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Mux51~0\, INST_cpu_core|INST_instruction_decoder|Mux51~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_Address_MEM[7]\, INST_cpu_core|INST_instruction_decoder|o_Address_MEM[7], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|Mux68~0\, INST_cpu_core|INST_MEMORY_CONTROL|Mux68~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_address[7]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_address[7], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[15]~feeder\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[15]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[15]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[15], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[16]~feeder\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[16]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[16]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[16], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_address[6]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_address[6], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Mux52~0\, INST_cpu_core|INST_instruction_decoder|Mux52~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_Address_MEM[6]\, INST_cpu_core|INST_instruction_decoder|o_Address_MEM[6], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|Mux69~0\, INST_cpu_core|INST_MEMORY_CONTROL|Mux69~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[14]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[14], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[13]~feeder\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[13]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[13]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[13], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY~27\, INST_cpu_core|INST_DATA_RAM|MEMORY~27, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_address[5]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_address[5], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Mux53~0\, INST_cpu_core|INST_instruction_decoder|Mux53~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_Address_MEM[5]\, INST_cpu_core|INST_instruction_decoder|o_Address_MEM[5], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|Mux70~0\, INST_cpu_core|INST_MEMORY_CONTROL|Mux70~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[12]~feeder\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[12]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[12]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[12], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Mux54~0\, INST_cpu_core|INST_instruction_decoder|Mux54~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_Address_MEM[4]\, INST_cpu_core|INST_instruction_decoder|o_Address_MEM[4], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|Mux71~0\, INST_cpu_core|INST_MEMORY_CONTROL|Mux71~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_address[4]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_address[4], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[9]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[9], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[10]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[10], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[11]~feeder\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[11]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[11]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[11], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY~26\, INST_cpu_core|INST_DATA_RAM|MEMORY~26, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY~28\, INST_cpu_core|INST_DATA_RAM|MEMORY~28, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY~33\, INST_cpu_core|INST_DATA_RAM|MEMORY~33, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|decode2|eq_node[1]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|decode2|eq_node[1], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Mux3~1\, INST_cpu_core|INST_instruction_decoder|Mux3~1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_BUS_select[0]\, INST_cpu_core|INST_instruction_decoder|o_BUS_select[0], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_BUS_select[0]~clkctrl\, INST_cpu_core|INST_instruction_decoder|o_BUS_select[0]~clkctrl, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_data_bus|o_MEMORY[6]\, INST_cpu_core|INST_data_bus|o_MEMORY[6], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_data[0]~2\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_data[0]~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_data[6]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_data[6], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a14\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a14, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|decode2|eq_node[0]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|decode2|eq_node[0], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a6\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a6, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|address_reg_b[0]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|address_reg_b[0], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY~37\, INST_cpu_core|INST_DATA_RAM|MEMORY~37, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[41]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[41], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[42]~feeder\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[42]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[42]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[42], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY~38\, INST_cpu_core|INST_DATA_RAM|MEMORY~38, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|o_RAM_MC_data[6]\, INST_cpu_core|INST_DATA_RAM|o_RAM_MC_data[6], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_address[1]~0\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_address[1]~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_address[0]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_address[0], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_address[1]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_address[1], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN4[6]~input\, io_GPIO_PIN4[6]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus5|o_DATA_out[6]\, INST_GPIO_register|INST_bidir_bus5|o_DATA_out[6], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN6[6]~input\, io_GPIO_PIN6[6]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus7|o_DATA_out[6]~feeder\, INST_GPIO_register|INST_bidir_bus7|o_DATA_out[6]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus7|o_DATA_out[6]\, INST_GPIO_register|INST_bidir_bus7|o_DATA_out[6], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux2~0\, INST_GPIO_register|Mux2~0, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN7[6]~input\, io_GPIO_PIN7[6]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus8|o_DATA_out[6]\, INST_GPIO_register|INST_bidir_bus8|o_DATA_out[6], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN5[6]~input\, io_GPIO_PIN5[6]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus6|o_DATA_out[6]~feeder\, INST_GPIO_register|INST_bidir_bus6|o_DATA_out[6]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus6|o_DATA_out[6]\, INST_GPIO_register|INST_bidir_bus6|o_DATA_out[6], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux2~1\, INST_GPIO_register|Mux2~1, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN2[6]~input\, io_GPIO_PIN2[6]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus3|o_DATA_out[6]~feeder\, INST_GPIO_register|INST_bidir_bus3|o_DATA_out[6]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus3|o_DATA_out[6]\, INST_GPIO_register|INST_bidir_bus3|o_DATA_out[6], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN3[6]~input\, io_GPIO_PIN3[6]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus4|o_DATA_out[6]\, INST_GPIO_register|INST_bidir_bus4|o_DATA_out[6], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN1[6]~input\, io_GPIO_PIN1[6]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus2|o_DATA_out[6]~feeder\, INST_GPIO_register|INST_bidir_bus2|o_DATA_out[6]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus2|o_DATA_out[6]\, INST_GPIO_register|INST_bidir_bus2|o_DATA_out[6], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN0[6]~input\, io_GPIO_PIN0[6]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus1|o_DATA_out[6]\, INST_GPIO_register|INST_bidir_bus1|o_DATA_out[6], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux2~2\, INST_GPIO_register|Mux2~2, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux2~3\, INST_GPIO_register|Mux2~3, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_address[2]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_address[2], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux2~4\, INST_GPIO_register|Mux2~4, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_data_bus|o_REGISTER[2]\, INST_cpu_core|INST_data_bus|o_REGISTER[2], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[15]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[15], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[16]~feeder\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[16]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[16]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[16], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Mux1~0\, INST_cpu_core|INST_instruction_decoder|Mux1~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Mux1~1\, INST_cpu_core|INST_instruction_decoder|Mux1~1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_REGISTER_C_WRITE_ENABLE\, INST_cpu_core|INST_instruction_decoder|o_REGISTER_C_WRITE_ENABLE, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER~38\, INST_cpu_core|INST_GPR|r_REGISTER~38, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_data_bus|o_REGISTER[0]\, INST_cpu_core|INST_data_bus|o_REGISTER[0], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[23]\, INST_cpu_core|INST_InstrucReg|r_register[23], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_REGISTER_C[0]~feeder\, INST_cpu_core|INST_instruction_decoder|o_REGISTER_C[0]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_REGISTER_C[0]\, INST_cpu_core|INST_instruction_decoder|o_REGISTER_C[0], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[24]~feeder\, INST_cpu_core|INST_InstrucReg|r_register[24]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[24]\, INST_cpu_core|INST_InstrucReg|r_register[24], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_REGISTER_C[1]~feeder\, INST_cpu_core|INST_instruction_decoder|o_REGISTER_C[1]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_REGISTER_C[1]\, INST_cpu_core|INST_instruction_decoder|o_REGISTER_C[1], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[25]\, INST_cpu_core|INST_InstrucReg|r_register[25], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_REGISTER_C[2]~feeder\, INST_cpu_core|INST_instruction_decoder|o_REGISTER_C[2]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_REGISTER_C[2]\, INST_cpu_core|INST_instruction_decoder|o_REGISTER_C[2], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[26]~feeder\, INST_cpu_core|INST_InstrucReg|r_register[26]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[26]\, INST_cpu_core|INST_InstrucReg|r_register[26], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_REGISTER_C[3]~feeder\, INST_cpu_core|INST_instruction_decoder|o_REGISTER_C[3]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_REGISTER_C[3]\, INST_cpu_core|INST_instruction_decoder|o_REGISTER_C[3], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[27]~feeder\, INST_cpu_core|INST_InstrucReg|r_register[27]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[27]\, INST_cpu_core|INST_InstrucReg|r_register[27], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_REGISTER_C[4]~feeder\, INST_cpu_core|INST_instruction_decoder|o_REGISTER_C[4]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_REGISTER_C[4]\, INST_cpu_core|INST_instruction_decoder|o_REGISTER_C[4], ifttt_top_level, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[14]~feeder\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[14]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[14]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[14], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[13]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[13], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[0]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[0], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[22]~feeder\, INST_cpu_core|INST_InstrucReg|r_register[22]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[22]\, INST_cpu_core|INST_InstrucReg|r_register[22], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[10]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[10], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[9]~feeder\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[9]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[9]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[9], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER~21\, INST_cpu_core|INST_GPR|r_REGISTER~21, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[3]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[3], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[19]\, INST_cpu_core|INST_InstrucReg|r_register[19], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[4]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[4], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[18]\, INST_cpu_core|INST_InstrucReg|r_register[18], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[2]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[2], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[1]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[1], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER~19\, INST_cpu_core|INST_GPR|r_REGISTER~19, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[7]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[7], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[5]~feeder\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[5]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[5]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[5], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[20]\, INST_cpu_core|INST_InstrucReg|r_register[20], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[6]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[6], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[21]~feeder\, INST_cpu_core|INST_InstrucReg|r_register[21]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[21]\, INST_cpu_core|INST_InstrucReg|r_register[21], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[8]~feeder\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[8]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[8]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[8], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER~20\, INST_cpu_core|INST_GPR|r_REGISTER~20, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER~22\, INST_cpu_core|INST_GPR|r_REGISTER~22, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_data_bus|o_MEMORY[5]\, INST_cpu_core|INST_data_bus|o_MEMORY[5], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_data[5]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_data[5], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[39]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[39], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[40]~feeder\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[40]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[40]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[40], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a5\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a5, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a13\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a13, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY~39\, INST_cpu_core|INST_DATA_RAM|MEMORY~39, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY~40\, INST_cpu_core|INST_DATA_RAM|MEMORY~40, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|o_RAM_MC_data[5]\, INST_cpu_core|INST_DATA_RAM|o_RAM_MC_data[5], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN2[5]~input\, io_GPIO_PIN2[5]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus3|o_DATA_out[5]~feeder\, INST_GPIO_register|INST_bidir_bus3|o_DATA_out[5]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus3|o_DATA_out[5]\, INST_GPIO_register|INST_bidir_bus3|o_DATA_out[5], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN3[5]~input\, io_GPIO_PIN3[5]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus4|o_DATA_out[5]\, INST_GPIO_register|INST_bidir_bus4|o_DATA_out[5], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN0[5]~input\, io_GPIO_PIN0[5]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus1|o_DATA_out[5]\, INST_GPIO_register|INST_bidir_bus1|o_DATA_out[5], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN1[5]~input\, io_GPIO_PIN1[5]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus2|o_DATA_out[5]\, INST_GPIO_register|INST_bidir_bus2|o_DATA_out[5], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux3~2\, INST_GPIO_register|Mux3~2, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux3~3\, INST_GPIO_register|Mux3~3, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN5[5]~input\, io_GPIO_PIN5[5]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus6|o_DATA_out[5]~feeder\, INST_GPIO_register|INST_bidir_bus6|o_DATA_out[5]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus6|o_DATA_out[5]\, INST_GPIO_register|INST_bidir_bus6|o_DATA_out[5], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN7[5]~input\, io_GPIO_PIN7[5]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus8|o_DATA_out[5]\, INST_GPIO_register|INST_bidir_bus8|o_DATA_out[5], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN6[5]~input\, io_GPIO_PIN6[5]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus7|o_DATA_out[5]~feeder\, INST_GPIO_register|INST_bidir_bus7|o_DATA_out[5]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus7|o_DATA_out[5]\, INST_GPIO_register|INST_bidir_bus7|o_DATA_out[5], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN4[5]~input\, io_GPIO_PIN4[5]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus5|o_DATA_out[5]\, INST_GPIO_register|INST_bidir_bus5|o_DATA_out[5], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux3~0\, INST_GPIO_register|Mux3~0, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux3~1\, INST_GPIO_register|Mux3~1, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux3~4\, INST_GPIO_register|Mux3~4, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|o_GPIO_data[5]\, INST_GPIO_register|o_GPIO_data[5], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|Mux86~0\, INST_cpu_core|INST_MEMORY_CONTROL|Mux86~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|r_MEM_write_enable\, INST_cpu_core|r_MEM_write_enable, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_MUX_data[4]~0\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_MUX_data[4]~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_MUX_data[5]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_MUX_data[5], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0|auto_generated|ram_block1a0\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0|auto_generated|ram_block1a0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[25]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[25], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[26]~feeder\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[26]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[26]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[26], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER~30\, INST_cpu_core|INST_GPR|r_REGISTER~30, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|o_GPR_ALU_data_A[7]\, INST_cpu_core|INST_GPR|o_GPR_ALU_data_A[7], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[23]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[23], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[9]~feeder\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[9]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[9]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[9], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[10]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[10], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[0]~feeder\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[0]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[0]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[0], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER~16\, INST_cpu_core|INST_GPR|r_REGISTER~16, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[3]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[3], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[4]~feeder\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[4]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[4]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[4], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[2]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[2], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[1]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[1], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER~14\, INST_cpu_core|INST_GPR|r_REGISTER~14, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[8]~feeder\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[8]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[8]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[8], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[5]~feeder\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[5]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[5]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[5], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[6]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[6], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[7]~feeder\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[7]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[7]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[7], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER~15\, INST_cpu_core|INST_GPR|r_REGISTER~15, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER~17\, INST_cpu_core|INST_GPR|r_REGISTER~17, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[24]~feeder\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[24]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[24]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[24], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1|auto_generated|ram_block1a0\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1|auto_generated|ram_block1a0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER~25\, INST_cpu_core|INST_GPR|r_REGISTER~25, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|o_GPR_ALU_data_B[6]\, INST_cpu_core|INST_GPR|o_GPR_ALU_data_B[6], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[0]~feeder\, INST_cpu_core|INST_InstrucReg|r_register[0]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[0]\, INST_cpu_core|INST_InstrucReg|r_register[0], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_IMM_enable\, INST_cpu_core|INST_instruction_decoder|o_IMM_enable, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_Address_PROG[8]\, INST_cpu_core|INST_instruction_decoder|o_Address_PROG[8], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_B_imm_multiplexer|o_DATA[6]~2\, INST_cpu_core|INST_B_imm_multiplexer|o_DATA[6]~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[22]~feeder\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[22]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[22]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[22], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[21]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[21], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER~31\, INST_cpu_core|INST_GPR|r_REGISTER~31, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|o_GPR_ALU_data_A[5]\, INST_cpu_core|INST_GPR|o_GPR_ALU_data_A[5], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[22]~feeder\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[22]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[22]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[22], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[21]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[21], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER~26\, INST_cpu_core|INST_GPR|r_REGISTER~26, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|o_GPR_ALU_data_B[5]\, INST_cpu_core|INST_GPR|o_GPR_ALU_data_B[5], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_B_imm_multiplexer|o_DATA[5]~3\, INST_cpu_core|INST_B_imm_multiplexer|o_DATA[5]~3, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[20]~feeder\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[20]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[20]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[20], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[19]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[19], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER~34\, INST_cpu_core|INST_GPR|r_REGISTER~34, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|o_GPR_ALU_data_A[4]\, INST_cpu_core|INST_GPR|o_GPR_ALU_data_A[4], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[18]~feeder\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[18]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[18]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[18], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[17]~feeder\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[17]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[17]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[17], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER~28\, INST_cpu_core|INST_GPR|r_REGISTER~28, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|o_GPR_ALU_data_B[3]\, INST_cpu_core|INST_GPR|o_GPR_ALU_data_B[3], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_B_imm_multiplexer|o_DATA[3]~7\, INST_cpu_core|INST_B_imm_multiplexer|o_DATA[3]~7, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[16]~feeder\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[16]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[16]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[16], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[15]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[15], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER~35\, INST_cpu_core|INST_GPR|r_REGISTER~35, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|o_GPR_ALU_data_A[2]\, INST_cpu_core|INST_GPR|o_GPR_ALU_data_A[2], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[13]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[13], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[14]~feeder\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[14]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[14]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[14], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER~32\, INST_cpu_core|INST_GPR|r_REGISTER~32, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|o_GPR_ALU_data_B[1]\, INST_cpu_core|INST_GPR|o_GPR_ALU_data_B[1], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_B_imm_multiplexer|o_DATA[1]~6\, INST_cpu_core|INST_B_imm_multiplexer|o_DATA[1]~6, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[11]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[11], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[12]~feeder\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[12]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[12]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[12], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER~23\, INST_cpu_core|INST_GPR|r_REGISTER~23, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|o_GPR_ALU_data_A[0]\, INST_cpu_core|INST_GPR|o_GPR_ALU_data_A[0], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[12]~feeder\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[12]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[12]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[12], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[11]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[11], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER~18\, INST_cpu_core|INST_GPR|r_REGISTER~18, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|o_GPR_ALU_data_B[0]\, INST_cpu_core|INST_GPR|o_GPR_ALU_data_B[0], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_Address_PROG[2]\, INST_cpu_core|INST_instruction_decoder|o_Address_PROG[2], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_B_imm_multiplexer|o_DATA[0]~0\, INST_cpu_core|INST_B_imm_multiplexer|o_DATA[0]~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add1~0\, INST_cpu_core|INST_ALU|Add1~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add1~2\, INST_cpu_core|INST_ALU|Add1~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add1~4\, INST_cpu_core|INST_ALU|Add1~4, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add1~6\, INST_cpu_core|INST_ALU|Add1~6, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add1~8\, INST_cpu_core|INST_ALU|Add1~8, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add1~10\, INST_cpu_core|INST_ALU|Add1~10, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add1~12\, INST_cpu_core|INST_ALU|Add1~12, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add1~14\, INST_cpu_core|INST_ALU|Add1~14, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add0~30\, INST_cpu_core|INST_ALU|Add0~30, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add0~29\, INST_cpu_core|INST_ALU|Add0~29, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add0~26\, INST_cpu_core|INST_ALU|Add0~26, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add0~25\, INST_cpu_core|INST_ALU|Add0~25, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add0~22\, INST_cpu_core|INST_ALU|Add0~22, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add0~21\, INST_cpu_core|INST_ALU|Add0~21, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add0~17\, INST_cpu_core|INST_ALU|Add0~17, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add0~18\, INST_cpu_core|INST_ALU|Add0~18, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add0~14\, INST_cpu_core|INST_ALU|Add0~14, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add0~13\, INST_cpu_core|INST_ALU|Add0~13, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add0~10\, INST_cpu_core|INST_ALU|Add0~10, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add0~9\, INST_cpu_core|INST_ALU|Add0~9, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add0~5\, INST_cpu_core|INST_ALU|Add0~5, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add0~6\, INST_cpu_core|INST_ALU|Add0~6, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Equal2~0\, INST_cpu_core|INST_ALU|Equal2~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add1~16\, INST_cpu_core|INST_ALU|Add1~16, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftLeft1~2\, INST_cpu_core|INST_ALU|ShiftLeft1~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftLeft1~1\, INST_cpu_core|INST_ALU|ShiftLeft1~1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftLeft1~3\, INST_cpu_core|INST_ALU|ShiftLeft1~3, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftLeft0~11\, INST_cpu_core|INST_ALU|ShiftLeft0~11, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftLeft1~0\, INST_cpu_core|INST_ALU|ShiftLeft1~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftLeft0~12\, INST_cpu_core|INST_ALU|ShiftLeft0~12, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftLeft1~4\, INST_cpu_core|INST_ALU|ShiftLeft1~4, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|tmp[8]~0\, INST_cpu_core|INST_ALU|tmp[8]~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux9~0\, INST_cpu_core|INST_ALU|Mux9~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|tmp[8]~1\, INST_cpu_core|INST_ALU|tmp[8]~1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|tmp[8]\, INST_cpu_core|INST_ALU|tmp[8], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux9~1\, INST_cpu_core|INST_ALU|Mux9~1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux9~2\, INST_cpu_core|INST_ALU|Mux9~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|r_ALU_carry_flag\, INST_cpu_core|INST_ALU|r_ALU_carry_flag, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add0~33\, INST_cpu_core|INST_ALU|Add0~33, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add0~34\, INST_cpu_core|INST_ALU|Add0~34, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add0~0\, INST_cpu_core|INST_ALU|Add0~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add0~2\, INST_cpu_core|INST_ALU|Add0~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add0~3\, INST_cpu_core|INST_ALU|Add0~3, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add0~7\, INST_cpu_core|INST_ALU|Add0~7, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add0~11\, INST_cpu_core|INST_ALU|Add0~11, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add0~15\, INST_cpu_core|INST_ALU|Add0~15, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add0~19\, INST_cpu_core|INST_ALU|Add0~19, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add0~23\, INST_cpu_core|INST_ALU|Add0~23, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add0~27\, INST_cpu_core|INST_ALU|Add0~27, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Add0~31\, INST_cpu_core|INST_ALU|Add0~31, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux0~7\, INST_cpu_core|INST_ALU|Mux0~7, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_carry\, INST_cpu_core|INST_instruction_decoder|o_carry, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux0~6\, INST_cpu_core|INST_ALU|Mux0~6, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Equal2~1\, INST_cpu_core|INST_ALU|Equal2~1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftLeft0~8\, INST_cpu_core|INST_ALU|ShiftLeft0~8, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftLeft0~14\, INST_cpu_core|INST_ALU|ShiftLeft0~14, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftLeft0~15\, INST_cpu_core|INST_ALU|ShiftLeft0~15, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftLeft0~16\, INST_cpu_core|INST_ALU|ShiftLeft0~16, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftLeft0~9\, INST_cpu_core|INST_ALU|ShiftLeft0~9, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftLeft0~17\, INST_cpu_core|INST_ALU|ShiftLeft0~17, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftLeft0~18\, INST_cpu_core|INST_ALU|ShiftLeft0~18, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux0~8\, INST_cpu_core|INST_ALU|Mux0~8, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftRight0~15\, INST_cpu_core|INST_ALU|ShiftRight0~15, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftRight0~19\, INST_cpu_core|INST_ALU|ShiftRight0~19, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Equal0~4\, INST_cpu_core|INST_ALU|Equal0~4, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux0~4\, INST_cpu_core|INST_ALU|Mux0~4, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux0~5\, INST_cpu_core|INST_ALU|Mux0~5, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux0~9\, INST_cpu_core|INST_ALU|Mux0~9, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|r_ALU_Result~4\, INST_cpu_core|INST_ALU|r_ALU_Result~4, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|r_ALU_Result~6\, INST_cpu_core|INST_ALU|r_ALU_Result~6, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|r_ALU_Result~7\, INST_cpu_core|INST_ALU|r_ALU_Result~7, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|r_ALU_Result~5\, INST_cpu_core|INST_ALU|r_ALU_Result~5, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Equal0~0\, INST_cpu_core|INST_ALU|Equal0~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Equal0~1\, INST_cpu_core|INST_ALU|Equal0~1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Equal0~2\, INST_cpu_core|INST_ALU|Equal0~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Equal0~3\, INST_cpu_core|INST_ALU|Equal0~3, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux0~2\, INST_cpu_core|INST_ALU|Mux0~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux0~3\, INST_cpu_core|INST_ALU|Mux0~3, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux0~10\, INST_cpu_core|INST_ALU|Mux0~10, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux0~12\, INST_cpu_core|INST_ALU|Mux0~12, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux0~11\, INST_cpu_core|INST_ALU|Mux0~11, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|r_ALU_Result[7]\, INST_cpu_core|INST_ALU|r_ALU_Result[7], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN2[7]~input\, io_GPIO_PIN2[7]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus3|o_DATA_out[7]~feeder\, INST_GPIO_register|INST_bidir_bus3|o_DATA_out[7]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus3|o_DATA_out[7]\, INST_GPIO_register|INST_bidir_bus3|o_DATA_out[7], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN1[7]~input\, io_GPIO_PIN1[7]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus2|o_DATA_out[7]\, INST_GPIO_register|INST_bidir_bus2|o_DATA_out[7], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN0[7]~input\, io_GPIO_PIN0[7]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus1|o_DATA_out[7]\, INST_GPIO_register|INST_bidir_bus1|o_DATA_out[7], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux1~2\, INST_GPIO_register|Mux1~2, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN3[7]~input\, io_GPIO_PIN3[7]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus4|o_DATA_out[7]\, INST_GPIO_register|INST_bidir_bus4|o_DATA_out[7], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux1~3\, INST_GPIO_register|Mux1~3, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN5[7]~input\, io_GPIO_PIN5[7]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus6|o_DATA_out[7]\, INST_GPIO_register|INST_bidir_bus6|o_DATA_out[7], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN7[7]~input\, io_GPIO_PIN7[7]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus8|o_DATA_out[7]\, INST_GPIO_register|INST_bidir_bus8|o_DATA_out[7], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN4[7]~input\, io_GPIO_PIN4[7]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus5|o_DATA_out[7]\, INST_GPIO_register|INST_bidir_bus5|o_DATA_out[7], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN6[7]~input\, io_GPIO_PIN6[7]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus7|o_DATA_out[7]\, INST_GPIO_register|INST_bidir_bus7|o_DATA_out[7], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux1~0\, INST_GPIO_register|Mux1~0, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux1~1\, INST_GPIO_register|Mux1~1, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux1~4\, INST_GPIO_register|Mux1~4, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|o_GPIO_data[7]\, INST_GPIO_register|o_GPIO_data[7], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_data_bus|o_MEMORY[7]\, INST_cpu_core|INST_data_bus|o_MEMORY[7], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_data[7]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_data[7], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a15\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a15, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a7\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a7, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY~35\, INST_cpu_core|INST_DATA_RAM|MEMORY~35, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[43]~feeder\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[43]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[43]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[43], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[44]~feeder\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[44]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[44]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[44], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY~36\, INST_cpu_core|INST_DATA_RAM|MEMORY~36, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|o_RAM_MC_data[7]\, INST_cpu_core|INST_DATA_RAM|o_RAM_MC_data[7], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|Mux84~0\, INST_cpu_core|INST_MEMORY_CONTROL|Mux84~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_MUX_data[7]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_MUX_data[7], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_data_bus|Mux16~0\, INST_cpu_core|INST_data_bus|Mux16~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_data_bus|o_REGISTER[7]\, INST_cpu_core|INST_data_bus|o_REGISTER[7], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[26]~feeder\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[26]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[26]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[26], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[25]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[25], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER~24\, INST_cpu_core|INST_GPR|r_REGISTER~24, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|o_GPR_ALU_data_B[7]\, INST_cpu_core|INST_GPR|o_GPR_ALU_data_B[7], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_B_imm_multiplexer|o_DATA[7]~1\, INST_cpu_core|INST_B_imm_multiplexer|o_DATA[7]~1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|LessThan1~1\, INST_cpu_core|INST_ALU|LessThan1~1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|LessThan1~3\, INST_cpu_core|INST_ALU|LessThan1~3, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|LessThan1~5\, INST_cpu_core|INST_ALU|LessThan1~5, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|LessThan1~7\, INST_cpu_core|INST_ALU|LessThan1~7, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|LessThan1~9\, INST_cpu_core|INST_ALU|LessThan1~9, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|LessThan1~11\, INST_cpu_core|INST_ALU|LessThan1~11, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|LessThan1~13\, INST_cpu_core|INST_ALU|LessThan1~13, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|LessThan1~14\, INST_cpu_core|INST_ALU|LessThan1~14, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|r_ALU_Result[6]~14\, INST_cpu_core|INST_ALU|r_ALU_Result[6]~14, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|r_ALU_Result[6]~13\, INST_cpu_core|INST_ALU|r_ALU_Result[6]~13, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux2~5\, INST_cpu_core|INST_ALU|Mux2~5, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux2~6\, INST_cpu_core|INST_ALU|Mux2~6, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|r_ALU_Result[6]~8\, INST_cpu_core|INST_ALU|r_ALU_Result[6]~8, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|r_ALU_Result[6]~20\, INST_cpu_core|INST_ALU|r_ALU_Result[6]~20, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Equal2~2\, INST_cpu_core|INST_ALU|Equal2~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|r_ALU_Result[6]~21\, INST_cpu_core|INST_ALU|r_ALU_Result[6]~21, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftRight0~0\, INST_cpu_core|INST_ALU|ShiftRight0~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftRight0~7\, INST_cpu_core|INST_ALU|ShiftRight0~7, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|r_ALU_Result~9\, INST_cpu_core|INST_ALU|r_ALU_Result~9, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux2~0\, INST_cpu_core|INST_ALU|Mux2~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux2~1\, INST_cpu_core|INST_ALU|Mux2~1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftLeft0~4\, INST_cpu_core|INST_ALU|ShiftLeft0~4, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|r_ALU_Result[6]~11\, INST_cpu_core|INST_ALU|r_ALU_Result[6]~11, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|r_ALU_Result[6]~12\, INST_cpu_core|INST_ALU|r_ALU_Result[6]~12, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux2~2\, INST_cpu_core|INST_ALU|Mux2~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|r_ALU_Result[6]~10\, INST_cpu_core|INST_ALU|r_ALU_Result[6]~10, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux2~3\, INST_cpu_core|INST_ALU|Mux2~3, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux2~4\, INST_cpu_core|INST_ALU|Mux2~4, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux2~7\, INST_cpu_core|INST_ALU|Mux2~7, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|r_ALU_Result[6]~15\, INST_cpu_core|INST_ALU|r_ALU_Result[6]~15, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux2~8\, INST_cpu_core|INST_ALU|Mux2~8, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|r_ALU_Result[5]~16\, INST_cpu_core|INST_ALU|r_ALU_Result[5]~16, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|r_ALU_Result[5]~17\, INST_cpu_core|INST_ALU|r_ALU_Result[5]~17, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|r_ALU_Result[5]\, INST_cpu_core|INST_ALU|r_ALU_Result[5], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_data_bus|Mux14~0\, INST_cpu_core|INST_data_bus|Mux14~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_data_bus|o_REGISTER[5]\, INST_cpu_core|INST_data_bus|o_REGISTER[5], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[19]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[19], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[20]~feeder\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[20]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[20]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_1_bypass[20], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER~27\, INST_cpu_core|INST_GPR|r_REGISTER~27, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|o_GPR_ALU_data_B[4]\, INST_cpu_core|INST_GPR|o_GPR_ALU_data_B[4], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_B_imm_multiplexer|o_DATA[4]~4\, INST_cpu_core|INST_B_imm_multiplexer|o_DATA[4]~4, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Equal1~0\, INST_cpu_core|INST_ALU|Equal1~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux3~4\, INST_cpu_core|INST_ALU|Mux3~4, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux3~5\, INST_cpu_core|INST_ALU|Mux3~5, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux3~6\, INST_cpu_core|INST_ALU|Mux3~6, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux3~7\, INST_cpu_core|INST_ALU|Mux3~7, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftLeft0~2\, INST_cpu_core|INST_ALU|ShiftLeft0~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftLeft0~13\, INST_cpu_core|INST_ALU|ShiftLeft0~13, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux3~8\, INST_cpu_core|INST_ALU|Mux3~8, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux3~9\, INST_cpu_core|INST_ALU|Mux3~9, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux3~10\, INST_cpu_core|INST_ALU|Mux3~10, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux3~11\, INST_cpu_core|INST_ALU|Mux3~11, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux3~13\, INST_cpu_core|INST_ALU|Mux3~13, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftRight0~1\, INST_cpu_core|INST_ALU|ShiftRight0~1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftRight0~18\, INST_cpu_core|INST_ALU|ShiftRight0~18, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux3~2\, INST_cpu_core|INST_ALU|Mux3~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux3~3\, INST_cpu_core|INST_ALU|Mux3~3, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux3~12\, INST_cpu_core|INST_ALU|Mux3~12, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|r_ALU_Result[4]\, INST_cpu_core|INST_ALU|r_ALU_Result[4], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN2[4]~input\, io_GPIO_PIN2[4]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus3|o_DATA_out[4]\, INST_GPIO_register|INST_bidir_bus3|o_DATA_out[4], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN3[4]~input\, io_GPIO_PIN3[4]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus4|o_DATA_out[4]\, INST_GPIO_register|INST_bidir_bus4|o_DATA_out[4], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN0[4]~input\, io_GPIO_PIN0[4]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus1|o_DATA_out[4]\, INST_GPIO_register|INST_bidir_bus1|o_DATA_out[4], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN1[4]~input\, io_GPIO_PIN1[4]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus2|o_DATA_out[4]~feeder\, INST_GPIO_register|INST_bidir_bus2|o_DATA_out[4]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus2|o_DATA_out[4]\, INST_GPIO_register|INST_bidir_bus2|o_DATA_out[4], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux4~2\, INST_GPIO_register|Mux4~2, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux4~3\, INST_GPIO_register|Mux4~3, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN4[4]~input\, io_GPIO_PIN4[4]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus5|o_DATA_out[4]\, INST_GPIO_register|INST_bidir_bus5|o_DATA_out[4], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN6[4]~input\, io_GPIO_PIN6[4]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus7|o_DATA_out[4]~feeder\, INST_GPIO_register|INST_bidir_bus7|o_DATA_out[4]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus7|o_DATA_out[4]\, INST_GPIO_register|INST_bidir_bus7|o_DATA_out[4], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux4~0\, INST_GPIO_register|Mux4~0, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN7[4]~input\, io_GPIO_PIN7[4]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus8|o_DATA_out[4]\, INST_GPIO_register|INST_bidir_bus8|o_DATA_out[4], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN5[4]~input\, io_GPIO_PIN5[4]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus6|o_DATA_out[4]~feeder\, INST_GPIO_register|INST_bidir_bus6|o_DATA_out[4]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus6|o_DATA_out[4]\, INST_GPIO_register|INST_bidir_bus6|o_DATA_out[4], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux4~1\, INST_GPIO_register|Mux4~1, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux4~4\, INST_GPIO_register|Mux4~4, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|o_GPIO_data[4]\, INST_GPIO_register|o_GPIO_data[4], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_data_bus|o_MEMORY[4]\, INST_cpu_core|INST_data_bus|o_MEMORY[4], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_data[4]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_data[4], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[37]~feeder\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[37]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[37]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[37], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a4\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a4, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a12\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a12, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY~41\, INST_cpu_core|INST_DATA_RAM|MEMORY~41, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[38]~feeder\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[38]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[38]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[38], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY~42\, INST_cpu_core|INST_DATA_RAM|MEMORY~42, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|o_RAM_MC_data[4]\, INST_cpu_core|INST_DATA_RAM|o_RAM_MC_data[4], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|Mux87~0\, INST_cpu_core|INST_MEMORY_CONTROL|Mux87~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_MUX_data[4]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_MUX_data[4], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_data_bus|Mux13~0\, INST_cpu_core|INST_data_bus|Mux13~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_data_bus|o_REGISTER[4]\, INST_cpu_core|INST_data_bus|o_REGISTER[4], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[17]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[17], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[18]~feeder\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[18]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[18]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[18], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER~36\, INST_cpu_core|INST_GPR|r_REGISTER~36, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|o_GPR_ALU_data_A[3]\, INST_cpu_core|INST_GPR|o_GPR_ALU_data_A[3], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux4~10\, INST_cpu_core|INST_ALU|Mux4~10, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux4~12\, INST_cpu_core|INST_ALU|Mux4~12, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux4~6\, INST_cpu_core|INST_ALU|Mux4~6, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux4~7\, INST_cpu_core|INST_ALU|Mux4~7, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftLeft0~10\, INST_cpu_core|INST_ALU|ShiftLeft0~10, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux4~8\, INST_cpu_core|INST_ALU|Mux4~8, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftRight0~11\, INST_cpu_core|INST_ALU|ShiftRight0~11, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftRight0~16\, INST_cpu_core|INST_ALU|ShiftRight0~16, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftRight0~17\, INST_cpu_core|INST_ALU|ShiftRight0~17, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux4~4\, INST_cpu_core|INST_ALU|Mux4~4, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux4~5\, INST_cpu_core|INST_ALU|Mux4~5, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux4~9\, INST_cpu_core|INST_ALU|Mux4~9, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Equal2~3\, INST_cpu_core|INST_ALU|Equal2~3, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux4~2\, INST_cpu_core|INST_ALU|Mux4~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux4~3\, INST_cpu_core|INST_ALU|Mux4~3, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux4~11\, INST_cpu_core|INST_ALU|Mux4~11, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|r_ALU_Result[3]\, INST_cpu_core|INST_ALU|r_ALU_Result[3], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_data_bus|o_MEMORY[3]\, INST_cpu_core|INST_data_bus|o_MEMORY[3], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_data[3]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_data[3], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[35]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[35], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a3\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a3, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a11\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a11, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY~43\, INST_cpu_core|INST_DATA_RAM|MEMORY~43, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[36]~feeder\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[36]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[36]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[36], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY~44\, INST_cpu_core|INST_DATA_RAM|MEMORY~44, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|o_RAM_MC_data[3]\, INST_cpu_core|INST_DATA_RAM|o_RAM_MC_data[3], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN6[3]~input\, io_GPIO_PIN6[3]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus7|o_DATA_out[3]~feeder\, INST_GPIO_register|INST_bidir_bus7|o_DATA_out[3]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus7|o_DATA_out[3]\, INST_GPIO_register|INST_bidir_bus7|o_DATA_out[3], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN4[3]~input\, io_GPIO_PIN4[3]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus5|o_DATA_out[3]\, INST_GPIO_register|INST_bidir_bus5|o_DATA_out[3], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux5~0\, INST_GPIO_register|Mux5~0, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN5[3]~input\, io_GPIO_PIN5[3]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus6|o_DATA_out[3]\, INST_GPIO_register|INST_bidir_bus6|o_DATA_out[3], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN7[3]~input\, io_GPIO_PIN7[3]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus8|o_DATA_out[3]\, INST_GPIO_register|INST_bidir_bus8|o_DATA_out[3], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux5~1\, INST_GPIO_register|Mux5~1, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN1[3]~input\, io_GPIO_PIN1[3]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus2|o_DATA_out[3]~feeder\, INST_GPIO_register|INST_bidir_bus2|o_DATA_out[3]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus2|o_DATA_out[3]\, INST_GPIO_register|INST_bidir_bus2|o_DATA_out[3], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN0[3]~input\, io_GPIO_PIN0[3]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus1|o_DATA_out[3]\, INST_GPIO_register|INST_bidir_bus1|o_DATA_out[3], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux5~2\, INST_GPIO_register|Mux5~2, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN2[3]~input\, io_GPIO_PIN2[3]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus3|o_DATA_out[3]~feeder\, INST_GPIO_register|INST_bidir_bus3|o_DATA_out[3]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus3|o_DATA_out[3]\, INST_GPIO_register|INST_bidir_bus3|o_DATA_out[3], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN3[3]~input\, io_GPIO_PIN3[3]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus4|o_DATA_out[3]\, INST_GPIO_register|INST_bidir_bus4|o_DATA_out[3], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux5~3\, INST_GPIO_register|Mux5~3, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux5~4\, INST_GPIO_register|Mux5~4, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|o_GPIO_data[3]\, INST_GPIO_register|o_GPIO_data[3], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|Mux88~0\, INST_cpu_core|INST_MEMORY_CONTROL|Mux88~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_MUX_data[3]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_MUX_data[3], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_data_bus|Mux12~0\, INST_cpu_core|INST_data_bus|Mux12~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_data_bus|o_REGISTER[3]\, INST_cpu_core|INST_data_bus|o_REGISTER[3], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER~37\, INST_cpu_core|INST_GPR|r_REGISTER~37, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|o_GPR_ALU_data_A[1]\, INST_cpu_core|INST_GPR|o_GPR_ALU_data_A[1], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux6~10\, INST_cpu_core|INST_ALU|Mux6~10, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux6~12\, INST_cpu_core|INST_ALU|Mux6~12, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux6~6\, INST_cpu_core|INST_ALU|Mux6~6, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux6~7\, INST_cpu_core|INST_ALU|Mux6~7, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftLeft0~5\, INST_cpu_core|INST_ALU|ShiftLeft0~5, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux6~8\, INST_cpu_core|INST_ALU|Mux6~8, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftRight0~4\, INST_cpu_core|INST_ALU|ShiftRight0~4, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftRight0~8\, INST_cpu_core|INST_ALU|ShiftRight0~8, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftRight0~9\, INST_cpu_core|INST_ALU|ShiftRight0~9, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftRight0~10\, INST_cpu_core|INST_ALU|ShiftRight0~10, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux6~4\, INST_cpu_core|INST_ALU|Mux6~4, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux6~5\, INST_cpu_core|INST_ALU|Mux6~5, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux6~9\, INST_cpu_core|INST_ALU|Mux6~9, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux6~2\, INST_cpu_core|INST_ALU|Mux6~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux6~3\, INST_cpu_core|INST_ALU|Mux6~3, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux6~11\, INST_cpu_core|INST_ALU|Mux6~11, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|r_ALU_Result[1]\, INST_cpu_core|INST_ALU|r_ALU_Result[1], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN1[1]~input\, io_GPIO_PIN1[1]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus2|o_DATA_out[1]~feeder\, INST_GPIO_register|INST_bidir_bus2|o_DATA_out[1]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus2|o_DATA_out[1]\, INST_GPIO_register|INST_bidir_bus2|o_DATA_out[1], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN0[1]~input\, io_GPIO_PIN0[1]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus1|o_DATA_out[1]\, INST_GPIO_register|INST_bidir_bus1|o_DATA_out[1], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux7~2\, INST_GPIO_register|Mux7~2, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN3[1]~input\, io_GPIO_PIN3[1]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus4|o_DATA_out[1]\, INST_GPIO_register|INST_bidir_bus4|o_DATA_out[1], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN2[1]~input\, io_GPIO_PIN2[1]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus3|o_DATA_out[1]~feeder\, INST_GPIO_register|INST_bidir_bus3|o_DATA_out[1]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus3|o_DATA_out[1]\, INST_GPIO_register|INST_bidir_bus3|o_DATA_out[1], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux7~3\, INST_GPIO_register|Mux7~3, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN6[1]~input\, io_GPIO_PIN6[1]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus7|o_DATA_out[1]\, INST_GPIO_register|INST_bidir_bus7|o_DATA_out[1], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN4[1]~input\, io_GPIO_PIN4[1]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus5|o_DATA_out[1]\, INST_GPIO_register|INST_bidir_bus5|o_DATA_out[1], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux7~0\, INST_GPIO_register|Mux7~0, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN7[1]~input\, io_GPIO_PIN7[1]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus8|o_DATA_out[1]\, INST_GPIO_register|INST_bidir_bus8|o_DATA_out[1], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN5[1]~input\, io_GPIO_PIN5[1]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus6|o_DATA_out[1]~feeder\, INST_GPIO_register|INST_bidir_bus6|o_DATA_out[1]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus6|o_DATA_out[1]\, INST_GPIO_register|INST_bidir_bus6|o_DATA_out[1], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux7~1\, INST_GPIO_register|Mux7~1, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux7~4\, INST_GPIO_register|Mux7~4, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|o_GPIO_data[1]\, INST_GPIO_register|o_GPIO_data[1], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_data_bus|o_MEMORY[1]\, INST_cpu_core|INST_data_bus|o_MEMORY[1], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_data[1]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_data[1], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[31]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[31], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a9\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a9, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a1\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY~47\, INST_cpu_core|INST_DATA_RAM|MEMORY~47, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[32]~feeder\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[32]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[32]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[32], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY~48\, INST_cpu_core|INST_DATA_RAM|MEMORY~48, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|o_RAM_MC_data[1]\, INST_cpu_core|INST_DATA_RAM|o_RAM_MC_data[1], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|Mux90~0\, INST_cpu_core|INST_MEMORY_CONTROL|Mux90~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_MUX_data[1]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_MUX_data[1], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_data_bus|Mux10~0\, INST_cpu_core|INST_data_bus|Mux10~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_data_bus|o_REGISTER[1]\, INST_cpu_core|INST_data_bus|o_REGISTER[1], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER~29\, INST_cpu_core|INST_GPR|r_REGISTER~29, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|o_GPR_ALU_data_B[2]\, INST_cpu_core|INST_GPR|o_GPR_ALU_data_B[2], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_B_imm_multiplexer|o_DATA[2]~5\, INST_cpu_core|INST_B_imm_multiplexer|o_DATA[2]~5, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux5~10\, INST_cpu_core|INST_ALU|Mux5~10, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux5~12\, INST_cpu_core|INST_ALU|Mux5~12, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftRight0~12\, INST_cpu_core|INST_ALU|ShiftRight0~12, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftRight0~13\, INST_cpu_core|INST_ALU|ShiftRight0~13, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftRight0~14\, INST_cpu_core|INST_ALU|ShiftRight0~14, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux5~2\, INST_cpu_core|INST_ALU|Mux5~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux5~3\, INST_cpu_core|INST_ALU|Mux5~3, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux5~4\, INST_cpu_core|INST_ALU|Mux5~4, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux5~5\, INST_cpu_core|INST_ALU|Mux5~5, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftLeft0~6\, INST_cpu_core|INST_ALU|ShiftLeft0~6, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftLeft0~7\, INST_cpu_core|INST_ALU|ShiftLeft0~7, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftLeft0~19\, INST_cpu_core|INST_ALU|ShiftLeft0~19, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux5~7\, INST_cpu_core|INST_ALU|Mux5~7, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux5~6\, INST_cpu_core|INST_ALU|Mux5~6, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux5~8\, INST_cpu_core|INST_ALU|Mux5~8, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux5~9\, INST_cpu_core|INST_ALU|Mux5~9, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux5~11\, INST_cpu_core|INST_ALU|Mux5~11, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|r_ALU_Result[2]\, INST_cpu_core|INST_ALU|r_ALU_Result[2], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN2[2]~input\, io_GPIO_PIN2[2]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus3|o_DATA_out[2]~feeder\, INST_GPIO_register|INST_bidir_bus3|o_DATA_out[2]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus3|o_DATA_out[2]\, INST_GPIO_register|INST_bidir_bus3|o_DATA_out[2], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN3[2]~input\, io_GPIO_PIN3[2]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus4|o_DATA_out[2]\, INST_GPIO_register|INST_bidir_bus4|o_DATA_out[2], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN0[2]~input\, io_GPIO_PIN0[2]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus1|o_DATA_out[2]\, INST_GPIO_register|INST_bidir_bus1|o_DATA_out[2], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN1[2]~input\, io_GPIO_PIN1[2]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus2|o_DATA_out[2]\, INST_GPIO_register|INST_bidir_bus2|o_DATA_out[2], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux6~2\, INST_GPIO_register|Mux6~2, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux6~3\, INST_GPIO_register|Mux6~3, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN5[2]~input\, io_GPIO_PIN5[2]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus6|o_DATA_out[2]\, INST_GPIO_register|INST_bidir_bus6|o_DATA_out[2], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN7[2]~input\, io_GPIO_PIN7[2]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus8|o_DATA_out[2]\, INST_GPIO_register|INST_bidir_bus8|o_DATA_out[2], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN4[2]~input\, io_GPIO_PIN4[2]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus5|o_DATA_out[2]\, INST_GPIO_register|INST_bidir_bus5|o_DATA_out[2], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN6[2]~input\, io_GPIO_PIN6[2]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus7|o_DATA_out[2]~feeder\, INST_GPIO_register|INST_bidir_bus7|o_DATA_out[2]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus7|o_DATA_out[2]\, INST_GPIO_register|INST_bidir_bus7|o_DATA_out[2], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux6~0\, INST_GPIO_register|Mux6~0, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux6~1\, INST_GPIO_register|Mux6~1, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux6~4\, INST_GPIO_register|Mux6~4, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|o_GPIO_data[2]\, INST_GPIO_register|o_GPIO_data[2], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[34]~feeder\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[34]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[34]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[34], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_data[2]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_data[2], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[33]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[33], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a10\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a10, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a2\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY~45\, INST_cpu_core|INST_DATA_RAM|MEMORY~45, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY~46\, INST_cpu_core|INST_DATA_RAM|MEMORY~46, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|o_RAM_MC_data[2]\, INST_cpu_core|INST_DATA_RAM|o_RAM_MC_data[2], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|Mux89~0\, INST_cpu_core|INST_MEMORY_CONTROL|Mux89~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_MUX_data[2]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_MUX_data[2], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_data_bus|Mux11~0\, INST_cpu_core|INST_data_bus|Mux11~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_data_bus|o_MEMORY[2]\, INST_cpu_core|INST_data_bus|o_MEMORY[2], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_data[2]~feeder\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_data[2]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_data[7]~2\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_data[7]~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_data[2]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_data[2], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_CONFIG_REGISTER[2]~feeder\, INST_GPIO_register|r_CONFIG_REGISTER[2]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_write_enable\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_write_enable, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_address[3]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_address[3], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_CONFIG_REGISTER[0]~0\, INST_GPIO_register|r_CONFIG_REGISTER[0]~0, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_CONFIG_REGISTER[2]\, INST_GPIO_register|r_CONFIG_REGISTER[2], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_data[3]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_data[3], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_CONFIG_REGISTER[3]\, INST_GPIO_register|r_CONFIG_REGISTER[3], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_data[1]~feeder\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_data[1]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_data[1]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_data[1], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_CONFIG_REGISTER[1]\, INST_GPIO_register|r_CONFIG_REGISTER[1], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_CONFIG_REGISTER[0]~feeder\, INST_GPIO_register|r_CONFIG_REGISTER[0]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_CONFIG_REGISTER[0]\, INST_GPIO_register|r_CONFIG_REGISTER[0], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux0~2\, INST_GPIO_register|Mux0~2, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux0~3\, INST_GPIO_register|Mux0~3, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_data[4]~feeder\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_data[4]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_data[4]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_data[4], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_CONFIG_REGISTER[4]\, INST_GPIO_register|r_CONFIG_REGISTER[4], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_data[6]~feeder\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_data[6]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_data[6]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_data[6], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_CONFIG_REGISTER[6]\, INST_GPIO_register|r_CONFIG_REGISTER[6], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux0~0\, INST_GPIO_register|Mux0~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_data[5]~feeder\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_data[5]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_data[5]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_data[5], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_CONFIG_REGISTER[5]~feeder\, INST_GPIO_register|r_CONFIG_REGISTER[5]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_CONFIG_REGISTER[5]\, INST_GPIO_register|r_CONFIG_REGISTER[5], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_data[7]~feeder\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_data[7]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_data[7]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_data[7], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_CONFIG_REGISTER[7]\, INST_GPIO_register|r_CONFIG_REGISTER[7], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux0~1\, INST_GPIO_register|Mux0~1, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|o_GPIO_data[0]~0\, INST_GPIO_register|o_GPIO_data[0]~0, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|o_GPIO_data[6]\, INST_GPIO_register|o_GPIO_data[6], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|Mux85~0\, INST_cpu_core|INST_MEMORY_CONTROL|Mux85~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_MUX_data[6]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_MUX_data[6], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_data_bus|Mux15~0\, INST_cpu_core|INST_data_bus|Mux15~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_data_bus|o_REGISTER[6]\, INST_cpu_core|INST_data_bus|o_REGISTER[6], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[23]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[23], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[24]~feeder\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[24]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[24]\, INST_cpu_core|INST_GPR|r_REGISTER_rtl_0_bypass[24], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|r_REGISTER~33\, INST_cpu_core|INST_GPR|r_REGISTER~33, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_GPR|o_GPR_ALU_data_A[6]\, INST_cpu_core|INST_GPR|o_GPR_ALU_data_A[6], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|r_ALU_Result~18\, INST_cpu_core|INST_ALU|r_ALU_Result~18, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux1~0\, INST_cpu_core|INST_ALU|Mux1~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux1~1\, INST_cpu_core|INST_ALU|Mux1~1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|r_ALU_Result~19\, INST_cpu_core|INST_ALU|r_ALU_Result~19, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux1~5\, INST_cpu_core|INST_ALU|Mux1~5, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|LessThan0~1\, INST_cpu_core|INST_ALU|LessThan0~1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|LessThan0~3\, INST_cpu_core|INST_ALU|LessThan0~3, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|LessThan0~5\, INST_cpu_core|INST_ALU|LessThan0~5, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|LessThan0~7\, INST_cpu_core|INST_ALU|LessThan0~7, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|LessThan0~9\, INST_cpu_core|INST_ALU|LessThan0~9, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|LessThan0~11\, INST_cpu_core|INST_ALU|LessThan0~11, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|LessThan0~13\, INST_cpu_core|INST_ALU|LessThan0~13, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|LessThan0~14\, INST_cpu_core|INST_ALU|LessThan0~14, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux1~6\, INST_cpu_core|INST_ALU|Mux1~6, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux1~2\, INST_cpu_core|INST_ALU|Mux1~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux1~3\, INST_cpu_core|INST_ALU|Mux1~3, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux1~4\, INST_cpu_core|INST_ALU|Mux1~4, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux1~7\, INST_cpu_core|INST_ALU|Mux1~7, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux1~8\, INST_cpu_core|INST_ALU|Mux1~8, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|r_ALU_Result[6]\, INST_cpu_core|INST_ALU|r_ALU_Result[6], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Equal3~1\, INST_cpu_core|INST_ALU|Equal3~1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftRight0~3\, INST_cpu_core|INST_ALU|ShiftRight0~3, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftRight0~5\, INST_cpu_core|INST_ALU|ShiftRight0~5, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftRight0~2\, INST_cpu_core|INST_ALU|ShiftRight0~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftRight0~6\, INST_cpu_core|INST_ALU|ShiftRight0~6, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux7~2\, INST_cpu_core|INST_ALU|Mux7~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux7~3\, INST_cpu_core|INST_ALU|Mux7~3, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux7~4\, INST_cpu_core|INST_ALU|Mux7~4, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux7~5\, INST_cpu_core|INST_ALU|Mux7~5, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|ShiftLeft0~3\, INST_cpu_core|INST_ALU|ShiftLeft0~3, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux7~7\, INST_cpu_core|INST_ALU|Mux7~7, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux7~6\, INST_cpu_core|INST_ALU|Mux7~6, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux7~8\, INST_cpu_core|INST_ALU|Mux7~8, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux7~9\, INST_cpu_core|INST_ALU|Mux7~9, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux7~10\, INST_cpu_core|INST_ALU|Mux7~10, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux7~12\, INST_cpu_core|INST_ALU|Mux7~12, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux7~11\, INST_cpu_core|INST_ALU|Mux7~11, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|r_ALU_Result[0]\, INST_cpu_core|INST_ALU|r_ALU_Result[0], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Equal3~0\, INST_cpu_core|INST_ALU|Equal3~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Equal3~2\, INST_cpu_core|INST_ALU|Equal3~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|r_ALU_zero_flag\, INST_cpu_core|INST_ALU|r_ALU_zero_flag, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_Signed\, INST_cpu_core|INST_instruction_decoder|o_Signed, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux11~0\, INST_cpu_core|INST_ALU|Mux11~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux10~1\, INST_cpu_core|INST_ALU|Mux10~1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux11~1\, INST_cpu_core|INST_ALU|Mux11~1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|r_ALU_negative_flag\, INST_cpu_core|INST_ALU|r_ALU_negative_flag, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|Mux10~1\, INST_cpu_core|INST_branch_control|Mux10~1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux10~0\, INST_cpu_core|INST_ALU|Mux10~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|Mux10~2\, INST_cpu_core|INST_ALU|Mux10~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_ALU|r_ALU_overflow_flag\, INST_cpu_core|INST_ALU|r_ALU_overflow_flag, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|Mux10~0\, INST_cpu_core|INST_branch_control|Mux10~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|Mux10~2\, INST_cpu_core|INST_branch_control|Mux10~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|o_PC_LOAD\, INST_cpu_core|INST_branch_control|o_PC_LOAD, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|r_PC_ADDRESS~10\, INST_cpu_core|INST_branch_control|r_PC_ADDRESS~10, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|r_PC_ADDRESS[8]\, INST_cpu_core|INST_branch_control|r_PC_ADDRESS[8], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|o_ADDRESS~9\, INST_cpu_core|INST_branch_control|o_ADDRESS~9, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|o_ADDRESS[8]\, INST_cpu_core|INST_branch_control|o_ADDRESS[8], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_Program_counter|r_PROG_COUNT~9\, INST_cpu_core|INST_Program_counter|r_PROG_COUNT~9, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_Program_counter|r_PROG_COUNT[8]\, INST_cpu_core|INST_Program_counter|r_PROG_COUNT[8], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[10]~feeder\, INST_cpu_core|INST_InstrucReg|r_register[10]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[10]\, INST_cpu_core|INST_InstrucReg|r_register[10], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_Address_PROG[7]\, INST_cpu_core|INST_instruction_decoder|o_Address_PROG[7], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|r_PC_ADDRESS~9\, INST_cpu_core|INST_branch_control|r_PC_ADDRESS~9, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|r_PC_ADDRESS[7]\, INST_cpu_core|INST_branch_control|r_PC_ADDRESS[7], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|o_ADDRESS~8\, INST_cpu_core|INST_branch_control|o_ADDRESS~8, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|o_ADDRESS[7]\, INST_cpu_core|INST_branch_control|o_ADDRESS[7], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_Program_counter|r_PROG_COUNT~8\, INST_cpu_core|INST_Program_counter|r_PROG_COUNT~8, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_Program_counter|r_PROG_COUNT[7]\, INST_cpu_core|INST_Program_counter|r_PROG_COUNT[7], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[9]~feeder\, INST_cpu_core|INST_InstrucReg|r_register[9]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[9]\, INST_cpu_core|INST_InstrucReg|r_register[9], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_Address_PROG[6]\, INST_cpu_core|INST_instruction_decoder|o_Address_PROG[6], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|o_ADDRESS~7\, INST_cpu_core|INST_branch_control|o_ADDRESS~7, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|o_ADDRESS[6]\, INST_cpu_core|INST_branch_control|o_ADDRESS[6], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_Program_counter|r_PROG_COUNT~7\, INST_cpu_core|INST_Program_counter|r_PROG_COUNT~7, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_Program_counter|r_PROG_COUNT[6]\, INST_cpu_core|INST_Program_counter|r_PROG_COUNT[6], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[8]\, INST_cpu_core|INST_InstrucReg|r_register[8], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_Address_PROG[5]\, INST_cpu_core|INST_instruction_decoder|o_Address_PROG[5], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|o_ADDRESS~6\, INST_cpu_core|INST_branch_control|o_ADDRESS~6, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|o_ADDRESS[5]\, INST_cpu_core|INST_branch_control|o_ADDRESS[5], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_Program_counter|r_PROG_COUNT~6\, INST_cpu_core|INST_Program_counter|r_PROG_COUNT~6, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_Program_counter|r_PROG_COUNT[5]\, INST_cpu_core|INST_Program_counter|r_PROG_COUNT[5], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[7]~feeder\, INST_cpu_core|INST_InstrucReg|r_register[7]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[7]\, INST_cpu_core|INST_InstrucReg|r_register[7], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_Address_PROG[4]\, INST_cpu_core|INST_instruction_decoder|o_Address_PROG[4], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|r_PC_ADDRESS~6\, INST_cpu_core|INST_branch_control|r_PC_ADDRESS~6, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|r_PC_ADDRESS[4]\, INST_cpu_core|INST_branch_control|r_PC_ADDRESS[4], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|o_ADDRESS~5\, INST_cpu_core|INST_branch_control|o_ADDRESS~5, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|o_ADDRESS[4]\, INST_cpu_core|INST_branch_control|o_ADDRESS[4], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_Program_counter|r_PROG_COUNT~5\, INST_cpu_core|INST_Program_counter|r_PROG_COUNT~5, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_Program_counter|r_PROG_COUNT[4]\, INST_cpu_core|INST_Program_counter|r_PROG_COUNT[4], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[6]~feeder\, INST_cpu_core|INST_InstrucReg|r_register[6]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[6]\, INST_cpu_core|INST_InstrucReg|r_register[6], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_Address_PROG[3]\, INST_cpu_core|INST_instruction_decoder|o_Address_PROG[3], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|r_PC_ADDRESS~5\, INST_cpu_core|INST_branch_control|r_PC_ADDRESS~5, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|r_PC_ADDRESS[3]\, INST_cpu_core|INST_branch_control|r_PC_ADDRESS[3], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|o_ADDRESS~4\, INST_cpu_core|INST_branch_control|o_ADDRESS~4, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|o_ADDRESS[3]\, INST_cpu_core|INST_branch_control|o_ADDRESS[3], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_Program_counter|r_PROG_COUNT~4\, INST_cpu_core|INST_Program_counter|r_PROG_COUNT~4, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_Program_counter|r_PROG_COUNT[3]\, INST_cpu_core|INST_Program_counter|r_PROG_COUNT[3], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[28]\, INST_cpu_core|INST_InstrucReg|r_register[28], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Mux10~0\, INST_cpu_core|INST_instruction_decoder|Mux10~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_SAVE_PC\, INST_cpu_core|INST_instruction_decoder|o_SAVE_PC, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|r_PC_ADDRESS[7]~1\, INST_cpu_core|INST_branch_control|r_PC_ADDRESS[7]~1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|r_PC_ADDRESS[7]~2\, INST_cpu_core|INST_branch_control|r_PC_ADDRESS[7]~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|r_PC_ADDRESS[2]\, INST_cpu_core|INST_branch_control|r_PC_ADDRESS[2], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|o_ADDRESS~3\, INST_cpu_core|INST_branch_control|o_ADDRESS~3, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|o_ADDRESS[2]\, INST_cpu_core|INST_branch_control|o_ADDRESS[2], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_Program_counter|r_PROG_COUNT~3\, INST_cpu_core|INST_Program_counter|r_PROG_COUNT~3, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_Program_counter|r_PROG_COUNT[2]\, INST_cpu_core|INST_Program_counter|r_PROG_COUNT[2], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[4]\, INST_cpu_core|INST_InstrucReg|r_register[4], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_Address_PROG[1]~feeder\, INST_cpu_core|INST_instruction_decoder|o_Address_PROG[1]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_Address_PROG[1]\, INST_cpu_core|INST_instruction_decoder|o_Address_PROG[1], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|r_PC_ADDRESS~3\, INST_cpu_core|INST_branch_control|r_PC_ADDRESS~3, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|r_PC_ADDRESS[1]\, INST_cpu_core|INST_branch_control|r_PC_ADDRESS[1], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|o_ADDRESS~2\, INST_cpu_core|INST_branch_control|o_ADDRESS~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|o_ADDRESS[1]\, INST_cpu_core|INST_branch_control|o_ADDRESS[1], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_Program_counter|r_PROG_COUNT~2\, INST_cpu_core|INST_Program_counter|r_PROG_COUNT~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_Program_counter|r_PROG_COUNT[1]\, INST_cpu_core|INST_Program_counter|r_PROG_COUNT[1], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[29]\, INST_cpu_core|INST_InstrucReg|r_register[29], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Mux9~1\, INST_cpu_core|INST_instruction_decoder|Mux9~1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_BRANCH_CONTROL[0]\, INST_cpu_core|INST_instruction_decoder|o_BRANCH_CONTROL[0], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|Mux11~0\, INST_cpu_core|INST_branch_control|Mux11~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|r_INTERRUPT_set\, INST_cpu_core|INST_branch_control|r_INTERRUPT_set, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|r_INTERRUPT_enable~2\, INST_cpu_core|INST_branch_control|r_INTERRUPT_enable~2, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|r_INTERRUPT_enable\, INST_cpu_core|INST_branch_control|r_INTERRUPT_enable, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|r_INTERRUPT_PC_set~0\, INST_cpu_core|INST_control_unit|r_INTERRUPT_PC_set~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|r_INTERRUPT_PC_set~1\, INST_cpu_core|INST_control_unit|r_INTERRUPT_PC_set~1, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_control_unit|r_INTERRUPT_PC_set\, INST_cpu_core|INST_control_unit|r_INTERRUPT_PC_set, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|process_0~0\, INST_cpu_core|INST_branch_control|process_0~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|r_PC_ADDRESS~0\, INST_cpu_core|INST_branch_control|r_PC_ADDRESS~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|r_PC_ADDRESS[0]\, INST_cpu_core|INST_branch_control|r_PC_ADDRESS[0], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_Address_PROG[0]~feeder\, INST_cpu_core|INST_instruction_decoder|o_Address_PROG[0]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_Address_PROG[0]\, INST_cpu_core|INST_instruction_decoder|o_Address_PROG[0], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|o_ADDRESS~0\, INST_cpu_core|INST_branch_control|o_ADDRESS~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_branch_control|o_ADDRESS[0]\, INST_cpu_core|INST_branch_control|o_ADDRESS[0], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_Program_counter|r_PROG_COUNT~0\, INST_cpu_core|INST_Program_counter|r_PROG_COUNT~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_Program_counter|r_PROG_COUNT[0]\, INST_cpu_core|INST_Program_counter|r_PROG_COUNT[0], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_InstrucReg|r_register[30]\, INST_cpu_core|INST_InstrucReg|r_register[30], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|Mux2~0\, INST_cpu_core|INST_instruction_decoder|Mux2~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_instruction_decoder|o_BUS_select[1]\, INST_cpu_core|INST_instruction_decoder|o_BUS_select[1], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN0[0]~input\, io_GPIO_PIN0[0]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus1|o_DATA_out[0]\, INST_GPIO_register|INST_bidir_bus1|o_DATA_out[0], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN1[0]~input\, io_GPIO_PIN1[0]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus2|o_DATA_out[0]~feeder\, INST_GPIO_register|INST_bidir_bus2|o_DATA_out[0]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus2|o_DATA_out[0]\, INST_GPIO_register|INST_bidir_bus2|o_DATA_out[0], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux8~2\, INST_GPIO_register|Mux8~2, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN3[0]~input\, io_GPIO_PIN3[0]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus4|o_DATA_out[0]\, INST_GPIO_register|INST_bidir_bus4|o_DATA_out[0], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN2[0]~input\, io_GPIO_PIN2[0]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus3|o_DATA_out[0]~feeder\, INST_GPIO_register|INST_bidir_bus3|o_DATA_out[0]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus3|o_DATA_out[0]\, INST_GPIO_register|INST_bidir_bus3|o_DATA_out[0], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux8~3\, INST_GPIO_register|Mux8~3, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN4[0]~input\, io_GPIO_PIN4[0]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus5|o_DATA_out[0]\, INST_GPIO_register|INST_bidir_bus5|o_DATA_out[0], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN6[0]~input\, io_GPIO_PIN6[0]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus7|o_DATA_out[0]~feeder\, INST_GPIO_register|INST_bidir_bus7|o_DATA_out[0]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus7|o_DATA_out[0]\, INST_GPIO_register|INST_bidir_bus7|o_DATA_out[0], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux8~0\, INST_GPIO_register|Mux8~0, ifttt_top_level, 1
instance = comp, \io_GPIO_PIN7[0]~input\, io_GPIO_PIN7[0]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus8|o_DATA_out[0]\, INST_GPIO_register|INST_bidir_bus8|o_DATA_out[0], ifttt_top_level, 1
instance = comp, \io_GPIO_PIN5[0]~input\, io_GPIO_PIN5[0]~input, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus6|o_DATA_out[0]~feeder\, INST_GPIO_register|INST_bidir_bus6|o_DATA_out[0]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus6|o_DATA_out[0]\, INST_GPIO_register|INST_bidir_bus6|o_DATA_out[0], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux8~1\, INST_GPIO_register|Mux8~1, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Mux8~4\, INST_GPIO_register|Mux8~4, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|o_GPIO_data[0]\, INST_GPIO_register|o_GPIO_data[0], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_data[0]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_RAM_data[0], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a8\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a8, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a0\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY~23\, INST_cpu_core|INST_DATA_RAM|MEMORY~23, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[29]~feeder\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[29]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[29]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[29], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[30]~feeder\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[30]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[30]\, INST_cpu_core|INST_DATA_RAM|MEMORY_rtl_0_bypass[30], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|MEMORY~34\, INST_cpu_core|INST_DATA_RAM|MEMORY~34, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_DATA_RAM|o_RAM_MC_data[0]\, INST_cpu_core|INST_DATA_RAM|o_RAM_MC_data[0], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|Mux91~0\, INST_cpu_core|INST_MEMORY_CONTROL|Mux91~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_MUX_data[0]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_MUX_data[0], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_data_bus|Mux9~0\, INST_cpu_core|INST_data_bus|Mux9~0, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_data_bus|o_MEMORY[0]\, INST_cpu_core|INST_data_bus|o_MEMORY[0], ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_data[0]~feeder\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_data[0]~feeder, ifttt_top_level, 1
instance = comp, \INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_data[0]\, INST_cpu_core|INST_MEMORY_CONTROL|o_MC_GPIO_data[0], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[0][0]~feeder\, INST_GPIO_register|r_IO_REG_OUT[0][0]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Decoder0~0\, INST_GPIO_register|Decoder0~0, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Decoder0~1\, INST_GPIO_register|Decoder0~1, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Decoder0~2\, INST_GPIO_register|Decoder0~2, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[0][0]\, INST_GPIO_register|r_IO_REG_OUT[0][0], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus1|r_INPUT_reg[0]~feeder\, INST_GPIO_register|INST_bidir_bus1|r_INPUT_reg[0]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus1|r_INPUT_reg[0]\, INST_GPIO_register|INST_bidir_bus1|r_INPUT_reg[0], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[0][1]~feeder\, INST_GPIO_register|r_IO_REG_OUT[0][1]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[0][1]\, INST_GPIO_register|r_IO_REG_OUT[0][1], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus1|r_INPUT_reg[1]~feeder\, INST_GPIO_register|INST_bidir_bus1|r_INPUT_reg[1]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus1|r_INPUT_reg[1]\, INST_GPIO_register|INST_bidir_bus1|r_INPUT_reg[1], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[0][2]~feeder\, INST_GPIO_register|r_IO_REG_OUT[0][2]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[0][2]\, INST_GPIO_register|r_IO_REG_OUT[0][2], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus1|r_INPUT_reg[2]~feeder\, INST_GPIO_register|INST_bidir_bus1|r_INPUT_reg[2]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus1|r_INPUT_reg[2]\, INST_GPIO_register|INST_bidir_bus1|r_INPUT_reg[2], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[0][3]\, INST_GPIO_register|r_IO_REG_OUT[0][3], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus1|r_INPUT_reg[3]~feeder\, INST_GPIO_register|INST_bidir_bus1|r_INPUT_reg[3]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus1|r_INPUT_reg[3]\, INST_GPIO_register|INST_bidir_bus1|r_INPUT_reg[3], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[0][4]~feeder\, INST_GPIO_register|r_IO_REG_OUT[0][4]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[0][4]\, INST_GPIO_register|r_IO_REG_OUT[0][4], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus1|r_INPUT_reg[4]~feeder\, INST_GPIO_register|INST_bidir_bus1|r_INPUT_reg[4]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus1|r_INPUT_reg[4]\, INST_GPIO_register|INST_bidir_bus1|r_INPUT_reg[4], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[0][5]~feeder\, INST_GPIO_register|r_IO_REG_OUT[0][5]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[0][5]\, INST_GPIO_register|r_IO_REG_OUT[0][5], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus1|r_INPUT_reg[5]~feeder\, INST_GPIO_register|INST_bidir_bus1|r_INPUT_reg[5]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus1|r_INPUT_reg[5]\, INST_GPIO_register|INST_bidir_bus1|r_INPUT_reg[5], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[0][6]\, INST_GPIO_register|r_IO_REG_OUT[0][6], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus1|r_INPUT_reg[6]~feeder\, INST_GPIO_register|INST_bidir_bus1|r_INPUT_reg[6]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus1|r_INPUT_reg[6]\, INST_GPIO_register|INST_bidir_bus1|r_INPUT_reg[6], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[0][7]\, INST_GPIO_register|r_IO_REG_OUT[0][7], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus1|r_INPUT_reg[7]\, INST_GPIO_register|INST_bidir_bus1|r_INPUT_reg[7], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[1][0]~feeder\, INST_GPIO_register|r_IO_REG_OUT[1][0]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Decoder0~3\, INST_GPIO_register|Decoder0~3, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[1][0]\, INST_GPIO_register|r_IO_REG_OUT[1][0], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus2|r_INPUT_reg[0]\, INST_GPIO_register|INST_bidir_bus2|r_INPUT_reg[0], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[1][1]\, INST_GPIO_register|r_IO_REG_OUT[1][1], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus2|r_INPUT_reg[1]\, INST_GPIO_register|INST_bidir_bus2|r_INPUT_reg[1], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[1][2]~feeder\, INST_GPIO_register|r_IO_REG_OUT[1][2]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[1][2]\, INST_GPIO_register|r_IO_REG_OUT[1][2], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus2|r_INPUT_reg[2]\, INST_GPIO_register|INST_bidir_bus2|r_INPUT_reg[2], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[1][3]~feeder\, INST_GPIO_register|r_IO_REG_OUT[1][3]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[1][3]\, INST_GPIO_register|r_IO_REG_OUT[1][3], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus2|r_INPUT_reg[3]~feeder\, INST_GPIO_register|INST_bidir_bus2|r_INPUT_reg[3]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus2|r_INPUT_reg[3]\, INST_GPIO_register|INST_bidir_bus2|r_INPUT_reg[3], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[1][4]\, INST_GPIO_register|r_IO_REG_OUT[1][4], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus2|r_INPUT_reg[4]\, INST_GPIO_register|INST_bidir_bus2|r_INPUT_reg[4], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[1][5]~feeder\, INST_GPIO_register|r_IO_REG_OUT[1][5]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[1][5]\, INST_GPIO_register|r_IO_REG_OUT[1][5], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus2|r_INPUT_reg[5]~feeder\, INST_GPIO_register|INST_bidir_bus2|r_INPUT_reg[5]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus2|r_INPUT_reg[5]\, INST_GPIO_register|INST_bidir_bus2|r_INPUT_reg[5], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[1][6]~feeder\, INST_GPIO_register|r_IO_REG_OUT[1][6]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[1][6]\, INST_GPIO_register|r_IO_REG_OUT[1][6], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus2|r_INPUT_reg[6]~feeder\, INST_GPIO_register|INST_bidir_bus2|r_INPUT_reg[6]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus2|r_INPUT_reg[6]\, INST_GPIO_register|INST_bidir_bus2|r_INPUT_reg[6], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[1][7]\, INST_GPIO_register|r_IO_REG_OUT[1][7], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus2|r_INPUT_reg[7]~feeder\, INST_GPIO_register|INST_bidir_bus2|r_INPUT_reg[7]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus2|r_INPUT_reg[7]\, INST_GPIO_register|INST_bidir_bus2|r_INPUT_reg[7], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Decoder0~4\, INST_GPIO_register|Decoder0~4, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[2][0]\, INST_GPIO_register|r_IO_REG_OUT[2][0], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus3|r_INPUT_reg[0]~feeder\, INST_GPIO_register|INST_bidir_bus3|r_INPUT_reg[0]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus3|r_INPUT_reg[0]\, INST_GPIO_register|INST_bidir_bus3|r_INPUT_reg[0], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[2][1]\, INST_GPIO_register|r_IO_REG_OUT[2][1], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus3|r_INPUT_reg[1]~feeder\, INST_GPIO_register|INST_bidir_bus3|r_INPUT_reg[1]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus3|r_INPUT_reg[1]\, INST_GPIO_register|INST_bidir_bus3|r_INPUT_reg[1], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[2][2]\, INST_GPIO_register|r_IO_REG_OUT[2][2], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus3|r_INPUT_reg[2]\, INST_GPIO_register|INST_bidir_bus3|r_INPUT_reg[2], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[2][3]~feeder\, INST_GPIO_register|r_IO_REG_OUT[2][3]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[2][3]\, INST_GPIO_register|r_IO_REG_OUT[2][3], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus3|r_INPUT_reg[3]~feeder\, INST_GPIO_register|INST_bidir_bus3|r_INPUT_reg[3]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus3|r_INPUT_reg[3]\, INST_GPIO_register|INST_bidir_bus3|r_INPUT_reg[3], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[2][4]\, INST_GPIO_register|r_IO_REG_OUT[2][4], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus3|r_INPUT_reg[4]~feeder\, INST_GPIO_register|INST_bidir_bus3|r_INPUT_reg[4]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus3|r_INPUT_reg[4]\, INST_GPIO_register|INST_bidir_bus3|r_INPUT_reg[4], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[2][5]\, INST_GPIO_register|r_IO_REG_OUT[2][5], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus3|r_INPUT_reg[5]~feeder\, INST_GPIO_register|INST_bidir_bus3|r_INPUT_reg[5]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus3|r_INPUT_reg[5]\, INST_GPIO_register|INST_bidir_bus3|r_INPUT_reg[5], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[2][6]~feeder\, INST_GPIO_register|r_IO_REG_OUT[2][6]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[2][6]\, INST_GPIO_register|r_IO_REG_OUT[2][6], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus3|r_INPUT_reg[6]~feeder\, INST_GPIO_register|INST_bidir_bus3|r_INPUT_reg[6]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus3|r_INPUT_reg[6]\, INST_GPIO_register|INST_bidir_bus3|r_INPUT_reg[6], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[2][7]~feeder\, INST_GPIO_register|r_IO_REG_OUT[2][7]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[2][7]\, INST_GPIO_register|r_IO_REG_OUT[2][7], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus3|r_INPUT_reg[7]\, INST_GPIO_register|INST_bidir_bus3|r_INPUT_reg[7], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Decoder0~5\, INST_GPIO_register|Decoder0~5, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[3][0]\, INST_GPIO_register|r_IO_REG_OUT[3][0], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus4|r_INPUT_reg[0]~feeder\, INST_GPIO_register|INST_bidir_bus4|r_INPUT_reg[0]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus4|r_INPUT_reg[0]\, INST_GPIO_register|INST_bidir_bus4|r_INPUT_reg[0], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[3][1]\, INST_GPIO_register|r_IO_REG_OUT[3][1], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus4|r_INPUT_reg[1]~feeder\, INST_GPIO_register|INST_bidir_bus4|r_INPUT_reg[1]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus4|r_INPUT_reg[1]\, INST_GPIO_register|INST_bidir_bus4|r_INPUT_reg[1], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[3][2]~feeder\, INST_GPIO_register|r_IO_REG_OUT[3][2]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[3][2]\, INST_GPIO_register|r_IO_REG_OUT[3][2], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus4|r_INPUT_reg[2]~feeder\, INST_GPIO_register|INST_bidir_bus4|r_INPUT_reg[2]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus4|r_INPUT_reg[2]\, INST_GPIO_register|INST_bidir_bus4|r_INPUT_reg[2], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[3][3]~feeder\, INST_GPIO_register|r_IO_REG_OUT[3][3]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[3][3]\, INST_GPIO_register|r_IO_REG_OUT[3][3], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus4|r_INPUT_reg[3]\, INST_GPIO_register|INST_bidir_bus4|r_INPUT_reg[3], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[3][4]~feeder\, INST_GPIO_register|r_IO_REG_OUT[3][4]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[3][4]\, INST_GPIO_register|r_IO_REG_OUT[3][4], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus4|r_INPUT_reg[4]~feeder\, INST_GPIO_register|INST_bidir_bus4|r_INPUT_reg[4]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus4|r_INPUT_reg[4]\, INST_GPIO_register|INST_bidir_bus4|r_INPUT_reg[4], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[3][5]\, INST_GPIO_register|r_IO_REG_OUT[3][5], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus4|r_INPUT_reg[5]~feeder\, INST_GPIO_register|INST_bidir_bus4|r_INPUT_reg[5]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus4|r_INPUT_reg[5]\, INST_GPIO_register|INST_bidir_bus4|r_INPUT_reg[5], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[3][6]\, INST_GPIO_register|r_IO_REG_OUT[3][6], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus4|r_INPUT_reg[6]~feeder\, INST_GPIO_register|INST_bidir_bus4|r_INPUT_reg[6]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus4|r_INPUT_reg[6]\, INST_GPIO_register|INST_bidir_bus4|r_INPUT_reg[6], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[3][7]~feeder\, INST_GPIO_register|r_IO_REG_OUT[3][7]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[3][7]\, INST_GPIO_register|r_IO_REG_OUT[3][7], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus4|r_INPUT_reg[7]\, INST_GPIO_register|INST_bidir_bus4|r_INPUT_reg[7], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Decoder0~6\, INST_GPIO_register|Decoder0~6, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[4][0]\, INST_GPIO_register|r_IO_REG_OUT[4][0], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus5|r_INPUT_reg[0]~feeder\, INST_GPIO_register|INST_bidir_bus5|r_INPUT_reg[0]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus5|r_INPUT_reg[0]\, INST_GPIO_register|INST_bidir_bus5|r_INPUT_reg[0], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[4][1]\, INST_GPIO_register|r_IO_REG_OUT[4][1], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus5|r_INPUT_reg[1]~feeder\, INST_GPIO_register|INST_bidir_bus5|r_INPUT_reg[1]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus5|r_INPUT_reg[1]\, INST_GPIO_register|INST_bidir_bus5|r_INPUT_reg[1], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[4][2]\, INST_GPIO_register|r_IO_REG_OUT[4][2], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus5|r_INPUT_reg[2]~feeder\, INST_GPIO_register|INST_bidir_bus5|r_INPUT_reg[2]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus5|r_INPUT_reg[2]\, INST_GPIO_register|INST_bidir_bus5|r_INPUT_reg[2], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[4][3]\, INST_GPIO_register|r_IO_REG_OUT[4][3], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus5|r_INPUT_reg[3]~feeder\, INST_GPIO_register|INST_bidir_bus5|r_INPUT_reg[3]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus5|r_INPUT_reg[3]\, INST_GPIO_register|INST_bidir_bus5|r_INPUT_reg[3], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[4][4]~feeder\, INST_GPIO_register|r_IO_REG_OUT[4][4]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[4][4]\, INST_GPIO_register|r_IO_REG_OUT[4][4], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus5|r_INPUT_reg[4]~feeder\, INST_GPIO_register|INST_bidir_bus5|r_INPUT_reg[4]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus5|r_INPUT_reg[4]\, INST_GPIO_register|INST_bidir_bus5|r_INPUT_reg[4], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[4][5]\, INST_GPIO_register|r_IO_REG_OUT[4][5], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus5|r_INPUT_reg[5]~feeder\, INST_GPIO_register|INST_bidir_bus5|r_INPUT_reg[5]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus5|r_INPUT_reg[5]\, INST_GPIO_register|INST_bidir_bus5|r_INPUT_reg[5], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[4][6]~feeder\, INST_GPIO_register|r_IO_REG_OUT[4][6]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[4][6]\, INST_GPIO_register|r_IO_REG_OUT[4][6], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus5|r_INPUT_reg[6]~feeder\, INST_GPIO_register|INST_bidir_bus5|r_INPUT_reg[6]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus5|r_INPUT_reg[6]\, INST_GPIO_register|INST_bidir_bus5|r_INPUT_reg[6], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[4][7]~feeder\, INST_GPIO_register|r_IO_REG_OUT[4][7]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[4][7]\, INST_GPIO_register|r_IO_REG_OUT[4][7], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus5|r_INPUT_reg[7]\, INST_GPIO_register|INST_bidir_bus5|r_INPUT_reg[7], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Decoder0~7\, INST_GPIO_register|Decoder0~7, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[5][0]\, INST_GPIO_register|r_IO_REG_OUT[5][0], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus6|r_INPUT_reg[0]~feeder\, INST_GPIO_register|INST_bidir_bus6|r_INPUT_reg[0]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus6|r_INPUT_reg[0]\, INST_GPIO_register|INST_bidir_bus6|r_INPUT_reg[0], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[5][1]~feeder\, INST_GPIO_register|r_IO_REG_OUT[5][1]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[5][1]\, INST_GPIO_register|r_IO_REG_OUT[5][1], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus6|r_INPUT_reg[1]~feeder\, INST_GPIO_register|INST_bidir_bus6|r_INPUT_reg[1]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus6|r_INPUT_reg[1]\, INST_GPIO_register|INST_bidir_bus6|r_INPUT_reg[1], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[5][2]\, INST_GPIO_register|r_IO_REG_OUT[5][2], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus6|r_INPUT_reg[2]\, INST_GPIO_register|INST_bidir_bus6|r_INPUT_reg[2], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[5][3]~feeder\, INST_GPIO_register|r_IO_REG_OUT[5][3]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[5][3]\, INST_GPIO_register|r_IO_REG_OUT[5][3], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus6|r_INPUT_reg[3]\, INST_GPIO_register|INST_bidir_bus6|r_INPUT_reg[3], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[5][4]\, INST_GPIO_register|r_IO_REG_OUT[5][4], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus6|r_INPUT_reg[4]~feeder\, INST_GPIO_register|INST_bidir_bus6|r_INPUT_reg[4]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus6|r_INPUT_reg[4]\, INST_GPIO_register|INST_bidir_bus6|r_INPUT_reg[4], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[5][5]~feeder\, INST_GPIO_register|r_IO_REG_OUT[5][5]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[5][5]\, INST_GPIO_register|r_IO_REG_OUT[5][5], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus6|r_INPUT_reg[5]~feeder\, INST_GPIO_register|INST_bidir_bus6|r_INPUT_reg[5]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus6|r_INPUT_reg[5]\, INST_GPIO_register|INST_bidir_bus6|r_INPUT_reg[5], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[5][6]~feeder\, INST_GPIO_register|r_IO_REG_OUT[5][6]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[5][6]\, INST_GPIO_register|r_IO_REG_OUT[5][6], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus6|r_INPUT_reg[6]~feeder\, INST_GPIO_register|INST_bidir_bus6|r_INPUT_reg[6]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus6|r_INPUT_reg[6]\, INST_GPIO_register|INST_bidir_bus6|r_INPUT_reg[6], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[5][7]\, INST_GPIO_register|r_IO_REG_OUT[5][7], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus6|r_INPUT_reg[7]~feeder\, INST_GPIO_register|INST_bidir_bus6|r_INPUT_reg[7]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus6|r_INPUT_reg[7]\, INST_GPIO_register|INST_bidir_bus6|r_INPUT_reg[7], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[6][0]~feeder\, INST_GPIO_register|r_IO_REG_OUT[6][0]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Decoder0~8\, INST_GPIO_register|Decoder0~8, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[6][0]\, INST_GPIO_register|r_IO_REG_OUT[6][0], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus7|r_INPUT_reg[0]~feeder\, INST_GPIO_register|INST_bidir_bus7|r_INPUT_reg[0]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus7|r_INPUT_reg[0]\, INST_GPIO_register|INST_bidir_bus7|r_INPUT_reg[0], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[6][1]~feeder\, INST_GPIO_register|r_IO_REG_OUT[6][1]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[6][1]\, INST_GPIO_register|r_IO_REG_OUT[6][1], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus7|r_INPUT_reg[1]~feeder\, INST_GPIO_register|INST_bidir_bus7|r_INPUT_reg[1]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus7|r_INPUT_reg[1]\, INST_GPIO_register|INST_bidir_bus7|r_INPUT_reg[1], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[6][2]~feeder\, INST_GPIO_register|r_IO_REG_OUT[6][2]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[6][2]\, INST_GPIO_register|r_IO_REG_OUT[6][2], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus7|r_INPUT_reg[2]~feeder\, INST_GPIO_register|INST_bidir_bus7|r_INPUT_reg[2]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus7|r_INPUT_reg[2]\, INST_GPIO_register|INST_bidir_bus7|r_INPUT_reg[2], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[6][3]~feeder\, INST_GPIO_register|r_IO_REG_OUT[6][3]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[6][3]\, INST_GPIO_register|r_IO_REG_OUT[6][3], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus7|r_INPUT_reg[3]~feeder\, INST_GPIO_register|INST_bidir_bus7|r_INPUT_reg[3]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus7|r_INPUT_reg[3]\, INST_GPIO_register|INST_bidir_bus7|r_INPUT_reg[3], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[6][4]~feeder\, INST_GPIO_register|r_IO_REG_OUT[6][4]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[6][4]\, INST_GPIO_register|r_IO_REG_OUT[6][4], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus7|r_INPUT_reg[4]~feeder\, INST_GPIO_register|INST_bidir_bus7|r_INPUT_reg[4]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus7|r_INPUT_reg[4]\, INST_GPIO_register|INST_bidir_bus7|r_INPUT_reg[4], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[6][5]~feeder\, INST_GPIO_register|r_IO_REG_OUT[6][5]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[6][5]\, INST_GPIO_register|r_IO_REG_OUT[6][5], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus7|r_INPUT_reg[5]~feeder\, INST_GPIO_register|INST_bidir_bus7|r_INPUT_reg[5]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus7|r_INPUT_reg[5]\, INST_GPIO_register|INST_bidir_bus7|r_INPUT_reg[5], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[6][6]\, INST_GPIO_register|r_IO_REG_OUT[6][6], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus7|r_INPUT_reg[6]\, INST_GPIO_register|INST_bidir_bus7|r_INPUT_reg[6], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[6][7]~feeder\, INST_GPIO_register|r_IO_REG_OUT[6][7]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[6][7]\, INST_GPIO_register|r_IO_REG_OUT[6][7], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus7|r_INPUT_reg[7]\, INST_GPIO_register|INST_bidir_bus7|r_INPUT_reg[7], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|Decoder0~9\, INST_GPIO_register|Decoder0~9, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[7][0]\, INST_GPIO_register|r_IO_REG_OUT[7][0], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus8|r_INPUT_reg[0]\, INST_GPIO_register|INST_bidir_bus8|r_INPUT_reg[0], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[7][1]\, INST_GPIO_register|r_IO_REG_OUT[7][1], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus8|r_INPUT_reg[1]~feeder\, INST_GPIO_register|INST_bidir_bus8|r_INPUT_reg[1]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus8|r_INPUT_reg[1]\, INST_GPIO_register|INST_bidir_bus8|r_INPUT_reg[1], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[7][2]\, INST_GPIO_register|r_IO_REG_OUT[7][2], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus8|r_INPUT_reg[2]\, INST_GPIO_register|INST_bidir_bus8|r_INPUT_reg[2], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[7][3]\, INST_GPIO_register|r_IO_REG_OUT[7][3], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus8|r_INPUT_reg[3]\, INST_GPIO_register|INST_bidir_bus8|r_INPUT_reg[3], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[7][4]\, INST_GPIO_register|r_IO_REG_OUT[7][4], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus8|r_INPUT_reg[4]~feeder\, INST_GPIO_register|INST_bidir_bus8|r_INPUT_reg[4]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus8|r_INPUT_reg[4]\, INST_GPIO_register|INST_bidir_bus8|r_INPUT_reg[4], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[7][5]~feeder\, INST_GPIO_register|r_IO_REG_OUT[7][5]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[7][5]\, INST_GPIO_register|r_IO_REG_OUT[7][5], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus8|r_INPUT_reg[5]~feeder\, INST_GPIO_register|INST_bidir_bus8|r_INPUT_reg[5]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus8|r_INPUT_reg[5]\, INST_GPIO_register|INST_bidir_bus8|r_INPUT_reg[5], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[7][6]~feeder\, INST_GPIO_register|r_IO_REG_OUT[7][6]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[7][6]\, INST_GPIO_register|r_IO_REG_OUT[7][6], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus8|r_INPUT_reg[6]~feeder\, INST_GPIO_register|INST_bidir_bus8|r_INPUT_reg[6]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus8|r_INPUT_reg[6]\, INST_GPIO_register|INST_bidir_bus8|r_INPUT_reg[6], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[7][7]~feeder\, INST_GPIO_register|r_IO_REG_OUT[7][7]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|r_IO_REG_OUT[7][7]\, INST_GPIO_register|r_IO_REG_OUT[7][7], ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus8|r_INPUT_reg[7]~feeder\, INST_GPIO_register|INST_bidir_bus8|r_INPUT_reg[7]~feeder, ifttt_top_level, 1
instance = comp, \INST_GPIO_register|INST_bidir_bus8|r_INPUT_reg[7]\, INST_GPIO_register|INST_bidir_bus8|r_INPUT_reg[7], ifttt_top_level, 1
