.\"t
.\" Automatically generated by Pandoc 1.16.0.2
.\"
.TH "SBR\- Set Bits in Register \- \- AVR Assembler" "" "" "" ""
.hy
.SH AVR Assembler Instructions
.SS SBR \- Set Bits in Register
.SS  () Description:
.PP
Sets specified bits in register Rd.
Performs the logical ORI (avrassembler.wb_ORI.html) between the contents
of register Rd and constant mask K and places the result in the
destination register Rd.
.PP
Operation:
.PP
(i)Rd ← Rd v K
.PP
Syntax: Operands: Program Counter:
.PP
(i)SBR Rd,K 16<=d<=31, 0<=K<=255 PC ← PC + 1
.PP
16\-bit Opcode:
.PP
.TS
tab(@);
l l l l.
T{
.PP
0110
T}@T{
.PP
KKKK
T}@T{
.PP
dddd
T}@T{
.PP
KKKK
T}
.TE
.SS  () Status Register (SREG) and Boolean Formula:
.PP
.TS
tab(@);
l l l l l l l l.
T{
.PP
I
T}@T{
.PP
T
T}@T{
.PP
H
T}@T{
.PP
S
T}@T{
.PP
V
T}@T{
.PP
N
T}@T{
.PP
Z
T}@T{
.PP
C
T}
_
T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
⇔
T}@T{
.PP
0
T}@T{
.PP
⇔
T}@T{
.PP
⇔
T}@T{
.PP
\-
T}
.TE
.PP
S: N ⊕ V, For signed tests.
.PP
V:0
.PP
Cleared
.PP
N:R7
.PP
Set if MSB of the result is set; cleared otherwise.
.PP
Z:
$\\overline{R7} \\overline{R6} \\overline{R5} \\overline{R4}$
.PP
$\\overline{R3} \\overline{R2} \\overline{R1} \\overline{R0}$
.PP
.PP
R (Result) equals Rd after the operation.
.PP
Example:
.IP
.nf
\f[C]
sbr\ r16,3\ ;\ Set\ bits\ 0\ and\ 1\ in\ r16
sbr\ r17,$F0\ ;\ Set\ 4\ MSB\ in\ r17
\f[]
.fi
.PP
.PP
Words: 1 (2 bytes)
.PP
Cycles: 1
