$date
	Sat Oct 22 22:12:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#878874
b1011 &
b1011 %
1$
b1011 !
1"
#878875
0"
#878878
b100010 &
b100010 %
#878882
b10001 &
b10001 %
#878886
b110100 &
b110100 %
#878890
b11010 &
b11010 %
#878894
b1101 &
b1101 %
#878898
b101000 &
b101000 %
#878902
b10100 &
b10100 %
#878906
b1010 &
b1010 %
#878910
b101 &
b101 %
#878914
b10000 &
b10000 %
#878918
b1000 &
b1000 %
#878922
b100 &
b100 %
#878926
b10 &
b10 %
#878930
b1 &
b1 %
1#
#878934
b0 &
0#
b0 %
0$
#1850152
b10001 !
1"
#1850154
b10001 &
b10001 %
1$
#1850155
0"
#1850158
b110100 &
b110100 %
#1850162
b11010 &
b11010 %
#1850166
b1101 &
b1101 %
#1850170
b101000 &
b101000 %
#1850174
b10100 &
b10100 %
#1850178
b1010 &
b1010 %
#1850182
b101 &
b101 %
#1850186
b10000 &
b10000 %
#1850190
b1000 &
b1000 %
#1850194
b100 &
b100 %
#1850198
b10 &
b10 %
#1850202
b1 &
b1 %
1#
#1850206
b0 &
0#
b0 %
0$
#2869432
b100 !
1"
#2869434
b100 &
b100 %
1$
#2869435
0"
#2869438
b10 &
b10 %
#2869442
b1 &
b1 %
1#
#2869446
b0 &
0#
b0 %
0$
#4500012
