
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.57+263 (git sha1 637665c9d, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `colorlight_i5.ys' --

1. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v
Storing AST representation for module `$abstract\VexRiscv'.
Storing AST representation for module `$abstract\DataCache'.
Storing AST representation for module `$abstract\InstructionCache'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v
Parsing Verilog input from `/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v' to AST representation.
verilog frontend filename /home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v
Storing AST representation for module `$abstract\colorlight_i5'.
Successfully finished Verilog frontend.

3. Executing ATTRMAP pass (move or copy attributes).

4. Executing SYNTH_ECP5 pass.

4.1. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

4.3. Executing HIERARCHY pass (managing design hierarchy).

4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\colorlight_i5'.
Generating RTLIL representation for module `\colorlight_i5'.

4.4.1. Analyzing design hierarchy..
Top module:  \colorlight_i5

4.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\VexRiscv'.
Generating RTLIL representation for module `\VexRiscv'.

4.4.3. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     \VexRiscv

4.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\DataCache'.
Generating RTLIL representation for module `\DataCache'.

4.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\InstructionCache'.
Generating RTLIL representation for module `\InstructionCache'.

4.4.6. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     \VexRiscv
Used module:         \DataCache
Used module:         \InstructionCache

4.4.7. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     \VexRiscv
Used module:         \DataCache
Used module:         \InstructionCache
Removing unused module `$abstract\colorlight_i5'.
Removing unused module `$abstract\InstructionCache'.
Removing unused module `$abstract\DataCache'.
Removing unused module `$abstract\VexRiscv'.
Removed 4 unused modules.

4.5. Executing PROC pass (convert processes to netlists).

4.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7282$2459'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7263$2458'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7248$2457'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7409$1536'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7391$1526'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7373$1516'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7355$1506'.
Found and cleaned up 15 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5631$1171'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5623$1170'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5615$1169'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5607$1155'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5599$1154'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5591$1153'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5583$1139'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5575$1138'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5567$1137'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5559$1123'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5551$1122'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5543$1121'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4301$894'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4231$888'.
Found and cleaned up 6 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4066$727'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3259$424'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410'.
Cleaned up 38 empty switches.

4.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3620 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$3591 in module InstructionCache.
Marked 3 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$3580 in module InstructionCache.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$3579 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$3578 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$3577 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3568 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3559 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3542 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$3526 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$3523 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$3517 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$3496 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$3492 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$3488 in module DataCache.
Marked 8 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$3485 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$3473 in module DataCache.
Marked 8 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$3470 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$3457 in module DataCache.
Marked 8 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$3450 in module DataCache.
Marked 7 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$3446 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$3432 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$3410 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$3407 in module DataCache.
Marked 3 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$3404 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$3403 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$3402 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$3401 in module DataCache.
Marked 5 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$3400 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$3399 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$3396 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$3393 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$3392 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$3391 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$3390 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$3389 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$3388 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$3387 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$3386 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$3379 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$3378 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3349 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3336 in module DataCache.
Marked 5 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$3261 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$3260 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$3253 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$3224 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$3223 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$3222 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$3221 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$3220 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$3219 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$3218 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$3217 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$3216 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$3050 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$3047 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$3046 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$3041 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$3040 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$3032 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$3024 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$3021 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$3015 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$3014 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$3013 in module VexRiscv.
Marked 18 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$3012 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$2998 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$2997 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$2996 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$2995 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$2991 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$2969 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$2968 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$2967 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$2966 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$2960 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$2950 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$2948 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$2945 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$2941 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$2937 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$2910 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$2909 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$2901 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$2900 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$2897 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$2896 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$2892 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$2891 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$2890 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$2888 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$2867 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$2856 in module VexRiscv.
Marked 5 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$2855 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$2854 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$2851 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$2848 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$2838 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$2833 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$2809 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$2808 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$2805 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$2804 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$2785 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$2778 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$2776 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$2765 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$2751 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$2747 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$2743 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$2742 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$2736 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$2734 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$2730 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$2727 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$2720 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$2719 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$2718 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$2717 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$2716 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$2715 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$2714 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$2713 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$2712 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$2711 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$2710 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$2709 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$2708 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$2707 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$2706 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$2705 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$2704 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$2703 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$2702 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$2701 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$2700 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$2699 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$2698 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$2697 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$2696 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$2695 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$2694 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$2683 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$2681 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$2680 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$2679 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$2678 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$2677 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$2657 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$2656 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$2655 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2648 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7716$1667 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7702$1659 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7688$1651 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7674$1643 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7660$1635 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7646$1627 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7632$1619 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7618$1611 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7604$1603 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7590$1595 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7576$1587 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7562$1579 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7548$1571 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7534$1563 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7520$1555 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7506$1547 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7421$1538 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7404$1528 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7386$1518 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7368$1508 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7350$1498 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7321$1488 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7300$1478 in module colorlight_i5.
Marked 4 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7267$1450 in module colorlight_i5.
Marked 69 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5758$1222 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5741$1215 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5724$1208 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5707$1201 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5690$1194 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5673$1187 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5656$1186 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5639$1185 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5526$1120 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5509$1119 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5492$1118 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5475$1117 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5458$1116 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5441$1115 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5424$1114 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5407$1113 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5390$1112 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5373$1111 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5356$1110 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5339$1109 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5322$1108 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5305$1107 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5288$1106 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5271$1105 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5254$1104 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5237$1103 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5226$1102 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5215$1101 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5204$1100 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5193$1099 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5182$1098 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5171$1097 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4500$932 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4231$888 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4066$727 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3826$531 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3793$518 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3663$501 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3630$488 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3500$471 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3467$458 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3337$441 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3304$428 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3259$424 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3192$411 in module colorlight_i5.
Marked 2 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410 in module colorlight_i5.
Marked 2 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2723$370 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2604$365 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2576$353 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2546$342 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2405$317 in module colorlight_i5.
Removed a total of 0 dead cases.

4.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 115 redundant assignments.
Promoted 1439 assignments to connections.

4.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2267$2452'.
  Set init value: \sync_rhs_self2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2266$2451'.
  Set init value: \sync_rhs_self1 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2265$2450'.
  Set init value: \sync_rhs_self0 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2264$2449'.
  Set init value: \sync_f_self = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2263$2448'.
  Set init value: \spi_xfer_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2261$2447'.
  Set init value: \spi_status_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2260$2446'.
  Set init value: \spi_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2259$2445'.
  Set init value: \spi_start1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2256$2444'.
  Set init value: \spi_mosi_storage = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2255$2443'.
  Set init value: \spi_mosi_sel = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2254$2442'.
  Set init value: \spi_mosi_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2253$2441'.
  Set init value: \spi_mosi_latch = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2252$2440'.
  Set init value: \spi_mosi_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2245$2439'.
  Set init value: \spi_miso_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2244$2438'.
  Set init value: \spi_miso_latch = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2243$2437'.
  Set init value: \spi_miso_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2242$2436'.
  Set init value: \spi_miso_1 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2241$2435'.
  Set init value: \spi_loopback_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2240$2434'.
  Set init value: \spi_loopback_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2236$2433'.
  Set init value: \spi_irq = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2234$2432'.
  Set init value: \spi_done0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2233$2431'.
  Set init value: \spi_cs_storage = 17'00000000000000001
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2232$2430'.
  Set init value: \spi_cs_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2229$2429'.
  Set init value: \spi_count_spimaster_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2228$2428'.
  Set init value: \spi_count_spimaster_next_value = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2227$2427'.
  Set init value: \spi_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2226$2426'.
  Set init value: \spi_control_storage = 16'0000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2225$2425'.
  Set init value: \spi_control_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2222$2424'.
  Set init value: \spi_clk_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2221$2423'.
  Set init value: \spi_clk_divider1 = 16'0000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2218$2421'.
  Set init value: \socbushandler_slaves = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2212$2420'.
  Set init value: \socbushandler_shared_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2207$2419'.
  Set init value: \socbushandler_shared_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2205$2418'.
  Set init value: \socbushandler_master = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2204$2417'.
  Set init value: \socbushandler_grant = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2203$2416'.
  Set init value: \socbushandler_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2201$2415'.
  Set init value: \socbushandler_count = 20'11110100001001000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2195$2414'.
  Set init value: \regs1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2194$2413'.
  Set init value: \regs0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2193$2412'.
  Set init value: \rddata_en = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2191$2411'.
  Set init value: \lora_reset_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2190$2410'.
  Set init value: \lora_reset_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2188$2409'.
  Set init value: \leds_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2187$2408'.
  Set init value: \leds_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2186$2407'.
  Set init value: \leds_mode = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2185$2406'.
  Set init value: \leds_leds = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2183$2405'.
  Set init value: \leds_count = 25'1110010011100001110000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2182$2404'.
  Set init value: \leds_chaser = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2079$2403'.
  Set init value: \dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2060$2402'.
  Set init value: \csr_bankarray_sram_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2058$2401'.
  Set init value: \csr_bankarray_sel_r = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2053$2400'.
  Set init value: \csr_bankarray_interface8_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2048$2399'.
  Set init value: \csr_bankarray_interface7_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2043$2398'.
  Set init value: \csr_bankarray_interface6_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2038$2397'.
  Set init value: \csr_bankarray_interface5_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2033$2396'.
  Set init value: \csr_bankarray_interface4_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2028$2395'.
  Set init value: \csr_bankarray_interface3_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2023$2394'.
  Set init value: \csr_bankarray_interface2_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2018$2393'.
  Set init value: \csr_bankarray_interface1_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2013$2392'.
  Set init value: \csr_bankarray_interface0_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2010$2391'.
  Set init value: \csr_bankarray_csrbank8_txfull_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2008$2390'.
  Set init value: \csr_bankarray_csrbank8_txfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2006$2389'.
  Set init value: \csr_bankarray_csrbank8_txempty_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2004$2388'.
  Set init value: \csr_bankarray_csrbank8_txempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2001$2387'.
  Set init value: \csr_bankarray_csrbank8_rxfull_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1999$2386'.
  Set init value: \csr_bankarray_csrbank8_rxfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1997$2385'.
  Set init value: \csr_bankarray_csrbank8_rxempty_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1995$2384'.
  Set init value: \csr_bankarray_csrbank8_rxempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1993$2383'.
  Set init value: \csr_bankarray_csrbank8_ev_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1991$2382'.
  Set init value: \csr_bankarray_csrbank8_ev_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1989$2381'.
  Set init value: \csr_bankarray_csrbank8_ev_pending_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1987$2380'.
  Set init value: \csr_bankarray_csrbank8_ev_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1985$2379'.
  Set init value: \csr_bankarray_csrbank8_ev_enable0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1983$2378'.
  Set init value: \csr_bankarray_csrbank8_ev_enable0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1981$2377'.
  Set init value: \csr_bankarray_csrbank7_value_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1979$2376'.
  Set init value: \csr_bankarray_csrbank7_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1977$2375'.
  Set init value: \csr_bankarray_csrbank7_update_value0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1975$2374'.
  Set init value: \csr_bankarray_csrbank7_update_value0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1972$2373'.
  Set init value: \csr_bankarray_csrbank7_reload0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1970$2372'.
  Set init value: \csr_bankarray_csrbank7_reload0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1968$2371'.
  Set init value: \csr_bankarray_csrbank7_load0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1966$2370'.
  Set init value: \csr_bankarray_csrbank7_load0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1964$2369'.
  Set init value: \csr_bankarray_csrbank7_ev_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1962$2368'.
  Set init value: \csr_bankarray_csrbank7_ev_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1960$2367'.
  Set init value: \csr_bankarray_csrbank7_ev_pending_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1958$2366'.
  Set init value: \csr_bankarray_csrbank7_ev_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1956$2365'.
  Set init value: \csr_bankarray_csrbank7_ev_enable0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1954$2364'.
  Set init value: \csr_bankarray_csrbank7_ev_enable0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1952$2363'.
  Set init value: \csr_bankarray_csrbank7_en0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1950$2362'.
  Set init value: \csr_bankarray_csrbank7_en0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1947$2361'.
  Set init value: \csr_bankarray_csrbank6_phy_clk_divisor0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1945$2360'.
  Set init value: \csr_bankarray_csrbank6_phy_clk_divisor0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1943$2359'.
  Set init value: \csr_bankarray_csrbank6_mmap_dummy_bits0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1941$2358'.
  Set init value: \csr_bankarray_csrbank6_mmap_dummy_bits0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1939$2357'.
  Set init value: \csr_bankarray_csrbank6_master_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1937$2356'.
  Set init value: \csr_bankarray_csrbank6_master_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1935$2355'.
  Set init value: \csr_bankarray_csrbank6_master_phyconfig0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1933$2354'.
  Set init value: \csr_bankarray_csrbank6_master_phyconfig0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1931$2353'.
  Set init value: \csr_bankarray_csrbank6_master_cs0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1929$2352'.
  Set init value: \csr_bankarray_csrbank6_master_cs0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1927$2351'.
  Set init value: \csr_bankarray_csrbank5_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1925$2350'.
  Set init value: \csr_bankarray_csrbank5_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1922$2349'.
  Set init value: \csr_bankarray_csrbank5_mosi0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1920$2348'.
  Set init value: \csr_bankarray_csrbank5_mosi0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1918$2347'.
  Set init value: \csr_bankarray_csrbank5_miso_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1916$2346'.
  Set init value: \csr_bankarray_csrbank5_miso_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1914$2345'.
  Set init value: \csr_bankarray_csrbank5_loopback0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1912$2344'.
  Set init value: \csr_bankarray_csrbank5_loopback0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1910$2343'.
  Set init value: \csr_bankarray_csrbank5_cs0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1908$2342'.
  Set init value: \csr_bankarray_csrbank5_cs0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1906$2341'.
  Set init value: \csr_bankarray_csrbank5_control0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1904$2340'.
  Set init value: \csr_bankarray_csrbank5_control0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1901$2339'.
  Set init value: \csr_bankarray_csrbank4_dfii_pi0_wrdata0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1899$2338'.
  Set init value: \csr_bankarray_csrbank4_dfii_pi0_wrdata0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1897$2337'.
  Set init value: \csr_bankarray_csrbank4_dfii_pi0_rddata_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1895$2336'.
  Set init value: \csr_bankarray_csrbank4_dfii_pi0_rddata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1893$2335'.
  Set init value: \csr_bankarray_csrbank4_dfii_pi0_command0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1891$2334'.
  Set init value: \csr_bankarray_csrbank4_dfii_pi0_command0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1889$2333'.
  Set init value: \csr_bankarray_csrbank4_dfii_pi0_baddress0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1887$2332'.
  Set init value: \csr_bankarray_csrbank4_dfii_pi0_baddress0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1885$2331'.
  Set init value: \csr_bankarray_csrbank4_dfii_pi0_address0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1883$2330'.
  Set init value: \csr_bankarray_csrbank4_dfii_pi0_address0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1881$2329'.
  Set init value: \csr_bankarray_csrbank4_dfii_control0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1879$2328'.
  Set init value: \csr_bankarray_csrbank4_dfii_control0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1876$2327'.
  Set init value: \csr_bankarray_csrbank3_out0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1874$2326'.
  Set init value: \csr_bankarray_csrbank3_out0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1871$2325'.
  Set init value: \csr_bankarray_csrbank2_out0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1869$2324'.
  Set init value: \csr_bankarray_csrbank2_out0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1867$2323'.
  Set init value: \csr_bankarray_csrbank1_w0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1865$2322'.
  Set init value: \csr_bankarray_csrbank1_w0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1862$2321'.
  Set init value: \csr_bankarray_csrbank1_r_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1860$2320'.
  Set init value: \csr_bankarray_csrbank1_r_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1857$2319'.
  Set init value: \csr_bankarray_csrbank0_scratch0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1855$2318'.
  Set init value: \csr_bankarray_csrbank0_scratch0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1853$2317'.
  Set init value: \csr_bankarray_csrbank0_reset0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1851$2316'.
  Set init value: \csr_bankarray_csrbank0_reset0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1849$2315'.
  Set init value: \csr_bankarray_csrbank0_bus_errors_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1847$2314'.
  Set init value: \csr_bankarray_csrbank0_bus_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1843$2312'.
  Set init value: \crg_rst = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1837$2311'.
  Set init value: \comb_t_self5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1836$2310'.
  Set init value: \comb_t_self4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1835$2309'.
  Set init value: \comb_t_self3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1834$2308'.
  Set init value: \comb_t_self2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1833$2307'.
  Set init value: \comb_t_self1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1832$2306'.
  Set init value: \comb_t_self0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1831$2305'.
  Set init value: \comb_rhs_self9 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1830$2304'.
  Set init value: \comb_rhs_self8 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1829$2303'.
  Set init value: \comb_rhs_self7 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1828$2302'.
  Set init value: \comb_rhs_self6 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1827$2301'.
  Set init value: \comb_rhs_self5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1826$2300'.
  Set init value: \comb_rhs_self4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1825$2299'.
  Set init value: \comb_rhs_self31 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1824$2298'.
  Set init value: \comb_rhs_self30 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1823$2297'.
  Set init value: \comb_rhs_self3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1822$2296'.
  Set init value: \comb_rhs_self29 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1821$2295'.
  Set init value: \comb_rhs_self28 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1820$2294'.
  Set init value: \comb_rhs_self27 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1819$2293'.
  Set init value: \comb_rhs_self26 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1818$2292'.
  Set init value: \comb_rhs_self25 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1817$2291'.
  Set init value: \comb_rhs_self24 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1816$2290'.
  Set init value: \comb_rhs_self23 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1815$2289'.
  Set init value: \comb_rhs_self22 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1814$2288'.
  Set init value: \comb_rhs_self21 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1813$2287'.
  Set init value: \comb_rhs_self20 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1812$2286'.
  Set init value: \comb_rhs_self2 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1811$2285'.
  Set init value: \comb_rhs_self19 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1810$2284'.
  Set init value: \comb_rhs_self18 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1809$2283'.
  Set init value: \comb_rhs_self17 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1808$2282'.
  Set init value: \comb_rhs_self16 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1807$2281'.
  Set init value: \comb_rhs_self15 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1806$2280'.
  Set init value: \comb_rhs_self14 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1805$2279'.
  Set init value: \comb_rhs_self13 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1804$2278'.
  Set init value: \comb_rhs_self12 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1803$2277'.
  Set init value: \comb_rhs_self11 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1802$2276'.
  Set init value: \comb_rhs_self10 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1801$2275'.
  Set init value: \comb_rhs_self1 = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1800$2274'.
  Set init value: \comb_rhs_self0 = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1799$2273'.
  Set init value: \basesoc_write_from_slave = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1798$2272'.
  Set init value: \basesoc_word_inc = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1797$2271'.
  Set init value: \basesoc_word_clr = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1796$2270'.
  Set init value: \basesoc_wishbone_bridge_wdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1770$2267'.
  Set init value: \basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data = 36'000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1765$2266'.
  Set init value: \basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data = 144'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1762$2265'.
  Set init value: \basesoc_wishbone_bridge_wdata_converter_converter_mux = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1747$2264'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1739$2263'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_strobe_all = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1736$2262'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1735$2261'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1734$2260'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1733$2259'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1726$2258'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_demux = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1725$2257'.
  Set init value: \basesoc_wishbone_bridge_is_ongoing = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1723$2256'.
  Set init value: \basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1722$2255'.
  Set init value: \basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1721$2254'.
  Set init value: \basesoc_wishbone_bridge_cmd_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1720$2253'.
  Set init value: \basesoc_wishbone_bridge_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1719$2252'.
  Set init value: \basesoc_wishbone_bridge_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1715$2251'.
  Set init value: \basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1714$2250'.
  Set init value: \basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1713$2249'.
  Set init value: \basesoc_wishbone_bridge_cmd_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1712$2248'.
  Set init value: \basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1711$2247'.
  Set init value: \basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1710$2246'.
  Set init value: \basesoc_wishbone_bridge_cmd_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1709$2245'.
  Set init value: \basesoc_wishbone_bridge_aborted_fsm_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1708$2244'.
  Set init value: \basesoc_wishbone_bridge_aborted_fsm_next_value = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1707$2243'.
  Set init value: \basesoc_wishbone_bridge_aborted = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1706$2242'.
  Set init value: \basesoc_wishbone2csr_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1705$2241'.
  Set init value: \basesoc_wishbone2csr_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1699$2239'.
  Set init value: \basesoc_wb_sdram_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1694$2238'.
  Set init value: \basesoc_wb_sdram_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1680$2236'.
  Set init value: \basesoc_uart_txfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1677$2235'.
  Set init value: \basesoc_uart_txempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1670$2234'.
  Set init value: \basesoc_uart_tx_fifo_wrport_adr = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1652$2230'.
  Set init value: \basesoc_uart_tx_fifo_readable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1647$2229'.
  Set init value: \basesoc_uart_tx_fifo_produce = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1645$2228'.
  Set init value: \basesoc_uart_tx_fifo_level0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1637$2227'.
  Set init value: \basesoc_uart_tx_fifo_consume = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1636$2226'.
  Set init value: \basesoc_uart_tx_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1631$2225'.
  Set init value: \basesoc_uart_status_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1630$2224'.
  Set init value: \basesoc_uart_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1629$2223'.
  Set init value: \basesoc_uart_rxtx_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1627$2222'.
  Set init value: \basesoc_uart_rxtx_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1623$2221'.
  Set init value: \basesoc_uart_rxfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1620$2220'.
  Set init value: \basesoc_uart_rxempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1613$2219'.
  Set init value: \basesoc_uart_rx_fifo_wrport_adr = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1595$2217'.
  Set init value: \basesoc_uart_rx_fifo_readable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1590$2216'.
  Set init value: \basesoc_uart_rx_fifo_produce = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1588$2215'.
  Set init value: \basesoc_uart_rx_fifo_level0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1580$2214'.
  Set init value: \basesoc_uart_rx_fifo_consume = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1579$2213'.
  Set init value: \basesoc_uart_rx_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1574$2212'.
  Set init value: \basesoc_uart_pending_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1573$2211'.
  Set init value: \basesoc_uart_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1572$2210'.
  Set init value: \basesoc_uart_pending_r = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1570$2209'.
  Set init value: \basesoc_uart_enable_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1569$2208'.
  Set init value: \basesoc_uart_enable_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1568$2207'.
  Set init value: \basesoc_tx_tick = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1566$2206'.
  Set init value: \basesoc_tx_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1562$2205'.
  Set init value: \basesoc_tx_phase = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1561$2204'.
  Set init value: \basesoc_tx_mux_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1559$2203'.
  Set init value: \basesoc_tx_mux_source_payload_width = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1558$2202'.
  Set init value: \basesoc_tx_mux_source_payload_mask = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1557$2201'.
  Set init value: \basesoc_tx_mux_source_payload_len = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1556$2200'.
  Set init value: \basesoc_tx_mux_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1555$2199'.
  Set init value: \basesoc_tx_mux_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1554$2198'.
  Set init value: \basesoc_tx_mux_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1551$2197'.
  Set init value: \basesoc_tx_mux_endpoint1_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1543$2196'.
  Set init value: \basesoc_tx_mux_endpoint0_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1536$2195'.
  Set init value: \basesoc_tx_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1535$2194'.
  Set init value: \basesoc_tx_data_rs232phytx_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1534$2193'.
  Set init value: \basesoc_tx_data_rs232phytx_next_value2 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1533$2192'.
  Set init value: \basesoc_tx_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1532$2191'.
  Set init value: \basesoc_tx_count_rs232phytx_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1531$2190'.
  Set init value: \basesoc_tx_count_rs232phytx_next_value0 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1530$2189'.
  Set init value: \basesoc_tx_count = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1529$2188'.
  Set init value: \basesoc_timer_zero_trigger_d = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1526$2187'.
  Set init value: \basesoc_timer_zero_pending = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1525$2186'.
  Set init value: \basesoc_timer_zero_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1520$2185'.
  Set init value: \basesoc_timer_value_status = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1519$2184'.
  Set init value: \basesoc_timer_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1518$2183'.
  Set init value: \basesoc_timer_value = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1517$2182'.
  Set init value: \basesoc_timer_update_value_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1516$2181'.
  Set init value: \basesoc_timer_update_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1513$2180'.
  Set init value: \basesoc_timer_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1512$2179'.
  Set init value: \basesoc_timer_reload_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1511$2178'.
  Set init value: \basesoc_timer_reload_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1508$2177'.
  Set init value: \basesoc_timer_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1507$2176'.
  Set init value: \basesoc_timer_pending_r = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1506$2175'.
  Set init value: \basesoc_timer_load_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1505$2174'.
  Set init value: \basesoc_timer_load_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1503$2173'.
  Set init value: \basesoc_timer_enable_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1502$2172'.
  Set init value: \basesoc_timer_enable_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1501$2171'.
  Set init value: \basesoc_timer_en_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1500$2170'.
  Set init value: \basesoc_timer_en_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1499$2169'.
  Set init value: \basesoc_tag_port_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1492$2168'.
  Set init value: \basesoc_tag_di_dirty = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1491$2167'.
  Set init value: \basesoc_spimaster_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1490$2166'.
  Set init value: \basesoc_spimaster_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1488$2165'.
  Set init value: \basesoc_spiflash_phy_storage = 8'00000001
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1487$2164'.
  Set init value: \basesoc_spiflash_phy_sr_out_shift = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1486$2163'.
  Set init value: \basesoc_spiflash_phy_sr_out_load = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1485$2162'.
  Set init value: \basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1484$2161'.
  Set init value: \basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1483$2160'.
  Set init value: \basesoc_spiflash_phy_sr_out_cnt = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1482$2159'.
  Set init value: \basesoc_spiflash_phy_sr_out = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1481$2158'.
  Set init value: \basesoc_spiflash_phy_sr_in_shift = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1480$2157'.
  Set init value: \basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1479$2156'.
  Set init value: \basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1478$2155'.
  Set init value: \basesoc_spiflash_phy_sr_in_cnt = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1477$2154'.
  Set init value: \basesoc_spiflash_phy_sr_in = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1475$2153'.
  Set init value: \basesoc_spiflash_phy_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1469$2150'.
  Set init value: \basesoc_spiflash_phy_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1462$2149'.
  Set init value: \basesoc_spiflash_phy_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1460$2148'.
  Set init value: \basesoc_spiflash_phy_posedge_reg = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1455$2146'.
  Set init value: \basesoc_spiflash_phy_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1454$2145'.
  Set init value: \basesoc_spiflash_phy_dq_oe_litespiphy_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1453$2144'.
  Set init value: \basesoc_spiflash_phy_dq_oe_litespiphy_next_value2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1452$2143'.
  Set init value: \basesoc_spiflash_phy_dq_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1451$2142'.
  Set init value: \basesoc_spiflash_phy_dq_o = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1448$2141'.
  Set init value: \basesoc_spiflash_phy_div = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1445$2140'.
  Set init value: \basesoc_spiflash_phy_count = 4'1011
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1444$2139'.
  Set init value: \basesoc_spiflash_phy_cnt = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1443$2138'.
  Set init value: \basesoc_spiflash_phy_clk_reg = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1442$2137'.
  Set init value: \basesoc_spiflash_phy_clk = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1441$2136'.
  Set init value: \basesoc_soc_rst = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1440$2135'.
  Set init value: \basesoc_serial_tx_rs232phytx_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1439$2134'.
  Set init value: \basesoc_serial_tx_rs232phytx_next_value1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1437$2133'.
  Set init value: \basesoc_sdram_wrdata_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1436$2132'.
  Set init value: \basesoc_sdram_wrdata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1433$2131'.
  Set init value: \basesoc_sdram_twtrcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1432$2130'.
  Set init value: \basesoc_sdram_twtrcon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1430$2129'.
  Set init value: \basesoc_sdram_trrdcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1429$2128'.
  Set init value: \basesoc_sdram_trrdcon_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1425$2127'.
  Set init value: \basesoc_sdram_timer_count1 = 10'1110101001
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1423$2126'.
  Set init value: \basesoc_sdram_time1 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1422$2125'.
  Set init value: \basesoc_sdram_time0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1418$2123'.
  Set init value: \basesoc_sdram_tccdcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1417$2122'.
  Set init value: \basesoc_sdram_tccdcon_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1416$2121'.
  Set init value: \basesoc_sdram_storage = 4'0001
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1415$2120'.
  Set init value: \basesoc_sdram_steerer_sel = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1407$2117'.
  Set init value: \basesoc_sdram_slave_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1405$2116'.
  Set init value: \basesoc_sdram_slave_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1396$2115'.
  Set init value: \basesoc_sdram_sequencer_trigger = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1394$2114'.
  Set init value: \basesoc_sdram_sequencer_start0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1393$2113'.
  Set init value: \basesoc_sdram_sequencer_done1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1391$2112'.
  Set init value: \basesoc_sdram_sequencer_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1387$2111'.
  Set init value: \basesoc_sdram_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1385$2110'.
  Set init value: \basesoc_sdram_rddata_status = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1384$2109'.
  Set init value: \basesoc_sdram_rddata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1382$2108'.
  Set init value: \basesoc_sdram_postponer_req_o = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1380$2107'.
  Set init value: \basesoc_sdram_postponer_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1374$2104'.
  Set init value: \basesoc_sdram_master_p0_wrdata_mask = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1373$2103'.
  Set init value: \basesoc_sdram_master_p0_wrdata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1372$2102'.
  Set init value: \basesoc_sdram_master_p0_wrdata = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1371$2101'.
  Set init value: \basesoc_sdram_master_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1370$2100'.
  Set init value: \basesoc_sdram_master_p0_reset_n = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1368$2099'.
  Set init value: \basesoc_sdram_master_p0_rddata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1366$2098'.
  Set init value: \basesoc_sdram_master_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1365$2097'.
  Set init value: \basesoc_sdram_master_p0_odt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1364$2096'.
  Set init value: \basesoc_sdram_master_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1363$2095'.
  Set init value: \basesoc_sdram_master_p0_cke = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1362$2094'.
  Set init value: \basesoc_sdram_master_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1361$2093'.
  Set init value: \basesoc_sdram_master_p0_bank = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1360$2092'.
  Set init value: \basesoc_sdram_master_p0_address = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1359$2091'.
  Set init value: \basesoc_sdram_master_p0_act_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1358$2090'.
  Set init value: \basesoc_sdram_interface_wdata_we = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1357$2089'.
  Set init value: \basesoc_sdram_interface_wdata = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1320$2082'.
  Set init value: \basesoc_sdram_ext_dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1318$2080'.
  Set init value: \basesoc_sdram_ext_dfi_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1309$2071'.
  Set init value: \basesoc_sdram_en1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1308$2070'.
  Set init value: \basesoc_sdram_en0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1306$2069'.
  Set init value: \basesoc_sdram_dfi_p0_wrdata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1304$2068'.
  Set init value: \basesoc_sdram_dfi_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1301$2067'.
  Set init value: \basesoc_sdram_dfi_p0_rddata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1299$2066'.
  Set init value: \basesoc_sdram_dfi_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1297$2065'.
  Set init value: \basesoc_sdram_dfi_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1295$2064'.
  Set init value: \basesoc_sdram_dfi_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1294$2063'.
  Set init value: \basesoc_sdram_dfi_p0_bank = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1293$2062'.
  Set init value: \basesoc_sdram_dfi_p0_address = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1280$2060'.
  Set init value: \basesoc_sdram_csr_dfi_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1278$2059'.
  Set init value: \basesoc_sdram_csr_dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1276$2058'.
  Set init value: \basesoc_sdram_csr_dfi_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1275$2057'.
  Set init value: \basesoc_sdram_csr_dfi_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1273$2056'.
  Set init value: \basesoc_sdram_csr_dfi_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1271$2055'.
  Set init value: \basesoc_sdram_csr_dfi_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1267$2053'.
  Set init value: \basesoc_sdram_command_storage = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1266$2052'.
  Set init value: \basesoc_sdram_command_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1265$2051'.
  Set init value: \basesoc_sdram_command_issue_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1263$2049'.
  Set init value: \basesoc_sdram_command_issue_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1261$2048'.
  Set init value: \basesoc_sdram_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1260$2047'.
  Set init value: \basesoc_sdram_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1259$2046'.
  Set init value: \basesoc_sdram_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1258$2045'.
  Set init value: \basesoc_sdram_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1255$2042'.
  Set init value: \basesoc_sdram_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1254$2041'.
  Set init value: \basesoc_sdram_cmd_payload_ba = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1253$2040'.
  Set init value: \basesoc_sdram_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1252$2039'.
  Set init value: \basesoc_sdram_cmd_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1250$2038'.
  Set init value: \basesoc_sdram_choose_req_want_writes = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1249$2037'.
  Set init value: \basesoc_sdram_choose_req_want_reads = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1247$2036'.
  Set init value: \basesoc_sdram_choose_req_want_activates = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1246$2035'.
  Set init value: \basesoc_sdram_choose_req_valids = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1244$2034'.
  Set init value: \basesoc_sdram_choose_req_grant = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1242$2033'.
  Set init value: \basesoc_sdram_choose_req_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1241$2032'.
  Set init value: \basesoc_sdram_choose_req_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1240$2031'.
  Set init value: \basesoc_sdram_choose_req_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1236$2030'.
  Set init value: \basesoc_sdram_choose_req_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1228$2025'.
  Set init value: \basesoc_sdram_choose_cmd_valids = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1226$2024'.
  Set init value: \basesoc_sdram_choose_cmd_grant = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1223$2022'.
  Set init value: \basesoc_sdram_choose_cmd_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1222$2021'.
  Set init value: \basesoc_sdram_choose_cmd_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1218$2020'.
  Set init value: \basesoc_sdram_choose_cmd_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1210$2019'.
  Set init value: \basesoc_sdram_bankmachine3_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1208$2018'.
  Set init value: \basesoc_sdram_bankmachine3_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1207$2017'.
  Set init value: \basesoc_sdram_bankmachine3_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1205$2016'.
  Set init value: \basesoc_sdram_bankmachine3_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1204$2015'.
  Set init value: \basesoc_sdram_bankmachine3_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1202$2014'.
  Set init value: \basesoc_sdram_bankmachine3_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1201$2013'.
  Set init value: \basesoc_sdram_bankmachine3_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1170$2010'.
  Set init value: \basesoc_sdram_bankmachine3_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1169$2009'.
  Set init value: \basesoc_sdram_bankmachine3_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1167$2008'.
  Set init value: \basesoc_sdram_bankmachine3_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1166$2007'.
  Set init value: \basesoc_sdram_bankmachine3_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1165$2006'.
  Set init value: \basesoc_sdram_bankmachine3_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1163$2005'.
  Set init value: \basesoc_sdram_bankmachine3_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1160$2004'.
  Set init value: \basesoc_sdram_bankmachine3_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1155$2002'.
  Set init value: \basesoc_sdram_bankmachine3_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1152$2001'.
  Set init value: \basesoc_sdram_bankmachine3_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1151$2000'.
  Set init value: \basesoc_sdram_bankmachine3_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1149$1999'.
  Set init value: \basesoc_sdram_bankmachine3_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1148$1998'.
  Set init value: \basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1147$1997'.
  Set init value: \basesoc_sdram_bankmachine3_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1146$1996'.
  Set init value: \basesoc_sdram_bankmachine3_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1139$1995'.
  Set init value: \basesoc_sdram_bankmachine3_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1129$1994'.
  Set init value: \basesoc_sdram_bankmachine3_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1128$1993'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1127$1992'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1126$1991'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1125$1990'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1124$1989'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1123$1988'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1122$1987'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1121$1986'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1119$1985'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1118$1984'.
  Set init value: \basesoc_sdram_bankmachine3_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1114$1983'.
  Set init value: \basesoc_sdram_bankmachine2_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1112$1982'.
  Set init value: \basesoc_sdram_bankmachine2_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1111$1981'.
  Set init value: \basesoc_sdram_bankmachine2_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1109$1980'.
  Set init value: \basesoc_sdram_bankmachine2_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1108$1979'.
  Set init value: \basesoc_sdram_bankmachine2_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1106$1978'.
  Set init value: \basesoc_sdram_bankmachine2_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1105$1977'.
  Set init value: \basesoc_sdram_bankmachine2_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1074$1974'.
  Set init value: \basesoc_sdram_bankmachine2_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1073$1973'.
  Set init value: \basesoc_sdram_bankmachine2_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1071$1972'.
  Set init value: \basesoc_sdram_bankmachine2_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1070$1971'.
  Set init value: \basesoc_sdram_bankmachine2_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1069$1970'.
  Set init value: \basesoc_sdram_bankmachine2_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1067$1969'.
  Set init value: \basesoc_sdram_bankmachine2_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1064$1968'.
  Set init value: \basesoc_sdram_bankmachine2_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1059$1966'.
  Set init value: \basesoc_sdram_bankmachine2_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1056$1965'.
  Set init value: \basesoc_sdram_bankmachine2_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1055$1964'.
  Set init value: \basesoc_sdram_bankmachine2_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1053$1963'.
  Set init value: \basesoc_sdram_bankmachine2_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1052$1962'.
  Set init value: \basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1051$1961'.
  Set init value: \basesoc_sdram_bankmachine2_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1050$1960'.
  Set init value: \basesoc_sdram_bankmachine2_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1043$1959'.
  Set init value: \basesoc_sdram_bankmachine2_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1033$1958'.
  Set init value: \basesoc_sdram_bankmachine2_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1032$1957'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1031$1956'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1030$1955'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1029$1954'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1028$1953'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1027$1952'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1026$1951'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1025$1950'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1023$1949'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1022$1948'.
  Set init value: \basesoc_sdram_bankmachine2_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1018$1947'.
  Set init value: \basesoc_sdram_bankmachine1_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1016$1946'.
  Set init value: \basesoc_sdram_bankmachine1_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1015$1945'.
  Set init value: \basesoc_sdram_bankmachine1_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1013$1944'.
  Set init value: \basesoc_sdram_bankmachine1_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1012$1943'.
  Set init value: \basesoc_sdram_bankmachine1_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1010$1942'.
  Set init value: \basesoc_sdram_bankmachine1_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1009$1941'.
  Set init value: \basesoc_sdram_bankmachine1_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:978$1938'.
  Set init value: \basesoc_sdram_bankmachine1_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:977$1937'.
  Set init value: \basesoc_sdram_bankmachine1_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:975$1936'.
  Set init value: \basesoc_sdram_bankmachine1_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:974$1935'.
  Set init value: \basesoc_sdram_bankmachine1_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:973$1934'.
  Set init value: \basesoc_sdram_bankmachine1_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:971$1933'.
  Set init value: \basesoc_sdram_bankmachine1_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:968$1932'.
  Set init value: \basesoc_sdram_bankmachine1_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:963$1930'.
  Set init value: \basesoc_sdram_bankmachine1_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:960$1929'.
  Set init value: \basesoc_sdram_bankmachine1_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:959$1928'.
  Set init value: \basesoc_sdram_bankmachine1_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:957$1927'.
  Set init value: \basesoc_sdram_bankmachine1_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:956$1926'.
  Set init value: \basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:955$1925'.
  Set init value: \basesoc_sdram_bankmachine1_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:954$1924'.
  Set init value: \basesoc_sdram_bankmachine1_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:947$1923'.
  Set init value: \basesoc_sdram_bankmachine1_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:937$1922'.
  Set init value: \basesoc_sdram_bankmachine1_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:936$1921'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:935$1920'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:934$1919'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:933$1918'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:932$1917'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:931$1916'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:930$1915'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:929$1914'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:927$1913'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:926$1912'.
  Set init value: \basesoc_sdram_bankmachine1_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:922$1911'.
  Set init value: \basesoc_sdram_bankmachine0_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:920$1910'.
  Set init value: \basesoc_sdram_bankmachine0_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:919$1909'.
  Set init value: \basesoc_sdram_bankmachine0_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:917$1908'.
  Set init value: \basesoc_sdram_bankmachine0_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:916$1907'.
  Set init value: \basesoc_sdram_bankmachine0_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:914$1906'.
  Set init value: \basesoc_sdram_bankmachine0_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:913$1905'.
  Set init value: \basesoc_sdram_bankmachine0_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:882$1902'.
  Set init value: \basesoc_sdram_bankmachine0_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:881$1901'.
  Set init value: \basesoc_sdram_bankmachine0_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:879$1900'.
  Set init value: \basesoc_sdram_bankmachine0_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:878$1899'.
  Set init value: \basesoc_sdram_bankmachine0_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:877$1898'.
  Set init value: \basesoc_sdram_bankmachine0_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:875$1897'.
  Set init value: \basesoc_sdram_bankmachine0_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:872$1896'.
  Set init value: \basesoc_sdram_bankmachine0_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:867$1894'.
  Set init value: \basesoc_sdram_bankmachine0_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:864$1893'.
  Set init value: \basesoc_sdram_bankmachine0_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:863$1892'.
  Set init value: \basesoc_sdram_bankmachine0_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:861$1891'.
  Set init value: \basesoc_sdram_bankmachine0_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:860$1890'.
  Set init value: \basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:859$1889'.
  Set init value: \basesoc_sdram_bankmachine0_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:858$1888'.
  Set init value: \basesoc_sdram_bankmachine0_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:851$1887'.
  Set init value: \basesoc_sdram_bankmachine0_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:841$1886'.
  Set init value: \basesoc_sdram_bankmachine0_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:840$1885'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:839$1884'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:838$1883'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:837$1882'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:836$1881'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:835$1880'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:834$1879'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:833$1878'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:831$1877'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:830$1876'.
  Set init value: \basesoc_sdram_bankmachine0_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:829$1875'.
  Set init value: \basesoc_sdram_baddress_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:828$1874'.
  Set init value: \basesoc_sdram_baddress_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:827$1873'.
  Set init value: \basesoc_sdram_address_storage = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:826$1872'.
  Set init value: \basesoc_sdram_address_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:825$1871'.
  Set init value: \basesoc_scratch_storage = 305419896
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:824$1870'.
  Set init value: \basesoc_scratch_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:823$1869'.
  Set init value: \basesoc_rx_tick = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:822$1868'.
  Set init value: \basesoc_rx_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:820$1867'.
  Set init value: \basesoc_rx_source_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:817$1864'.
  Set init value: \basesoc_rx_rx_d = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:815$1863'.
  Set init value: \basesoc_rx_phase = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:814$1862'.
  Set init value: \basesoc_rx_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:812$1861'.
  Set init value: \basesoc_rx_demux_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:807$1860'.
  Set init value: \basesoc_rx_demux_endpoint1_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:805$1859'.
  Set init value: \basesoc_rx_demux_endpoint1_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:804$1858'.
  Set init value: \basesoc_rx_demux_endpoint1_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:803$1857'.
  Set init value: \basesoc_rx_demux_endpoint1_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:802$1856'.
  Set init value: \basesoc_rx_demux_endpoint0_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:800$1855'.
  Set init value: \basesoc_rx_demux_endpoint0_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:799$1854'.
  Set init value: \basesoc_rx_demux_endpoint0_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:798$1853'.
  Set init value: \basesoc_rx_demux_endpoint0_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:797$1852'.
  Set init value: \basesoc_rx_data_rs232phyrx_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:796$1851'.
  Set init value: \basesoc_rx_data_rs232phyrx_next_value1 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:795$1850'.
  Set init value: \basesoc_rx_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:794$1849'.
  Set init value: \basesoc_rx_count_rs232phyrx_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:793$1848'.
  Set init value: \basesoc_rx_count_rs232phyrx_next_value0 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:792$1847'.
  Set init value: \basesoc_rx_count = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:791$1846'.
  Set init value: \basesoc_rs232phytx_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:790$1845'.
  Set init value: \basesoc_rs232phytx_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:789$1844'.
  Set init value: \basesoc_rs232phyrx_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:788$1843'.
  Set init value: \basesoc_rs232phyrx_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:787$1842'.
  Set init value: \basesoc_reset_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:786$1841'.
  Set init value: \basesoc_reset_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:783$1840'.
  Set init value: \basesoc_ram_we = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:770$1838'.
  Set init value: \basesoc_ram_bus_ram_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:703$1834'.
  Set init value: \basesoc_port_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:701$1833'.
  Set init value: \basesoc_port_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:700$1832'.
  Set init value: \basesoc_port_cmd_payload_addr = 21'000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:699$1831'.
  Set init value: \basesoc_mmap_wait = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:698$1830'.
  Set init value: \basesoc_mmap_storage = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:696$1829'.
  Set init value: \basesoc_mmap_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:694$1828'.
  Set init value: \basesoc_mmap_source_payload_width = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:693$1827'.
  Set init value: \basesoc_mmap_source_payload_mask = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:692$1826'.
  Set init value: \basesoc_mmap_source_payload_len = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:691$1825'.
  Set init value: \basesoc_mmap_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:687$1822'.
  Set init value: \basesoc_mmap_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:683$1821'.
  Set init value: \basesoc_mmap_request = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:682$1820'.
  Set init value: \basesoc_mmap_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:679$1818'.
  Set init value: \basesoc_mmap_cs = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:678$1817'.
  Set init value: \basesoc_mmap_count = 9'100000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:677$1816'.
  Set init value: \basesoc_mmap_byte_count_litespimmap_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:676$1815'.
  Set init value: \basesoc_mmap_byte_count_litespimmap_next_value1 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:675$1814'.
  Set init value: \basesoc_mmap_byte_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:669$1812'.
  Set init value: \basesoc_mmap_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:665$1811'.
  Set init value: \basesoc_mmap_bus_adr = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:664$1810'.
  Set init value: \basesoc_mmap_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:663$1809'.
  Set init value: \basesoc_mmap_burst_cs_litespimmap_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:662$1808'.
  Set init value: \basesoc_mmap_burst_cs_litespimmap_next_value0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:661$1807'.
  Set init value: \basesoc_mmap_burst_cs = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:660$1806'.
  Set init value: \basesoc_mmap_burst_adr_litespimmap_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:659$1805'.
  Set init value: \basesoc_mmap_burst_adr_litespimmap_next_value2 = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:658$1804'.
  Set init value: \basesoc_mmap_burst_adr = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:639$1801'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:637$1800'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_payload_width = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:636$1799'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_payload_mask = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:635$1798'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_payload_len = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:634$1797'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:633$1796'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:632$1795'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:622$1794'.
  Set init value: \basesoc_master_status_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:621$1793'.
  Set init value: \basesoc_master_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:607$1792'.
  Set init value: \basesoc_master_rxtx_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:605$1791'.
  Set init value: \basesoc_master_rxtx_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:592$1790'.
  Set init value: \basesoc_master_rx_fifo_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:590$1789'.
  Set init value: \basesoc_master_rx_fifo_pipe_valid_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:589$1788'.
  Set init value: \basesoc_master_rx_fifo_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:588$1787'.
  Set init value: \basesoc_master_rx_fifo_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:582$1786'.
  Set init value: \basesoc_master_phyconfig_storage = 24'000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:581$1785'.
  Set init value: \basesoc_master_phyconfig_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:578$1784'.
  Set init value: \basesoc_master_cs_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:577$1783'.
  Set init value: \basesoc_master_cs_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:575$1782'.
  Set init value: \basesoc_litespiphy_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:574$1781'.
  Set init value: \basesoc_litespiphy_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:573$1780'.
  Set init value: \basesoc_litespimmap_state = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:572$1779'.
  Set init value: \basesoc_litespimmap_next_state = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:571$1778'.
  Set init value: \basesoc_litedramnativeportconverter_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:570$1777'.
  Set init value: \basesoc_litedramnativeportconverter_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:557$1776'.
  Set init value: \basesoc_litedramcore_refresher_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:556$1775'.
  Set init value: \basesoc_litedramcore_refresher_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:555$1774'.
  Set init value: \basesoc_litedramcore_new_master_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:554$1773'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:553$1772'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:552$1771'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:551$1770'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:550$1769'.
  Set init value: \basesoc_litedramcore_multiplexer_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:549$1768'.
  Set init value: \basesoc_litedramcore_multiplexer_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:544$1763'.
  Set init value: \basesoc_litedramcore_bankmachine3_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:543$1762'.
  Set init value: \basesoc_litedramcore_bankmachine3_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:542$1761'.
  Set init value: \basesoc_litedramcore_bankmachine2_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:541$1760'.
  Set init value: \basesoc_litedramcore_bankmachine2_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:540$1759'.
  Set init value: \basesoc_litedramcore_bankmachine1_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:539$1758'.
  Set init value: \basesoc_litedramcore_bankmachine1_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:538$1757'.
  Set init value: \basesoc_litedramcore_bankmachine0_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:537$1756'.
  Set init value: \basesoc_litedramcore_bankmachine0_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:536$1755'.
  Set init value: \basesoc_interrupt = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:535$1754'.
  Set init value: \basesoc_interface_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:534$1753'.
  Set init value: \basesoc_interface_stb = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:531$1752'.
  Set init value: \basesoc_interface_dat_r = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:530$1751'.
  Set init value: \basesoc_interface_cyc = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:528$1750'.
  Set init value: \basesoc_interface_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:527$1749'.
  Set init value: \basesoc_interface1_we_wishbone2csr_next_value_ce3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:526$1748'.
  Set init value: \basesoc_interface1_we_wishbone2csr_next_value3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:525$1747'.
  Set init value: \basesoc_interface1_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:524$1746'.
  Set init value: \basesoc_interface1_re_wishbone2csr_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:523$1745'.
  Set init value: \basesoc_interface1_re_wishbone2csr_next_value2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:522$1744'.
  Set init value: \basesoc_interface1_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:521$1743'.
  Set init value: \basesoc_interface1_dat_w_wishbone2csr_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:520$1742'.
  Set init value: \basesoc_interface1_dat_w_wishbone2csr_next_value0 = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:519$1741'.
  Set init value: \basesoc_interface1_dat_w = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:517$1740'.
  Set init value: \basesoc_interface1_adr_wishbone2csr_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:516$1739'.
  Set init value: \basesoc_interface1_adr_wishbone2csr_next_value1 = 14'00000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:515$1738'.
  Set init value: \basesoc_interface1_adr = 14'00000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:509$1736'.
  Set init value: \basesoc_interface0_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:504$1735'.
  Set init value: \basesoc_interface0_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:492$1734'.
  Set init value: \basesoc_grant = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:491$1733'.
  Set init value: \basesoc_fullmemorywe_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:490$1732'.
  Set init value: \basesoc_fullmemorywe_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:489$1731'.
  Set init value: \basesoc_fsm_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:488$1730'.
  Set init value: \basesoc_fsm_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:476$1729'.
  Set init value: \basesoc_data_port_we = 16'0000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:475$1728'.
  Set init value: \basesoc_data_port_dat_w = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:459$1727'.
  Set init value: \basesoc_crossbar_cs = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:453$1726'.
  Set init value: \basesoc_bus_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:452$1725'.
  Set init value: \basesoc_bus_errors = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:440$1723'.
  Set init value: \basesoc_basesoc_ram_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:436$1721'.
  Set init value: \basesoc_adr_offset_r = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:424$1720'.
  Set init value: \_w_storage = 3'101
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:423$1719'.
  Set init value: \_w_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:420$1718'.
  Set init value: \_r_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2271$2456'.
  Set init value: \sync_rhs_self6 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2270$2455'.
  Set init value: \sync_rhs_self5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2269$2454'.
  Set init value: \sync_rhs_self4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2268$2453'.
  Set init value: \sync_rhs_self3 = 1'0

4.5.5. Executing PROC_ARST pass (detect async resets in processes).

4.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1078 debug messages>

4.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3622'.
     1/14: $0\decodeStage_hit_error[0:0]
     2/14: $0\decodeStage_hit_valid[0:0]
     3/14: $0\decodeStage_mmuRsp_bypassTranslation[0:0]
     4/14: $0\decodeStage_mmuRsp_refilling[0:0]
     5/14: $0\decodeStage_mmuRsp_exception[0:0]
     6/14: $0\decodeStage_mmuRsp_allowExecute[0:0]
     7/14: $0\decodeStage_mmuRsp_allowWrite[0:0]
     8/14: $0\decodeStage_mmuRsp_allowRead[0:0]
     9/14: $0\decodeStage_mmuRsp_isPaging[0:0]
    10/14: $0\decodeStage_mmuRsp_isIoAccess[0:0]
    11/14: $0\decodeStage_mmuRsp_physicalAddress[31:0]
    12/14: $0\io_cpu_fetch_data_regNextWhen[31:0]
    13/14: $0\lineLoader_flushCounter[7:0]
    14/14: $0\lineLoader_address[31:0]
Creating decoders for process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3620'.
     1/5: $0\lineLoader_wordIndex[2:0]
     2/5: $0\lineLoader_cmdSent[0:0]
     3/5: $0\lineLoader_flushPending[0:0]
     4/5: $0\lineLoader_hadError[0:0]
     5/5: $0\lineLoader_valid[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$3591'.
     1/1: $1\lineLoader_wayToAllocate_willIncrement[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$3580'.
     1/3: $3\io_cpu_prefetch_haltIt[0:0]
     2/3: $2\io_cpu_prefetch_haltIt[0:0]
     3/3: $1\io_cpu_prefetch_haltIt[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$3579'.
     1/2: $2\lineLoader_fire[0:0]
     2/2: $1\lineLoader_fire[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$3578'.
     1/1: $1\_zz_2[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$3577'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6149$3575'.
     1/1: $0\_zz_ways_0_tags_port1[21:0]
Creating decoders for process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3568'.
     1/3: $1$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3558_EN[21:0]$3574
     2/3: $1$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3558_DATA[21:0]$3573
     3/3: $1$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3558_ADDR[6:0]$3572
Creating decoders for process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6137$3566'.
     1/1: $0\_zz_banks_0_port1[31:0]
Creating decoders for process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3559'.
     1/3: $1$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3565
     2/3: $1$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_DATA[31:0]$3564
     3/3: $1$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_ADDR[9:0]$3563
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3542'.
     1/10: $0\stageB_flusher_counter[7:0] [7]
     2/10: $0\stageB_flusher_counter[7:0] [6:0]
     3/10: $0\stageB_flusher_start[0:0]
     4/10: $0\loader_killReg[0:0]
     5/10: $0\loader_error[0:0]
     6/10: $0\loader_waysAllocator[0:0]
     7/10: $0\loader_valid[0:0]
     8/10: $0\loader_counter_value[2:0]
     9/10: $0\stageB_flusher_waitDone[0:0]
    10/10: $0\memCmdSent[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
     1/27: $0\stageB_mask[3:0]
     2/27: $0\stageB_waysHitsBeforeInvalidate[0:0]
     3/27: $0\stageB_unaligned[0:0]
     4/27: $0\stageB_dataColisions[0:0]
     5/27: $0\stageB_wayInvalidate[0:0]
     6/27: $0\stageB_dataReadRsp_0[31:0]
     7/27: $0\stageB_tagsReadRsp_0_address[19:0]
     8/27: $0\stageB_tagsReadRsp_0_error[0:0]
     9/27: $0\stageB_tagsReadRsp_0_valid[0:0]
    10/27: $0\stageB_mmuRsp_bypassTranslation[0:0]
    11/27: $0\stageB_mmuRsp_refilling[0:0]
    12/27: $0\stageB_mmuRsp_exception[0:0]
    13/27: $0\stageB_mmuRsp_allowExecute[0:0]
    14/27: $0\stageB_mmuRsp_allowWrite[0:0]
    15/27: $0\stageB_mmuRsp_allowRead[0:0]
    16/27: $0\stageB_mmuRsp_isPaging[0:0]
    17/27: $0\stageB_mmuRsp_isIoAccess[0:0]
    18/27: $0\stageB_mmuRsp_physicalAddress[31:0]
    19/27: $0\stageB_request_totalyConsistent[0:0]
    20/27: $0\stageB_request_size[1:0]
    21/27: $0\stageB_request_wr[0:0]
    22/27: $0\stage0_dataColisions_regNextWhen[0:0]
    23/27: $0\stageA_wayInvalidate[0:0]
    24/27: $0\stageA_mask[3:0]
    25/27: $0\stageA_request_totalyConsistent[0:0]
    26/27: $0\stageA_request_size[1:0]
    27/27: $0\stageA_request_wr[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$3526'.
     1/1: $1\loader_counter_valueNext[2:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$3523'.
     1/1: $1\loader_counter_willIncrement[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$3517'.
     1/1: $1\io_cpu_writeBack_data[31:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$3496'.
     1/4: $4\io_mem_cmd_payload_size[2:0]
     2/4: $3\io_mem_cmd_payload_size[2:0]
     3/4: $2\io_mem_cmd_payload_size[2:0]
     4/4: $1\io_mem_cmd_payload_size[2:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$3492'.
     1/4: $4\io_mem_cmd_payload_wr[0:0]
     2/4: $3\io_mem_cmd_payload_wr[0:0]
     3/4: $2\io_mem_cmd_payload_wr[0:0]
     4/4: $1\io_mem_cmd_payload_wr[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$3488'.
     1/4: $4\io_mem_cmd_payload_address[4:0]
     2/4: $3\io_mem_cmd_payload_address[4:0]
     3/4: $2\io_mem_cmd_payload_address[4:0]
     4/4: $1\io_mem_cmd_payload_address[4:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$3485'.
     1/8: $8\io_mem_cmd_valid[0:0]
     2/8: $7\io_mem_cmd_valid[0:0]
     3/8: $6\io_mem_cmd_valid[0:0]
     4/8: $5\io_mem_cmd_valid[0:0]
     5/8: $4\io_mem_cmd_valid[0:0]
     6/8: $3\io_mem_cmd_valid[0:0]
     7/8: $2\io_mem_cmd_valid[0:0]
     8/8: $1\io_mem_cmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$3473'.
     1/1: $1\io_cpu_writeBack_accessError[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$3470'.
     1/8: $8\io_cpu_redo[0:0]
     2/8: $7\io_cpu_redo[0:0]
     3/8: $6\io_cpu_redo[0:0]
     4/8: $5\io_cpu_redo[0:0]
     5/8: $4\io_cpu_redo[0:0]
     6/8: $3\io_cpu_redo[0:0]
     7/8: $2\io_cpu_redo[0:0]
     8/8: $1\io_cpu_redo[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$3457'.
     1/4: $4\stageB_cpuWriteToCache[0:0]
     2/4: $3\stageB_cpuWriteToCache[0:0]
     3/4: $2\stageB_cpuWriteToCache[0:0]
     4/4: $1\stageB_cpuWriteToCache[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$3450'.
     1/8: $8\io_cpu_writeBack_haltIt[0:0]
     2/8: $7\io_cpu_writeBack_haltIt[0:0]
     3/8: $6\io_cpu_writeBack_haltIt[0:0]
     4/8: $5\io_cpu_writeBack_haltIt[0:0]
     5/8: $4\io_cpu_writeBack_haltIt[0:0]
     6/8: $3\io_cpu_writeBack_haltIt[0:0]
     7/8: $2\io_cpu_writeBack_haltIt[0:0]
     8/8: $1\io_cpu_writeBack_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$3446'.
     1/7: $7\stageB_loaderValid[0:0]
     2/7: $6\stageB_loaderValid[0:0]
     3/7: $5\stageB_loaderValid[0:0]
     4/7: $4\stageB_loaderValid[0:0]
     5/7: $3\stageB_loaderValid[0:0]
     6/7: $2\stageB_loaderValid[0:0]
     7/7: $1\stageB_loaderValid[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$3432'.
     1/1: $1\stageB_mmuRspFreeze[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$3410'.
     1/1: $1\_zz_stage0_mask[3:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$3407'.
     1/1: $1\io_cpu_execute_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$3404'.
     1/3: $3\dataWriteCmd_payload_mask[3:0]
     2/3: $2\dataWriteCmd_payload_mask[3:0]
     3/3: $1\dataWriteCmd_payload_mask[3:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$3403'.
     1/2: $2\dataWriteCmd_payload_data[31:0]
     2/2: $1\dataWriteCmd_payload_data[31:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$3402'.
     1/2: $2\dataWriteCmd_payload_address[9:0]
     2/2: $1\dataWriteCmd_payload_address[9:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$3401'.
     1/2: $2\dataWriteCmd_payload_way[0:0]
     2/2: $1\dataWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$3400'.
     1/5: $5\dataWriteCmd_valid[0:0]
     2/5: $4\dataWriteCmd_valid[0:0]
     3/5: $3\dataWriteCmd_valid[0:0]
     4/5: $2\dataWriteCmd_valid[0:0]
     5/5: $1\dataWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$3399'.
     1/1: $1\tagsWriteCmd_payload_data_address[19:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$3396'.
     1/1: $1\tagsWriteCmd_payload_data_error[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$3393'.
     1/2: $2\tagsWriteCmd_payload_data_valid[0:0]
     2/2: $1\tagsWriteCmd_payload_data_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$3392'.
     1/2: $2\tagsWriteCmd_payload_address[6:0]
     2/2: $1\tagsWriteCmd_payload_address[6:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$3391'.
     1/2: $2\tagsWriteCmd_payload_way[0:0]
     2/2: $1\tagsWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$3390'.
     1/4: $4\tagsWriteCmd_valid[0:0]
     2/4: $3\tagsWriteCmd_valid[0:0]
     3/4: $2\tagsWriteCmd_valid[0:0]
     4/4: $1\tagsWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$3389'.
     1/1: $1\dataReadCmd_payload[9:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$3388'.
     1/1: $1\dataReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$3387'.
     1/1: $1\tagsReadCmd_payload[6:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$3386'.
     1/1: $1\tagsReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$3379'.
     1/1: $1\_zz_2[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$3378'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3349'.
     1/12: $1$memwr$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3333_EN[7:0]$3377
     2/12: $1$memwr$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3333_DATA[7:0]$3376
     3/12: $1$memwr$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3333_ADDR[9:0]$3375
     4/12: $1$memwr$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3332_EN[7:0]$3373
     5/12: $1$memwr$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3332_DATA[7:0]$3372
     6/12: $1$memwr$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3332_ADDR[9:0]$3371
     7/12: $1$memwr$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3331_EN[7:0]$3369
     8/12: $1$memwr$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3331_DATA[7:0]$3368
     9/12: $1$memwr$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3331_ADDR[9:0]$3367
    10/12: $1$memwr$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3330_EN[7:0]$3365
    11/12: $1$memwr$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3330_DATA[7:0]$3364
    12/12: $1$memwr$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3330_ADDR[9:0]$3363
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3344'.
     1/4: $0\_zz_ways_0_datasymbol_read_3[7:0]
     2/4: $0\_zz_ways_0_datasymbol_read_2[7:0]
     3/4: $0\_zz_ways_0_datasymbol_read_1[7:0]
     4/4: $0\_zz_ways_0_datasymbol_read[7:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5408$3343'.
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3336'.
     1/3: $1$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3329_EN[21:0]$3342
     2/3: $1$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3329_DATA[21:0]$3341
     3/3: $1$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3329_ADDR[6:0]$3340
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$3334'.
     1/1: $0\_zz_ways_0_tags_port0[21:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
     1/107: $0\memory_DivPlugin_rs1[32:0] [32]
     2/107: $0\memory_DivPlugin_accumulator[64:0] [31:0]
     3/107: $0\memory_DivPlugin_accumulator[64:0] [64:32]
     4/107: $0\execute_CsrPlugin_csr_4032[0:0]
     5/107: $0\execute_CsrPlugin_csr_3008[0:0]
     6/107: $0\execute_CsrPlugin_csr_835[0:0]
     7/107: $0\execute_CsrPlugin_csr_834[0:0]
     8/107: $0\execute_CsrPlugin_csr_833[0:0]
     9/107: $0\execute_CsrPlugin_csr_773[0:0]
    10/107: $0\execute_CsrPlugin_csr_772[0:0]
    11/107: $0\execute_CsrPlugin_csr_836[0:0]
    12/107: $0\execute_CsrPlugin_csr_768[0:0]
    13/107: $0\execute_CsrPlugin_csr_3264[0:0]
    14/107: $0\memory_to_writeBack_MUL_LOW[51:0]
    15/107: $0\memory_to_writeBack_MUL_HH[33:0]
    16/107: $0\execute_to_memory_MUL_HH[33:0]
    17/107: $0\execute_to_memory_MUL_HL[33:0]
    18/107: $0\execute_to_memory_MUL_LH[33:0]
    19/107: $0\execute_to_memory_MUL_LL[31:0]
    20/107: $0\execute_to_memory_BRANCH_CALC[31:0]
    21/107: $0\execute_to_memory_BRANCH_DO[0:0]
    22/107: $0\execute_to_memory_SHIFT_RIGHT[31:0]
    23/107: $0\memory_to_writeBack_REGFILE_WRITE_DATA[31:0]
    24/107: $0\execute_to_memory_REGFILE_WRITE_DATA[31:0]
    25/107: $0\memory_to_writeBack_MEMORY_STORE_DATA_RF[31:0]
    26/107: $0\execute_to_memory_MEMORY_STORE_DATA_RF[31:0]
    27/107: $0\decode_to_execute_CSR_READ_OPCODE[0:0]
    28/107: $0\decode_to_execute_CSR_WRITE_OPCODE[0:0]
    29/107: $0\decode_to_execute_PREDICTION_HAD_BRANCHED2[0:0]
    30/107: $0\decode_to_execute_SRC2_FORCE_ZERO[0:0]
    31/107: $0\decode_to_execute_RS2[31:0]
    32/107: $0\decode_to_execute_RS1[31:0]
    33/107: $0\decode_to_execute_IS_RS2_SIGNED[0:0]
    34/107: $0\decode_to_execute_IS_RS1_SIGNED[0:0]
    35/107: $0\execute_to_memory_IS_DIV[0:0]
    36/107: $0\decode_to_execute_IS_DIV[0:0]
    37/107: $0\memory_to_writeBack_IS_MUL[0:0]
    38/107: $0\execute_to_memory_IS_MUL[0:0]
    39/107: $0\decode_to_execute_IS_MUL[0:0]
    40/107: $0\memory_to_writeBack_ENV_CTRL[1:0]
    41/107: $0\execute_to_memory_ENV_CTRL[1:0]
    42/107: $0\decode_to_execute_ENV_CTRL[1:0]
    43/107: $0\decode_to_execute_IS_CSR[0:0]
    44/107: $0\decode_to_execute_BRANCH_CTRL[1:0]
    45/107: $0\execute_to_memory_SHIFT_CTRL[1:0]
    46/107: $0\decode_to_execute_SHIFT_CTRL[1:0]
    47/107: $0\decode_to_execute_ALU_BITWISE_CTRL[1:0]
    48/107: $0\decode_to_execute_SRC_LESS_UNSIGNED[0:0]
    49/107: $0\decode_to_execute_MEMORY_MANAGMENT[0:0]
    50/107: $0\memory_to_writeBack_MEMORY_WR[0:0]
    51/107: $0\execute_to_memory_MEMORY_WR[0:0]
    52/107: $0\decode_to_execute_MEMORY_WR[0:0]
    53/107: $0\execute_to_memory_BYPASSABLE_MEMORY_STAGE[0:0]
    54/107: $0\decode_to_execute_BYPASSABLE_MEMORY_STAGE[0:0]
    55/107: $0\decode_to_execute_BYPASSABLE_EXECUTE_STAGE[0:0]
    56/107: $0\memory_to_writeBack_REGFILE_WRITE_VALID[0:0]
    57/107: $0\execute_to_memory_REGFILE_WRITE_VALID[0:0]
    58/107: $0\decode_to_execute_REGFILE_WRITE_VALID[0:0]
    59/107: $0\decode_to_execute_SRC2_CTRL[1:0]
    60/107: $0\decode_to_execute_ALU_CTRL[1:0]
    61/107: $0\memory_to_writeBack_MEMORY_ENABLE[0:0]
    62/107: $0\execute_to_memory_MEMORY_ENABLE[0:0]
    63/107: $0\decode_to_execute_MEMORY_ENABLE[0:0]
    64/107: $0\decode_to_execute_SRC_USE_SUB_LESS[0:0]
    65/107: $0\decode_to_execute_SRC1_CTRL[1:0]
    66/107: $0\decode_to_execute_MEMORY_FORCE_CONSTISTENCY[0:0]
    67/107: $0\memory_to_writeBack_FORMAL_PC_NEXT[31:0]
    68/107: $0\execute_to_memory_FORMAL_PC_NEXT[31:0]
    69/107: $0\decode_to_execute_FORMAL_PC_NEXT[31:0]
    70/107: $0\memory_to_writeBack_INSTRUCTION[31:0]
    71/107: $0\execute_to_memory_INSTRUCTION[31:0]
    72/107: $0\decode_to_execute_INSTRUCTION[31:0]
    73/107: $0\memory_to_writeBack_PC[31:0]
    74/107: $0\execute_to_memory_PC[31:0]
    75/107: $0\decode_to_execute_PC[31:0]
    76/107: $0\memory_DivPlugin_div_result[31:0]
    77/107: $0\memory_DivPlugin_div_done[0:0]
    78/107: $0\memory_DivPlugin_div_needRevert[0:0]
    79/107: $0\memory_DivPlugin_rs1[32:0] [31:0]
    80/107: $0\memory_DivPlugin_rs2[31:0]
    81/107: $0\CsrPlugin_mip_MSIP[0:0]
    82/107: $0\CsrPlugin_interrupt_targetPrivilege[1:0]
    83/107: $0\CsrPlugin_interrupt_code[3:0]
    84/107: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0]
    85/107: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0]
    86/107: $0\CsrPlugin_mtval[31:0]
    87/107: $0\CsrPlugin_mcause_exceptionCode[3:0]
    88/107: $0\CsrPlugin_mcause_interrupt[0:0]
    89/107: $0\CsrPlugin_mepc[31:0]
    90/107: $0\CsrPlugin_mtvec_base[29:0]
    91/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_last[0:0]
    92/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[2:0]
    93/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3:0]
    94/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[31:0]
    95/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[31:0]
    96/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_uncached[0:0]
    97/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr[0:0]
    98/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_last[0:0]
    99/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_size[2:0]
   100/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_mask[3:0]
   101/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_data[31:0]
   102/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_address[31:0]
   103/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_uncached[0:0]
   104/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_wr[0:0]
   105/107: $0\IBusCachedPlugin_s2_tightlyCoupledHit[0:0]
   106/107: $0\IBusCachedPlugin_s1_tightlyCoupledHit[0:0]
   107/107: $0\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
     1/44: $0\_zz_dBus_rsp_valid[0:0]
     2/44: $0\_zz_iBus_rsp_valid[0:0]
     3/44: $0\memory_DivPlugin_div_counter_value[5:0]
     4/44: $0\execute_CsrPlugin_wfiWake[0:0]
     5/44: $0\CsrPlugin_hadException[0:0]
     6/44: $0\CsrPlugin_interrupt_valid[0:0]
     7/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack[0:0]
     8/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory[0:0]
     9/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute[0:0]
    10/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode[0:0]
    11/44: $0\CsrPlugin_mcycle[63:0]
    12/44: $0\HazardSimplePlugin_writeBackBuffer_valid[0:0]
    13/44: $0\_zz_10[0:0]
    14/44: $0\IBusCachedPlugin_fetchPc_booted[0:0]
    15/44: $0\_zz_dBusWishbone_ADR[2:0]
    16/44: $0\_zz_iBusWishbone_ADR[2:0]
    17/44: $0\_zz_CsrPlugin_csrMapping_readDataInit[31:0]
    18/44: $0\CsrPlugin_pipelineLiberator_pcValids_2[0:0]
    19/44: $0\CsrPlugin_pipelineLiberator_pcValids_1[0:0]
    20/44: $0\CsrPlugin_pipelineLiberator_pcValids_0[0:0]
    21/44: $0\CsrPlugin_minstret[63:0]
    22/44: $0\CsrPlugin_mie_MSIE[0:0]
    23/44: $0\CsrPlugin_mie_MTIE[0:0]
    24/44: $0\CsrPlugin_mie_MEIE[0:0]
    25/44: $0\CsrPlugin_mstatus_MPP[1:0]
    26/44: $0\CsrPlugin_mstatus_MPIE[0:0]
    27/44: $0\CsrPlugin_mstatus_MIE[0:0]
    28/44: $0\DBusCachedPlugin_rspCounter[31:0]
    29/44: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid[0:0]
    30/44: $0\toplevel_dataCache_1_io_mem_cmd_rValidN[0:0]
    31/44: $0\IBusCachedPlugin_rspCounter[31:0]
    32/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_4[0:0]
    33/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_3[0:0]
    34/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_2[0:0]
    35/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_1[0:0]
    36/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_0[0:0]
    37/44: $0\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid[0:0]
    38/44: $0\_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1[0:0]
    39/44: $0\IBusCachedPlugin_fetchPc_inc[0:0]
    40/44: $0\IBusCachedPlugin_fetchPc_correctionReg[0:0]
    41/44: $0\IBusCachedPlugin_fetchPc_pcReg[31:0]
    42/44: $0\writeBack_arbitration_isValid[0:0]
    43/44: $0\memory_arbitration_isValid[0:0]
    44/44: $0\execute_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$3261'.
     1/1: $1\iBusWishbone_STB[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$3260'.
     1/1: $1\iBusWishbone_CYC[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$3253'.
     1/1: $1\when_CsrPlugin_l1719[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$3224'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_9[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$3223'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_8[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$3222'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_7[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$3221'.
     1/2: $1\_zz_CsrPlugin_csrMapping_readDataInit_6[3:0]
     2/2: $2\_zz_CsrPlugin_csrMapping_readDataInit_6[31:31]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$3220'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_5[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$3219'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_4[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_4[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_4[11:11]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$3218'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_3[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_3[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_3[11:11]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$3217'.
     1/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_2[12:11]
     2/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_2[3:3]
     3/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_2[7:7]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$3216'.
     1/2: $2\_zz_CsrPlugin_csrMapping_readDataInit_1[25:20]
     2/2: $1\_zz_CsrPlugin_csrMapping_readDataInit_1[12:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4291$3070'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$3050'.
     1/2: $2\memory_DivPlugin_div_counter_valueNext[5:0]
     2/2: $1\memory_DivPlugin_div_counter_valueNext[5:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$3047'.
     1/1: $1\memory_DivPlugin_div_counter_willClear[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$3046'.
     1/2: $2\memory_DivPlugin_div_counter_willIncrement[0:0]
     2/2: $1\memory_DivPlugin_div_counter_willIncrement[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$3041'.
     1/1: $1\execute_MulPlugin_bSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$3040'.
     1/1: $1\execute_MulPlugin_aSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$3032'.
     1/1: $1\_zz_CsrPlugin_csrMapping_writeDataSignal[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$3024'.
     1/1: $1\execute_CsrPlugin_readInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$3021'.
     1/1: $1\execute_CsrPlugin_writeInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$3015'.
     1/2: $2\CsrPlugin_selfException_payload_code[3:0]
     2/2: $1\CsrPlugin_selfException_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$3014'.
     1/1: $1\CsrPlugin_selfException_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$3013'.
     1/2: $2\execute_CsrPlugin_illegalInstruction[0:0]
     2/2: $1\execute_CsrPlugin_illegalInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$3012'.
     1/18: $18\execute_CsrPlugin_illegalAccess[0:0]
     2/18: $17\execute_CsrPlugin_illegalAccess[0:0]
     3/18: $16\execute_CsrPlugin_illegalAccess[0:0]
     4/18: $15\execute_CsrPlugin_illegalAccess[0:0]
     5/18: $14\execute_CsrPlugin_illegalAccess[0:0]
     6/18: $13\execute_CsrPlugin_illegalAccess[0:0]
     7/18: $12\execute_CsrPlugin_illegalAccess[0:0]
     8/18: $11\execute_CsrPlugin_illegalAccess[0:0]
     9/18: $10\execute_CsrPlugin_illegalAccess[0:0]
    10/18: $9\execute_CsrPlugin_illegalAccess[0:0]
    11/18: $8\execute_CsrPlugin_illegalAccess[0:0]
    12/18: $7\execute_CsrPlugin_illegalAccess[0:0]
    13/18: $6\execute_CsrPlugin_illegalAccess[0:0]
    14/18: $5\execute_CsrPlugin_illegalAccess[0:0]
    15/18: $4\execute_CsrPlugin_illegalAccess[0:0]
    16/18: $3\execute_CsrPlugin_illegalAccess[0:0]
    17/18: $2\execute_CsrPlugin_illegalAccess[0:0]
    18/18: $1\execute_CsrPlugin_illegalAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$2998'.
     1/1: $1\CsrPlugin_xtvec_base[29:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$2997'.
     1/1: $1\CsrPlugin_xtvec_mode[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$2996'.
     1/1: $1\CsrPlugin_trapCause[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$2995'.
     1/1: $1\CsrPlugin_targetPrivilege[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$2991'.
     1/2: $2\CsrPlugin_pipelineLiberator_done[0:0]
     2/2: $1\CsrPlugin_pipelineLiberator_done[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$2969'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$2968'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$2967'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$2966'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$2960'.
     1/1: $1\CsrPlugin_privilege[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3923$2954'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3908$2953'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$2950'.
     1/2: $2\execute_BranchPlugin_branch_src2[31:0]
     2/2: $1\execute_BranchPlugin_branch_src2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3870$2949'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$2948'.
     1/1: $1\execute_BranchPlugin_branch_src1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$2945'.
     1/1: $1\_zz_execute_BranchPlugin_missAlignedTarget_6[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3821$2944'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3806$2943'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3782$2942'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$2941'.
     1/1: $1\_zz_execute_BRANCH_COND_RESULT_1[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$2937'.
     1/1: $1\_zz_execute_BRANCH_COND_RESULT[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$2910'.
     1/10: $10\HazardSimplePlugin_src1Hazard[0:0]
     2/10: $9\HazardSimplePlugin_src1Hazard[0:0]
     3/10: $8\HazardSimplePlugin_src1Hazard[0:0]
     4/10: $7\HazardSimplePlugin_src1Hazard[0:0]
     5/10: $6\HazardSimplePlugin_src1Hazard[0:0]
     6/10: $5\HazardSimplePlugin_src1Hazard[0:0]
     7/10: $4\HazardSimplePlugin_src1Hazard[0:0]
     8/10: $3\HazardSimplePlugin_src1Hazard[0:0]
     9/10: $2\HazardSimplePlugin_src1Hazard[0:0]
    10/10: $1\HazardSimplePlugin_src1Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$2909'.
     1/10: $10\HazardSimplePlugin_src0Hazard[0:0]
     2/10: $9\HazardSimplePlugin_src0Hazard[0:0]
     3/10: $8\HazardSimplePlugin_src0Hazard[0:0]
     4/10: $7\HazardSimplePlugin_src0Hazard[0:0]
     5/10: $6\HazardSimplePlugin_src0Hazard[0:0]
     6/10: $5\HazardSimplePlugin_src0Hazard[0:0]
     7/10: $4\HazardSimplePlugin_src0Hazard[0:0]
     8/10: $3\HazardSimplePlugin_src0Hazard[0:0]
     9/10: $2\HazardSimplePlugin_src0Hazard[0:0]
    10/10: $1\HazardSimplePlugin_src0Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3627$2908'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3591$2905'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$2901'.
     1/1: $1\execute_SrcPlugin_addSub[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$2900'.
     1/1: $1\_zz_execute_SRC2_4[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3542$2899'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3518$2898'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$2897'.
     1/1: $1\_zz_execute_SRC1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$2896'.
     1/1: $1\_zz_execute_REGFILE_WRITE_DATA[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$2892'.
     1/1: $1\execute_IntAluPlugin_bitwise[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$2891'.
     1/1: $1\lastStageRegFileWrite_payload_data[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$2890'.
     1/1: $1\lastStageRegFileWrite_payload_address[4:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$2888'.
     1/1: $1\lastStageRegFileWrite_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$2867'.
     1/1: $1\writeBack_DBusCachedPlugin_rspFormated[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3370$2866'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3341$2863'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3331$2860'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$2856'.
     1/4: $4\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     2/4: $3\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     3/4: $2\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     4/4: $1\DBusCachedPlugin_exceptionBus_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$2855'.
     1/5: $5\DBusCachedPlugin_exceptionBus_valid[0:0]
     2/5: $4\DBusCachedPlugin_exceptionBus_valid[0:0]
     3/5: $3\DBusCachedPlugin_exceptionBus_valid[0:0]
     4/5: $2\DBusCachedPlugin_exceptionBus_valid[0:0]
     5/5: $1\DBusCachedPlugin_exceptionBus_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$2854'.
     1/2: $2\DBusCachedPlugin_redoBranch_valid[0:0]
     2/2: $1\DBusCachedPlugin_redoBranch_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$2851'.
     1/1: $1\dataCache_1_io_cpu_writeBack_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$2848'.
     1/1: $1\dataCache_1_io_cpu_memory_mmuRsp_isIoAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$2838'.
     1/1: $1\_zz_execute_MEMORY_STORE_DATA_RF[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$2833'.
     1/1: $1\toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$2809'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$2808'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$2805'.
     1/1: $1\IBusCachedPlugin_cache_io_cpu_fill_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$2804'.
     1/2: $2\IBusCachedPlugin_rsp_redoFetch[0:0]
     2/2: $1\IBusCachedPlugin_rsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3130$2792'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3106$2788'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3091$2787'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$2785'.
     1/1: $1\_zz_6[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3056$2784'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3041$2783'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$2778'.
     1/1: $1\IBusCachedPlugin_decodePrediction_cmd_hadBranch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3011$2777'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$2776'.
     1/1: $1\decode_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$2765'.
     1/1: $1\IBusCachedPlugin_iBusRsp_readyForError[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$2751'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_2_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$2747'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_1_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$2743'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_0_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$2742'.
     1/1: $1\IBusCachedPlugin_iBusRsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$2736'.
     1/2: $2\IBusCachedPlugin_fetchPc_flushed[0:0]
     2/2: $1\IBusCachedPlugin_fetchPc_flushed[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$2734'.
     1/2: $2\IBusCachedPlugin_fetchPc_pc[31:0]
     2/2: $1\IBusCachedPlugin_fetchPc_pc[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$2730'.
     1/1: $1\IBusCachedPlugin_fetchPc_pcRegPropagate[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$2727'.
     1/2: $2\IBusCachedPlugin_fetchPc_correction[0:0]
     2/2: $1\IBusCachedPlugin_fetchPc_correction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$2720'.
     1/3: $3\CsrPlugin_jumpInterface_payload[31:0]
     2/3: $2\CsrPlugin_jumpInterface_payload[31:0]
     3/3: $1\CsrPlugin_jumpInterface_payload[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$2719'.
     1/2: $2\CsrPlugin_jumpInterface_valid[0:0]
     2/2: $1\CsrPlugin_jumpInterface_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$2718'.
     1/2: $2\CsrPlugin_csrMapping_allowCsrSignal[0:0]
     2/2: $1\CsrPlugin_csrMapping_allowCsrSignal[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$2717'.
     1/1: $1\IBusCachedPlugin_incomingInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$2716'.
     1/3: $3\IBusCachedPlugin_fetcherHalt[0:0]
     2/3: $2\IBusCachedPlugin_fetcherHalt[0:0]
     3/3: $1\IBusCachedPlugin_fetcherHalt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$2715'.
     1/4: $4\writeBack_arbitration_flushNext[0:0]
     2/4: $3\writeBack_arbitration_flushNext[0:0]
     3/4: $2\writeBack_arbitration_flushNext[0:0]
     4/4: $1\writeBack_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$2714'.
     1/1: $1\writeBack_arbitration_flushIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$2713'.
     1/2: $2\writeBack_arbitration_removeIt[0:0]
     2/2: $1\writeBack_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$2712'.
     1/1: $1\writeBack_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$2711'.
     1/2: $2\memory_arbitration_flushNext[0:0]
     2/2: $1\memory_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$2710'.
     1/2: $2\memory_arbitration_removeIt[0:0]
     2/2: $1\memory_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$2709'.
     1/2: $2\memory_arbitration_haltItself[0:0]
     2/2: $1\memory_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$2708'.
     1/1: $1\execute_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$2707'.
     1/2: $2\execute_arbitration_removeIt[0:0]
     2/2: $1\execute_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$2706'.
     1/1: $1\execute_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$2705'.
     1/3: $3\execute_arbitration_haltItself[0:0]
     2/3: $2\execute_arbitration_haltItself[0:0]
     3/3: $1\execute_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$2704'.
     1/2: $2\decode_arbitration_flushNext[0:0]
     2/2: $1\decode_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$2703'.
     1/2: $2\decode_arbitration_removeIt[0:0]
     2/2: $1\decode_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$2702'.
     1/3: $3\decode_arbitration_haltByOther[0:0]
     2/3: $2\decode_arbitration_haltByOther[0:0]
     3/3: $1\decode_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$2701'.
     1/1: $1\decode_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$2700'.
     1/1: $1\_zz_decode_to_execute_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$2699'.
     1/1: $1\_zz_memory_to_writeBack_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$2698'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_1[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$2697'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_2[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$2696'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_3[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$2695'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_4[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$2694'.
     1/3: $3\_zz_decode_RS2_2[31:0]
     2/3: $2\_zz_decode_RS2_2[31:0]
     3/3: $1\_zz_decode_RS2_2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$2683'.
     1/1: $1\decode_REGFILE_WRITE_VALID[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$2681'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$2680'.
     1/3: $3\_zz_decode_RS2_1[31:0]
     2/3: $2\_zz_decode_RS2_1[31:0]
     3/3: $1\_zz_decode_RS2_1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$2679'.
     1/11: $11\decode_RS1[31:0]
     2/11: $10\decode_RS1[31:0]
     3/11: $9\decode_RS1[31:0]
     4/11: $8\decode_RS1[31:0]
     5/11: $7\decode_RS1[31:0]
     6/11: $6\decode_RS1[31:0]
     7/11: $5\decode_RS1[31:0]
     8/11: $4\decode_RS1[31:0]
     9/11: $3\decode_RS1[31:0]
    10/11: $2\decode_RS1[31:0]
    11/11: $1\decode_RS1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$2678'.
     1/11: $11\decode_RS2[31:0]
     2/11: $10\decode_RS2[31:0]
     3/11: $9\decode_RS2[31:0]
     4/11: $8\decode_RS2[31:0]
     5/11: $7\decode_RS2[31:0]
     6/11: $6\decode_RS2[31:0]
     7/11: $5\decode_RS2[31:0]
     8/11: $4\decode_RS2[31:0]
     9/11: $3\decode_RS2[31:0]
    10/11: $2\decode_RS2[31:0]
    11/11: $1\decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$2677'.
     1/1: $1\_zz_decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$2657'.
     1/1: $1\_zz_writeBack_DBusCachedPlugin_rspShifted_2[7:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$2656'.
     1/1: $1\_zz_writeBack_DBusCachedPlugin_rspShifted[7:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$2655'.
     1/1: $1\_zz_IBusCachedPlugin_jump_pcLoad_payload_5[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2648'.
     1/3: $1$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2654
     2/3: $1$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_DATA[31:0]$2653
     3/3: $1$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_ADDR[4:0]$2652
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1556$2646'.
     1/1: $0\_zz_RegFilePlugin_regFile_port1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1550$2644'.
     1/1: $0\_zz_RegFilePlugin_regFile_port0[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2267$2452'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2266$2451'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2265$2450'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2264$2449'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2263$2448'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2261$2447'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2260$2446'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2259$2445'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2256$2444'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2255$2443'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2254$2442'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2253$2441'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2252$2440'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2245$2439'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2244$2438'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2243$2437'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2242$2436'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2241$2435'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2240$2434'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2236$2433'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2234$2432'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2233$2431'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2232$2430'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2229$2429'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2228$2428'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2227$2427'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2226$2426'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2225$2425'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2222$2424'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2221$2423'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2220$2422'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2218$2421'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2212$2420'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2207$2419'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2205$2418'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2204$2417'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2203$2416'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2201$2415'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2195$2414'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2194$2413'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2193$2412'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2191$2411'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2190$2410'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2188$2409'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2187$2408'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2186$2407'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2185$2406'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2183$2405'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2182$2404'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2079$2403'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2060$2402'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2058$2401'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2053$2400'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2048$2399'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2043$2398'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2038$2397'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2033$2396'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2028$2395'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2023$2394'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2018$2393'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2013$2392'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2010$2391'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2008$2390'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2006$2389'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2004$2388'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2001$2387'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1999$2386'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1997$2385'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1995$2384'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1993$2383'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1991$2382'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1989$2381'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1987$2380'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1985$2379'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1983$2378'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1981$2377'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1979$2376'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1977$2375'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1975$2374'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1972$2373'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1970$2372'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1968$2371'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1966$2370'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1964$2369'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1962$2368'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1960$2367'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1958$2366'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1956$2365'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1954$2364'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1952$2363'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1950$2362'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1947$2361'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1945$2360'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1943$2359'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1941$2358'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1939$2357'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1937$2356'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1935$2355'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1933$2354'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1931$2353'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1929$2352'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1927$2351'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1925$2350'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1922$2349'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1920$2348'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1918$2347'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1916$2346'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1914$2345'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1912$2344'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1910$2343'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1908$2342'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1906$2341'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1904$2340'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1901$2339'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1899$2338'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1897$2337'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1895$2336'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1893$2335'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1891$2334'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1889$2333'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1887$2332'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1885$2331'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1883$2330'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1881$2329'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1879$2328'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1876$2327'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1874$2326'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1871$2325'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1869$2324'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1867$2323'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1865$2322'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1862$2321'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1860$2320'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1857$2319'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1855$2318'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1853$2317'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1851$2316'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1849$2315'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1847$2314'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1844$2313'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1843$2312'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1837$2311'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1836$2310'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1835$2309'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1834$2308'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1833$2307'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1832$2306'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1831$2305'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1830$2304'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1829$2303'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1828$2302'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1827$2301'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1826$2300'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1825$2299'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1824$2298'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1823$2297'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1822$2296'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1821$2295'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1820$2294'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1819$2293'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1818$2292'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1817$2291'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1816$2290'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1815$2289'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1814$2288'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1813$2287'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1812$2286'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1811$2285'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1810$2284'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1809$2283'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1808$2282'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1807$2281'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1806$2280'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1805$2279'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1804$2278'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1803$2277'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1802$2276'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1801$2275'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1800$2274'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1799$2273'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1798$2272'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1797$2271'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1796$2270'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1792$2269'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1791$2268'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1770$2267'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1765$2266'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1762$2265'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1747$2264'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1739$2263'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1736$2262'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1735$2261'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1734$2260'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1733$2259'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1726$2258'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1725$2257'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1723$2256'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1722$2255'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1721$2254'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1720$2253'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1719$2252'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1715$2251'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1714$2250'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1713$2249'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1712$2248'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1711$2247'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1710$2246'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1709$2245'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1708$2244'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1707$2243'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1706$2242'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1705$2241'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1701$2240'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1699$2239'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1694$2238'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1693$2237'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1680$2236'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1677$2235'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1670$2234'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1655$2233'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1654$2232'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1653$2231'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1652$2230'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1647$2229'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1645$2228'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1637$2227'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1636$2226'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1631$2225'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1630$2224'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1629$2223'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1627$2222'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1623$2221'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1620$2220'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1613$2219'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1596$2218'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1595$2217'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1590$2216'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1588$2215'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1580$2214'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1579$2213'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1574$2212'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1573$2211'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1572$2210'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1570$2209'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1569$2208'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1568$2207'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1566$2206'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1562$2205'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1561$2204'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1559$2203'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1558$2202'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1557$2201'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1556$2200'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1555$2199'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1554$2198'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1551$2197'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1543$2196'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1536$2195'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1535$2194'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1534$2193'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1533$2192'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1532$2191'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1531$2190'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1530$2189'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1529$2188'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1526$2187'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1525$2186'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1520$2185'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1519$2184'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1518$2183'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1517$2182'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1516$2181'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1513$2180'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1512$2179'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1511$2178'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1508$2177'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1507$2176'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1506$2175'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1505$2174'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1503$2173'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1502$2172'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1501$2171'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1500$2170'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1499$2169'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1492$2168'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1491$2167'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1490$2166'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1488$2165'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1487$2164'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1486$2163'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1485$2162'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1484$2161'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1483$2160'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1482$2159'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1481$2158'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1480$2157'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1479$2156'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1478$2155'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1477$2154'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1475$2153'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1472$2152'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1471$2151'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1469$2150'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1462$2149'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1460$2148'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1456$2147'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1455$2146'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1454$2145'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1453$2144'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1452$2143'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1451$2142'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1448$2141'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1445$2140'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1444$2139'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1443$2138'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1442$2137'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1441$2136'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1440$2135'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1439$2134'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1437$2133'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1436$2132'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1433$2131'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1432$2130'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1430$2129'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1429$2128'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1425$2127'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1423$2126'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1422$2125'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1420$2124'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1418$2123'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1417$2122'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1416$2121'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1415$2120'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1414$2119'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1413$2118'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1407$2117'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1405$2116'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1396$2115'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1394$2114'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1393$2113'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1391$2112'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1387$2111'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1385$2110'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1384$2109'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1382$2108'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1380$2107'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1378$2106'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1377$2105'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1374$2104'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1373$2103'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1372$2102'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1371$2101'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1370$2100'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1368$2099'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1366$2098'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1365$2097'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1364$2096'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1363$2095'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1362$2094'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1361$2093'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1360$2092'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1359$2091'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1358$2090'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1357$2089'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1326$2088'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1325$2087'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1324$2086'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1323$2085'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1322$2084'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1321$2083'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1320$2082'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1319$2081'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1318$2080'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1317$2079'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1316$2078'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1315$2077'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1314$2076'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1313$2075'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1312$2074'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1311$2073'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1310$2072'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1309$2071'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1308$2070'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1306$2069'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1304$2068'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1301$2067'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1299$2066'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1297$2065'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1295$2064'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1294$2063'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1293$2062'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1292$2061'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1280$2060'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1278$2059'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1276$2058'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1275$2057'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1273$2056'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1271$2055'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1268$2054'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1267$2053'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1266$2052'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1265$2051'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1264$2050'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1263$2049'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1261$2048'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1260$2047'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1259$2046'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1258$2045'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1257$2044'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1256$2043'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1255$2042'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1254$2041'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1253$2040'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1252$2039'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1250$2038'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1249$2037'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1247$2036'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1246$2035'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1244$2034'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1242$2033'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1241$2032'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1240$2031'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1236$2030'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1232$2029'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1231$2028'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1230$2027'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1229$2026'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1228$2025'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1226$2024'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1224$2023'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1223$2022'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1222$2021'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1218$2020'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1210$2019'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1208$2018'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1207$2017'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1205$2016'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1204$2015'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1202$2014'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1201$2013'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1172$2012'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1171$2011'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1170$2010'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1169$2009'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1167$2008'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1166$2007'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1165$2006'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1163$2005'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1160$2004'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1157$2003'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1155$2002'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1152$2001'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1151$2000'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1149$1999'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1148$1998'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1147$1997'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1146$1996'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1139$1995'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1129$1994'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1128$1993'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1127$1992'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1126$1991'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1125$1990'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1124$1989'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1123$1988'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1122$1987'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1121$1986'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1119$1985'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1118$1984'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1114$1983'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1112$1982'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1111$1981'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1109$1980'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1108$1979'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1106$1978'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1105$1977'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1076$1976'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1075$1975'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1074$1974'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1073$1973'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1071$1972'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1070$1971'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1069$1970'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1067$1969'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1064$1968'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1061$1967'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1059$1966'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1056$1965'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1055$1964'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1053$1963'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1052$1962'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1051$1961'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1050$1960'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1043$1959'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1033$1958'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1032$1957'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1031$1956'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1030$1955'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1029$1954'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1028$1953'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1027$1952'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1026$1951'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1025$1950'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1023$1949'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1022$1948'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1018$1947'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1016$1946'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1015$1945'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1013$1944'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1012$1943'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1010$1942'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1009$1941'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:980$1940'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:979$1939'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:978$1938'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:977$1937'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:975$1936'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:974$1935'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:973$1934'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:971$1933'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:968$1932'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:965$1931'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:963$1930'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:960$1929'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:959$1928'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:957$1927'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:956$1926'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:955$1925'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:954$1924'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:947$1923'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:937$1922'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:936$1921'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:935$1920'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:934$1919'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:933$1918'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:932$1917'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:931$1916'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:930$1915'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:929$1914'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:927$1913'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:926$1912'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:922$1911'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:920$1910'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:919$1909'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:917$1908'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:916$1907'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:914$1906'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:913$1905'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:884$1904'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:883$1903'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:882$1902'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:881$1901'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:879$1900'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:878$1899'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:877$1898'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:875$1897'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:872$1896'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:869$1895'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:867$1894'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:864$1893'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:863$1892'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:861$1891'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:860$1890'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:859$1889'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:858$1888'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:851$1887'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:841$1886'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:840$1885'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:839$1884'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:838$1883'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:837$1882'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:836$1881'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:835$1880'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:834$1879'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:833$1878'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:831$1877'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:830$1876'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:829$1875'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:828$1874'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:827$1873'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:826$1872'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:825$1871'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:824$1870'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:823$1869'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:822$1868'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:820$1867'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:819$1866'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:818$1865'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:817$1864'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:815$1863'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:814$1862'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:812$1861'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:807$1860'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:805$1859'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:804$1858'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:803$1857'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:802$1856'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:800$1855'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:799$1854'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:798$1853'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:797$1852'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:796$1851'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:795$1850'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:794$1849'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:793$1848'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:792$1847'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:791$1846'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:790$1845'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:789$1844'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:788$1843'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:787$1842'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:786$1841'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:783$1840'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:777$1839'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:770$1838'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:769$1837'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:758$1836'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:757$1835'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:703$1834'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:701$1833'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:700$1832'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:699$1831'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:698$1830'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:696$1829'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:694$1828'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:693$1827'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:692$1826'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:691$1825'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:690$1824'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:689$1823'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:687$1822'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:683$1821'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:682$1820'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:681$1819'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:679$1818'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:678$1817'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:677$1816'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:676$1815'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:675$1814'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:671$1813'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:669$1812'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:665$1811'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:664$1810'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:663$1809'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:662$1808'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:661$1807'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:660$1806'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:659$1805'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:658$1804'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:641$1803'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:640$1802'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:639$1801'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:637$1800'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:636$1799'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:635$1798'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:634$1797'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:633$1796'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:632$1795'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:622$1794'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:621$1793'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:607$1792'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:605$1791'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:592$1790'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:590$1789'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:589$1788'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:588$1787'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:582$1786'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:581$1785'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:578$1784'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:577$1783'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:575$1782'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:574$1781'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:573$1780'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:572$1779'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:571$1778'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:570$1777'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:557$1776'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:556$1775'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:555$1774'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:554$1773'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:553$1772'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:552$1771'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:551$1770'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:550$1769'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:549$1768'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:548$1767'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:547$1766'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:546$1765'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:545$1764'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:544$1763'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:543$1762'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:542$1761'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:541$1760'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:540$1759'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:539$1758'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:538$1757'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:537$1756'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:536$1755'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:535$1754'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:534$1753'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:531$1752'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:530$1751'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:528$1750'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:527$1749'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:526$1748'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:525$1747'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:524$1746'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:523$1745'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:522$1744'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:521$1743'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:520$1742'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:519$1741'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:517$1740'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:516$1739'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:515$1738'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:511$1737'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:509$1736'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:504$1735'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:492$1734'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:491$1733'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:490$1732'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:489$1731'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:488$1730'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:476$1729'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:475$1728'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:459$1727'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:453$1726'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:452$1725'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:447$1724'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:440$1723'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:438$1722'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:436$1721'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:424$1720'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:423$1719'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:420$1718'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7716$1667'.
     1/3: $1$memwr$\data_mem_grain15$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7718$253_EN[7:0]$1673
     2/3: $1$memwr$\data_mem_grain15$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7718$253_DATA[7:0]$1672
     3/3: $1$memwr$\data_mem_grain15$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7718$253_ADDR[8:0]$1671
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7702$1659'.
     1/3: $1$memwr$\data_mem_grain14$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7704$252_EN[7:0]$1665
     2/3: $1$memwr$\data_mem_grain14$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7704$252_DATA[7:0]$1664
     3/3: $1$memwr$\data_mem_grain14$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7704$252_ADDR[8:0]$1663
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7688$1651'.
     1/3: $1$memwr$\data_mem_grain13$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7690$251_EN[7:0]$1657
     2/3: $1$memwr$\data_mem_grain13$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7690$251_DATA[7:0]$1656
     3/3: $1$memwr$\data_mem_grain13$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7690$251_ADDR[8:0]$1655
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7674$1643'.
     1/3: $1$memwr$\data_mem_grain12$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7676$250_EN[7:0]$1649
     2/3: $1$memwr$\data_mem_grain12$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7676$250_DATA[7:0]$1648
     3/3: $1$memwr$\data_mem_grain12$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7676$250_ADDR[8:0]$1647
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7660$1635'.
     1/3: $1$memwr$\data_mem_grain11$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7662$249_EN[7:0]$1641
     2/3: $1$memwr$\data_mem_grain11$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7662$249_DATA[7:0]$1640
     3/3: $1$memwr$\data_mem_grain11$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7662$249_ADDR[8:0]$1639
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7646$1627'.
     1/3: $1$memwr$\data_mem_grain10$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7648$248_EN[7:0]$1633
     2/3: $1$memwr$\data_mem_grain10$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7648$248_DATA[7:0]$1632
     3/3: $1$memwr$\data_mem_grain10$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7648$248_ADDR[8:0]$1631
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7632$1619'.
     1/3: $1$memwr$\data_mem_grain9$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7634$247_EN[7:0]$1625
     2/3: $1$memwr$\data_mem_grain9$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7634$247_DATA[7:0]$1624
     3/3: $1$memwr$\data_mem_grain9$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7634$247_ADDR[8:0]$1623
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7618$1611'.
     1/3: $1$memwr$\data_mem_grain8$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7620$246_EN[7:0]$1617
     2/3: $1$memwr$\data_mem_grain8$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7620$246_DATA[7:0]$1616
     3/3: $1$memwr$\data_mem_grain8$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7620$246_ADDR[8:0]$1615
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7604$1603'.
     1/3: $1$memwr$\data_mem_grain7$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7606$245_EN[7:0]$1609
     2/3: $1$memwr$\data_mem_grain7$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7606$245_DATA[7:0]$1608
     3/3: $1$memwr$\data_mem_grain7$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7606$245_ADDR[8:0]$1607
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7590$1595'.
     1/3: $1$memwr$\data_mem_grain6$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7592$244_EN[7:0]$1601
     2/3: $1$memwr$\data_mem_grain6$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7592$244_DATA[7:0]$1600
     3/3: $1$memwr$\data_mem_grain6$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7592$244_ADDR[8:0]$1599
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7576$1587'.
     1/3: $1$memwr$\data_mem_grain5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7578$243_EN[7:0]$1593
     2/3: $1$memwr$\data_mem_grain5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7578$243_DATA[7:0]$1592
     3/3: $1$memwr$\data_mem_grain5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7578$243_ADDR[8:0]$1591
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7562$1579'.
     1/3: $1$memwr$\data_mem_grain4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7564$242_EN[7:0]$1585
     2/3: $1$memwr$\data_mem_grain4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7564$242_DATA[7:0]$1584
     3/3: $1$memwr$\data_mem_grain4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7564$242_ADDR[8:0]$1583
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7548$1571'.
     1/3: $1$memwr$\data_mem_grain3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7550$241_EN[7:0]$1577
     2/3: $1$memwr$\data_mem_grain3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7550$241_DATA[7:0]$1576
     3/3: $1$memwr$\data_mem_grain3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7550$241_ADDR[8:0]$1575
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7534$1563'.
     1/3: $1$memwr$\data_mem_grain2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7536$240_EN[7:0]$1569
     2/3: $1$memwr$\data_mem_grain2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7536$240_DATA[7:0]$1568
     3/3: $1$memwr$\data_mem_grain2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7536$240_ADDR[8:0]$1567
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7520$1555'.
     1/3: $1$memwr$\data_mem_grain1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7522$239_EN[7:0]$1561
     2/3: $1$memwr$\data_mem_grain1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7522$239_DATA[7:0]$1560
     3/3: $1$memwr$\data_mem_grain1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7522$239_ADDR[8:0]$1559
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7506$1547'.
     1/3: $1$memwr$\data_mem_grain0$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7508$238_EN[7:0]$1553
     2/3: $1$memwr$\data_mem_grain0$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7508$238_DATA[7:0]$1552
     3/3: $1$memwr$\data_mem_grain0$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7508$238_ADDR[8:0]$1551
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7421$1538'.
     1/3: $1$memwr$\tag_mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7423$237_EN[21:0]$1544
     2/3: $1$memwr$\tag_mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7423$237_DATA[21:0]$1543
     3/3: $1$memwr$\tag_mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7423$237_ADDR[8:0]$1542
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2271$2456'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7404$1528'.
     1/3: $1$memwr$\storage_5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7406$236_EN[21:0]$1534
     2/3: $1$memwr$\storage_5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7406$236_DATA[21:0]$1533
     3/3: $1$memwr$\storage_5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7406$236_ADDR[2:0]$1532
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2270$2455'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7386$1518'.
     1/3: $1$memwr$\storage_4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7388$235_EN[21:0]$1524
     2/3: $1$memwr$\storage_4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7388$235_DATA[21:0]$1523
     3/3: $1$memwr$\storage_4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7388$235_ADDR[2:0]$1522
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2269$2454'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7368$1508'.
     1/3: $1$memwr$\storage_3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7370$234_EN[21:0]$1514
     2/3: $1$memwr$\storage_3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7370$234_DATA[21:0]$1513
     3/3: $1$memwr$\storage_3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7370$234_ADDR[2:0]$1512
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2268$2453'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7350$1498'.
     1/3: $1$memwr$\storage_2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7352$233_EN[21:0]$1504
     2/3: $1$memwr$\storage_2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7352$233_DATA[21:0]$1503
     3/3: $1$memwr$\storage_2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7352$233_ADDR[2:0]$1502
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7326$1496'.
     1/1: $0\storage_1_dat1[9:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7321$1488'.
     1/3: $1$memwr$\storage_1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7323$232_EN[9:0]$1494
     2/3: $1$memwr$\storage_1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7323$232_DATA[9:0]$1493
     3/3: $1$memwr$\storage_1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7323$232_ADDR[3:0]$1492
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7305$1486'.
     1/1: $0\storage_dat1[9:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7300$1478'.
     1/3: $1$memwr$\storage$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7302$231_EN[9:0]$1484
     2/3: $1$memwr$\storage$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7302$231_DATA[9:0]$1483
     3/3: $1$memwr$\storage$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7302$231_ADDR[3:0]$1482
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7286$1476'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7267$1450'.
     1/12: $1$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$230_EN[31:0]$1474
     2/12: $1$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$230_DATA[31:0]$1473
     3/12: $1$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$230_ADDR[10:0]$1472
     4/12: $1$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$229_EN[31:0]$1471
     5/12: $1$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$229_DATA[31:0]$1470
     6/12: $1$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$229_ADDR[10:0]$1469
     7/12: $1$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$228_EN[31:0]$1468
     8/12: $1$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$228_DATA[31:0]$1467
     9/12: $1$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$228_ADDR[10:0]$1466
    10/12: $1$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$227_EN[31:0]$1465
    11/12: $1$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$227_DATA[31:0]$1464
    12/12: $1$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$227_ADDR[10:0]$1463
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7252$1448'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
     1/276: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [127:96]
     2/276: $0\basesoc_rx_phase[31:0]
     3/276: $0\basesoc_tx_phase[31:0]
     4/276: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [63:32]
     5/276: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [31:0]
     6/276: $0\basesoc_rx_tick[0:0]
     7/276: $0\basesoc_spiflash_phy_cnt[7:0]
     8/276: $0\basesoc_timer_value[31:0]
     9/276: $0\basesoc_uart_rxfull_re[0:0]
    10/276: $0\basesoc_uart_txempty_re[0:0]
    11/276: $0\basesoc_uart_enable_re[0:0]
    12/276: $0\basesoc_uart_pending_re[0:0]
    13/276: $0\basesoc_uart_status_re[0:0]
    14/276: $0\basesoc_uart_rxempty_re[0:0]
    15/276: $0\basesoc_uart_txfull_re[0:0]
    16/276: $0\csr_bankarray_interface8_bank_bus_dat_r[31:0]
    17/276: $0\basesoc_timer_enable_re[0:0]
    18/276: $0\basesoc_timer_pending_re[0:0]
    19/276: $0\basesoc_timer_status_re[0:0]
    20/276: $0\basesoc_timer_value_re[0:0]
    21/276: $0\basesoc_timer_update_value_re[0:0]
    22/276: $0\basesoc_timer_en_re[0:0]
    23/276: $0\basesoc_timer_reload_re[0:0]
    24/276: $0\basesoc_timer_load_re[0:0]
    25/276: $0\csr_bankarray_interface7_bank_bus_dat_r[31:0]
    26/276: $0\basesoc_master_status_re[0:0]
    27/276: $0\basesoc_master_phyconfig_re[0:0]
    28/276: $0\basesoc_master_cs_re[0:0]
    29/276: $0\basesoc_mmap_re[0:0]
    30/276: $0\basesoc_spiflash_phy_re[0:0]
    31/276: $0\csr_bankarray_interface6_bank_bus_dat_r[31:0]
    32/276: $0\spi_loopback_re[0:0]
    33/276: $0\spi_cs_re[0:0]
    34/276: $0\spi_miso_re[0:0]
    35/276: $0\spi_mosi_re[0:0]
    36/276: $0\spi_status_re[0:0]
    37/276: $0\spi_control_re[0:0]
    38/276: $0\csr_bankarray_interface5_bank_bus_dat_r[31:0]
    39/276: $0\basesoc_sdram_rddata_re[0:0]
    40/276: $0\basesoc_sdram_wrdata_re[0:0]
    41/276: $0\basesoc_sdram_baddress_re[0:0]
    42/276: $0\basesoc_sdram_address_re[0:0]
    43/276: $0\basesoc_sdram_command_re[0:0]
    44/276: $0\basesoc_sdram_re[0:0]
    45/276: $0\csr_bankarray_interface4_bank_bus_dat_r[31:0]
    46/276: $0\lora_reset_re[0:0]
    47/276: $0\csr_bankarray_interface3_bank_bus_dat_r[31:0]
    48/276: $0\leds_re[0:0]
    49/276: $0\csr_bankarray_interface2_bank_bus_dat_r[31:0]
    50/276: $0\csr_bankarray_sel_r[0:0]
    51/276: $0\_r_re[0:0]
    52/276: $0\_w_re[0:0]
    53/276: $0\csr_bankarray_interface1_bank_bus_dat_r[31:0]
    54/276: $0\basesoc_bus_errors_re[0:0]
    55/276: $0\basesoc_scratch_re[0:0]
    56/276: $0\basesoc_reset_re[0:0]
    57/276: $0\csr_bankarray_interface0_bank_bus_dat_r[31:0]
    58/276: $0\basesoc_wishbone2csr_state[1:0]
    59/276: $0\basesoc_spimaster_state[1:0]
    60/276: $0\spi_cs_n[0:0]
    61/276: $0\spi_clk_divider1[15:0]
    62/276: $0\basesoc_fsm_state[1:0]
    63/276: $0\basesoc_litedramnativeportconverter_state[0:0]
    64/276: $0\basesoc_fullmemorywe_state[1:0]
    65/276: $0\basesoc_litedramcore_new_master_rdata_valid3[0:0]
    66/276: $0\basesoc_litedramcore_new_master_rdata_valid2[0:0]
    67/276: $0\basesoc_litedramcore_new_master_rdata_valid1[0:0]
    68/276: $0\basesoc_litedramcore_new_master_rdata_valid0[0:0]
    69/276: $0\basesoc_litedramcore_new_master_wdata_ready[0:0]
    70/276: $0\basesoc_litedramcore_multiplexer_state[2:0]
    71/276: $0\basesoc_sdram_dfi_p0_wrdata_en[0:0]
    72/276: $0\basesoc_sdram_dfi_p0_rddata_en[0:0]
    73/276: $0\basesoc_sdram_dfi_p0_we_n[0:0]
    74/276: $0\basesoc_sdram_dfi_p0_ras_n[0:0]
    75/276: $0\basesoc_sdram_dfi_p0_cas_n[0:0]
    76/276: $0\basesoc_sdram_dfi_p0_address[10:0]
    77/276: $0\basesoc_sdram_dfi_p0_bank[1:0]
    78/276: $0\basesoc_sdram_dfi_p0_cs_n[0:0]
    79/276: $0\basesoc_litedramcore_bankmachine3_state[2:0]
    80/276: $0\basesoc_litedramcore_bankmachine2_state[2:0]
    81/276: $0\basesoc_litedramcore_bankmachine1_state[2:0]
    82/276: $0\basesoc_litedramcore_bankmachine0_state[2:0]
    83/276: $0\basesoc_litedramcore_refresher_state[1:0]
    84/276: $0\basesoc_sdram_sequencer_done1[0:0]
    85/276: $0\basesoc_sdram_cmd_payload_we[0:0]
    86/276: $0\basesoc_sdram_cmd_payload_ras[0:0]
    87/276: $0\basesoc_sdram_cmd_payload_cas[0:0]
    88/276: $0\basesoc_sdram_cmd_payload_ba[1:0]
    89/276: $0\basesoc_sdram_cmd_payload_a[10:0]
    90/276: $0\basesoc_sdram_postponer_req_o[0:0]
    91/276: $0\dfi_p0_rddata_valid[0:0]
    92/276: $0\rddata_en[2:0]
    93/276: $0\basesoc_litespiphy_state[1:0]
    94/276: $0\basesoc_spiflash_phy_clk_reg[0:0]
    95/276: $0\basesoc_spiflash_phy_posedge_reg[1:0]
    96/276: $0\basesoc_litespimmap_state[3:0]
    97/276: $0\basesoc_timer_zero_trigger_d[0:0]
    98/276: $0\basesoc_rs232phyrx_state[0:0]
    99/276: $0\basesoc_tx_tick[0:0]
   100/276: $0\basesoc_rx_rx_d[0:0]
   101/276: $0\basesoc_rs232phytx_state[0:0]
   102/276: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [95:64]
   103/276: $0\basesoc_ram_bus_ram_bus_ack[0:0]
   104/276: $0\basesoc_basesoc_ram_bus_ack[0:0]
   105/276: $0\socbushandler_slaves[4:0]
   106/276: $0\spi_mosi_storage[7:0]
   107/276: $0\spi_mosi_sel[2:0]
   108/276: $0\spi_mosi_data[7:0]
   109/276: $0\spi_miso_data[7:0]
   110/276: $0\spi_miso_1[7:0]
   111/276: $0\spi_loopback_storage[0:0]
   112/276: $0\spi_cs_storage[16:0]
   113/276: $0\spi_count[2:0]
   114/276: $0\spi_control_storage[15:0]
   115/276: $0\socbushandler_grant[0:0]
   116/276: $0\socbushandler_count[19:0]
   117/276: $0\lora_reset_storage[0:0]
   118/276: $0\leds_storage[0:0]
   119/276: $0\leds_mode[0:0]
   120/276: $0\leds_count[24:0]
   121/276: $0\leds_chaser[0:0]
   122/276: $0\basesoc_wishbone_bridge_wdata_converter_converter_mux[1:0]
   123/276: $0\basesoc_wishbone_bridge_rdata_converter_converter_strobe_all[0:0]
   124/276: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count[2:0]
   125/276: $0\basesoc_sdram_timer_count1[9:0]
   126/276: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_last[0:0]
   127/276: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_first[0:0]
   128/276: $0\basesoc_wishbone_bridge_rdata_converter_converter_demux[1:0]
   129/276: $0\basesoc_wishbone_bridge_cmd_we[0:0]
   130/276: $0\basesoc_wishbone_bridge_cmd_count[1:0]
   131/276: $0\basesoc_wishbone_bridge_cmd_addr[18:0]
   132/276: $0\basesoc_wishbone_bridge_aborted[0:0]
   133/276: $0\basesoc_uart_tx_fifo_readable[0:0]
   134/276: $0\basesoc_uart_tx_fifo_produce[3:0]
   135/276: $0\basesoc_uart_tx_fifo_level0[4:0]
   136/276: $0\basesoc_uart_tx_fifo_consume[3:0]
   137/276: $0\basesoc_uart_rx_fifo_readable[0:0]
   138/276: $0\basesoc_uart_rx_fifo_produce[3:0]
   139/276: $0\basesoc_uart_rx_fifo_level0[4:0]
   140/276: $0\basesoc_uart_rx_fifo_consume[3:0]
   141/276: $0\basesoc_uart_pending_r[1:0]
   142/276: $0\basesoc_uart_enable_storage[1:0]
   143/276: $0\basesoc_tx_data[7:0]
   144/276: $0\basesoc_tx_count[3:0]
   145/276: $0\basesoc_timer_zero_pending[0:0]
   146/276: $0\basesoc_timer_value_status[31:0]
   147/276: $0\basesoc_timer_update_value_storage[0:0]
   148/276: $0\basesoc_timer_reload_storage[31:0]
   149/276: $0\basesoc_timer_pending_r[0:0]
   150/276: $0\basesoc_timer_load_storage[31:0]
   151/276: $0\basesoc_timer_enable_storage[0:0]
   152/276: $0\basesoc_timer_en_storage[0:0]
   153/276: $0\basesoc_spiflash_phy_storage[7:0]
   154/276: $0\basesoc_spiflash_phy_sr_out_cnt[5:0]
   155/276: $0\basesoc_spiflash_phy_sr_out[31:0]
   156/276: $0\basesoc_spiflash_phy_sr_in_cnt[5:0]
   157/276: $0\basesoc_spiflash_phy_sr_in[31:0]
   158/276: $0\basesoc_spiflash_phy_dq_oe[0:0]
   159/276: $0\basesoc_spiflash_phy_div[7:0]
   160/276: $0\basesoc_spiflash_phy_count[3:0]
   161/276: $0\basesoc_spiflash_phy_clk[0:0]
   162/276: $0\basesoc_sdram_wrdata_storage[31:0]
   163/276: $0\basesoc_sdram_twtrcon_ready[0:0]
   164/276: $0\basesoc_sdram_twtrcon_count[2:0]
   165/276: $0\basesoc_sdram_trrdcon_ready[0:0]
   166/276: $0\basesoc_sdram_trrdcon_count[0:0]
   167/276: $0\basesoc_sdram_time1[3:0]
   168/276: $0\basesoc_sdram_time0[4:0]
   169/276: $0\basesoc_sdram_tccdcon_ready[0:0]
   170/276: $0\basesoc_sdram_tccdcon_count[0:0]
   171/276: $0\basesoc_sdram_storage[3:0]
   172/276: $0\basesoc_sdram_sequencer_trigger[2:0]
   173/276: $0\basesoc_sdram_sequencer_count[0:0]
   174/276: $0\basesoc_sdram_rddata_status[31:0]
   175/276: $0\basesoc_sdram_postponer_count[0:0]
   176/276: $0\basesoc_sdram_command_storage[7:0]
   177/276: $0\basesoc_sdram_choose_req_grant[1:0]
   178/276: $0\basesoc_sdram_choose_cmd_grant[1:0]
   179/276: $0\basesoc_sdram_bankmachine3_twtpcon_ready[0:0]
   180/276: $0\basesoc_sdram_bankmachine3_twtpcon_count[1:0]
   181/276: $0\basesoc_sdram_bankmachine3_trccon_ready[0:0]
   182/276: $0\basesoc_sdram_bankmachine3_trccon_count[1:0]
   183/276: $0\basesoc_sdram_bankmachine3_trascon_ready[0:0]
   184/276: $0\basesoc_sdram_bankmachine3_trascon_count[1:0]
   185/276: $0\basesoc_sdram_bankmachine3_row_opened[0:0]
   186/276: $0\basesoc_sdram_bankmachine3_row[10:0]
   187/276: $0\basesoc_sdram_bankmachine3_produce[2:0]
   188/276: $0\basesoc_sdram_bankmachine3_pipe_valid_source_valid[0:0]
   189/276: $0\basesoc_sdram_bankmachine3_pipe_valid_source_payload_we[0:0]
   190/276: $0\basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[18:0]
   191/276: $0\basesoc_sdram_bankmachine3_pipe_valid_source_last[0:0]
   192/276: $0\basesoc_sdram_bankmachine3_pipe_valid_source_first[0:0]
   193/276: $0\basesoc_sdram_bankmachine3_level[3:0]
   194/276: $0\basesoc_sdram_bankmachine3_consume[2:0]
   195/276: $0\basesoc_sdram_bankmachine2_twtpcon_ready[0:0]
   196/276: $0\basesoc_sdram_bankmachine2_twtpcon_count[1:0]
   197/276: $0\basesoc_sdram_bankmachine2_trccon_ready[0:0]
   198/276: $0\basesoc_sdram_bankmachine2_trccon_count[1:0]
   199/276: $0\basesoc_sdram_bankmachine2_trascon_ready[0:0]
   200/276: $0\basesoc_sdram_bankmachine2_trascon_count[1:0]
   201/276: $0\basesoc_sdram_bankmachine2_row_opened[0:0]
   202/276: $0\basesoc_sdram_bankmachine2_row[10:0]
   203/276: $0\basesoc_sdram_bankmachine2_produce[2:0]
   204/276: $0\basesoc_sdram_bankmachine2_pipe_valid_source_valid[0:0]
   205/276: $0\basesoc_sdram_bankmachine2_pipe_valid_source_payload_we[0:0]
   206/276: $0\basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[18:0]
   207/276: $0\basesoc_sdram_bankmachine2_pipe_valid_source_last[0:0]
   208/276: $0\basesoc_sdram_bankmachine2_pipe_valid_source_first[0:0]
   209/276: $0\basesoc_sdram_bankmachine2_level[3:0]
   210/276: $0\basesoc_sdram_bankmachine2_consume[2:0]
   211/276: $0\basesoc_sdram_bankmachine1_twtpcon_ready[0:0]
   212/276: $0\basesoc_sdram_bankmachine1_twtpcon_count[1:0]
   213/276: $0\basesoc_sdram_bankmachine1_trccon_ready[0:0]
   214/276: $0\basesoc_sdram_bankmachine1_trccon_count[1:0]
   215/276: $0\basesoc_sdram_bankmachine1_trascon_ready[0:0]
   216/276: $0\basesoc_sdram_bankmachine1_trascon_count[1:0]
   217/276: $0\basesoc_sdram_bankmachine1_row_opened[0:0]
   218/276: $0\basesoc_sdram_bankmachine1_row[10:0]
   219/276: $0\basesoc_sdram_bankmachine1_produce[2:0]
   220/276: $0\basesoc_sdram_bankmachine1_pipe_valid_source_valid[0:0]
   221/276: $0\basesoc_sdram_bankmachine1_pipe_valid_source_payload_we[0:0]
   222/276: $0\basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[18:0]
   223/276: $0\basesoc_sdram_bankmachine1_pipe_valid_source_last[0:0]
   224/276: $0\basesoc_sdram_bankmachine1_pipe_valid_source_first[0:0]
   225/276: $0\basesoc_sdram_bankmachine1_level[3:0]
   226/276: $0\basesoc_sdram_bankmachine1_consume[2:0]
   227/276: $0\basesoc_sdram_bankmachine0_twtpcon_ready[0:0]
   228/276: $0\basesoc_sdram_bankmachine0_twtpcon_count[1:0]
   229/276: $0\basesoc_sdram_bankmachine0_trccon_ready[0:0]
   230/276: $0\basesoc_sdram_bankmachine0_trccon_count[1:0]
   231/276: $0\basesoc_sdram_bankmachine0_trascon_ready[0:0]
   232/276: $0\basesoc_sdram_bankmachine0_trascon_count[1:0]
   233/276: $0\basesoc_sdram_bankmachine0_row_opened[0:0]
   234/276: $0\basesoc_sdram_bankmachine0_row[10:0]
   235/276: $0\basesoc_sdram_bankmachine0_produce[2:0]
   236/276: $0\basesoc_sdram_bankmachine0_pipe_valid_source_valid[0:0]
   237/276: $0\basesoc_sdram_bankmachine0_pipe_valid_source_payload_we[0:0]
   238/276: $0\basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[18:0]
   239/276: $0\basesoc_sdram_bankmachine0_pipe_valid_source_last[0:0]
   240/276: $0\basesoc_sdram_bankmachine0_pipe_valid_source_first[0:0]
   241/276: $0\basesoc_sdram_bankmachine0_level[3:0]
   242/276: $0\basesoc_sdram_bankmachine0_consume[2:0]
   243/276: $0\basesoc_sdram_baddress_storage[1:0]
   244/276: $0\basesoc_sdram_address_storage[10:0]
   245/276: $0\basesoc_scratch_storage[31:0]
   246/276: $0\basesoc_rx_data[7:0]
   247/276: $0\basesoc_rx_count[3:0]
   248/276: $0\basesoc_reset_storage[1:0]
   249/276: $0\basesoc_mmap_storage[7:0]
   250/276: $0\basesoc_mmap_count[8:0]
   251/276: $0\basesoc_mmap_byte_count[1:0]
   252/276: $0\basesoc_mmap_burst_cs[0:0]
   253/276: $0\basesoc_mmap_burst_adr[29:0]
   254/276: $0\basesoc_master_tx_fifo_pipe_valid_source_valid[0:0]
   255/276: $0\basesoc_master_tx_fifo_pipe_valid_source_payload_width[3:0]
   256/276: $0\basesoc_master_tx_fifo_pipe_valid_source_payload_mask[7:0]
   257/276: $0\basesoc_master_tx_fifo_pipe_valid_source_payload_len[5:0]
   258/276: $0\basesoc_master_tx_fifo_pipe_valid_source_payload_data[31:0]
   259/276: $0\basesoc_master_tx_fifo_pipe_valid_source_last[0:0]
   260/276: $0\basesoc_master_tx_fifo_pipe_valid_source_first[0:0]
   261/276: $0\basesoc_master_rx_fifo_pipe_valid_source_valid[0:0]
   262/276: $0\basesoc_master_rx_fifo_pipe_valid_source_payload_data[31:0]
   263/276: $0\basesoc_master_rx_fifo_pipe_valid_source_last[0:0]
   264/276: $0\basesoc_master_rx_fifo_pipe_valid_source_first[0:0]
   265/276: $0\basesoc_master_phyconfig_storage[23:0]
   266/276: $0\basesoc_master_cs_storage[0:0]
   267/276: $0\basesoc_interface1_we[0:0]
   268/276: $0\basesoc_interface1_re[0:0]
   269/276: $0\basesoc_interface1_dat_w[31:0]
   270/276: $0\basesoc_interface1_adr[13:0]
   271/276: $0\basesoc_grant[0:0]
   272/276: $0\basesoc_bus_errors[31:0]
   273/276: $0\_w_storage[2:0]
   274/276: $0\spi_mosi[0:0]
   275/276: $0\spi_clk[0:0]
   276/276: $0\serial_tx[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5758$1222'.
     1/1: $0\sync_f_self[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5741$1215'.
     1/1: $0\sync_rhs_self6[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5724$1208'.
     1/1: $0\sync_rhs_self5[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5707$1201'.
     1/1: $0\sync_rhs_self4[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5690$1194'.
     1/1: $0\sync_rhs_self3[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5673$1187'.
     1/1: $0\sync_rhs_self2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5656$1186'.
     1/1: $0\sync_rhs_self1[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5639$1185'.
     1/1: $0\sync_rhs_self0[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5631$1171'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5623$1170'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5615$1169'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5607$1155'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5599$1154'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5591$1153'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5583$1139'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5575$1138'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5567$1137'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5559$1123'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5551$1122'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5543$1121'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5526$1120'.
     1/1: $0\comb_t_self5[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5509$1119'.
     1/1: $0\comb_t_self4[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5492$1118'.
     1/1: $0\comb_t_self3[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5475$1117'.
     1/1: $0\comb_rhs_self19[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5458$1116'.
     1/1: $0\comb_rhs_self18[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5441$1115'.
     1/1: $0\comb_rhs_self17[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5424$1114'.
     1/1: $0\comb_rhs_self16[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5407$1113'.
     1/1: $0\comb_rhs_self15[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5390$1112'.
     1/1: $0\comb_rhs_self14[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5373$1111'.
     1/1: $0\comb_t_self2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5356$1110'.
     1/1: $0\comb_t_self1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5339$1109'.
     1/1: $0\comb_t_self0[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5322$1108'.
     1/1: $0\comb_rhs_self13[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5305$1107'.
     1/1: $0\comb_rhs_self12[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5288$1106'.
     1/1: $0\comb_rhs_self11[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5271$1105'.
     1/1: $0\comb_rhs_self10[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5254$1104'.
     1/1: $0\comb_rhs_self9[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5237$1103'.
     1/1: $0\comb_rhs_self8[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5226$1102'.
     1/1: $0\comb_rhs_self7[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5215$1101'.
     1/1: $0\comb_rhs_self6[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5204$1100'.
     1/1: $0\comb_rhs_self5[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5193$1099'.
     1/1: $0\comb_rhs_self4[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5182$1098'.
     1/1: $0\comb_rhs_self3[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5171$1097'.
     1/1: $0\comb_rhs_self2[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096'.
     1/1: $0\comb_rhs_self1[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095'.
     1/1: $0\comb_rhs_self0[29:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5089$1085'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5082$1084'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5070$1081'.
     1/2: $0\csr_bankarray_csrbank8_rxfull_we[0:0]
     2/2: $0\csr_bankarray_csrbank8_rxfull_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5061$1078'.
     1/2: $0\csr_bankarray_csrbank8_txempty_we[0:0]
     2/2: $0\csr_bankarray_csrbank8_txempty_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5052$1075'.
     1/2: $0\csr_bankarray_csrbank8_ev_enable0_we[0:0]
     2/2: $0\csr_bankarray_csrbank8_ev_enable0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5043$1072'.
     1/2: $0\csr_bankarray_csrbank8_ev_pending_we[0:0]
     2/2: $0\csr_bankarray_csrbank8_ev_pending_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5034$1069'.
     1/2: $0\csr_bankarray_csrbank8_ev_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank8_ev_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5025$1066'.
     1/2: $0\csr_bankarray_csrbank8_rxempty_we[0:0]
     2/2: $0\csr_bankarray_csrbank8_rxempty_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5016$1063'.
     1/2: $0\csr_bankarray_csrbank8_txfull_we[0:0]
     2/2: $0\csr_bankarray_csrbank8_txfull_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5007$1060'.
     1/2: $0\basesoc_uart_rxtx_we[0:0]
     2/2: $0\basesoc_uart_rxtx_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4983$1056'.
     1/2: $0\csr_bankarray_csrbank7_ev_enable0_we[0:0]
     2/2: $0\csr_bankarray_csrbank7_ev_enable0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4974$1053'.
     1/2: $0\csr_bankarray_csrbank7_ev_pending_we[0:0]
     2/2: $0\csr_bankarray_csrbank7_ev_pending_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4965$1050'.
     1/2: $0\csr_bankarray_csrbank7_ev_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank7_ev_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4956$1047'.
     1/2: $0\csr_bankarray_csrbank7_value_we[0:0]
     2/2: $0\csr_bankarray_csrbank7_value_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4947$1044'.
     1/2: $0\csr_bankarray_csrbank7_update_value0_we[0:0]
     2/2: $0\csr_bankarray_csrbank7_update_value0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4938$1041'.
     1/2: $0\csr_bankarray_csrbank7_en0_we[0:0]
     2/2: $0\csr_bankarray_csrbank7_en0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4929$1038'.
     1/2: $0\csr_bankarray_csrbank7_reload0_we[0:0]
     2/2: $0\csr_bankarray_csrbank7_reload0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4920$1035'.
     1/2: $0\csr_bankarray_csrbank7_load0_we[0:0]
     2/2: $0\csr_bankarray_csrbank7_load0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4911$1033'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4896$1030'.
     1/2: $0\csr_bankarray_csrbank6_master_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_master_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4887$1027'.
     1/2: $0\basesoc_master_rxtx_we[0:0]
     2/2: $0\basesoc_master_rxtx_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4878$1024'.
     1/2: $0\csr_bankarray_csrbank6_master_phyconfig0_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_master_phyconfig0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4869$1021'.
     1/2: $0\csr_bankarray_csrbank6_master_cs0_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_master_cs0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4860$1018'.
     1/2: $0\csr_bankarray_csrbank6_mmap_dummy_bits0_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_mmap_dummy_bits0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4851$1015'.
     1/2: $0\csr_bankarray_csrbank6_phy_clk_divisor0_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_phy_clk_divisor0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4834$1013'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4826$1012'.
     1/1: $0\spi_start1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4818$1009'.
     1/2: $0\csr_bankarray_csrbank5_loopback0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_loopback0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4809$1006'.
     1/2: $0\csr_bankarray_csrbank5_cs0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_cs0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4800$1003'.
     1/2: $0\csr_bankarray_csrbank5_miso_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_miso_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4791$1000'.
     1/2: $0\csr_bankarray_csrbank5_mosi0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_mosi0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4782$997'.
     1/2: $0\csr_bankarray_csrbank5_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4773$994'.
     1/2: $0\csr_bankarray_csrbank5_control0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_control0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4744$990'.
     1/2: $0\csr_bankarray_csrbank4_dfii_pi0_rddata_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_dfii_pi0_rddata_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4735$987'.
     1/2: $0\csr_bankarray_csrbank4_dfii_pi0_wrdata0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_dfii_pi0_wrdata0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4726$984'.
     1/2: $0\csr_bankarray_csrbank4_dfii_pi0_baddress0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_dfii_pi0_baddress0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4717$981'.
     1/2: $0\csr_bankarray_csrbank4_dfii_pi0_address0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_dfii_pi0_address0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4708$978'.
     1/2: $0\basesoc_sdram_command_issue_we[0:0]
     2/2: $0\basesoc_sdram_command_issue_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4699$975'.
     1/2: $0\csr_bankarray_csrbank4_dfii_pi0_command0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_dfii_pi0_command0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4690$972'.
     1/2: $0\csr_bankarray_csrbank4_dfii_control0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_dfii_control0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4679$968'.
     1/2: $0\csr_bankarray_csrbank3_out0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_out0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4668$964'.
     1/2: $0\csr_bankarray_csrbank2_out0_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_out0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962'.
     1/1: $0\csr_bankarray_sram_bus_dat_r[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4643$958'.
     1/2: $0\csr_bankarray_csrbank1_r_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_r_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4634$955'.
     1/2: $0\csr_bankarray_csrbank1_w0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_w0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4621$953'.
     1/1: $0\basesoc_soc_rst[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4613$950'.
     1/2: $0\csr_bankarray_csrbank0_bus_errors_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_bus_errors_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4604$947'.
     1/2: $0\csr_bankarray_csrbank0_scratch0_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_scratch0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4595$944'.
     1/2: $0\csr_bankarray_csrbank0_reset0_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_reset0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936'.
     1/11: $0\basesoc_wishbone2csr_next_state[1:0]
     2/11: $0\basesoc_interface1_we_wishbone2csr_next_value_ce3[0:0]
     3/11: $0\basesoc_interface1_we_wishbone2csr_next_value3[0:0]
     4/11: $0\basesoc_interface1_re_wishbone2csr_next_value_ce2[0:0]
     5/11: $0\basesoc_interface1_re_wishbone2csr_next_value2[0:0]
     6/11: $0\basesoc_interface1_dat_w_wishbone2csr_next_value_ce0[0:0]
     7/11: $0\basesoc_interface1_dat_w_wishbone2csr_next_value0[31:0]
     8/11: $0\basesoc_interface1_adr_wishbone2csr_next_value_ce1[0:0]
     9/11: $0\basesoc_interface1_adr_wishbone2csr_next_value1[13:0]
    10/11: $0\basesoc_interface0_dat_r[31:0]
    11/11: $0\basesoc_interface0_ack[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4500$932'.
     1/9: $0\basesoc_spimaster_next_state[1:0]
     2/9: $0\spi_xfer_enable[0:0]
     3/9: $0\spi_mosi_latch[0:0]
     4/9: $0\spi_miso_latch[0:0]
     5/9: $0\spi_irq[0:0]
     6/9: $0\spi_done0[0:0]
     7/9: $0\spi_count_spimaster_next_value_ce[0:0]
     8/9: $0\spi_count_spimaster_next_value[2:0]
     9/9: $0\spi_clk_enable[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912'.
     1/7: $0\basesoc_wishbone_bridge_aborted_fsm_next_value_ce[0:0]
     2/7: $0\basesoc_wishbone_bridge_aborted_fsm_next_value[0:0]
     3/7: $0\basesoc_fsm_next_state[1:0]
     4/7: $0\basesoc_wishbone_bridge_is_ongoing[0:0]
     5/7: $0\basesoc_wishbone_bridge_cmd_valid[0:0]
     6/7: $0\basesoc_interface_dat_r[127:0]
     7/7: $0\basesoc_interface_ack[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907'.
     1/1: $0\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data[35:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896'.
     1/11: $0\basesoc_litedramnativeportconverter_next_state[0:0]
     2/11: $0\basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2[0:0]
     3/11: $0\basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2[0:0]
     4/11: $0\basesoc_wishbone_bridge_cmd_ready[0:0]
     5/11: $0\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0[0:0]
     6/11: $0\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0[1:0]
     7/11: $0\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1[0:0]
     8/11: $0\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[18:0]
     9/11: $0\basesoc_port_cmd_valid[0:0]
    10/11: $0\basesoc_port_cmd_payload_we[0:0]
    11/11: $0\basesoc_port_cmd_payload_addr[20:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4301$894'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4231$888'.
     1/10: $0\basesoc_fullmemorywe_next_state[1:0]
     2/10: $0\basesoc_write_from_slave[0:0]
     3/10: $0\basesoc_word_inc[0:0]
     4/10: $0\basesoc_word_clr[0:0]
     5/10: $0\basesoc_wb_sdram_ack[0:0]
     6/10: $0\basesoc_tag_port_we[0:0]
     7/10: $0\basesoc_tag_di_dirty[0:0]
     8/10: $0\basesoc_interface_we[0:0]
     9/10: $0\basesoc_interface_stb[0:0]
    10/10: $0\basesoc_interface_cyc[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887'.
     1/1: $0\basesoc_wb_sdram_dat_r[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875'.
     1/2: $0\basesoc_data_port_dat_w[127:0]
     2/2: $0\basesoc_data_port_we[15:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874'.
     1/2: $0\basesoc_sdram_interface_wdata_we[3:0]
     2/2: $0\basesoc_sdram_interface_wdata[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4066$727'.
     1/8: $0\basesoc_litedramcore_multiplexer_next_state[2:0]
     2/8: $0\basesoc_sdram_steerer_sel[1:0]
     3/8: $0\basesoc_sdram_en1[0:0]
     4/8: $0\basesoc_sdram_en0[0:0]
     5/8: $0\basesoc_sdram_cmd_ready[0:0]
     6/8: $0\basesoc_sdram_choose_req_want_writes[0:0]
     7/8: $0\basesoc_sdram_choose_req_want_reads[0:0]
     8/8: $0\basesoc_sdram_choose_req_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4053$718'.
     1/1: $0\basesoc_sdram_bankmachine3_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4044$711'.
     1/1: $0\basesoc_sdram_bankmachine2_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4035$704'.
     1/1: $0\basesoc_sdram_bankmachine1_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4026$697'.
     1/1: $0\basesoc_sdram_bankmachine0_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4020$696'.
     1/1: $0\basesoc_sdram_choose_req_cmd_payload_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4014$695'.
     1/1: $0\basesoc_sdram_choose_req_cmd_payload_ras[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4008$694'.
     1/1: $0\basesoc_sdram_choose_req_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3994$641'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3987$638'.
     1/1: $0\basesoc_sdram_choose_cmd_cmd_payload_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3981$637'.
     1/1: $0\basesoc_sdram_choose_cmd_cmd_payload_ras[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3975$636'.
     1/1: $0\basesoc_sdram_choose_cmd_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3961$583'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540'.
     1/14: $0\basesoc_litedramcore_bankmachine3_next_state[2:0]
     2/14: $0\basesoc_sdram_bankmachine3_row_open[0:0]
     3/14: $0\basesoc_sdram_bankmachine3_row_col_n_addr_sel[0:0]
     4/14: $0\basesoc_sdram_bankmachine3_row_close[0:0]
     5/14: $0\basesoc_sdram_bankmachine3_req_wdata_ready[0:0]
     6/14: $0\basesoc_sdram_bankmachine3_req_rdata_valid[0:0]
     7/14: $0\basesoc_sdram_bankmachine3_refresh_gnt[0:0]
     8/14: $0\basesoc_sdram_bankmachine3_cmd_valid[0:0]
     9/14: $0\basesoc_sdram_bankmachine3_cmd_payload_we[0:0]
    10/14: $0\basesoc_sdram_bankmachine3_cmd_payload_ras[0:0]
    11/14: $0\basesoc_sdram_bankmachine3_cmd_payload_is_write[0:0]
    12/14: $0\basesoc_sdram_bankmachine3_cmd_payload_is_read[0:0]
    13/14: $0\basesoc_sdram_bankmachine3_cmd_payload_is_cmd[0:0]
    14/14: $0\basesoc_sdram_bankmachine3_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3826$531'.
     1/1: $0\basesoc_sdram_bankmachine3_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3804$527'.
     1/1: $0\basesoc_sdram_bankmachine3_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3793$518'.
     1/1: $0\basesoc_sdram_bankmachine3_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510'.
     1/14: $0\basesoc_litedramcore_bankmachine2_next_state[2:0]
     2/14: $0\basesoc_sdram_bankmachine2_row_open[0:0]
     3/14: $0\basesoc_sdram_bankmachine2_row_col_n_addr_sel[0:0]
     4/14: $0\basesoc_sdram_bankmachine2_row_close[0:0]
     5/14: $0\basesoc_sdram_bankmachine2_req_wdata_ready[0:0]
     6/14: $0\basesoc_sdram_bankmachine2_req_rdata_valid[0:0]
     7/14: $0\basesoc_sdram_bankmachine2_refresh_gnt[0:0]
     8/14: $0\basesoc_sdram_bankmachine2_cmd_valid[0:0]
     9/14: $0\basesoc_sdram_bankmachine2_cmd_payload_we[0:0]
    10/14: $0\basesoc_sdram_bankmachine2_cmd_payload_ras[0:0]
    11/14: $0\basesoc_sdram_bankmachine2_cmd_payload_is_write[0:0]
    12/14: $0\basesoc_sdram_bankmachine2_cmd_payload_is_read[0:0]
    13/14: $0\basesoc_sdram_bankmachine2_cmd_payload_is_cmd[0:0]
    14/14: $0\basesoc_sdram_bankmachine2_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3663$501'.
     1/1: $0\basesoc_sdram_bankmachine2_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3641$497'.
     1/1: $0\basesoc_sdram_bankmachine2_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3630$488'.
     1/1: $0\basesoc_sdram_bankmachine2_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480'.
     1/14: $0\basesoc_litedramcore_bankmachine1_next_state[2:0]
     2/14: $0\basesoc_sdram_bankmachine1_row_open[0:0]
     3/14: $0\basesoc_sdram_bankmachine1_row_col_n_addr_sel[0:0]
     4/14: $0\basesoc_sdram_bankmachine1_row_close[0:0]
     5/14: $0\basesoc_sdram_bankmachine1_req_wdata_ready[0:0]
     6/14: $0\basesoc_sdram_bankmachine1_req_rdata_valid[0:0]
     7/14: $0\basesoc_sdram_bankmachine1_refresh_gnt[0:0]
     8/14: $0\basesoc_sdram_bankmachine1_cmd_valid[0:0]
     9/14: $0\basesoc_sdram_bankmachine1_cmd_payload_we[0:0]
    10/14: $0\basesoc_sdram_bankmachine1_cmd_payload_ras[0:0]
    11/14: $0\basesoc_sdram_bankmachine1_cmd_payload_is_write[0:0]
    12/14: $0\basesoc_sdram_bankmachine1_cmd_payload_is_read[0:0]
    13/14: $0\basesoc_sdram_bankmachine1_cmd_payload_is_cmd[0:0]
    14/14: $0\basesoc_sdram_bankmachine1_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3500$471'.
     1/1: $0\basesoc_sdram_bankmachine1_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3478$467'.
     1/1: $0\basesoc_sdram_bankmachine1_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3467$458'.
     1/1: $0\basesoc_sdram_bankmachine1_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450'.
     1/14: $0\basesoc_litedramcore_bankmachine0_next_state[2:0]
     2/14: $0\basesoc_sdram_bankmachine0_row_open[0:0]
     3/14: $0\basesoc_sdram_bankmachine0_row_col_n_addr_sel[0:0]
     4/14: $0\basesoc_sdram_bankmachine0_row_close[0:0]
     5/14: $0\basesoc_sdram_bankmachine0_req_wdata_ready[0:0]
     6/14: $0\basesoc_sdram_bankmachine0_req_rdata_valid[0:0]
     7/14: $0\basesoc_sdram_bankmachine0_refresh_gnt[0:0]
     8/14: $0\basesoc_sdram_bankmachine0_cmd_valid[0:0]
     9/14: $0\basesoc_sdram_bankmachine0_cmd_payload_we[0:0]
    10/14: $0\basesoc_sdram_bankmachine0_cmd_payload_ras[0:0]
    11/14: $0\basesoc_sdram_bankmachine0_cmd_payload_is_write[0:0]
    12/14: $0\basesoc_sdram_bankmachine0_cmd_payload_is_read[0:0]
    13/14: $0\basesoc_sdram_bankmachine0_cmd_payload_is_cmd[0:0]
    14/14: $0\basesoc_sdram_bankmachine0_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3337$441'.
     1/1: $0\basesoc_sdram_bankmachine0_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3315$437'.
     1/1: $0\basesoc_sdram_bankmachine0_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3304$428'.
     1/1: $0\basesoc_sdram_bankmachine0_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3259$424'.
     1/4: $0\basesoc_litedramcore_refresher_next_state[1:0]
     2/4: $0\basesoc_sdram_sequencer_start0[0:0]
     3/4: $0\basesoc_sdram_cmd_valid[0:0]
     4/4: $0\basesoc_sdram_cmd_last[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3192$411'.
     1/4: $0\basesoc_sdram_csr_dfi_p0_cs_n[0:0]
     2/4: $0\basesoc_sdram_csr_dfi_p0_ras_n[0:0]
     3/4: $0\basesoc_sdram_csr_dfi_p0_cas_n[0:0]
     4/4: $0\basesoc_sdram_csr_dfi_p0_we_n[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410'.
     1/20: $0\basesoc_sdram_master_p0_rddata_en[0:0]
     2/20: $0\basesoc_sdram_master_p0_wrdata_mask[3:0]
     3/20: $0\basesoc_sdram_master_p0_wrdata_en[0:0]
     4/20: $0\basesoc_sdram_master_p0_wrdata[31:0]
     5/20: $0\basesoc_sdram_master_p0_act_n[0:0]
     6/20: $0\basesoc_sdram_master_p0_reset_n[0:0]
     7/20: $0\basesoc_sdram_master_p0_odt[0:0]
     8/20: $0\basesoc_sdram_master_p0_cke[0:0]
     9/20: $0\basesoc_sdram_master_p0_we_n[0:0]
    10/20: $0\basesoc_sdram_master_p0_ras_n[0:0]
    11/20: $0\basesoc_sdram_master_p0_cs_n[0:0]
    12/20: $0\basesoc_sdram_master_p0_cas_n[0:0]
    13/20: $0\basesoc_sdram_master_p0_bank[1:0]
    14/20: $0\basesoc_sdram_master_p0_address[10:0]
    15/20: $0\basesoc_sdram_slave_p0_rddata_valid[0:0]
    16/20: $0\basesoc_sdram_slave_p0_rddata[31:0]
    17/20: $0\basesoc_sdram_ext_dfi_p0_rddata_valid[0:0]
    18/20: $0\basesoc_sdram_ext_dfi_p0_rddata[31:0]
    19/20: $0\basesoc_sdram_csr_dfi_p0_rddata_valid[0:0]
    20/20: $0\basesoc_sdram_csr_dfi_p0_rddata[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401'.
     1/13: $0\basesoc_litespiphy_next_state[1:0]
     2/13: $0\basesoc_spiflash_phy_sr_out_shift[0:0]
     3/13: $0\basesoc_spiflash_phy_sr_out_load[0:0]
     4/13: $0\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0[0:0]
     5/13: $0\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0[5:0]
     6/13: $0\basesoc_spiflash_phy_sr_in_shift[0:0]
     7/13: $0\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1[0:0]
     8/13: $0\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1[5:0]
     9/13: $0\basesoc_spiflash_phy_source_valid[0:0]
    10/13: $0\basesoc_spiflash_phy_sink_ready[0:0]
    11/13: $0\basesoc_spiflash_phy_en[0:0]
    12/13: $0\basesoc_spiflash_phy_dq_oe_litespiphy_next_value_ce2[0:0]
    13/13: $0\basesoc_spiflash_phy_dq_oe_litespiphy_next_value2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2978$389'.
     1/1: $0\basesoc_spiflash_phy_dq_o[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375'.
     1/17: $0\basesoc_mmap_request[0:0]
     2/17: $0\basesoc_litespimmap_next_state[3:0]
     3/17: $0\basesoc_mmap_wait[0:0]
     4/17: $0\basesoc_mmap_source_valid[0:0]
     5/17: $0\basesoc_mmap_source_payload_width[3:0]
     6/17: $0\basesoc_mmap_source_payload_mask[7:0]
     7/17: $0\basesoc_mmap_source_payload_len[5:0]
     8/17: $0\basesoc_mmap_source_payload_data[31:0]
     9/17: $0\basesoc_mmap_sink_ready[0:0]
    10/17: $0\basesoc_mmap_byte_count_litespimmap_next_value_ce1[0:0]
    11/17: $0\basesoc_mmap_byte_count_litespimmap_next_value1[1:0]
    12/17: $0\basesoc_mmap_bus_dat_r[31:0]
    13/17: $0\basesoc_mmap_bus_ack[0:0]
    14/17: $0\basesoc_mmap_burst_cs_litespimmap_next_value_ce0[0:0]
    15/17: $0\basesoc_mmap_burst_cs_litespimmap_next_value0[0:0]
    16/17: $0\basesoc_mmap_burst_adr_litespimmap_next_value_ce2[0:0]
    17/17: $0\basesoc_mmap_burst_adr_litespimmap_next_value2[29:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2795$373'.
     1/1: $0\basesoc_mmap_cs[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372'.
     1/9: $0\basesoc_rx_demux_sink_ready[0:0]
     2/9: $0\basesoc_rx_demux_endpoint1_source_valid[0:0]
     3/9: $0\basesoc_rx_demux_endpoint1_source_payload_data[31:0]
     4/9: $0\basesoc_rx_demux_endpoint1_source_last[0:0]
     5/9: $0\basesoc_rx_demux_endpoint1_source_first[0:0]
     6/9: $0\basesoc_rx_demux_endpoint0_source_valid[0:0]
     7/9: $0\basesoc_rx_demux_endpoint0_source_payload_data[31:0]
     8/9: $0\basesoc_rx_demux_endpoint0_source_last[0:0]
     9/9: $0\basesoc_rx_demux_endpoint0_source_first[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371'.
     1/9: $0\basesoc_tx_mux_source_payload_mask[7:0]
     2/9: $0\basesoc_tx_mux_source_payload_width[3:0]
     3/9: $0\basesoc_tx_mux_source_payload_len[5:0]
     4/9: $0\basesoc_tx_mux_source_payload_data[31:0]
     5/9: $0\basesoc_tx_mux_source_last[0:0]
     6/9: $0\basesoc_tx_mux_source_first[0:0]
     7/9: $0\basesoc_tx_mux_source_valid[0:0]
     8/9: $0\basesoc_tx_mux_endpoint1_sink_ready[0:0]
     9/9: $0\basesoc_tx_mux_endpoint0_sink_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2723$370'.
     1/1: $0\basesoc_crossbar_cs[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2604$365'.
     1/1: $0\leds_leds[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2595$361'.
     1/1: $0\basesoc_timer_zero_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2576$353'.
     1/1: $0\basesoc_uart_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2546$342'.
     1/1: $0\basesoc_uart_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2521$333'.
     1/1: $0\basesoc_uart_rx_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2513$331'.
     1/1: $0\basesoc_uart_tx_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320'.
     1/8: $0\basesoc_rs232phyrx_next_state[0:0]
     2/8: $0\basesoc_rx_source_valid[0:0]
     3/8: $0\basesoc_rx_source_payload_data[7:0]
     4/8: $0\basesoc_rx_enable[0:0]
     5/8: $0\basesoc_rx_data_rs232phyrx_next_value_ce1[0:0]
     6/8: $0\basesoc_rx_data_rs232phyrx_next_value1[7:0]
     7/8: $0\basesoc_rx_count_rs232phyrx_next_value_ce0[0:0]
     8/8: $0\basesoc_rx_count_rs232phyrx_next_value0[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2405$317'.
     1/9: $0\basesoc_rs232phytx_next_state[0:0]
     2/9: $0\basesoc_tx_sink_ready[0:0]
     3/9: $0\basesoc_tx_enable[0:0]
     4/9: $0\basesoc_tx_data_rs232phytx_next_value_ce2[0:0]
     5/9: $0\basesoc_tx_data_rs232phytx_next_value2[7:0]
     6/9: $0\basesoc_tx_count_rs232phytx_next_value_ce0[0:0]
     7/9: $0\basesoc_tx_count_rs232phytx_next_value0[3:0]
     8/9: $0\basesoc_serial_tx_rs232phytx_next_value_ce1[0:0]
     9/9: $0\basesoc_serial_tx_rs232phytx_next_value1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2395$304'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289'.
     1/3: $0\socbushandler_shared_dat_r[31:0]
     2/3: $0\socbushandler_shared_ack[0:0]
     3/3: $0\socbushandler_error[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2329$271'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2282$255'.
     1/1: $0\crg_rst[0:0]

4.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\InstructionCache.\lineLoader_wayToAllocate_willIncrement' from process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$3591'.
No latch inferred for signal `\InstructionCache.\io_cpu_prefetch_haltIt' from process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$3580'.
No latch inferred for signal `\InstructionCache.\lineLoader_fire' from process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$3579'.
No latch inferred for signal `\InstructionCache.\_zz_2' from process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$3578'.
No latch inferred for signal `\InstructionCache.\_zz_1' from process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$3577'.
No latch inferred for signal `\DataCache.\loader_counter_valueNext' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$3526'.
No latch inferred for signal `\DataCache.\loader_counter_willIncrement' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$3523'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_data' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$3517'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_size' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$3496'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_wr' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$3492'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_address' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$3488'.
No latch inferred for signal `\DataCache.\io_mem_cmd_valid' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$3485'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_accessError' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$3473'.
No latch inferred for signal `\DataCache.\io_cpu_redo' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$3470'.
No latch inferred for signal `\DataCache.\stageB_cpuWriteToCache' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$3457'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_haltIt' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$3450'.
No latch inferred for signal `\DataCache.\stageB_loaderValid' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$3446'.
No latch inferred for signal `\DataCache.\stageB_mmuRspFreeze' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$3432'.
No latch inferred for signal `\DataCache.\_zz_stage0_mask' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$3410'.
No latch inferred for signal `\DataCache.\io_cpu_execute_haltIt' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$3407'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_mask' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$3404'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_data' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$3403'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_address' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$3402'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_way' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$3401'.
No latch inferred for signal `\DataCache.\dataWriteCmd_valid' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$3400'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_address' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$3399'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_error' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$3396'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_valid' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$3393'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_address' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$3392'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_way' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$3391'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_valid' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$3390'.
No latch inferred for signal `\DataCache.\dataReadCmd_payload' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$3389'.
No latch inferred for signal `\DataCache.\dataReadCmd_valid' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$3388'.
No latch inferred for signal `\DataCache.\tagsReadCmd_payload' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$3387'.
No latch inferred for signal `\DataCache.\tagsReadCmd_valid' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$3386'.
No latch inferred for signal `\DataCache.\_zz_2' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$3379'.
No latch inferred for signal `\DataCache.\_zz_1' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$3378'.
No latch inferred for signal `\DataCache.\_zz_ways_0_data_port0' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5408$3343'.
No latch inferred for signal `\VexRiscv.\iBusWishbone_STB' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$3261'.
No latch inferred for signal `\VexRiscv.\iBusWishbone_CYC' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$3260'.
No latch inferred for signal `\VexRiscv.\when_CsrPlugin_l1719' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$3253'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_9' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$3224'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_8' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$3223'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_7' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$3222'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_6' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$3221'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_5' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$3220'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_4' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$3219'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_3' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$3218'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_2' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$3217'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_1' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$3216'.
No latch inferred for signal `\VexRiscv.\_zz_memory_DivPlugin_rs1_1' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4291$3070'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_valueNext' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$3050'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willClear' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$3047'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willIncrement' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$3046'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_bSigned' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$3041'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_aSigned' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$3040'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_writeDataSignal' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$3032'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_readInstruction' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$3024'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_writeInstruction' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$3021'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_payload_code' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$3015'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_valid' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$3014'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalInstruction' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$3013'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalAccess' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$3012'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_base' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$2998'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_mode' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$2997'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_trapCause' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$2996'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_targetPrivilege' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$2995'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_done' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$2991'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$2969'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_memory' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$2968'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_execute' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$2967'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_decode' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$2966'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_privilege' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$2960'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_5' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3923$2954'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_3' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3908$2953'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src2' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$2950'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_1' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3870$2949'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src1' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$2948'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_6' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$2945'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_5' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3821$2944'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_3' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3806$2943'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_1' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3782$2942'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_COND_RESULT_1' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$2941'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_COND_RESULT' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$2937'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src1Hazard' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$2910'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src0Hazard' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$2909'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_3' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3627$2908'.
No latch inferred for signal `\VexRiscv.\_zz_execute_FullBarrelShifterPlugin_reversed' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3591$2905'.
No latch inferred for signal `\VexRiscv.\execute_SrcPlugin_addSub' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$2901'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_4' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$2900'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_3' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3542$2899'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_1' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3518$2898'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC1' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$2897'.
No latch inferred for signal `\VexRiscv.\_zz_execute_REGFILE_WRITE_DATA' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$2896'.
No latch inferred for signal `\VexRiscv.\execute_IntAluPlugin_bitwise' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$2892'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_data' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$2891'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_address' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$2890'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_valid' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$2888'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspFormated' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$2867'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspFormated_3' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3370$2866'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspFormated_1' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3341$2863'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3331$2860'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_payload_code' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$2856'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_valid' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$2855'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_redoBranch_valid' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$2854'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_writeBack_isValid' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$2851'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_memory_mmuRsp_isIoAccess' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$2848'.
No latch inferred for signal `\VexRiscv.\_zz_execute_MEMORY_STORE_DATA_RF' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$2838'.
No latch inferred for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$2833'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_payload_code' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$2809'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_valid' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$2808'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_cache_io_cpu_fill_valid' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$2805'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_redoFetch' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$2804'.
No latch inferred for signal `\VexRiscv.\iBus_cmd_payload_address' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3130$2792'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_predictionJumpInterface_payload_3' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3106$2788'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_predictionJumpInterface_payload_1' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3091$2787'.
No latch inferred for signal `\VexRiscv.\_zz_6' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$2785'.
No latch inferred for signal `\VexRiscv.\_zz_5' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3056$2784'.
No latch inferred for signal `\VexRiscv.\_zz_3' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3041$2783'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodePrediction_cmd_hadBranch' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$2778'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decodePrediction_cmd_hadBranch_1' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3011$2777'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_isValid' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$2776'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_readyForError' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$2765'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_2_halt' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$2751'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_1_halt' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$2747'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_0_halt' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$2743'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_redoFetch' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$2742'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_flushed' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$2736'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pc' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$2734'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcRegPropagate' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$2730'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_correction' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$2727'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_payload' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$2720'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_valid' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$2719'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_csrMapping_allowCsrSignal' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$2718'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_incomingInstruction' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$2717'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetcherHalt' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$2716'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushNext' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$2715'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushIt' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$2714'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_removeIt' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$2713'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_haltItself' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$2712'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_flushNext' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$2711'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_removeIt' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$2710'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_haltItself' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$2709'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_flushNext' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$2708'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_removeIt' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$2707'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltByOther' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$2706'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltItself' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$2705'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_flushNext' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$2704'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_removeIt' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$2703'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltByOther' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$2702'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltItself' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$2701'.
No latch inferred for signal `\VexRiscv.\_zz_decode_to_execute_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$2700'.
No latch inferred for signal `\VexRiscv.\_zz_memory_to_writeBack_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$2699'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_1' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$2698'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_2' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$2697'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_3' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$2696'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_4' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$2695'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_2' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$2694'.
No latch inferred for signal `\VexRiscv.\decode_REGFILE_WRITE_VALID' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$2683'.
No latch inferred for signal `\VexRiscv.\_zz_1' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$2681'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_1' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$2680'.
No latch inferred for signal `\VexRiscv.\decode_RS1' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$2679'.
No latch inferred for signal `\VexRiscv.\decode_RS2' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$2678'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$2677'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspShifted_2' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$2657'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$2656'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_jump_pcLoad_payload_5' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$2655'.
No latch inferred for signal `\colorlight_i5.\spi_clk_divider0' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2220$2422'.
No latch inferred for signal `\colorlight_i5.\crg_stdby' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1844$2313'.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_last' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1792$2269'.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_first' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1791$2268'.
No latch inferred for signal `\colorlight_i5.\basesoc_wb_sdram_err' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1701$2240'.
No latch inferred for signal `\colorlight_i5.\basesoc_vexriscv' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1693$2237'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_sink_last' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1655$2233'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_sink_first' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1654$2232'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_replace' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1653$2231'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rx_fifo_replace' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1596$2218'.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_source_last' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1472$2152'.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_source_first' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1471$2151'.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_en_int' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1456$2147'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_tfawcon_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1420$2124'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_steerer1' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1414$2119'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_steerer0' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1413$2118'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_nop_ba' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1378$2106'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_nop_a' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1377$2105'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_sel' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1326$2088'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_wrdata_mask' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1325$2087'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_wrdata_en' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1324$2086'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_wrdata' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1323$2085'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_we_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1322$2084'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_reset_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1321$2083'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata_en' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1319$2081'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_ras_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1317$2079'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_odt' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1316$2078'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_cs_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1315$2077'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_cke' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1314$2076'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_cas_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1313$2075'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_bank' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1312$2074'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_address' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1311$2073'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1310$2072'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1292$2061'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1268$2054'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_command_issue_w' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1264$2050'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1257$2044'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1256$2043'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_want_writes' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1232$2029'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_want_reads' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1231$2028'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_want_cmds' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1230$2027'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_want_activates' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1229$2026'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1224$2023'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_sink_last' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1172$2012'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_sink_first' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1171$2011'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_replace' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1157$2003'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_sink_last' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1076$1976'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_sink_first' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1075$1975'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_replace' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1061$1967'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_sink_last' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:980$1940'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_sink_first' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:979$1939'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_replace' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:965$1931'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_sink_last' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:884$1904'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_sink_first' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:883$1903'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_replace' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:869$1895'.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_last' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:819$1866'.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_first' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:818$1865'.
No latch inferred for signal `\colorlight_i5.\basesoc_ram_bus_ram_bus_err' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:777$1839'.
No latch inferred for signal `\colorlight_i5.\basesoc_ram_adr_burst' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:769$1837'.
No latch inferred for signal `\colorlight_i5.\basesoc_port_rdata_last' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:758$1836'.
No latch inferred for signal `\colorlight_i5.\basesoc_port_rdata_first' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:757$1835'.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_last' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:690$1824'.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_first' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:689$1823'.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_dummy' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:681$1819'.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_bus_err' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:671$1813'.
No latch inferred for signal `\colorlight_i5.\basesoc_master_tx_fifo_sink_sink_last' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:641$1803'.
No latch inferred for signal `\colorlight_i5.\basesoc_master_tx_fifo_sink_sink_first' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:640$1802'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked3' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:548$1767'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked2' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:547$1766'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked1' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:546$1765'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked0' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:545$1764'.
No latch inferred for signal `\colorlight_i5.\basesoc_interface0_err' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:511$1737'.
No latch inferred for signal `\colorlight_i5.\basesoc_basesoc_ram_bus_err' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:447$1724'.
No latch inferred for signal `\colorlight_i5.\basesoc_basesoc_adr_burst' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:438$1722'.
No latch inferred for signal `\colorlight_i5.\sync_f_self' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5758$1222'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5758$1222`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self6' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5741$1215'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self6` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5741$1215`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self5' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5724$1208'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self5` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5724$1208`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self4' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5707$1201'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self4` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5707$1201`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self3' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5690$1194'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self3` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5690$1194`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self2' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5673$1187'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self2` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5673$1187`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self1' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5656$1186'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5656$1186`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5656$1186`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5656$1186`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5656$1186`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5656$1186`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5656$1186`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5656$1186`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5656$1186`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5656$1186`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5656$1186`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5656$1186`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self0' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5639$1185'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self0 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5639$1185`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self0 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5639$1185`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self31' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5631$1171'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self31` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5631$1171`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self30' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5623$1170'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self30` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5623$1170`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self29' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5615$1169'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5615$1169`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5615$1169`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5615$1169`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5615$1169`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5615$1169`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5615$1169`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5615$1169`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5615$1169`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5615$1169`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5615$1169`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5615$1169`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5615$1169`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5615$1169`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5615$1169`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5615$1169`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5615$1169`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5615$1169`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5615$1169`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5615$1169`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self28' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5607$1155'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self28` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5607$1155`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self27' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5599$1154'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self27` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5599$1154`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self26' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5591$1153'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5591$1153`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5591$1153`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5591$1153`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5591$1153`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5591$1153`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5591$1153`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5591$1153`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5591$1153`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5591$1153`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5591$1153`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5591$1153`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5591$1153`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5591$1153`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5591$1153`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5591$1153`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5591$1153`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5591$1153`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5591$1153`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5591$1153`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self25' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5583$1139'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self25` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5583$1139`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self24' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5575$1138'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self24` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5575$1138`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self23' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5567$1137'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5567$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5567$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5567$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5567$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5567$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5567$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5567$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5567$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5567$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5567$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5567$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5567$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5567$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5567$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5567$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5567$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5567$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5567$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5567$1137`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self22' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5559$1123'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self22` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5559$1123`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self21' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5551$1122'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self21` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5551$1122`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self20' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5543$1121'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5543$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5543$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5543$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5543$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5543$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5543$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5543$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5543$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5543$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5543$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5543$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5543$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5543$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5543$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5543$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5543$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5543$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5543$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5543$1121`.
No latch inferred for signal `\colorlight_i5.\comb_t_self5' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5526$1120'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_t_self5` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5526$1120`.
No latch inferred for signal `\colorlight_i5.\comb_t_self4' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5509$1119'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_t_self4` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5509$1119`.
No latch inferred for signal `\colorlight_i5.\comb_t_self3' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5492$1118'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_t_self3` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5492$1118`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self19' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5475$1117'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self19` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5475$1117`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self18' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5458$1116'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self18` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5458$1116`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self17' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5441$1115'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self17` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5441$1115`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self16' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5424$1114'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self16 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5424$1114`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self16 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5424$1114`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self15' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5407$1113'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5407$1113`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5407$1113`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5407$1113`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5407$1113`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5407$1113`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5407$1113`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5407$1113`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5407$1113`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5407$1113`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5407$1113`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5407$1113`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self14' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5390$1112'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self14` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5390$1112`.
No latch inferred for signal `\colorlight_i5.\comb_t_self2' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5373$1111'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_t_self2` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5373$1111`.
No latch inferred for signal `\colorlight_i5.\comb_t_self1' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5356$1110'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_t_self1` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5356$1110`.
No latch inferred for signal `\colorlight_i5.\comb_t_self0' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5339$1109'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_t_self0` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5339$1109`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self13' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5322$1108'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self13` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5322$1108`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self12' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5305$1107'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self12` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5305$1107`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self11' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5288$1106'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self11` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5288$1106`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self10' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5271$1105'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self10 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5271$1105`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self10 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5271$1105`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self9' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5254$1104'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5254$1104`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5254$1104`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5254$1104`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5254$1104`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5254$1104`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5254$1104`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5254$1104`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5254$1104`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5254$1104`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5254$1104`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5254$1104`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self8' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5237$1103'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self8` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5237$1103`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self7' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5226$1102'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self7 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5226$1102`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self7 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5226$1102`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self6' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5215$1101'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self6 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5215$1101`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self6 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5215$1101`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self6 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5215$1101`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self5' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5204$1100'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self5` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5204$1100`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self4' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5193$1099'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self4` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5193$1099`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self3' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5182$1098'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self3` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5182$1098`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self2' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5171$1097'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self2 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5171$1097`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self2 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5171$1097`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self2 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5171$1097`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self2 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5171$1097`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self1' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self0' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_pending_status' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5089$1085'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_pending_status [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5089$1085`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_pending_status [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5089$1085`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_status_status' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5082$1084'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_status_status [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5082$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_status_status [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5082$1084`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_rxfull_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5070$1081'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_rxfull_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5070$1081`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_rxfull_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5070$1081'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_rxfull_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5070$1081`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_txempty_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5061$1078'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_txempty_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5061$1078`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_txempty_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5061$1078'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_txempty_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5061$1078`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_ev_enable0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5052$1075'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_ev_enable0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5052$1075`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_ev_enable0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5052$1075'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_ev_enable0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5052$1075`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_ev_pending_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5043$1072'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_ev_pending_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5043$1072`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_ev_pending_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5043$1072'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_ev_pending_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5043$1072`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_ev_status_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5034$1069'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_ev_status_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5034$1069`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_ev_status_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5034$1069'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_ev_status_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5034$1069`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_rxempty_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5025$1066'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_rxempty_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5025$1066`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_rxempty_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5025$1066'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_rxempty_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5025$1066`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_txfull_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5016$1063'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_txfull_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5016$1063`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_txfull_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5016$1063'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_txfull_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5016$1063`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rxtx_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5007$1060'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rxtx_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5007$1060`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rxtx_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5007$1060'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rxtx_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5007$1060`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_ev_enable0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4983$1056'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_ev_enable0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4983$1056`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_ev_enable0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4983$1056'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_ev_enable0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4983$1056`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_ev_pending_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4974$1053'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_ev_pending_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4974$1053`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_ev_pending_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4974$1053'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_ev_pending_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4974$1053`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_ev_status_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4965$1050'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_ev_status_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4965$1050`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_ev_status_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4965$1050'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_ev_status_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4965$1050`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_value_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4956$1047'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_value_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4956$1047`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_value_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4956$1047'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_value_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4956$1047`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_update_value0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4947$1044'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_update_value0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4947$1044`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_update_value0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4947$1044'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_update_value0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4947$1044`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_en0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4938$1041'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_en0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4938$1041`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_en0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4938$1041'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_en0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4938$1041`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_reload0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4929$1038'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_reload0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4929$1038`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_reload0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4929$1038'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_reload0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4929$1038`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_load0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4920$1035'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_load0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4920$1035`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_load0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4920$1035'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_load0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4920$1035`.
No latch inferred for signal `\colorlight_i5.\basesoc_master_status_status' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4911$1033'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_master_status_status [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4911$1033`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_master_status_status [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4911$1033`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_master_status_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4896$1030'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_master_status_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4896$1030`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_master_status_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4896$1030'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_master_status_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4896$1030`.
No latch inferred for signal `\colorlight_i5.\basesoc_master_rxtx_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4887$1027'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_master_rxtx_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4887$1027`.
No latch inferred for signal `\colorlight_i5.\basesoc_master_rxtx_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4887$1027'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_master_rxtx_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4887$1027`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_master_phyconfig0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4878$1024'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_master_phyconfig0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4878$1024`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_master_phyconfig0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4878$1024'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_master_phyconfig0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4878$1024`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_master_cs0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4869$1021'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_master_cs0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4869$1021`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_master_cs0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4869$1021'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_master_cs0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4869$1021`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_mmap_dummy_bits0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4860$1018'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_mmap_dummy_bits0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4860$1018`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_mmap_dummy_bits0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4860$1018'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_mmap_dummy_bits0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4860$1018`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_phy_clk_divisor0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4851$1015'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_phy_clk_divisor0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4851$1015`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_phy_clk_divisor0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4851$1015'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_phy_clk_divisor0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4851$1015`.
No latch inferred for signal `\colorlight_i5.\spi_status_status' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4834$1013'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_status_status [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4834$1013`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_status_status [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4834$1013`.
No latch inferred for signal `\colorlight_i5.\spi_start1' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4826$1012'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_start1` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4826$1012`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_loopback0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4818$1009'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_loopback0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4818$1009`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_loopback0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4818$1009'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_loopback0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4818$1009`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_cs0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4809$1006'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_cs0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4809$1006`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_cs0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4809$1006'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_cs0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4809$1006`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_miso_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4800$1003'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_miso_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4800$1003`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_miso_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4800$1003'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_miso_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4800$1003`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_mosi0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4791$1000'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_mosi0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4791$1000`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_mosi0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4791$1000'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_mosi0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4791$1000`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_status_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4782$997'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_status_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4782$997`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_status_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4782$997'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_status_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4782$997`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_control0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4773$994'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_control0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4773$994`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_control0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4773$994'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_control0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4773$994`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_dfii_pi0_rddata_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4744$990'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_dfii_pi0_rddata_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4744$990`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_dfii_pi0_rddata_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4744$990'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_dfii_pi0_rddata_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4744$990`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_dfii_pi0_wrdata0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4735$987'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_dfii_pi0_wrdata0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4735$987`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_dfii_pi0_wrdata0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4735$987'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_dfii_pi0_wrdata0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4735$987`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_dfii_pi0_baddress0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4726$984'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_dfii_pi0_baddress0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4726$984`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_dfii_pi0_baddress0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4726$984'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_dfii_pi0_baddress0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4726$984`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_dfii_pi0_address0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4717$981'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_dfii_pi0_address0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4717$981`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_dfii_pi0_address0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4717$981'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_dfii_pi0_address0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4717$981`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_command_issue_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4708$978'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_command_issue_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4708$978`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_command_issue_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4708$978'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_command_issue_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4708$978`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_dfii_pi0_command0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4699$975'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_dfii_pi0_command0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4699$975`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_dfii_pi0_command0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4699$975'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_dfii_pi0_command0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4699$975`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_dfii_control0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4690$972'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_dfii_control0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4690$972`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_dfii_control0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4690$972'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_dfii_control0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4690$972`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_out0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4679$968'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_out0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4679$968`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_out0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4679$968'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_out0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4679$968`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_out0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4668$964'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_out0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4668$964`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_out0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4668$964'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_out0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4668$964`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_r_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4643$958'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_r_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4643$958`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_r_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4643$958'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_r_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4643$958`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_w0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4634$955'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_w0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4634$955`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_w0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4634$955'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_w0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4634$955`.
No latch inferred for signal `\colorlight_i5.\basesoc_soc_rst' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4621$953'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_soc_rst` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4621$953`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4613$950'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4613$950`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4613$950'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4613$950`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4604$947'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4604$947`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4604$947'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4604$947`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4595$944'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4595$944`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4595$944'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4595$944`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface0_ack' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_ack` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface0_dat_r' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value_ce1' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value_ce1` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value_ce0' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value_ce0` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_re_wishbone2csr_next_value2' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_re_wishbone2csr_next_value2` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_re_wishbone2csr_next_value_ce2' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_re_wishbone2csr_next_value_ce2` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_we_wishbone2csr_next_value3' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_we_wishbone2csr_next_value3` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_we_wishbone2csr_next_value_ce3' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_we_wishbone2csr_next_value_ce3` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone2csr_next_state' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone2csr_next_state [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone2csr_next_state [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_spimaster_next_state' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4500$932'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spimaster_next_state [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4500$932`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spimaster_next_state [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4500$932`.
No latch inferred for signal `\colorlight_i5.\spi_clk_enable' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4500$932'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_clk_enable` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4500$932`.
No latch inferred for signal `\colorlight_i5.\spi_count_spimaster_next_value' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4500$932'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_count_spimaster_next_value [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4500$932`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_count_spimaster_next_value [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4500$932`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_count_spimaster_next_value [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4500$932`.
No latch inferred for signal `\colorlight_i5.\spi_count_spimaster_next_value_ce' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4500$932'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_count_spimaster_next_value_ce` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4500$932`.
No latch inferred for signal `\colorlight_i5.\spi_done0' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4500$932'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_done0` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4500$932`.
No latch inferred for signal `\colorlight_i5.\spi_irq' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4500$932'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_irq` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4500$932`.
No latch inferred for signal `\colorlight_i5.\spi_miso_latch' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4500$932'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_miso_latch` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4500$932`.
No latch inferred for signal `\colorlight_i5.\spi_mosi_latch' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4500$932'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_mosi_latch` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4500$932`.
No latch inferred for signal `\colorlight_i5.\spi_xfer_enable' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4500$932'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_xfer_enable` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4500$932`.
No latch inferred for signal `\colorlight_i5.\basesoc_fsm_next_state' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fsm_next_state [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fsm_next_state [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface_ack' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_ack` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface_dat_r' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [32]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [33]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [34]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [35]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [36]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [37]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [38]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [39]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [40]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [41]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [42]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [43]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [44]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [45]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [46]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [47]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [48]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [49]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [50]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [51]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [52]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [53]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [54]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [55]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [56]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [57]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [58]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [59]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [60]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [61]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [62]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [63]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [64]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [65]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [66]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [67]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [68]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [69]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [70]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [71]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [72]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [73]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [74]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [75]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [76]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [77]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [78]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [79]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [80]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [81]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [82]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [83]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [84]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [85]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [86]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [87]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [88]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [89]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [90]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [91]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [92]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [93]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [94]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [95]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [96]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [97]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [98]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [99]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [100]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [101]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [102]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [103]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [104]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [105]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [106]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [107]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [108]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [109]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [110]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [111]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [112]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [113]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [114]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [115]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [116]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [117]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [118]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [119]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [120]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [121]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [122]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [123]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [124]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [125]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [126]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [127]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_aborted_fsm_next_value' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_aborted_fsm_next_value` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_aborted_fsm_next_value_ce' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_aborted_fsm_next_value_ce` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_is_ongoing' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_is_ongoing` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [32]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [33]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [34]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [35]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [36]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [37]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [38]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [39]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [40]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [41]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [42]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [43]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [44]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [45]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [46]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [47]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [48]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [49]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [50]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [51]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [52]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [53]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [54]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [55]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [56]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [57]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [58]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [59]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [60]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [61]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [62]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [63]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [64]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [65]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [66]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [67]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [68]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [69]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [70]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [71]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [72]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [73]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [74]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [75]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [76]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [77]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [78]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [79]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [80]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [81]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [82]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [83]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [84]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [85]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [86]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [87]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [88]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [89]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [90]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [91]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [92]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [93]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [94]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [95]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [96]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [97]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [98]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [99]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [100]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [101]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [102]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [103]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [104]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [105]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [106]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [107]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [108]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [109]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [110]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [111]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [112]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [113]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [114]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [115]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [116]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [117]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [118]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [119]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [120]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [121]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [122]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [123]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [124]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [125]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [126]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [127]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [32]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [33]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [34]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [35]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [32]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [33]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [34]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [35]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [36]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [37]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [38]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [39]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [40]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [41]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [42]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [43]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [44]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [45]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [46]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [47]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [48]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [49]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [50]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [51]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [52]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [53]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [54]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [55]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [56]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [57]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [58]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [59]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [60]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [61]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [62]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [63]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [64]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [65]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [66]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [67]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [68]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [69]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [70]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [71]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [72]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [73]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [74]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [75]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [76]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [77]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [78]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [79]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [80]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [81]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [82]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [83]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [84]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [85]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [86]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [87]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [88]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [89]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [90]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [91]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [92]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [93]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [94]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [95]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [96]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [97]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [98]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [99]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [100]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [101]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [102]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [103]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [104]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [105]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [106]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [107]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [108]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [109]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [110]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [111]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [112]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [113]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [114]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [115]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [116]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [117]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [118]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [119]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [120]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [121]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [122]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [123]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [124]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [125]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [126]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [127]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [128]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [129]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [130]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [131]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [132]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [133]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [134]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [135]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [136]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [137]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [138]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [139]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [140]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [141]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [142]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [143]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramnativeportconverter_next_state' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramnativeportconverter_next_state` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_port_cmd_payload_addr' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_port_cmd_payload_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_port_cmd_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4301$894'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4301$894`.
No latch inferred for signal `\colorlight_i5.\basesoc_fullmemorywe_next_state' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4231$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fullmemorywe_next_state [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4231$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fullmemorywe_next_state [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4231$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface_cyc' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4231$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_cyc` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4231$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface_stb' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4231$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_stb` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4231$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4231$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4231$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_tag_di_dirty' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4231$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tag_di_dirty` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4231$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_tag_port_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4231$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tag_port_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4231$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_wb_sdram_ack' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4231$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_ack` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4231$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_word_clr' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4231$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_word_clr` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4231$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_word_inc' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4231$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_word_inc` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4231$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_write_from_slave' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4231$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_write_from_slave` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4231$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_wb_sdram_dat_r' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887`.
No latch inferred for signal `\colorlight_i5.\basesoc_data_port_dat_w' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [32]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [33]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [34]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [35]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [36]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [37]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [38]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [39]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [40]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [41]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [42]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [43]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [44]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [45]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [46]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [47]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [48]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [49]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [50]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [51]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [52]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [53]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [54]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [55]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [56]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [57]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [58]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [59]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [60]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [61]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [62]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [63]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [64]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [65]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [66]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [67]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [68]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [69]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [70]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [71]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [72]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [73]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [74]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [75]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [76]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [77]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [78]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [79]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [80]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [81]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [82]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [83]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [84]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [85]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [86]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [87]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [88]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [89]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [90]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [91]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [92]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [93]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [94]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [95]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [96]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [97]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [98]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [99]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [100]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [101]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [102]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [103]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [104]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [105]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [106]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [107]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [108]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [109]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [110]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [111]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [112]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [113]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [114]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [115]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [116]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [117]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [118]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [119]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [120]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [121]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [122]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [123]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [124]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [125]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [126]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [127]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
No latch inferred for signal `\colorlight_i5.\basesoc_data_port_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_interface_wdata' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_interface_wdata_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata_we [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata_we [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata_we [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata_we [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4066$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4066$727`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4066$727`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4066$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4066$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4066$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_want_activates' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4066$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_want_activates` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4066$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_want_reads' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4066$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_want_reads` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4066$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_want_writes' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4066$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_want_writes` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4066$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_cmd_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4066$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_cmd_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4066$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_en0' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4066$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_en0` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4066$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_en1' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4066$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_en1` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4066$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_steerer_sel' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4066$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_steerer_sel [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4066$727`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_steerer_sel [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4066$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4053$718'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4053$718`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4044$711'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4044$711`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4035$704'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4035$704`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4026$697'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4026$697`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_payload_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4020$696'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_payload_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4020$696`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4014$695'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4014$695`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4008$694'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4008$694`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_valids' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3994$641'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_valids [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3994$641`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_valids [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3994$641`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_valids [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3994$641`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_valids [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3994$641`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_payload_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3987$638'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_payload_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3987$638`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3981$637'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3981$637`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3975$636'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3975$636`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_valids' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3961$583'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_valids [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3961$583`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_valids [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3961$583`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_valids [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3961$583`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_valids [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3961$583`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_refresh_gnt' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_refresh_gnt` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_req_rdata_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_req_rdata_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_req_wdata_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_req_wdata_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_close' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_close` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_open' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_open` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_wrport_adr' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3826$531'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3826$531`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3826$531`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3826$531`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_auto_precharge' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3804$527'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_auto_precharge` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3804$527`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3793$518'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3793$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3793$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3793$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3793$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3793$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3793$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3793$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3793$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3793$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3793$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3793$518`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_refresh_gnt' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_refresh_gnt` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_req_rdata_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_req_rdata_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_req_wdata_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_req_wdata_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_close' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_close` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_open' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_open` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_wrport_adr' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3663$501'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3663$501`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3663$501`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3663$501`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_auto_precharge' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3641$497'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_auto_precharge` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3641$497`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3630$488'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3630$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3630$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3630$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3630$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3630$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3630$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3630$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3630$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3630$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3630$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3630$488`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_refresh_gnt' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_refresh_gnt` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_req_rdata_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_req_rdata_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_req_wdata_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_req_wdata_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_close' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_close` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_open' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_open` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_wrport_adr' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3500$471'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3500$471`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3500$471`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3500$471`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_auto_precharge' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3478$467'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_auto_precharge` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3478$467`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3467$458'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3467$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3467$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3467$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3467$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3467$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3467$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3467$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3467$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3467$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3467$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3467$458`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_refresh_gnt' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_refresh_gnt` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_req_rdata_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_req_rdata_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_req_wdata_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_req_wdata_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_close' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_close` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_open' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_open` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_wrport_adr' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3337$441'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3337$441`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3337$441`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3337$441`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_auto_precharge' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3315$437'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_auto_precharge` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3315$437`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3304$428'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3304$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3304$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3304$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3304$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3304$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3304$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3304$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3304$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3304$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3304$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3304$428`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_refresher_next_state' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3259$424'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_refresher_next_state [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3259$424`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_refresher_next_state [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3259$424`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_cmd_last' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3259$424'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_cmd_last` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3259$424`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_cmd_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3259$424'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_cmd_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3259$424`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_sequencer_start0' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3259$424'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_sequencer_start0` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3259$424`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_cas_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3192$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_cas_n` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3192$411`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_cs_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3192$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_cs_n` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3192$411`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_ras_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3192$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_ras_n` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3192$411`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_we_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3192$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_we_n` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3192$411`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_act_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_act_n` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_address' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_bank' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_bank [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_bank [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_cas_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_cas_n` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_cke' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_cke` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_cs_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_cs_n` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_odt' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_odt` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_ras_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_ras_n` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_rddata_en' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_rddata_en` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_reset_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_reset_n` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_we_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_we_n` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_en' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_en` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_mask' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_mask [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_mask [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_mask [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_mask [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_litespiphy_next_state' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespiphy_next_state [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespiphy_next_state [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_dq_oe_litespiphy_next_value2' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_dq_oe_litespiphy_next_value2` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_dq_oe_litespiphy_next_value_ce2' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_dq_oe_litespiphy_next_value_ce2` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_en' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_en` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sink_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sink_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_source_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_source_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_shift' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_shift` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_load' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_load` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_shift' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_shift` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_dq_o' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2978$389'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_dq_o` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2978$389`.
No latch inferred for signal `\colorlight_i5.\basesoc_litespimmap_next_state' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value_ce2' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value_ce2` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_burst_cs_litespimmap_next_value0' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_cs_litespimmap_next_value0` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_burst_cs_litespimmap_next_value_ce0' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_cs_litespimmap_next_value_ce0` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_bus_ack' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_ack` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_bus_dat_r' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_byte_count_litespimmap_next_value1' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_byte_count_litespimmap_next_value1 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_byte_count_litespimmap_next_value1 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_byte_count_litespimmap_next_value_ce1' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_byte_count_litespimmap_next_value_ce1` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_request' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_request` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_sink_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_sink_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_payload_data' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_payload_len' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_len [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_len [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_len [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_len [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_len [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_len [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_payload_mask' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_payload_width' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_width [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_width [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_width [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_width [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_wait' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_wait` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_cs' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2795$373'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_cs` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2795$373`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_first' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_first` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_last' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_last` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_first' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_first` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_last' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_last` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_sink_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_sink_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_endpoint0_sink_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_endpoint0_sink_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_endpoint1_sink_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_endpoint1_sink_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_first' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_first` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_last' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_last` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_data' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_len' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_width' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_crossbar_cs' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2723$370'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_crossbar_cs` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2723$370`.
No latch inferred for signal `\colorlight_i5.\leds_leds' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2604$365'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\leds_leds` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2604$365`.
No latch inferred for signal `\colorlight_i5.\basesoc_timer_zero_clear' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2595$361'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_timer_zero_clear` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2595$361`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2576$353'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2576$353`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2576$353`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2576$353`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2576$353`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2546$342'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2546$342`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2546$342`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2546$342`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2546$342`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rx_clear' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2521$333'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_clear` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2521$333`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_clear' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2513$331'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_clear` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2513$331`.
No latch inferred for signal `\colorlight_i5.\basesoc_rs232phyrx_next_state' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rs232phyrx_next_state` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value_ce0' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value_ce0` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value_ce1' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value_ce1` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_enable' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_enable` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_payload_data' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320`.
No latch inferred for signal `\colorlight_i5.\basesoc_rs232phytx_next_state' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2405$317'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rs232phytx_next_state` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2405$317`.
No latch inferred for signal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value1' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2405$317'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value1` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2405$317`.
No latch inferred for signal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value_ce1' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2405$317'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value_ce1` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2405$317`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2405$317'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2405$317`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2405$317`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2405$317`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2405$317`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value_ce0' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2405$317'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value_ce0` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2405$317`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2405$317'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2405$317`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2405$317`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2405$317`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2405$317`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2405$317`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2405$317`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2405$317`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2405$317`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value_ce2' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2405$317'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value_ce2` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2405$317`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_enable' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2405$317'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_enable` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2405$317`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_sink_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2405$317'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_sink_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2405$317`.
No latch inferred for signal `\colorlight_i5.\basesoc_ram_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2395$304'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2395$304`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2395$304`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2395$304`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2395$304`.
No latch inferred for signal `\colorlight_i5.\socbushandler_error' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_error` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
No latch inferred for signal `\colorlight_i5.\socbushandler_shared_ack' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_ack` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
No latch inferred for signal `\colorlight_i5.\socbushandler_shared_dat_r' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289`.
No latch inferred for signal `\colorlight_i5.\socbushandler_master' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2329$271'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2329$271`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2329$271`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2329$271`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2329$271`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2329$271`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_bus_adr' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261`.
No latch inferred for signal `\colorlight_i5.\basesoc_interrupt' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256`.
No latch inferred for signal `\colorlight_i5.\crg_rst' from process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2282$255'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\crg_rst` in process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2282$255`.

4.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\InstructionCache.\lineLoader_address' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3622'.
  created $dff cell `$procdff$9721' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushCounter' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3622'.
  created $dff cell `$procdff$9722' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_when_InstructionCache_l342' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3622'.
  created $dff cell `$procdff$9723' with positive edge clock.
Creating register for signal `\InstructionCache.\io_cpu_fetch_data_regNextWhen' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3622'.
  created $dff cell `$procdff$9724' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_physicalAddress' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3622'.
  created $dff cell `$procdff$9725' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_isIoAccess' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3622'.
  created $dff cell `$procdff$9726' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_isPaging' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3622'.
  created $dff cell `$procdff$9727' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowRead' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3622'.
  created $dff cell `$procdff$9728' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowWrite' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3622'.
  created $dff cell `$procdff$9729' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowExecute' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3622'.
  created $dff cell `$procdff$9730' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_exception' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3622'.
  created $dff cell `$procdff$9731' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_refilling' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3622'.
  created $dff cell `$procdff$9732' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_bypassTranslation' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3622'.
  created $dff cell `$procdff$9733' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_hit_valid' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3622'.
  created $dff cell `$procdff$9734' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_hit_error' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3622'.
  created $dff cell `$procdff$9735' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_valid' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3620'.
  created $dff cell `$procdff$9736' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_hadError' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3620'.
  created $dff cell `$procdff$9737' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushPending' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3620'.
  created $dff cell `$procdff$9738' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_cmdSent' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3620'.
  created $dff cell `$procdff$9739' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_wordIndex' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3620'.
  created $dff cell `$procdff$9740' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_ways_0_tags_port1' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6149$3575'.
  created $dff cell `$procdff$9741' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3558_ADDR' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3568'.
  created $dff cell `$procdff$9742' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3558_DATA' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3568'.
  created $dff cell `$procdff$9743' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3558_EN' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3568'.
  created $dff cell `$procdff$9744' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_banks_0_port1' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6137$3566'.
  created $dff cell `$procdff$9745' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_ADDR' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3559'.
  created $dff cell `$procdff$9746' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_DATA' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3559'.
  created $dff cell `$procdff$9747' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3559'.
  created $dff cell `$procdff$9748' with positive edge clock.
Creating register for signal `\DataCache.\memCmdSent' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3542'.
  created $dff cell `$procdff$9749' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_waitDone' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3542'.
  created $dff cell `$procdff$9750' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_counter' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3542'.
  created $dff cell `$procdff$9751' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_start' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3542'.
  created $dff cell `$procdff$9752' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3542'.
  created $dff cell `$procdff$9753' with positive edge clock.
Creating register for signal `\DataCache.\loader_counter_value' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3542'.
  created $dff cell `$procdff$9754' with positive edge clock.
Creating register for signal `\DataCache.\loader_waysAllocator' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3542'.
  created $dff cell `$procdff$9755' with positive edge clock.
Creating register for signal `\DataCache.\loader_error' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3542'.
  created $dff cell `$procdff$9756' with positive edge clock.
Creating register for signal `\DataCache.\loader_killReg' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3542'.
  created $dff cell `$procdff$9757' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_valid' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9758' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_way' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9759' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_address' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9760' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_valid' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9761' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_error' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9762' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_address' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9763' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_wr' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9764' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_size' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9765' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_totalyConsistent' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9766' with positive edge clock.
Creating register for signal `\DataCache.\stageA_mask' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9767' with positive edge clock.
Creating register for signal `\DataCache.\stageA_wayInvalidate' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9768' with positive edge clock.
Creating register for signal `\DataCache.\stage0_dataColisions_regNextWhen' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9769' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_wr' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9770' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_size' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9771' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_totalyConsistent' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9772' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_physicalAddress' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9773' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isIoAccess' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9774' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isPaging' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9775' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowRead' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9776' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowWrite' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9777' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowExecute' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9778' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_exception' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9779' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_refilling' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9780' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_bypassTranslation' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9781' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_valid' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9782' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_error' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9783' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_address' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9784' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataReadRsp_0' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9785' with positive edge clock.
Creating register for signal `\DataCache.\stageB_wayInvalidate' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9786' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataColisions' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9787' with positive edge clock.
Creating register for signal `\DataCache.\stageB_unaligned' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9788' with positive edge clock.
Creating register for signal `\DataCache.\stageB_waysHitsBeforeInvalidate' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9789' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mask' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9790' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid_regNext' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
  created $dff cell `$procdff$9791' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3330_ADDR' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3349'.
  created $dff cell `$procdff$9792' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3330_DATA' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3349'.
  created $dff cell `$procdff$9793' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3330_EN' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3349'.
  created $dff cell `$procdff$9794' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3331_ADDR' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3349'.
  created $dff cell `$procdff$9795' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3331_DATA' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3349'.
  created $dff cell `$procdff$9796' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3331_EN' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3349'.
  created $dff cell `$procdff$9797' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3332_ADDR' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3349'.
  created $dff cell `$procdff$9798' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3332_DATA' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3349'.
  created $dff cell `$procdff$9799' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3332_EN' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3349'.
  created $dff cell `$procdff$9800' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3333_ADDR' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3349'.
  created $dff cell `$procdff$9801' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3333_DATA' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3349'.
  created $dff cell `$procdff$9802' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3333_EN' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3349'.
  created $dff cell `$procdff$9803' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3344'.
  created $dff cell `$procdff$9804' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_1' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3344'.
  created $dff cell `$procdff$9805' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_2' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3344'.
  created $dff cell `$procdff$9806' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_3' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3344'.
  created $dff cell `$procdff$9807' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3329_ADDR' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3336'.
  created $dff cell `$procdff$9808' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3329_DATA' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3336'.
  created $dff cell `$procdff$9809' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3329_EN' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3336'.
  created $dff cell `$procdff$9810' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_tags_port0' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$3334'.
  created $dff cell `$procdff$9811' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9812' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s1_tightlyCoupledHit' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9813' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s2_tightlyCoupledHit' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9814' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_wr' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9815' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_uncached' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9816' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_address' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9817' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_data' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9818' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_mask' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9819' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_size' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9820' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_last' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9821' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9822' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_uncached' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9823' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9824' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9825' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9826' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9827' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_last' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9828' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_address' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9829' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_data' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9830' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtvec_base' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9831' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mepc' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9832' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MEIP' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9833' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MTIP' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9834' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MSIP' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9835' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_interrupt' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9836' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_exceptionCode' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9837' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtval' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9838' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_code' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9839' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9840' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_code' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9841' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_targetPrivilege' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9842' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs1' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9843' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs2' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9844' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_accumulator' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9845' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_needRevert' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9846' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_done' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9847' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_result' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9848' with positive edge clock.
Creating register for signal `\VexRiscv.\externalInterruptArray_regNext' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9849' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PC' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9850' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_PC' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9851' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_PC' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9852' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_INSTRUCTION' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9853' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_INSTRUCTION' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9854' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_INSTRUCTION' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9855' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9856' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9857' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9858' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_FORCE_CONSTISTENCY' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9859' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC1_CTRL' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9860' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_USE_SUB_LESS' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9861' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9862' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9863' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9864' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_CTRL' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9865' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_CTRL' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9866' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9867' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9868' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9869' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_EXECUTE_STAGE' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9870' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9871' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9872' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_WR' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9873' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_WR' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9874' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_WR' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9875' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_MANAGMENT' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9876' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_LESS_UNSIGNED' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9877' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_BITWISE_CTRL' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9878' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SHIFT_CTRL' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9879' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_CTRL' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9880' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BRANCH_CTRL' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9881' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_CSR' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9882' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ENV_CTRL' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9883' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_ENV_CTRL' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9884' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_ENV_CTRL' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9885' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_MUL' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9886' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_MUL' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9887' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_IS_MUL' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9888' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_DIV' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9889' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_DIV' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9890' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS1_SIGNED' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9891' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS2_SIGNED' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9892' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS1' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9893' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS2' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9894' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_FORCE_ZERO' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9895' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PREDICTION_HAD_BRANCHED2' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9896' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_WRITE_OPCODE' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9897' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_READ_OPCODE' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9898' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_STORE_DATA_RF' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9899' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_STORE_DATA_RF' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9900' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9901' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9902' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_RIGHT' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9903' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_DO' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9904' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_CALC' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9905' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LL' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9906' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LH' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9907' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HL' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9908' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HH' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9909' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_HH' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9910' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_LOW' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9911' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_3264' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9912' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_768' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9913' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_836' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9914' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_772' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9915' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_773' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9916' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_833' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9917' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_834' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9918' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_835' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9919' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_3008' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9920' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_4032' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9921' with positive edge clock.
Creating register for signal `\VexRiscv.\iBusWishbone_DAT_MISO_regNext' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9922' with positive edge clock.
Creating register for signal `\VexRiscv.\dBusWishbone_DAT_MISO_regNext' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
  created $dff cell `$procdff$9923' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_arbitration_isValid' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9924' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_arbitration_isValid' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9925' with positive edge clock.
Creating register for signal `\VexRiscv.\writeBack_arbitration_isValid' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9926' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcReg' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9927' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_correctionReg' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9928' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_booted' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9929' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_inc' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9930' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9931' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9932' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_0' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9933' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_1' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9934' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_2' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9935' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_3' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9936' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_4' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9937' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9938' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rValidN' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9939' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9940' with positive edge clock.
Creating register for signal `\VexRiscv.\DBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9941' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_10' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9942' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_valid' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9943' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MIE' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9944' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPIE' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9945' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPP' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9946' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MEIE' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9947' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MTIE' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9948' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MSIE' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9949' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcycle' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9950' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_minstret' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9951' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9952' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9953' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9954' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9955' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_valid' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9956' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_0' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9957' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_1' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9958' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_2' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9959' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_hadException' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9960' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_wfiWake' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9961' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_counter_value' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9962' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9963' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_iBusWishbone_ADR' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9964' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_iBus_rsp_valid' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9965' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_dBusWishbone_ADR' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9966' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_dBus_rsp_valid' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
  created $dff cell `$procdff$9967' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_ADDR' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2648'.
  created $dff cell `$procdff$9968' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_DATA' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2648'.
  created $dff cell `$procdff$9969' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2648'.
  created $dff cell `$procdff$9970' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_RegFilePlugin_regFile_port1' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1556$2646'.
  created $dff cell `$procdff$9971' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_RegFilePlugin_regFile_port0' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1550$2644'.
  created $dff cell `$procdff$9972' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain15_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7716$1667'.
  created $dff cell `$procdff$9973' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7718$253_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7716$1667'.
  created $dff cell `$procdff$9974' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7718$253_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7716$1667'.
  created $dff cell `$procdff$9975' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7718$253_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7716$1667'.
  created $dff cell `$procdff$9976' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain14_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7702$1659'.
  created $dff cell `$procdff$9977' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7704$252_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7702$1659'.
  created $dff cell `$procdff$9978' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7704$252_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7702$1659'.
  created $dff cell `$procdff$9979' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7704$252_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7702$1659'.
  created $dff cell `$procdff$9980' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain13_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7688$1651'.
  created $dff cell `$procdff$9981' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7690$251_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7688$1651'.
  created $dff cell `$procdff$9982' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7690$251_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7688$1651'.
  created $dff cell `$procdff$9983' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7690$251_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7688$1651'.
  created $dff cell `$procdff$9984' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain12_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7674$1643'.
  created $dff cell `$procdff$9985' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7676$250_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7674$1643'.
  created $dff cell `$procdff$9986' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7676$250_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7674$1643'.
  created $dff cell `$procdff$9987' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7676$250_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7674$1643'.
  created $dff cell `$procdff$9988' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain11_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7660$1635'.
  created $dff cell `$procdff$9989' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7662$249_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7660$1635'.
  created $dff cell `$procdff$9990' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7662$249_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7660$1635'.
  created $dff cell `$procdff$9991' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7662$249_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7660$1635'.
  created $dff cell `$procdff$9992' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain10_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7646$1627'.
  created $dff cell `$procdff$9993' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7648$248_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7646$1627'.
  created $dff cell `$procdff$9994' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7648$248_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7646$1627'.
  created $dff cell `$procdff$9995' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7648$248_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7646$1627'.
  created $dff cell `$procdff$9996' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain9_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7632$1619'.
  created $dff cell `$procdff$9997' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7634$247_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7632$1619'.
  created $dff cell `$procdff$9998' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7634$247_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7632$1619'.
  created $dff cell `$procdff$9999' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7634$247_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7632$1619'.
  created $dff cell `$procdff$10000' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain8_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7618$1611'.
  created $dff cell `$procdff$10001' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7620$246_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7618$1611'.
  created $dff cell `$procdff$10002' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7620$246_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7618$1611'.
  created $dff cell `$procdff$10003' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7620$246_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7618$1611'.
  created $dff cell `$procdff$10004' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain7_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7604$1603'.
  created $dff cell `$procdff$10005' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7606$245_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7604$1603'.
  created $dff cell `$procdff$10006' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7606$245_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7604$1603'.
  created $dff cell `$procdff$10007' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7606$245_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7604$1603'.
  created $dff cell `$procdff$10008' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain6_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7590$1595'.
  created $dff cell `$procdff$10009' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7592$244_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7590$1595'.
  created $dff cell `$procdff$10010' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7592$244_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7590$1595'.
  created $dff cell `$procdff$10011' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7592$244_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7590$1595'.
  created $dff cell `$procdff$10012' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain5_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7576$1587'.
  created $dff cell `$procdff$10013' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7578$243_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7576$1587'.
  created $dff cell `$procdff$10014' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7578$243_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7576$1587'.
  created $dff cell `$procdff$10015' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7578$243_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7576$1587'.
  created $dff cell `$procdff$10016' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain4_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7562$1579'.
  created $dff cell `$procdff$10017' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7564$242_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7562$1579'.
  created $dff cell `$procdff$10018' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7564$242_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7562$1579'.
  created $dff cell `$procdff$10019' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7564$242_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7562$1579'.
  created $dff cell `$procdff$10020' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain3_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7548$1571'.
  created $dff cell `$procdff$10021' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7550$241_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7548$1571'.
  created $dff cell `$procdff$10022' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7550$241_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7548$1571'.
  created $dff cell `$procdff$10023' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7550$241_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7548$1571'.
  created $dff cell `$procdff$10024' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain2_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7534$1563'.
  created $dff cell `$procdff$10025' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7536$240_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7534$1563'.
  created $dff cell `$procdff$10026' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7536$240_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7534$1563'.
  created $dff cell `$procdff$10027' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7536$240_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7534$1563'.
  created $dff cell `$procdff$10028' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain1_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7520$1555'.
  created $dff cell `$procdff$10029' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7522$239_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7520$1555'.
  created $dff cell `$procdff$10030' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7522$239_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7520$1555'.
  created $dff cell `$procdff$10031' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7522$239_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7520$1555'.
  created $dff cell `$procdff$10032' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain0_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7506$1547'.
  created $dff cell `$procdff$10033' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7508$238_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7506$1547'.
  created $dff cell `$procdff$10034' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7508$238_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7506$1547'.
  created $dff cell `$procdff$10035' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7508$238_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7506$1547'.
  created $dff cell `$procdff$10036' with positive edge clock.
Creating register for signal `\colorlight_i5.\tag_mem_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7421$1538'.
  created $dff cell `$procdff$10037' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7423$237_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7421$1538'.
  created $dff cell `$procdff$10038' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7423$237_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7421$1538'.
  created $dff cell `$procdff$10039' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7423$237_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7421$1538'.
  created $dff cell `$procdff$10040' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_5_dat0' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7404$1528'.
  created $dff cell `$procdff$10041' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7406$236_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7404$1528'.
  created $dff cell `$procdff$10042' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7406$236_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7404$1528'.
  created $dff cell `$procdff$10043' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7406$236_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7404$1528'.
  created $dff cell `$procdff$10044' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_4_dat0' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7386$1518'.
  created $dff cell `$procdff$10045' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7388$235_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7386$1518'.
  created $dff cell `$procdff$10046' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7388$235_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7386$1518'.
  created $dff cell `$procdff$10047' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7388$235_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7386$1518'.
  created $dff cell `$procdff$10048' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_3_dat0' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7368$1508'.
  created $dff cell `$procdff$10049' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7370$234_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7368$1508'.
  created $dff cell `$procdff$10050' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7370$234_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7368$1508'.
  created $dff cell `$procdff$10051' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7370$234_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7368$1508'.
  created $dff cell `$procdff$10052' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_2_dat0' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7350$1498'.
  created $dff cell `$procdff$10053' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7352$233_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7350$1498'.
  created $dff cell `$procdff$10054' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7352$233_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7350$1498'.
  created $dff cell `$procdff$10055' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7352$233_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7350$1498'.
  created $dff cell `$procdff$10056' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_1_dat1' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7326$1496'.
  created $dff cell `$procdff$10057' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_1_dat0' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7321$1488'.
  created $dff cell `$procdff$10058' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7323$232_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7321$1488'.
  created $dff cell `$procdff$10059' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7323$232_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7321$1488'.
  created $dff cell `$procdff$10060' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7323$232_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7321$1488'.
  created $dff cell `$procdff$10061' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_dat1' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7305$1486'.
  created $dff cell `$procdff$10062' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_dat0' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7300$1478'.
  created $dff cell `$procdff$10063' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7302$231_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7300$1478'.
  created $dff cell `$procdff$10064' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7302$231_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7300$1478'.
  created $dff cell `$procdff$10065' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7302$231_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7300$1478'.
  created $dff cell `$procdff$10066' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7286$1476'.
  created $dff cell `$procdff$10067' with positive edge clock.
Creating register for signal `\colorlight_i5.\sram_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7267$1450'.
  created $dff cell `$procdff$10068' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_write_block.we_index' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7267$1450'.
  created $dff cell `$procdff$10069' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$227_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7267$1450'.
  created $dff cell `$procdff$10070' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$227_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7267$1450'.
  created $dff cell `$procdff$10071' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$227_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7267$1450'.
  created $dff cell `$procdff$10072' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$228_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7267$1450'.
  created $dff cell `$procdff$10073' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$228_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7267$1450'.
  created $dff cell `$procdff$10074' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$228_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7267$1450'.
  created $dff cell `$procdff$10075' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$229_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7267$1450'.
  created $dff cell `$procdff$10076' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$229_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7267$1450'.
  created $dff cell `$procdff$10077' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$229_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7267$1450'.
  created $dff cell `$procdff$10078' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$230_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7267$1450'.
  created $dff cell `$procdff$10079' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$230_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7267$1450'.
  created $dff cell `$procdff$10080' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$230_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7267$1450'.
  created $dff cell `$procdff$10081' with positive edge clock.
Creating register for signal `\colorlight_i5.\rom_dat0' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7252$1448'.
  created $dff cell `$procdff$10082' with positive edge clock.
Creating register for signal `\colorlight_i5.\serial_tx' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10083' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_clk' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10084' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_cs_n' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10085' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_mosi' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10086' with positive edge clock.
Creating register for signal `\colorlight_i5.\_r_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10087' with positive edge clock.
Creating register for signal `\colorlight_i5.\_w_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10088' with positive edge clock.
Creating register for signal `\colorlight_i5.\_w_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10089' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_adr_offset_r' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10090' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_basesoc_ram_bus_ack' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10091' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_bus_errors' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10092' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_bus_errors_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10093' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_fsm_state' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10094' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_fullmemorywe_state' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10095' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_grant' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10096' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_adr' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10097' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_dat_w' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10098' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10099' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_we' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10100' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_state' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10101' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_state' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10102' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_state' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10103' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_state' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10104' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_multiplexer_state' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10105' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid0' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10106' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid1' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10107' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid2' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10108' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid3' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10109' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_wdata_ready' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10110' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_refresher_state' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10111' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramnativeportconverter_state' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10112' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litespimmap_state' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10113' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litespiphy_state' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10114' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_cs_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10115' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_cs_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10116' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_phyconfig_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10117' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_phyconfig_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10118' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_rx_fifo_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10119' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_rx_fifo_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10120' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_rx_fifo_pipe_valid_source_payload_data' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10121' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_rx_fifo_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10122' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_status_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10123' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10124' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10125' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_payload_data' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10126' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_payload_len' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10127' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_payload_mask' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10128' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_payload_width' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10129' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10130' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_mmap_burst_adr' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10131' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_mmap_burst_cs' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10132' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_mmap_byte_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10133' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_mmap_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10134' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_mmap_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10135' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_mmap_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10136' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_ram_bus_ram_bus_ack' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10137' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_reset_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10138' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_reset_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10139' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rs232phyrx_state' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10140' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rs232phytx_state' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10141' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10142' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_data' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10143' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_phase' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10144' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_rx_d' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10145' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_tick' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10146' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_scratch_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10147' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_scratch_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10148' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_address_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10149' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_address_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10150' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_baddress_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10151' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_baddress_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10152' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_consume' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10153' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_level' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10154' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10155' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10156' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10157' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10158' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10159' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_produce' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10160' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_row' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10161' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_opened' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10162' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_trascon_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10163' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_trascon_ready' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10164' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_trccon_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10165' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_trccon_ready' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10166' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_twtpcon_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10167' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_twtpcon_ready' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10168' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_consume' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10169' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_level' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10170' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10171' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10172' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10173' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10174' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10175' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_produce' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10176' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_row' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10177' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_opened' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10178' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_trascon_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10179' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_trascon_ready' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10180' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_trccon_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10181' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_trccon_ready' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10182' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_twtpcon_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10183' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_twtpcon_ready' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10184' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_consume' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10185' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_level' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10186' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10187' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10188' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10189' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10190' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10191' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_produce' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10192' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_row' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10193' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_opened' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10194' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_trascon_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10195' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_trascon_ready' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10196' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_trccon_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10197' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_trccon_ready' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10198' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_twtpcon_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10199' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_twtpcon_ready' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10200' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_consume' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10201' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_level' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10202' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10203' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10204' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10205' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10206' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10207' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_produce' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10208' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_row' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10209' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_opened' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10210' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_trascon_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10211' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_trascon_ready' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10212' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_trccon_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10213' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_trccon_ready' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10214' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_twtpcon_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10215' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_twtpcon_ready' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10216' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_grant' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10217' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_choose_req_grant' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10218' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_a' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10219' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_ba' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10220' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_cas' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10221' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_ras' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10222' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_we' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10223' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_command_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10224' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_command_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10225' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_address' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10226' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_bank' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10227' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_cas_n' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10228' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_cs_n' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10229' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_ras_n' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10230' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_rddata_en' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10231' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_we_n' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10232' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_wrdata_en' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10233' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_postponer_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10234' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_postponer_req_o' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10235' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_rddata_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10236' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_rddata_status' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10237' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10238' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_sequencer_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10239' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_sequencer_done1' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10240' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_sequencer_trigger' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10241' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10242' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_tccdcon_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10243' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_tccdcon_ready' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10244' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_time0' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10245' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_time1' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10246' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_timer_count1' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10247' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_trrdcon_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10248' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_trrdcon_ready' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10249' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_twtrcon_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10250' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_twtrcon_ready' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10251' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_wrdata_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10252' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_wrdata_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10253' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_clk' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10254' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_clk_reg' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10255' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_cnt' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10256' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10257' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_div' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10258' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_dq_oe' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10259' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_posedge_reg' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10260' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10261' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_in' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10262' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10263' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_out' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10264' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10265' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10266' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spimaster_state' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10267' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_en_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10268' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_en_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10269' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_enable_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10270' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_enable_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10271' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_load_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10272' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_load_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10273' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_pending_r' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10274' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_pending_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10275' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_reload_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10276' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_reload_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10277' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_status_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10278' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_update_value_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10279' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_update_value_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10280' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_value' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10281' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_value_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10282' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_value_status' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10283' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_zero_pending' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10284' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_zero_trigger_d' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10285' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10286' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_data' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10287' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_phase' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10288' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_tick' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10289' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_enable_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10290' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_enable_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10291' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_pending_r' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10292' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_pending_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10293' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_consume' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10294' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_level0' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10295' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_produce' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10296' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_readable' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10297' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rxempty_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10298' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rxfull_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10299' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_status_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10300' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_consume' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10301' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_level0' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10302' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_produce' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10303' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_readable' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10304' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_txempty_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10305' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_txfull_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10306' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone2csr_state' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10307' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_aborted' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10308' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10309' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10310' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_we' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10311' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_converter_demux' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10312' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_converter_source_first' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10313' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_converter_source_last' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10314' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10315' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10316' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_converter_strobe_all' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10317' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_mux' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10318' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface0_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10319' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface1_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10320' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface2_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10321' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface3_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10322' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface4_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10323' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface5_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10324' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface6_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10325' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface7_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10326' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface8_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10327' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_sel_r' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10328' with positive edge clock.
Creating register for signal `\colorlight_i5.\dfi_p0_rddata_valid' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10329' with positive edge clock.
Creating register for signal `\colorlight_i5.\leds_chaser' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10330' with positive edge clock.
Creating register for signal `\colorlight_i5.\leds_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10331' with positive edge clock.
Creating register for signal `\colorlight_i5.\leds_mode' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10332' with positive edge clock.
Creating register for signal `\colorlight_i5.\leds_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10333' with positive edge clock.
Creating register for signal `\colorlight_i5.\leds_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10334' with positive edge clock.
Creating register for signal `\colorlight_i5.\lora_reset_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10335' with positive edge clock.
Creating register for signal `\colorlight_i5.\lora_reset_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10336' with positive edge clock.
Creating register for signal `\colorlight_i5.\rddata_en' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10337' with positive edge clock.
Creating register for signal `\colorlight_i5.\regs0' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10338' with positive edge clock.
Creating register for signal `\colorlight_i5.\regs1' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10339' with positive edge clock.
Creating register for signal `\colorlight_i5.\socbushandler_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10340' with positive edge clock.
Creating register for signal `\colorlight_i5.\socbushandler_grant' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10341' with positive edge clock.
Creating register for signal `\colorlight_i5.\socbushandler_slaves' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10342' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_clk_divider1' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10343' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_control_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10344' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_control_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10345' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10346' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_cs_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10347' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_cs_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10348' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_loopback_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10349' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_loopback_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10350' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_miso_1' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10351' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_miso_data' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10352' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_miso_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10353' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_mosi_data' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10354' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_mosi_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10355' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_mosi_sel' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10356' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_mosi_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10357' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_status_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
  created $dff cell `$procdff$10358' with positive edge clock.

4.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 7 empty switches in `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3622'.
Removing empty process `InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3622'.
Found and cleaned up 10 empty switches in `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3620'.
Removing empty process `InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3620'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$3591'.
Removing empty process `InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$3591'.
Found and cleaned up 3 empty switches in `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$3580'.
Removing empty process `InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$3580'.
Found and cleaned up 2 empty switches in `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$3579'.
Removing empty process `InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$3579'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$3578'.
Removing empty process `InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$3578'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$3577'.
Removing empty process `InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$3577'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6149$3575'.
Removing empty process `InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6149$3575'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3568'.
Removing empty process `InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3568'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6137$3566'.
Removing empty process `InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6137$3566'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3559'.
Removing empty process `InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3559'.
Found and cleaned up 14 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3542'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3542'.
Found and cleaned up 13 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3534'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$3526'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$3526'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$3523'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$3523'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$3517'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$3517'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$3496'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$3496'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$3492'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$3492'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$3488'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$3488'.
Found and cleaned up 8 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$3485'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$3485'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$3473'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$3473'.
Found and cleaned up 8 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$3470'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$3470'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$3457'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$3457'.
Found and cleaned up 8 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$3450'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$3450'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$3446'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$3446'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$3432'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$3432'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$3410'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$3410'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$3407'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$3407'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$3404'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$3404'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$3403'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$3403'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$3402'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$3402'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$3401'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$3401'.
Found and cleaned up 5 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$3400'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$3400'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$3399'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$3399'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$3396'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$3396'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$3393'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$3393'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$3392'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$3392'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$3391'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$3391'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$3390'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$3390'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$3389'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$3389'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$3388'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$3388'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$3387'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$3387'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$3386'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$3386'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$3379'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$3379'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$3378'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$3378'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3349'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3349'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3344'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3344'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5408$3343'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3336'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3336'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$3334'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$3334'.
Found and cleaned up 101 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3300'.
Found and cleaned up 67 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3277'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$3261'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$3261'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$3260'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$3260'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$3253'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$3253'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$3224'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$3224'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$3223'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$3223'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$3222'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$3222'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$3221'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$3221'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$3220'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$3220'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$3219'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$3219'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$3218'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$3218'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$3217'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$3217'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$3216'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$3216'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4291$3070'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$3050'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$3050'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$3047'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$3047'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$3046'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$3046'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$3041'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$3041'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$3040'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$3040'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$3032'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$3032'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$3024'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$3024'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$3021'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$3021'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$3015'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$3015'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$3014'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$3014'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$3013'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$3013'.
Found and cleaned up 18 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$3012'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$3012'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$2998'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$2998'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$2997'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$2997'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$2996'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$2996'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$2995'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$2995'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$2991'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$2991'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$2969'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$2969'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$2968'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$2968'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$2967'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$2967'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$2966'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$2966'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$2960'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$2960'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3923$2954'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3908$2953'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$2950'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$2950'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3870$2949'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$2948'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$2948'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$2945'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$2945'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3821$2944'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3806$2943'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3782$2942'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$2941'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$2941'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$2937'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$2937'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$2910'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$2910'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$2909'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$2909'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3627$2908'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3591$2905'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$2901'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$2901'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$2900'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$2900'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3542$2899'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3518$2898'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$2897'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$2897'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$2896'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$2896'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$2892'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$2892'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$2891'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$2891'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$2890'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$2890'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$2888'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$2888'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$2867'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$2867'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3370$2866'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3341$2863'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3331$2860'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$2856'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$2856'.
Found and cleaned up 5 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$2855'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$2855'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$2854'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$2854'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$2851'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$2851'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$2848'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$2848'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$2838'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$2838'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$2833'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$2833'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$2809'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$2809'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$2808'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$2808'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$2805'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$2805'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$2804'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$2804'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3130$2792'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3106$2788'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3091$2787'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$2785'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$2785'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3056$2784'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3041$2783'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$2778'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$2778'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3011$2777'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$2776'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$2776'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$2765'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$2765'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$2751'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$2751'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$2747'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$2747'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$2743'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$2743'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$2742'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$2742'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$2736'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$2736'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$2734'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$2734'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$2730'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$2730'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$2727'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$2727'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$2720'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$2720'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$2719'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$2719'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$2718'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$2718'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$2717'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$2717'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$2716'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$2716'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$2715'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$2715'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$2714'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$2714'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$2713'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$2713'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$2712'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$2712'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$2711'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$2711'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$2710'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$2710'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$2709'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$2709'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$2708'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$2708'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$2707'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$2707'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$2706'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$2706'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$2705'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$2705'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$2704'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$2704'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$2703'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$2703'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$2702'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$2702'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$2701'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$2701'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$2700'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$2700'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$2699'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$2699'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$2698'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$2698'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$2697'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$2697'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$2696'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$2696'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$2695'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$2695'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$2694'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$2694'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$2683'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$2683'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$2681'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$2681'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$2680'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$2680'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$2679'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$2679'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$2678'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$2678'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$2677'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$2677'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$2657'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$2657'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$2656'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$2656'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$2655'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$2655'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2648'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2648'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1556$2646'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1556$2646'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1550$2644'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1550$2644'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2267$2452'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2266$2451'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2265$2450'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2264$2449'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2263$2448'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2261$2447'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2260$2446'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2259$2445'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2256$2444'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2255$2443'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2254$2442'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2253$2441'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2252$2440'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2245$2439'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2244$2438'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2243$2437'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2242$2436'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2241$2435'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2240$2434'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2236$2433'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2234$2432'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2233$2431'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2232$2430'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2229$2429'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2228$2428'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2227$2427'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2226$2426'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2225$2425'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2222$2424'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2221$2423'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2220$2422'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2218$2421'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2212$2420'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2207$2419'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2205$2418'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2204$2417'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2203$2416'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2201$2415'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2195$2414'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2194$2413'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2193$2412'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2191$2411'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2190$2410'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2188$2409'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2187$2408'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2186$2407'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2185$2406'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2183$2405'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2182$2404'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2079$2403'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2060$2402'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2058$2401'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2053$2400'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2048$2399'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2043$2398'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2038$2397'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2033$2396'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2028$2395'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2023$2394'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2018$2393'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2013$2392'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2010$2391'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2008$2390'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2006$2389'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2004$2388'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2001$2387'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1999$2386'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1997$2385'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1995$2384'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1993$2383'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1991$2382'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1989$2381'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1987$2380'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1985$2379'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1983$2378'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1981$2377'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1979$2376'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1977$2375'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1975$2374'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1972$2373'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1970$2372'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1968$2371'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1966$2370'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1964$2369'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1962$2368'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1960$2367'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1958$2366'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1956$2365'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1954$2364'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1952$2363'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1950$2362'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1947$2361'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1945$2360'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1943$2359'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1941$2358'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1939$2357'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1937$2356'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1935$2355'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1933$2354'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1931$2353'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1929$2352'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1927$2351'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1925$2350'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1922$2349'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1920$2348'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1918$2347'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1916$2346'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1914$2345'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1912$2344'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1910$2343'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1908$2342'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1906$2341'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1904$2340'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1901$2339'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1899$2338'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1897$2337'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1895$2336'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1893$2335'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1891$2334'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1889$2333'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1887$2332'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1885$2331'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1883$2330'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1881$2329'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1879$2328'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1876$2327'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1874$2326'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1871$2325'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1869$2324'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1867$2323'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1865$2322'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1862$2321'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1860$2320'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1857$2319'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1855$2318'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1853$2317'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1851$2316'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1849$2315'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1847$2314'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1844$2313'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1843$2312'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1837$2311'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1836$2310'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1835$2309'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1834$2308'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1833$2307'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1832$2306'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1831$2305'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1830$2304'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1829$2303'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1828$2302'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1827$2301'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1826$2300'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1825$2299'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1824$2298'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1823$2297'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1822$2296'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1821$2295'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1820$2294'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1819$2293'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1818$2292'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1817$2291'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1816$2290'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1815$2289'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1814$2288'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1813$2287'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1812$2286'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1811$2285'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1810$2284'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1809$2283'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1808$2282'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1807$2281'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1806$2280'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1805$2279'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1804$2278'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1803$2277'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1802$2276'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1801$2275'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1800$2274'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1799$2273'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1798$2272'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1797$2271'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1796$2270'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1792$2269'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1791$2268'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1770$2267'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1765$2266'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1762$2265'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1747$2264'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1739$2263'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1736$2262'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1735$2261'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1734$2260'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1733$2259'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1726$2258'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1725$2257'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1723$2256'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1722$2255'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1721$2254'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1720$2253'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1719$2252'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1715$2251'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1714$2250'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1713$2249'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1712$2248'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1711$2247'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1710$2246'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1709$2245'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1708$2244'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1707$2243'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1706$2242'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1705$2241'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1701$2240'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1699$2239'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1694$2238'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1693$2237'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1680$2236'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1677$2235'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1670$2234'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1655$2233'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1654$2232'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1653$2231'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1652$2230'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1647$2229'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1645$2228'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1637$2227'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1636$2226'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1631$2225'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1630$2224'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1629$2223'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1627$2222'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1623$2221'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1620$2220'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1613$2219'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1596$2218'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1595$2217'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1590$2216'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1588$2215'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1580$2214'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1579$2213'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1574$2212'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1573$2211'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1572$2210'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1570$2209'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1569$2208'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1568$2207'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1566$2206'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1562$2205'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1561$2204'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1559$2203'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1558$2202'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1557$2201'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1556$2200'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1555$2199'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1554$2198'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1551$2197'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1543$2196'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1536$2195'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1535$2194'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1534$2193'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1533$2192'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1532$2191'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1531$2190'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1530$2189'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1529$2188'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1526$2187'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1525$2186'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1520$2185'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1519$2184'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1518$2183'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1517$2182'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1516$2181'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1513$2180'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1512$2179'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1511$2178'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1508$2177'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1507$2176'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1506$2175'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1505$2174'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1503$2173'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1502$2172'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1501$2171'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1500$2170'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1499$2169'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1492$2168'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1491$2167'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1490$2166'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1488$2165'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1487$2164'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1486$2163'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1485$2162'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1484$2161'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1483$2160'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1482$2159'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1481$2158'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1480$2157'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1479$2156'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1478$2155'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1477$2154'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1475$2153'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1472$2152'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1471$2151'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1469$2150'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1462$2149'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1460$2148'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1456$2147'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1455$2146'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1454$2145'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1453$2144'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1452$2143'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1451$2142'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1448$2141'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1445$2140'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1444$2139'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1443$2138'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1442$2137'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1441$2136'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1440$2135'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1439$2134'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1437$2133'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1436$2132'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1433$2131'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1432$2130'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1430$2129'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1429$2128'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1425$2127'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1423$2126'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1422$2125'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1420$2124'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1418$2123'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1417$2122'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1416$2121'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1415$2120'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1414$2119'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1413$2118'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1407$2117'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1405$2116'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1396$2115'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1394$2114'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1393$2113'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1391$2112'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1387$2111'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1385$2110'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1384$2109'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1382$2108'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1380$2107'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1378$2106'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1377$2105'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1374$2104'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1373$2103'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1372$2102'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1371$2101'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1370$2100'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1368$2099'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1366$2098'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1365$2097'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1364$2096'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1363$2095'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1362$2094'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1361$2093'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1360$2092'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1359$2091'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1358$2090'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1357$2089'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1326$2088'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1325$2087'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1324$2086'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1323$2085'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1322$2084'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1321$2083'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1320$2082'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1319$2081'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1318$2080'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1317$2079'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1316$2078'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1315$2077'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1314$2076'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1313$2075'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1312$2074'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1311$2073'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1310$2072'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1309$2071'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1308$2070'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1306$2069'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1304$2068'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1301$2067'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1299$2066'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1297$2065'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1295$2064'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1294$2063'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1293$2062'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1292$2061'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1280$2060'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1278$2059'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1276$2058'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1275$2057'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1273$2056'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1271$2055'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1268$2054'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1267$2053'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1266$2052'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1265$2051'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1264$2050'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1263$2049'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1261$2048'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1260$2047'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1259$2046'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1258$2045'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1257$2044'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1256$2043'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1255$2042'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1254$2041'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1253$2040'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1252$2039'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1250$2038'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1249$2037'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1247$2036'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1246$2035'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1244$2034'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1242$2033'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1241$2032'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1240$2031'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1236$2030'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1232$2029'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1231$2028'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1230$2027'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1229$2026'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1228$2025'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1226$2024'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1224$2023'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1223$2022'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1222$2021'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1218$2020'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1210$2019'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1208$2018'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1207$2017'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1205$2016'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1204$2015'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1202$2014'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1201$2013'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1172$2012'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1171$2011'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1170$2010'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1169$2009'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1167$2008'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1166$2007'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1165$2006'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1163$2005'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1160$2004'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1157$2003'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1155$2002'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1152$2001'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1151$2000'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1149$1999'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1148$1998'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1147$1997'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1146$1996'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1139$1995'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1129$1994'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1128$1993'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1127$1992'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1126$1991'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1125$1990'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1124$1989'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1123$1988'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1122$1987'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1121$1986'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1119$1985'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1118$1984'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1114$1983'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1112$1982'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1111$1981'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1109$1980'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1108$1979'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1106$1978'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1105$1977'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1076$1976'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1075$1975'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1074$1974'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1073$1973'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1071$1972'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1070$1971'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1069$1970'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1067$1969'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1064$1968'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1061$1967'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1059$1966'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1056$1965'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1055$1964'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1053$1963'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1052$1962'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1051$1961'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1050$1960'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1043$1959'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1033$1958'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1032$1957'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1031$1956'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1030$1955'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1029$1954'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1028$1953'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1027$1952'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1026$1951'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1025$1950'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1023$1949'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1022$1948'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1018$1947'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1016$1946'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1015$1945'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1013$1944'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1012$1943'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1010$1942'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:1009$1941'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:980$1940'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:979$1939'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:978$1938'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:977$1937'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:975$1936'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:974$1935'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:973$1934'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:971$1933'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:968$1932'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:965$1931'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:963$1930'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:960$1929'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:959$1928'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:957$1927'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:956$1926'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:955$1925'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:954$1924'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:947$1923'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:937$1922'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:936$1921'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:935$1920'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:934$1919'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:933$1918'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:932$1917'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:931$1916'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:930$1915'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:929$1914'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:927$1913'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:926$1912'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:922$1911'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:920$1910'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:919$1909'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:917$1908'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:916$1907'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:914$1906'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:913$1905'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:884$1904'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:883$1903'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:882$1902'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:881$1901'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:879$1900'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:878$1899'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:877$1898'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:875$1897'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:872$1896'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:869$1895'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:867$1894'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:864$1893'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:863$1892'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:861$1891'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:860$1890'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:859$1889'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:858$1888'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:851$1887'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:841$1886'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:840$1885'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:839$1884'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:838$1883'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:837$1882'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:836$1881'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:835$1880'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:834$1879'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:833$1878'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:831$1877'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:830$1876'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:829$1875'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:828$1874'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:827$1873'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:826$1872'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:825$1871'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:824$1870'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:823$1869'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:822$1868'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:820$1867'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:819$1866'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:818$1865'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:817$1864'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:815$1863'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:814$1862'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:812$1861'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:807$1860'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:805$1859'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:804$1858'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:803$1857'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:802$1856'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:800$1855'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:799$1854'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:798$1853'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:797$1852'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:796$1851'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:795$1850'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:794$1849'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:793$1848'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:792$1847'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:791$1846'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:790$1845'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:789$1844'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:788$1843'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:787$1842'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:786$1841'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:783$1840'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:777$1839'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:770$1838'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:769$1837'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:758$1836'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:757$1835'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:703$1834'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:701$1833'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:700$1832'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:699$1831'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:698$1830'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:696$1829'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:694$1828'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:693$1827'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:692$1826'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:691$1825'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:690$1824'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:689$1823'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:687$1822'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:683$1821'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:682$1820'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:681$1819'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:679$1818'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:678$1817'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:677$1816'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:676$1815'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:675$1814'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:671$1813'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:669$1812'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:665$1811'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:664$1810'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:663$1809'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:662$1808'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:661$1807'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:660$1806'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:659$1805'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:658$1804'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:641$1803'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:640$1802'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:639$1801'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:637$1800'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:636$1799'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:635$1798'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:634$1797'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:633$1796'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:632$1795'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:622$1794'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:621$1793'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:607$1792'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:605$1791'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:592$1790'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:590$1789'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:589$1788'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:588$1787'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:582$1786'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:581$1785'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:578$1784'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:577$1783'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:575$1782'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:574$1781'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:573$1780'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:572$1779'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:571$1778'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:570$1777'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:557$1776'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:556$1775'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:555$1774'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:554$1773'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:553$1772'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:552$1771'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:551$1770'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:550$1769'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:549$1768'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:548$1767'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:547$1766'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:546$1765'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:545$1764'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:544$1763'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:543$1762'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:542$1761'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:541$1760'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:540$1759'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:539$1758'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:538$1757'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:537$1756'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:536$1755'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:535$1754'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:534$1753'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:531$1752'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:530$1751'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:528$1750'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:527$1749'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:526$1748'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:525$1747'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:524$1746'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:523$1745'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:522$1744'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:521$1743'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:520$1742'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:519$1741'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:517$1740'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:516$1739'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:515$1738'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:511$1737'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:509$1736'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:504$1735'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:492$1734'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:491$1733'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:490$1732'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:489$1731'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:488$1730'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:476$1729'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:475$1728'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:459$1727'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:453$1726'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:452$1725'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:447$1724'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:440$1723'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:438$1722'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:436$1721'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:424$1720'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:423$1719'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:420$1718'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7716$1667'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7716$1667'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7702$1659'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7702$1659'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7688$1651'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7688$1651'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7674$1643'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7674$1643'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7660$1635'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7660$1635'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7646$1627'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7646$1627'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7632$1619'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7632$1619'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7618$1611'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7618$1611'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7604$1603'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7604$1603'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7590$1595'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7590$1595'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7576$1587'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7576$1587'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7562$1579'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7562$1579'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7548$1571'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7548$1571'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7534$1563'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7534$1563'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7520$1555'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7520$1555'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7506$1547'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7506$1547'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7421$1538'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7421$1538'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2271$2456'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7404$1528'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7404$1528'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2270$2455'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7386$1518'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7386$1518'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2269$2454'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7368$1508'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7368$1508'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2268$2453'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7350$1498'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7350$1498'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7326$1496'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7326$1496'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7321$1488'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7321$1488'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7305$1486'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7305$1486'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7300$1478'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7300$1478'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7286$1476'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7267$1450'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7267$1450'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7252$1448'.
Found and cleaned up 260 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5794$1223'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5758$1222'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5758$1222'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5741$1215'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5741$1215'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5724$1208'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5724$1208'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5707$1201'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5707$1201'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5690$1194'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5690$1194'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5673$1187'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5673$1187'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5656$1186'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5656$1186'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5639$1185'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5639$1185'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5631$1171'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5623$1170'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5615$1169'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5607$1155'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5599$1154'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5591$1153'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5583$1139'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5575$1138'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5567$1137'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5559$1123'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5551$1122'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5543$1121'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5526$1120'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5526$1120'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5509$1119'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5509$1119'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5492$1118'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5492$1118'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5475$1117'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5475$1117'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5458$1116'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5458$1116'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5441$1115'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5441$1115'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5424$1114'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5424$1114'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5407$1113'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5407$1113'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5390$1112'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5390$1112'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5373$1111'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5373$1111'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5356$1110'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5356$1110'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5339$1109'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5339$1109'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5322$1108'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5322$1108'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5305$1107'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5305$1107'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5288$1106'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5288$1106'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5271$1105'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5271$1105'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5254$1104'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5254$1104'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5237$1103'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5237$1103'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5226$1102'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5226$1102'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5215$1101'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5215$1101'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5204$1100'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5204$1100'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5193$1099'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5193$1099'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5182$1098'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5182$1098'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5171$1097'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5171$1097'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5160$1096'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5149$1095'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5089$1085'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5082$1084'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5070$1081'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5070$1081'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5061$1078'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5061$1078'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5052$1075'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5052$1075'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5043$1072'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5043$1072'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5034$1069'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5034$1069'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5025$1066'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5025$1066'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5016$1063'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5016$1063'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5007$1060'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5007$1060'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4983$1056'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4983$1056'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4974$1053'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4974$1053'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4965$1050'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4965$1050'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4956$1047'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4956$1047'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4947$1044'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4947$1044'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4938$1041'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4938$1041'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4929$1038'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4929$1038'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4920$1035'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4920$1035'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4911$1033'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4896$1030'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4896$1030'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4887$1027'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4887$1027'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4878$1024'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4878$1024'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4869$1021'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4869$1021'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4860$1018'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4860$1018'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4851$1015'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4851$1015'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4834$1013'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4826$1012'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4826$1012'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4818$1009'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4818$1009'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4809$1006'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4809$1006'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4800$1003'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4800$1003'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4791$1000'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4791$1000'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4782$997'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4782$997'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4773$994'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4773$994'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4744$990'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4744$990'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4735$987'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4735$987'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4726$984'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4726$984'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4717$981'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4717$981'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4708$978'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4708$978'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4699$975'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4699$975'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4690$972'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4690$972'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4679$968'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4679$968'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4668$964'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4668$964'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4659$962'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4643$958'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4643$958'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4634$955'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4634$955'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4621$953'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4621$953'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4613$950'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4613$950'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4604$947'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4604$947'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4595$944'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4595$944'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4550$936'.
Found and cleaned up 6 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4500$932'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4500$932'.
Found and cleaned up 5 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4448$912'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4423$908'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4384$907'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4357$901'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4313$896'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4301$894'.
Found and cleaned up 7 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4231$888'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4231$888'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4209$887'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4194$875'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4174$874'.
Found and cleaned up 9 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4066$727'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4066$727'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4053$718'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4053$718'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4044$711'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4044$711'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4035$704'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4035$704'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4026$697'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4026$697'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4020$696'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4020$696'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4014$695'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4014$695'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4008$694'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4008$694'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3994$641'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3987$638'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3987$638'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3981$637'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3981$637'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3975$636'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3975$636'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3961$583'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3854$540'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3826$531'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3826$531'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3804$527'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3804$527'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3793$518'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3793$518'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3691$510'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3663$501'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3663$501'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3641$497'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3641$497'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3630$488'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3630$488'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3528$480'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3500$471'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3500$471'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3478$467'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3478$467'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3467$458'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3467$458'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3365$450'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3337$441'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3337$441'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3315$437'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3315$437'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3304$428'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3304$428'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3259$424'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3259$424'.
Found and cleaned up 3 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3192$411'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3192$411'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3110$410'.
Found and cleaned up 11 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3004$401'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2978$389'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2978$389'.
Found and cleaned up 13 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2802$375'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2795$373'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2795$373'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2767$372'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2734$371'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2723$370'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2723$370'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2604$365'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2604$365'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2595$361'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2595$361'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2576$353'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2576$353'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2546$342'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2546$342'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2521$333'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2521$333'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2513$331'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2513$331'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2447$320'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2405$317'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2405$317'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2395$304'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2379$289'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2329$271'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2309$261'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2289$256'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2282$255'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2282$255'.
Cleaned up 1078 empty switches.

4.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module InstructionCache.
<suppressed ~22 debug messages>
Optimizing module DataCache.
<suppressed ~113 debug messages>
Optimizing module VexRiscv.
<suppressed ~334 debug messages>
Optimizing module colorlight_i5.
<suppressed ~493 debug messages>

4.6. Executing FLATTEN pass (flatten design).
Deleting now unused module InstructionCache.
Deleting now unused module DataCache.
Deleting now unused module VexRiscv.
<suppressed ~3 debug messages>

4.7. Executing TRIBUF pass.

4.8. Executing DEMINOUT pass (demote inout ports to input or output).

4.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~32 debug messages>

4.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 893 unused cells and 6891 unused wires.
<suppressed ~1239 debug messages>

4.11. Executing CHECK pass (checking for obvious problems).
Checking module colorlight_i5...
Warning: Wire colorlight_i5.\basesoc_spiflash_phy_dq_i [0] is used but has no driver.
Found and reported 1 problems.

4.12. Executing OPT pass (performing simple optimizations).

4.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~4 debug messages>

4.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~1977 debug messages>
Removed a total of 659 cells.

4.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3648: \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter -> { 1'1 \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0] }
      Replacing known input bits on port B of cell $flatten\VexRiscv.\dataCache_1.$procmux$3742: \VexRiscv.dataCache_1.stageB_flusher_counter [7] -> 1'1
      Replacing known input bits on port A of cell $procmux$7949: \basesoc_litedramnativeportconverter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$7947: \basesoc_litedramnativeportconverter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$7944: \basesoc_litedramnativeportconverter_state -> 1'0
      Replacing known input bits on port A of cell $procmux$9616: \basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9614: \basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9611: \basesoc_rs232phyrx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$9662: \basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9660: \basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9657: \basesoc_rs232phytx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$6506: \socbushandler_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$6504: \socbushandler_grant -> 1'1
      Replacing known input bits on port A of cell $procmux$6502: \socbushandler_grant -> 1'1
      Replacing known input bits on port B of cell $procmux$6510: \socbushandler_grant -> 1'0
      Replacing known input bits on port A of cell $procmux$6508: \socbushandler_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$6755: \basesoc_sdram_twtrcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6753: \basesoc_sdram_twtrcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$6771: \basesoc_sdram_trrdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6769: \basesoc_sdram_trrdcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$6801: \basesoc_sdram_tccdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6799: \basesoc_sdram_tccdcon_ready -> 1'0
      Replacing known input bits on port A of cell $procmux$6829: \basesoc_sdram_sequencer_count -> 1'0
      Replacing known input bits on port B of cell $procmux$6936: \basesoc_sdram_bankmachine3_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6934: \basesoc_sdram_bankmachine3_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$6952: \basesoc_sdram_bankmachine3_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6950: \basesoc_sdram_bankmachine3_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$6968: \basesoc_sdram_bankmachine3_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6966: \basesoc_sdram_bankmachine3_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7031: \basesoc_sdram_bankmachine2_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7029: \basesoc_sdram_bankmachine2_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7047: \basesoc_sdram_bankmachine2_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7045: \basesoc_sdram_bankmachine2_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7063: \basesoc_sdram_bankmachine2_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7061: \basesoc_sdram_bankmachine2_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7126: \basesoc_sdram_bankmachine1_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7124: \basesoc_sdram_bankmachine1_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7142: \basesoc_sdram_bankmachine1_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7140: \basesoc_sdram_bankmachine1_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7158: \basesoc_sdram_bankmachine1_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7156: \basesoc_sdram_bankmachine1_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7221: \basesoc_sdram_bankmachine0_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7219: \basesoc_sdram_bankmachine0_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7237: \basesoc_sdram_bankmachine0_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7235: \basesoc_sdram_bankmachine0_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7253: \basesoc_sdram_bankmachine0_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7251: \basesoc_sdram_bankmachine0_trascon_ready -> 1'0
      Replacing known input bits on port A of cell $procmux$7409: \basesoc_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$7407: \basesoc_grant -> 1'1
      Replacing known input bits on port A of cell $procmux$7405: \basesoc_grant -> 1'1
      Replacing known input bits on port B of cell $procmux$7413: \basesoc_grant -> 1'0
      Replacing known input bits on port A of cell $procmux$7411: \basesoc_grant -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$4930.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5075.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5101.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$5235.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$5266.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5268.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5274.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$5284.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5286.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5292.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5310.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$5323.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5325.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5331.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$5341.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5343.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5349.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5367.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5410.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5416.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5422.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5431.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5437.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5443.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5449.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5458.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5546.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5618.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5639.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5693.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5715.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5725.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5727.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5733.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5743.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5745.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5751.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5763.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5769.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5778.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5788.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5790.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5796.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5806.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5808.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5814.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5826.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5832.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5841.
    dead port 2/2 on $mux $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3705.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3875.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3879.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3888.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3894.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3905.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3909.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3918.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3924.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3935.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3939.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3948.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3954.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3963.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3974.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3977.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3981.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3989.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3992.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3996.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4004.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4008.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4017.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4023.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4038.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4050.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4052.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4056.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4064.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4068.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4077.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4083.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4094.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4098.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4107.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4113.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4122.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4133.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4136.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4140.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4148.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4152.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4160.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4164.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4173.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4179.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4188.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4200.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4202.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4206.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4214.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4218.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4227.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4233.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4256.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4286.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4295.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4331.
    dead port 1/2 on $mux $procmux$6535.
Removed 108 multiplexer ports.
<suppressed ~3504 debug messages>

4.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$5085: $auto$opt_reduce.cc:137:opt_pmux$10398
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$5248: { $flatten\VexRiscv.$procmux$5251_CMP $auto$opt_reduce.cc:137:opt_pmux$10400 }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$5253: { $flatten\VexRiscv.$procmux$5257_CMP $flatten\VexRiscv.$procmux$5256_CMP $auto$opt_reduce.cc:137:opt_pmux$10402 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5863:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [0]
      New connections: $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [31:1] = { $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2460_EN[31:0]$2651 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3719:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3558_EN[21:0]$3571
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3558_EN[21:0]$3571 [0]
      New connections: $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3558_EN[21:0]$3571 [21:1] = { $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3558_EN[21:0]$3571 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3558_EN[21:0]$3571 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3558_EN[21:0]$3571 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3558_EN[21:0]$3571 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3558_EN[21:0]$3571 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3558_EN[21:0]$3571 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3558_EN[21:0]$3571 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3558_EN[21:0]$3571 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3558_EN[21:0]$3571 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3558_EN[21:0]$3571 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3558_EN[21:0]$3571 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3558_EN[21:0]$3571 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3558_EN[21:0]$3571 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3558_EN[21:0]$3571 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3558_EN[21:0]$3571 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3558_EN[21:0]$3571 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3558_EN[21:0]$3571 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3558_EN[21:0]$3571 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3558_EN[21:0]$3571 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3558_EN[21:0]$3571 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3558_EN[21:0]$3571 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3730:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [0]
      New connections: $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [31:1] = { $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3557_EN[31:0]$3562 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4358:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3333_EN[7:0]$3361
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3333_EN[7:0]$3361 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3333_EN[7:0]$3361 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3333_EN[7:0]$3361 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3333_EN[7:0]$3361 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3333_EN[7:0]$3361 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3333_EN[7:0]$3361 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3333_EN[7:0]$3361 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3333_EN[7:0]$3361 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3333_EN[7:0]$3361 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4367:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3332_EN[7:0]$3358
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3332_EN[7:0]$3358 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3332_EN[7:0]$3358 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3332_EN[7:0]$3358 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3332_EN[7:0]$3358 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3332_EN[7:0]$3358 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3332_EN[7:0]$3358 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3332_EN[7:0]$3358 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3332_EN[7:0]$3358 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3332_EN[7:0]$3358 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4376:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3331_EN[7:0]$3355
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3331_EN[7:0]$3355 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3331_EN[7:0]$3355 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3331_EN[7:0]$3355 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3331_EN[7:0]$3355 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3331_EN[7:0]$3355 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3331_EN[7:0]$3355 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3331_EN[7:0]$3355 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3331_EN[7:0]$3355 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3331_EN[7:0]$3355 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4385:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3330_EN[7:0]$3352
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3330_EN[7:0]$3352 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3330_EN[7:0]$3352 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3330_EN[7:0]$3352 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3330_EN[7:0]$3352 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3330_EN[7:0]$3352 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3330_EN[7:0]$3352 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3330_EN[7:0]$3352 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3330_EN[7:0]$3352 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3330_EN[7:0]$3352 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4402:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3329_EN[21:0]$3339
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3329_EN[21:0]$3339 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3329_EN[21:0]$3339 [21:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3329_EN[21:0]$3339 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3329_EN[21:0]$3339 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3329_EN[21:0]$3339 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3329_EN[21:0]$3339 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3329_EN[21:0]$3339 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3329_EN[21:0]$3339 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3329_EN[21:0]$3339 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3329_EN[21:0]$3339 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3329_EN[21:0]$3339 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3329_EN[21:0]$3339 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3329_EN[21:0]$3339 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3329_EN[21:0]$3339 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3329_EN[21:0]$3339 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3329_EN[21:0]$3339 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3329_EN[21:0]$3339 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3329_EN[21:0]$3339 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3329_EN[21:0]$3339 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3329_EN[21:0]$3339 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3329_EN[21:0]$3339 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3329_EN[21:0]$3339 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3329_EN[21:0]$3339 [0] }
    Consolidated identical input bits for $mux cell $procmux$5876:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain15$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7718$253_EN[7:0]$1670
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain15$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7718$253_EN[7:0]$1670 [0]
      New connections: $0$memwr$\data_mem_grain15$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7718$253_EN[7:0]$1670 [7:1] = { $0$memwr$\data_mem_grain15$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7718$253_EN[7:0]$1670 [0] $0$memwr$\data_mem_grain15$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7718$253_EN[7:0]$1670 [0] $0$memwr$\data_mem_grain15$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7718$253_EN[7:0]$1670 [0] $0$memwr$\data_mem_grain15$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7718$253_EN[7:0]$1670 [0] $0$memwr$\data_mem_grain15$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7718$253_EN[7:0]$1670 [0] $0$memwr$\data_mem_grain15$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7718$253_EN[7:0]$1670 [0] $0$memwr$\data_mem_grain15$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7718$253_EN[7:0]$1670 [0] }
    Consolidated identical input bits for $mux cell $procmux$5885:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain14$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7704$252_EN[7:0]$1662
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain14$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7704$252_EN[7:0]$1662 [0]
      New connections: $0$memwr$\data_mem_grain14$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7704$252_EN[7:0]$1662 [7:1] = { $0$memwr$\data_mem_grain14$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7704$252_EN[7:0]$1662 [0] $0$memwr$\data_mem_grain14$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7704$252_EN[7:0]$1662 [0] $0$memwr$\data_mem_grain14$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7704$252_EN[7:0]$1662 [0] $0$memwr$\data_mem_grain14$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7704$252_EN[7:0]$1662 [0] $0$memwr$\data_mem_grain14$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7704$252_EN[7:0]$1662 [0] $0$memwr$\data_mem_grain14$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7704$252_EN[7:0]$1662 [0] $0$memwr$\data_mem_grain14$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7704$252_EN[7:0]$1662 [0] }
    Consolidated identical input bits for $mux cell $procmux$5894:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain13$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7690$251_EN[7:0]$1654
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain13$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7690$251_EN[7:0]$1654 [0]
      New connections: $0$memwr$\data_mem_grain13$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7690$251_EN[7:0]$1654 [7:1] = { $0$memwr$\data_mem_grain13$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7690$251_EN[7:0]$1654 [0] $0$memwr$\data_mem_grain13$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7690$251_EN[7:0]$1654 [0] $0$memwr$\data_mem_grain13$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7690$251_EN[7:0]$1654 [0] $0$memwr$\data_mem_grain13$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7690$251_EN[7:0]$1654 [0] $0$memwr$\data_mem_grain13$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7690$251_EN[7:0]$1654 [0] $0$memwr$\data_mem_grain13$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7690$251_EN[7:0]$1654 [0] $0$memwr$\data_mem_grain13$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7690$251_EN[7:0]$1654 [0] }
    Consolidated identical input bits for $mux cell $procmux$5903:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain12$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7676$250_EN[7:0]$1646
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain12$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7676$250_EN[7:0]$1646 [0]
      New connections: $0$memwr$\data_mem_grain12$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7676$250_EN[7:0]$1646 [7:1] = { $0$memwr$\data_mem_grain12$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7676$250_EN[7:0]$1646 [0] $0$memwr$\data_mem_grain12$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7676$250_EN[7:0]$1646 [0] $0$memwr$\data_mem_grain12$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7676$250_EN[7:0]$1646 [0] $0$memwr$\data_mem_grain12$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7676$250_EN[7:0]$1646 [0] $0$memwr$\data_mem_grain12$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7676$250_EN[7:0]$1646 [0] $0$memwr$\data_mem_grain12$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7676$250_EN[7:0]$1646 [0] $0$memwr$\data_mem_grain12$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7676$250_EN[7:0]$1646 [0] }
    Consolidated identical input bits for $mux cell $procmux$5912:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain11$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7662$249_EN[7:0]$1638
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain11$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7662$249_EN[7:0]$1638 [0]
      New connections: $0$memwr$\data_mem_grain11$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7662$249_EN[7:0]$1638 [7:1] = { $0$memwr$\data_mem_grain11$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7662$249_EN[7:0]$1638 [0] $0$memwr$\data_mem_grain11$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7662$249_EN[7:0]$1638 [0] $0$memwr$\data_mem_grain11$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7662$249_EN[7:0]$1638 [0] $0$memwr$\data_mem_grain11$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7662$249_EN[7:0]$1638 [0] $0$memwr$\data_mem_grain11$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7662$249_EN[7:0]$1638 [0] $0$memwr$\data_mem_grain11$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7662$249_EN[7:0]$1638 [0] $0$memwr$\data_mem_grain11$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7662$249_EN[7:0]$1638 [0] }
    Consolidated identical input bits for $mux cell $procmux$5921:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain10$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7648$248_EN[7:0]$1630
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain10$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7648$248_EN[7:0]$1630 [0]
      New connections: $0$memwr$\data_mem_grain10$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7648$248_EN[7:0]$1630 [7:1] = { $0$memwr$\data_mem_grain10$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7648$248_EN[7:0]$1630 [0] $0$memwr$\data_mem_grain10$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7648$248_EN[7:0]$1630 [0] $0$memwr$\data_mem_grain10$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7648$248_EN[7:0]$1630 [0] $0$memwr$\data_mem_grain10$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7648$248_EN[7:0]$1630 [0] $0$memwr$\data_mem_grain10$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7648$248_EN[7:0]$1630 [0] $0$memwr$\data_mem_grain10$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7648$248_EN[7:0]$1630 [0] $0$memwr$\data_mem_grain10$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7648$248_EN[7:0]$1630 [0] }
    Consolidated identical input bits for $mux cell $procmux$5930:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain9$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7634$247_EN[7:0]$1622
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain9$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7634$247_EN[7:0]$1622 [0]
      New connections: $0$memwr$\data_mem_grain9$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7634$247_EN[7:0]$1622 [7:1] = { $0$memwr$\data_mem_grain9$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7634$247_EN[7:0]$1622 [0] $0$memwr$\data_mem_grain9$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7634$247_EN[7:0]$1622 [0] $0$memwr$\data_mem_grain9$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7634$247_EN[7:0]$1622 [0] $0$memwr$\data_mem_grain9$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7634$247_EN[7:0]$1622 [0] $0$memwr$\data_mem_grain9$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7634$247_EN[7:0]$1622 [0] $0$memwr$\data_mem_grain9$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7634$247_EN[7:0]$1622 [0] $0$memwr$\data_mem_grain9$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7634$247_EN[7:0]$1622 [0] }
    Consolidated identical input bits for $mux cell $procmux$5939:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain8$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7620$246_EN[7:0]$1614
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain8$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7620$246_EN[7:0]$1614 [0]
      New connections: $0$memwr$\data_mem_grain8$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7620$246_EN[7:0]$1614 [7:1] = { $0$memwr$\data_mem_grain8$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7620$246_EN[7:0]$1614 [0] $0$memwr$\data_mem_grain8$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7620$246_EN[7:0]$1614 [0] $0$memwr$\data_mem_grain8$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7620$246_EN[7:0]$1614 [0] $0$memwr$\data_mem_grain8$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7620$246_EN[7:0]$1614 [0] $0$memwr$\data_mem_grain8$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7620$246_EN[7:0]$1614 [0] $0$memwr$\data_mem_grain8$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7620$246_EN[7:0]$1614 [0] $0$memwr$\data_mem_grain8$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7620$246_EN[7:0]$1614 [0] }
    Consolidated identical input bits for $mux cell $procmux$5948:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain7$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7606$245_EN[7:0]$1606
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain7$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7606$245_EN[7:0]$1606 [0]
      New connections: $0$memwr$\data_mem_grain7$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7606$245_EN[7:0]$1606 [7:1] = { $0$memwr$\data_mem_grain7$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7606$245_EN[7:0]$1606 [0] $0$memwr$\data_mem_grain7$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7606$245_EN[7:0]$1606 [0] $0$memwr$\data_mem_grain7$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7606$245_EN[7:0]$1606 [0] $0$memwr$\data_mem_grain7$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7606$245_EN[7:0]$1606 [0] $0$memwr$\data_mem_grain7$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7606$245_EN[7:0]$1606 [0] $0$memwr$\data_mem_grain7$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7606$245_EN[7:0]$1606 [0] $0$memwr$\data_mem_grain7$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7606$245_EN[7:0]$1606 [0] }
    Consolidated identical input bits for $mux cell $procmux$5957:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain6$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7592$244_EN[7:0]$1598
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain6$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7592$244_EN[7:0]$1598 [0]
      New connections: $0$memwr$\data_mem_grain6$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7592$244_EN[7:0]$1598 [7:1] = { $0$memwr$\data_mem_grain6$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7592$244_EN[7:0]$1598 [0] $0$memwr$\data_mem_grain6$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7592$244_EN[7:0]$1598 [0] $0$memwr$\data_mem_grain6$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7592$244_EN[7:0]$1598 [0] $0$memwr$\data_mem_grain6$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7592$244_EN[7:0]$1598 [0] $0$memwr$\data_mem_grain6$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7592$244_EN[7:0]$1598 [0] $0$memwr$\data_mem_grain6$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7592$244_EN[7:0]$1598 [0] $0$memwr$\data_mem_grain6$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7592$244_EN[7:0]$1598 [0] }
    Consolidated identical input bits for $mux cell $procmux$5966:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7578$243_EN[7:0]$1590
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7578$243_EN[7:0]$1590 [0]
      New connections: $0$memwr$\data_mem_grain5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7578$243_EN[7:0]$1590 [7:1] = { $0$memwr$\data_mem_grain5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7578$243_EN[7:0]$1590 [0] $0$memwr$\data_mem_grain5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7578$243_EN[7:0]$1590 [0] $0$memwr$\data_mem_grain5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7578$243_EN[7:0]$1590 [0] $0$memwr$\data_mem_grain5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7578$243_EN[7:0]$1590 [0] $0$memwr$\data_mem_grain5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7578$243_EN[7:0]$1590 [0] $0$memwr$\data_mem_grain5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7578$243_EN[7:0]$1590 [0] $0$memwr$\data_mem_grain5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7578$243_EN[7:0]$1590 [0] }
    Consolidated identical input bits for $mux cell $procmux$5975:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7564$242_EN[7:0]$1582
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7564$242_EN[7:0]$1582 [0]
      New connections: $0$memwr$\data_mem_grain4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7564$242_EN[7:0]$1582 [7:1] = { $0$memwr$\data_mem_grain4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7564$242_EN[7:0]$1582 [0] $0$memwr$\data_mem_grain4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7564$242_EN[7:0]$1582 [0] $0$memwr$\data_mem_grain4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7564$242_EN[7:0]$1582 [0] $0$memwr$\data_mem_grain4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7564$242_EN[7:0]$1582 [0] $0$memwr$\data_mem_grain4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7564$242_EN[7:0]$1582 [0] $0$memwr$\data_mem_grain4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7564$242_EN[7:0]$1582 [0] $0$memwr$\data_mem_grain4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7564$242_EN[7:0]$1582 [0] }
    Consolidated identical input bits for $mux cell $procmux$5984:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7550$241_EN[7:0]$1574
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7550$241_EN[7:0]$1574 [0]
      New connections: $0$memwr$\data_mem_grain3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7550$241_EN[7:0]$1574 [7:1] = { $0$memwr$\data_mem_grain3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7550$241_EN[7:0]$1574 [0] $0$memwr$\data_mem_grain3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7550$241_EN[7:0]$1574 [0] $0$memwr$\data_mem_grain3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7550$241_EN[7:0]$1574 [0] $0$memwr$\data_mem_grain3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7550$241_EN[7:0]$1574 [0] $0$memwr$\data_mem_grain3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7550$241_EN[7:0]$1574 [0] $0$memwr$\data_mem_grain3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7550$241_EN[7:0]$1574 [0] $0$memwr$\data_mem_grain3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7550$241_EN[7:0]$1574 [0] }
    Consolidated identical input bits for $mux cell $procmux$5993:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7536$240_EN[7:0]$1566
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7536$240_EN[7:0]$1566 [0]
      New connections: $0$memwr$\data_mem_grain2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7536$240_EN[7:0]$1566 [7:1] = { $0$memwr$\data_mem_grain2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7536$240_EN[7:0]$1566 [0] $0$memwr$\data_mem_grain2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7536$240_EN[7:0]$1566 [0] $0$memwr$\data_mem_grain2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7536$240_EN[7:0]$1566 [0] $0$memwr$\data_mem_grain2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7536$240_EN[7:0]$1566 [0] $0$memwr$\data_mem_grain2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7536$240_EN[7:0]$1566 [0] $0$memwr$\data_mem_grain2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7536$240_EN[7:0]$1566 [0] $0$memwr$\data_mem_grain2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7536$240_EN[7:0]$1566 [0] }
    Consolidated identical input bits for $mux cell $procmux$6002:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7522$239_EN[7:0]$1558
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7522$239_EN[7:0]$1558 [0]
      New connections: $0$memwr$\data_mem_grain1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7522$239_EN[7:0]$1558 [7:1] = { $0$memwr$\data_mem_grain1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7522$239_EN[7:0]$1558 [0] $0$memwr$\data_mem_grain1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7522$239_EN[7:0]$1558 [0] $0$memwr$\data_mem_grain1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7522$239_EN[7:0]$1558 [0] $0$memwr$\data_mem_grain1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7522$239_EN[7:0]$1558 [0] $0$memwr$\data_mem_grain1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7522$239_EN[7:0]$1558 [0] $0$memwr$\data_mem_grain1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7522$239_EN[7:0]$1558 [0] $0$memwr$\data_mem_grain1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7522$239_EN[7:0]$1558 [0] }
    Consolidated identical input bits for $mux cell $procmux$6011:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain0$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7508$238_EN[7:0]$1550
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain0$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7508$238_EN[7:0]$1550 [0]
      New connections: $0$memwr$\data_mem_grain0$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7508$238_EN[7:0]$1550 [7:1] = { $0$memwr$\data_mem_grain0$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7508$238_EN[7:0]$1550 [0] $0$memwr$\data_mem_grain0$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7508$238_EN[7:0]$1550 [0] $0$memwr$\data_mem_grain0$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7508$238_EN[7:0]$1550 [0] $0$memwr$\data_mem_grain0$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7508$238_EN[7:0]$1550 [0] $0$memwr$\data_mem_grain0$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7508$238_EN[7:0]$1550 [0] $0$memwr$\data_mem_grain0$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7508$238_EN[7:0]$1550 [0] $0$memwr$\data_mem_grain0$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7508$238_EN[7:0]$1550 [0] }
    Consolidated identical input bits for $mux cell $procmux$6020:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\tag_mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7423$237_EN[21:0]$1541
      New ports: A=1'0, B=1'1, Y=$0$memwr$\tag_mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7423$237_EN[21:0]$1541 [0]
      New connections: $0$memwr$\tag_mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7423$237_EN[21:0]$1541 [21:1] = { $0$memwr$\tag_mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7423$237_EN[21:0]$1541 [0] $0$memwr$\tag_mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7423$237_EN[21:0]$1541 [0] $0$memwr$\tag_mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7423$237_EN[21:0]$1541 [0] $0$memwr$\tag_mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7423$237_EN[21:0]$1541 [0] $0$memwr$\tag_mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7423$237_EN[21:0]$1541 [0] $0$memwr$\tag_mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7423$237_EN[21:0]$1541 [0] $0$memwr$\tag_mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7423$237_EN[21:0]$1541 [0] $0$memwr$\tag_mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7423$237_EN[21:0]$1541 [0] $0$memwr$\tag_mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7423$237_EN[21:0]$1541 [0] $0$memwr$\tag_mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7423$237_EN[21:0]$1541 [0] $0$memwr$\tag_mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7423$237_EN[21:0]$1541 [0] $0$memwr$\tag_mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7423$237_EN[21:0]$1541 [0] $0$memwr$\tag_mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7423$237_EN[21:0]$1541 [0] $0$memwr$\tag_mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7423$237_EN[21:0]$1541 [0] $0$memwr$\tag_mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7423$237_EN[21:0]$1541 [0] $0$memwr$\tag_mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7423$237_EN[21:0]$1541 [0] $0$memwr$\tag_mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7423$237_EN[21:0]$1541 [0] $0$memwr$\tag_mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7423$237_EN[21:0]$1541 [0] $0$memwr$\tag_mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7423$237_EN[21:0]$1541 [0] $0$memwr$\tag_mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7423$237_EN[21:0]$1541 [0] $0$memwr$\tag_mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7423$237_EN[21:0]$1541 [0] }
    Consolidated identical input bits for $mux cell $procmux$6029:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7406$236_EN[21:0]$1531
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7406$236_EN[21:0]$1531 [0]
      New connections: $0$memwr$\storage_5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7406$236_EN[21:0]$1531 [21:1] = { $0$memwr$\storage_5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7406$236_EN[21:0]$1531 [0] $0$memwr$\storage_5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7406$236_EN[21:0]$1531 [0] $0$memwr$\storage_5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7406$236_EN[21:0]$1531 [0] $0$memwr$\storage_5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7406$236_EN[21:0]$1531 [0] $0$memwr$\storage_5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7406$236_EN[21:0]$1531 [0] $0$memwr$\storage_5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7406$236_EN[21:0]$1531 [0] $0$memwr$\storage_5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7406$236_EN[21:0]$1531 [0] $0$memwr$\storage_5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7406$236_EN[21:0]$1531 [0] $0$memwr$\storage_5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7406$236_EN[21:0]$1531 [0] $0$memwr$\storage_5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7406$236_EN[21:0]$1531 [0] $0$memwr$\storage_5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7406$236_EN[21:0]$1531 [0] $0$memwr$\storage_5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7406$236_EN[21:0]$1531 [0] $0$memwr$\storage_5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7406$236_EN[21:0]$1531 [0] $0$memwr$\storage_5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7406$236_EN[21:0]$1531 [0] $0$memwr$\storage_5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7406$236_EN[21:0]$1531 [0] $0$memwr$\storage_5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7406$236_EN[21:0]$1531 [0] $0$memwr$\storage_5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7406$236_EN[21:0]$1531 [0] $0$memwr$\storage_5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7406$236_EN[21:0]$1531 [0] $0$memwr$\storage_5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7406$236_EN[21:0]$1531 [0] $0$memwr$\storage_5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7406$236_EN[21:0]$1531 [0] $0$memwr$\storage_5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7406$236_EN[21:0]$1531 [0] }
    Consolidated identical input bits for $mux cell $procmux$6038:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7388$235_EN[21:0]$1521
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7388$235_EN[21:0]$1521 [0]
      New connections: $0$memwr$\storage_4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7388$235_EN[21:0]$1521 [21:1] = { $0$memwr$\storage_4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7388$235_EN[21:0]$1521 [0] $0$memwr$\storage_4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7388$235_EN[21:0]$1521 [0] $0$memwr$\storage_4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7388$235_EN[21:0]$1521 [0] $0$memwr$\storage_4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7388$235_EN[21:0]$1521 [0] $0$memwr$\storage_4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7388$235_EN[21:0]$1521 [0] $0$memwr$\storage_4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7388$235_EN[21:0]$1521 [0] $0$memwr$\storage_4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7388$235_EN[21:0]$1521 [0] $0$memwr$\storage_4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7388$235_EN[21:0]$1521 [0] $0$memwr$\storage_4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7388$235_EN[21:0]$1521 [0] $0$memwr$\storage_4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7388$235_EN[21:0]$1521 [0] $0$memwr$\storage_4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7388$235_EN[21:0]$1521 [0] $0$memwr$\storage_4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7388$235_EN[21:0]$1521 [0] $0$memwr$\storage_4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7388$235_EN[21:0]$1521 [0] $0$memwr$\storage_4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7388$235_EN[21:0]$1521 [0] $0$memwr$\storage_4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7388$235_EN[21:0]$1521 [0] $0$memwr$\storage_4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7388$235_EN[21:0]$1521 [0] $0$memwr$\storage_4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7388$235_EN[21:0]$1521 [0] $0$memwr$\storage_4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7388$235_EN[21:0]$1521 [0] $0$memwr$\storage_4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7388$235_EN[21:0]$1521 [0] $0$memwr$\storage_4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7388$235_EN[21:0]$1521 [0] $0$memwr$\storage_4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7388$235_EN[21:0]$1521 [0] }
    Consolidated identical input bits for $mux cell $procmux$6047:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7370$234_EN[21:0]$1511
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7370$234_EN[21:0]$1511 [0]
      New connections: $0$memwr$\storage_3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7370$234_EN[21:0]$1511 [21:1] = { $0$memwr$\storage_3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7370$234_EN[21:0]$1511 [0] $0$memwr$\storage_3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7370$234_EN[21:0]$1511 [0] $0$memwr$\storage_3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7370$234_EN[21:0]$1511 [0] $0$memwr$\storage_3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7370$234_EN[21:0]$1511 [0] $0$memwr$\storage_3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7370$234_EN[21:0]$1511 [0] $0$memwr$\storage_3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7370$234_EN[21:0]$1511 [0] $0$memwr$\storage_3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7370$234_EN[21:0]$1511 [0] $0$memwr$\storage_3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7370$234_EN[21:0]$1511 [0] $0$memwr$\storage_3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7370$234_EN[21:0]$1511 [0] $0$memwr$\storage_3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7370$234_EN[21:0]$1511 [0] $0$memwr$\storage_3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7370$234_EN[21:0]$1511 [0] $0$memwr$\storage_3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7370$234_EN[21:0]$1511 [0] $0$memwr$\storage_3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7370$234_EN[21:0]$1511 [0] $0$memwr$\storage_3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7370$234_EN[21:0]$1511 [0] $0$memwr$\storage_3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7370$234_EN[21:0]$1511 [0] $0$memwr$\storage_3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7370$234_EN[21:0]$1511 [0] $0$memwr$\storage_3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7370$234_EN[21:0]$1511 [0] $0$memwr$\storage_3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7370$234_EN[21:0]$1511 [0] $0$memwr$\storage_3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7370$234_EN[21:0]$1511 [0] $0$memwr$\storage_3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7370$234_EN[21:0]$1511 [0] $0$memwr$\storage_3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7370$234_EN[21:0]$1511 [0] }
    Consolidated identical input bits for $mux cell $procmux$6056:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7352$233_EN[21:0]$1501
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7352$233_EN[21:0]$1501 [0]
      New connections: $0$memwr$\storage_2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7352$233_EN[21:0]$1501 [21:1] = { $0$memwr$\storage_2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7352$233_EN[21:0]$1501 [0] $0$memwr$\storage_2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7352$233_EN[21:0]$1501 [0] $0$memwr$\storage_2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7352$233_EN[21:0]$1501 [0] $0$memwr$\storage_2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7352$233_EN[21:0]$1501 [0] $0$memwr$\storage_2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7352$233_EN[21:0]$1501 [0] $0$memwr$\storage_2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7352$233_EN[21:0]$1501 [0] $0$memwr$\storage_2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7352$233_EN[21:0]$1501 [0] $0$memwr$\storage_2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7352$233_EN[21:0]$1501 [0] $0$memwr$\storage_2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7352$233_EN[21:0]$1501 [0] $0$memwr$\storage_2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7352$233_EN[21:0]$1501 [0] $0$memwr$\storage_2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7352$233_EN[21:0]$1501 [0] $0$memwr$\storage_2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7352$233_EN[21:0]$1501 [0] $0$memwr$\storage_2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7352$233_EN[21:0]$1501 [0] $0$memwr$\storage_2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7352$233_EN[21:0]$1501 [0] $0$memwr$\storage_2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7352$233_EN[21:0]$1501 [0] $0$memwr$\storage_2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7352$233_EN[21:0]$1501 [0] $0$memwr$\storage_2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7352$233_EN[21:0]$1501 [0] $0$memwr$\storage_2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7352$233_EN[21:0]$1501 [0] $0$memwr$\storage_2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7352$233_EN[21:0]$1501 [0] $0$memwr$\storage_2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7352$233_EN[21:0]$1501 [0] $0$memwr$\storage_2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7352$233_EN[21:0]$1501 [0] }
    Consolidated identical input bits for $mux cell $procmux$6067:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7323$232_EN[9:0]$1491
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7323$232_EN[9:0]$1491 [0]
      New connections: $0$memwr$\storage_1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7323$232_EN[9:0]$1491 [9:1] = { $0$memwr$\storage_1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7323$232_EN[9:0]$1491 [0] $0$memwr$\storage_1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7323$232_EN[9:0]$1491 [0] $0$memwr$\storage_1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7323$232_EN[9:0]$1491 [0] $0$memwr$\storage_1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7323$232_EN[9:0]$1491 [0] $0$memwr$\storage_1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7323$232_EN[9:0]$1491 [0] $0$memwr$\storage_1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7323$232_EN[9:0]$1491 [0] $0$memwr$\storage_1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7323$232_EN[9:0]$1491 [0] $0$memwr$\storage_1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7323$232_EN[9:0]$1491 [0] $0$memwr$\storage_1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7323$232_EN[9:0]$1491 [0] }
    Consolidated identical input bits for $mux cell $procmux$6078:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7302$231_EN[9:0]$1481
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7302$231_EN[9:0]$1481 [0]
      New connections: $0$memwr$\storage$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7302$231_EN[9:0]$1481 [9:1] = { $0$memwr$\storage$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7302$231_EN[9:0]$1481 [0] $0$memwr$\storage$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7302$231_EN[9:0]$1481 [0] $0$memwr$\storage$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7302$231_EN[9:0]$1481 [0] $0$memwr$\storage$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7302$231_EN[9:0]$1481 [0] $0$memwr$\storage$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7302$231_EN[9:0]$1481 [0] $0$memwr$\storage$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7302$231_EN[9:0]$1481 [0] $0$memwr$\storage$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7302$231_EN[9:0]$1481 [0] $0$memwr$\storage$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7302$231_EN[9:0]$1481 [0] $0$memwr$\storage$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7302$231_EN[9:0]$1481 [0] }
    Consolidated identical input bits for $mux cell $procmux$6087:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$230_EN[31:0]$1462
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$230_EN[31:0]$1462 [24]
      New connections: { $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$230_EN[31:0]$1462 [31:25] $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$230_EN[31:0]$1462 [23:0] } = { $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$230_EN[31:0]$1462 [24] $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$230_EN[31:0]$1462 [24] $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$230_EN[31:0]$1462 [24] $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$230_EN[31:0]$1462 [24] $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$230_EN[31:0]$1462 [24] $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$230_EN[31:0]$1462 [24] $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$230_EN[31:0]$1462 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$6096:
      Old ports: A=0, B=16711680, Y=$0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$229_EN[31:0]$1459
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$229_EN[31:0]$1459 [16]
      New connections: { $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$229_EN[31:0]$1459 [31:17] $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$229_EN[31:0]$1459 [15:0] } = { 8'00000000 $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$229_EN[31:0]$1459 [16] $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$229_EN[31:0]$1459 [16] $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$229_EN[31:0]$1459 [16] $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$229_EN[31:0]$1459 [16] $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$229_EN[31:0]$1459 [16] $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$229_EN[31:0]$1459 [16] $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$229_EN[31:0]$1459 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$6105:
      Old ports: A=0, B=65280, Y=$0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$228_EN[31:0]$1456
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$228_EN[31:0]$1456 [8]
      New connections: { $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$228_EN[31:0]$1456 [31:9] $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$228_EN[31:0]$1456 [7:0] } = { 16'0000000000000000 $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$228_EN[31:0]$1456 [8] $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$228_EN[31:0]$1456 [8] $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$228_EN[31:0]$1456 [8] $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$228_EN[31:0]$1456 [8] $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$228_EN[31:0]$1456 [8] $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$228_EN[31:0]$1456 [8] $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$228_EN[31:0]$1456 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$6114:
      Old ports: A=0, B=255, Y=$0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$227_EN[31:0]$1453
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$227_EN[31:0]$1453 [0]
      New connections: $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$227_EN[31:0]$1453 [31:1] = { 24'000000000000000000000000 $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$227_EN[31:0]$1453 [0] $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$227_EN[31:0]$1453 [0] $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$227_EN[31:0]$1453 [0] $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$227_EN[31:0]$1453 [0] $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$227_EN[31:0]$1453 [0] $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$227_EN[31:0]$1453 [0] $0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$227_EN[31:0]$1453 [0] }
    New ctrl vector for $pmux cell $procmux$6183: { $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4598$945_Y $procmux$6190_CMP $procmux$6189_CMP $auto$opt_reduce.cc:137:opt_pmux$10404 $procmux$6186_CMP $procmux$6185_CMP $procmux$6184_CMP }
    New ctrl vector for $pmux cell $procmux$6273: { $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4598$945_Y $procmux$6190_CMP $procmux$6188_CMP $procmux$6187_CMP $procmux$6186_CMP $procmux$6185_CMP }
    New ctrl vector for $pmux cell $procmux$6719: { $procmux$6723_CMP $auto$opt_reduce.cc:137:opt_pmux$10406 }
    New ctrl vector for $pmux cell $procmux$7458: $auto$opt_reduce.cc:137:opt_pmux$10408
    New ctrl vector for $pmux cell $procmux$7463: $auto$opt_reduce.cc:137:opt_pmux$10410
    New ctrl vector for $pmux cell $procmux$7468: { $procmux$7461_CMP $auto$opt_reduce.cc:137:opt_pmux$10412 }
    New ctrl vector for $pmux cell $procmux$7473: { $procmux$7461_CMP $auto$opt_reduce.cc:137:opt_pmux$10414 }
    New ctrl vector for $pmux cell $procmux$7478: { $procmux$7461_CMP $auto$opt_reduce.cc:137:opt_pmux$10416 }
    New ctrl vector for $pmux cell $procmux$7483: { $procmux$7461_CMP $auto$opt_reduce.cc:137:opt_pmux$10418 }
    New ctrl vector for $pmux cell $procmux$7488: { $procmux$7461_CMP $auto$opt_reduce.cc:137:opt_pmux$10420 }
    New ctrl vector for $pmux cell $procmux$7795: $auto$opt_reduce.cc:137:opt_pmux$10422
    New ctrl vector for $pmux cell $procmux$7807: $auto$opt_reduce.cc:137:opt_pmux$10424
    New ctrl vector for $pmux cell $procmux$7811: $auto$opt_reduce.cc:137:opt_pmux$10426
    New ctrl vector for $pmux cell $procmux$7815: $auto$opt_reduce.cc:137:opt_pmux$10428
    New ctrl vector for $pmux cell $procmux$7827: $auto$opt_reduce.cc:137:opt_pmux$10430
    New ctrl vector for $pmux cell $procmux$7852: { $procmux$7850_CMP $auto$opt_reduce.cc:137:opt_pmux$10432 }
    New ctrl vector for $pmux cell $procmux$7861: $auto$opt_reduce.cc:137:opt_pmux$10434
    New ctrl vector for $pmux cell $procmux$7878: $auto$opt_reduce.cc:137:opt_pmux$10436
    New ctrl vector for $pmux cell $procmux$7903: $auto$opt_reduce.cc:137:opt_pmux$10438
    New ctrl vector for $pmux cell $procmux$7923: $auto$opt_reduce.cc:137:opt_pmux$10440
    New ctrl vector for $pmux cell $procmux$8077: $auto$opt_reduce.cc:137:opt_pmux$10442
    New ctrl vector for $pmux cell $procmux$8081: $auto$opt_reduce.cc:137:opt_pmux$10444
    New ctrl vector for $pmux cell $procmux$8127: { $procmux$8118_CMP $auto$opt_reduce.cc:137:opt_pmux$10446 }
    New ctrl vector for $pmux cell $procmux$8140: $auto$opt_reduce.cc:137:opt_pmux$10448
    New ctrl vector for $pmux cell $procmux$8160: $auto$opt_reduce.cc:137:opt_pmux$10450
    New ctrl vector for $pmux cell $procmux$8167: $auto$opt_reduce.cc:137:opt_pmux$10452
    New ctrl vector for $pmux cell $procmux$8245: $auto$opt_reduce.cc:137:opt_pmux$10454
    New ctrl vector for $pmux cell $procmux$8264: $auto$opt_reduce.cc:137:opt_pmux$10456
    New ctrl vector for $pmux cell $procmux$8284: $auto$opt_reduce.cc:137:opt_pmux$10458
    New ctrl vector for $pmux cell $procmux$8306: { $procmux$8231_CMP $procmux$8223_CMP $auto$opt_reduce.cc:137:opt_pmux$10460 }
    New ctrl vector for $pmux cell $procmux$8330: { $procmux$8231_CMP $auto$opt_reduce.cc:137:opt_pmux$10462 }
    New ctrl vector for $pmux cell $procmux$8361: $auto$opt_reduce.cc:137:opt_pmux$10464
    New ctrl vector for $pmux cell $procmux$8381: $auto$opt_reduce.cc:137:opt_pmux$10466
    New ctrl vector for $pmux cell $procmux$8407: $auto$opt_reduce.cc:137:opt_pmux$10468
    New ctrl vector for $pmux cell $procmux$8466: $auto$opt_reduce.cc:137:opt_pmux$10470
    New ctrl vector for $pmux cell $procmux$8485: $auto$opt_reduce.cc:137:opt_pmux$10472
    New ctrl vector for $pmux cell $procmux$8505: $auto$opt_reduce.cc:137:opt_pmux$10474
    New ctrl vector for $pmux cell $procmux$8527: { $procmux$8452_CMP $procmux$8444_CMP $auto$opt_reduce.cc:137:opt_pmux$10476 }
    New ctrl vector for $pmux cell $procmux$8551: { $procmux$8452_CMP $auto$opt_reduce.cc:137:opt_pmux$10478 }
    New ctrl vector for $pmux cell $procmux$8582: $auto$opt_reduce.cc:137:opt_pmux$10480
    New ctrl vector for $pmux cell $procmux$8602: $auto$opt_reduce.cc:137:opt_pmux$10482
    New ctrl vector for $pmux cell $procmux$8628: $auto$opt_reduce.cc:137:opt_pmux$10484
    New ctrl vector for $pmux cell $procmux$8687: $auto$opt_reduce.cc:137:opt_pmux$10486
    New ctrl vector for $pmux cell $procmux$8706: $auto$opt_reduce.cc:137:opt_pmux$10488
    New ctrl vector for $pmux cell $procmux$8726: $auto$opt_reduce.cc:137:opt_pmux$10490
    New ctrl vector for $pmux cell $procmux$8748: { $procmux$8673_CMP $procmux$8665_CMP $auto$opt_reduce.cc:137:opt_pmux$10492 }
    New ctrl vector for $pmux cell $procmux$8772: { $procmux$8673_CMP $auto$opt_reduce.cc:137:opt_pmux$10494 }
    New ctrl vector for $pmux cell $procmux$8803: $auto$opt_reduce.cc:137:opt_pmux$10496
    New ctrl vector for $pmux cell $procmux$8823: $auto$opt_reduce.cc:137:opt_pmux$10498
    New ctrl vector for $pmux cell $procmux$8849: $auto$opt_reduce.cc:137:opt_pmux$10500
    New ctrl vector for $pmux cell $procmux$8908: $auto$opt_reduce.cc:137:opt_pmux$10502
    New ctrl vector for $pmux cell $procmux$8927: $auto$opt_reduce.cc:137:opt_pmux$10504
    New ctrl vector for $pmux cell $procmux$8947: $auto$opt_reduce.cc:137:opt_pmux$10506
    New ctrl vector for $pmux cell $procmux$8969: { $procmux$8894_CMP $procmux$8886_CMP $auto$opt_reduce.cc:137:opt_pmux$10508 }
    New ctrl vector for $pmux cell $procmux$8993: { $procmux$8894_CMP $auto$opt_reduce.cc:137:opt_pmux$10510 }
    New ctrl vector for $pmux cell $procmux$9024: $auto$opt_reduce.cc:137:opt_pmux$10512
    New ctrl vector for $pmux cell $procmux$9044: $auto$opt_reduce.cc:137:opt_pmux$10514
    New ctrl vector for $pmux cell $procmux$9070: $auto$opt_reduce.cc:137:opt_pmux$10516
    New ctrl vector for $pmux cell $procmux$9274: $auto$opt_reduce.cc:137:opt_pmux$10518
    New ctrl vector for $pmux cell $procmux$9281: { $procmux$9263_CMP $auto$opt_reduce.cc:137:opt_pmux$10520 }
    New ctrl vector for $pmux cell $procmux$9290: { $procmux$9263_CMP $auto$opt_reduce.cc:137:opt_pmux$10522 }
    New ctrl vector for $pmux cell $procmux$9380: $auto$opt_reduce.cc:137:opt_pmux$10524
    New ctrl vector for $pmux cell $procmux$9426: $auto$opt_reduce.cc:137:opt_pmux$10526
    New ctrl vector for $pmux cell $procmux$9437: $auto$opt_reduce.cc:137:opt_pmux$10528
    New ctrl vector for $pmux cell $procmux$9444: $auto$opt_reduce.cc:137:opt_pmux$10530
    New ctrl vector for $pmux cell $procmux$9474: $auto$opt_reduce.cc:137:opt_pmux$10532
    New ctrl vector for $pmux cell $procmux$9482: $auto$opt_reduce.cc:137:opt_pmux$10534
    New ctrl vector for $pmux cell $procmux$9510: $auto$opt_reduce.cc:137:opt_pmux$10536
    New ctrl vector for $pmux cell $procmux$9519: { $procmux$9386_CMP $auto$opt_reduce.cc:137:opt_pmux$10538 }
    New ctrl vector for $pmux cell $procmux$9531: { $auto$opt_reduce.cc:137:opt_pmux$10540 $procmux$9381_CMP }
    New ctrl vector for $pmux cell $procmux$9538: { $auto$opt_reduce.cc:137:opt_pmux$10542 $procmux$9381_CMP }
  Optimizing cells in module \colorlight_i5.
Performed a total of 111 changes.

4.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~444 debug messages>
Removed a total of 148 cells.

4.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$10220 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $procdff$10220 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 0 on $flatten\VexRiscv.$procdff$9834 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $flatten\VexRiscv.$procdff$9849 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $flatten\VexRiscv.$procdff$9849 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $flatten\VexRiscv.$procdff$9849 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $flatten\VexRiscv.$procdff$9849 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $flatten\VexRiscv.$procdff$9849 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $flatten\VexRiscv.$procdff$9849 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 8 on $flatten\VexRiscv.$procdff$9849 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 9 on $flatten\VexRiscv.$procdff$9849 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 10 on $flatten\VexRiscv.$procdff$9849 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 11 on $flatten\VexRiscv.$procdff$9849 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 12 on $flatten\VexRiscv.$procdff$9849 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 13 on $flatten\VexRiscv.$procdff$9849 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 14 on $flatten\VexRiscv.$procdff$9849 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 15 on $flatten\VexRiscv.$procdff$9849 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 16 on $flatten\VexRiscv.$procdff$9849 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 17 on $flatten\VexRiscv.$procdff$9849 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 18 on $flatten\VexRiscv.$procdff$9849 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 19 on $flatten\VexRiscv.$procdff$9849 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 20 on $flatten\VexRiscv.$procdff$9849 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 21 on $flatten\VexRiscv.$procdff$9849 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 22 on $flatten\VexRiscv.$procdff$9849 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 23 on $flatten\VexRiscv.$procdff$9849 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 24 on $flatten\VexRiscv.$procdff$9849 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 25 on $flatten\VexRiscv.$procdff$9849 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 26 on $flatten\VexRiscv.$procdff$9849 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 27 on $flatten\VexRiscv.$procdff$9849 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 28 on $flatten\VexRiscv.$procdff$9849 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 29 on $flatten\VexRiscv.$procdff$9849 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 30 on $flatten\VexRiscv.$procdff$9849 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 31 on $flatten\VexRiscv.$procdff$9849 ($dff) from module colorlight_i5.

4.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 1014 unused wires.
<suppressed ~144 debug messages>

4.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~13 debug messages>

4.12.9. Rerunning OPT passes. (Maybe there is more to do..)

4.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$7811.
    dead port 2/2 on $mux $procmux$7811.
    dead port 1/2 on $mux $procmux$7815.
    dead port 1/2 on $mux $procmux$9426.
    dead port 2/2 on $mux $procmux$9426.
    dead port 1/2 on $mux $procmux$9510.
    dead port 2/2 on $mux $procmux$9510.
    dead port 1/3 on $pmux $procmux$9519.
Removed 8 multiplexer ports.
<suppressed ~3135 debug messages>

4.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New ctrl vector for $pmux cell $procmux$7488: $auto$opt_reduce.cc:137:opt_pmux$10408
  Optimizing cells in module \colorlight_i5.
Performed a total of 1 changes.

4.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.12.13. Executing OPT_DFF pass (perform DFF optimizations).

4.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1 unused cells and 10 unused wires.
<suppressed ~6 debug messages>

4.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.12.16. Rerunning OPT passes. (Maybe there is more to do..)

4.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3134 debug messages>

4.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.12.20. Executing OPT_DFF pass (perform DFF optimizations).

4.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.12.23. Finished fast OPT passes. (There is nothing left to do.)

4.13. Executing FSM pass (extract and optimize FSM).

4.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking colorlight_i5.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.VexRiscv.CsrPlugin_interrupt_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.VexRiscv.CsrPlugin_interrupt_targetPrivilege as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.VexRiscv.CsrPlugin_mstatus_MPP as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.basesoc_fsm_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_fullmemorywe_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine0_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine1_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine2_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine3_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_multiplexer_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_refresher_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litespimmap_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litespiphy_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_mmap_byte_count as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlight_i5.basesoc_sdram_choose_req_grant as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_sdram_cmd_payload_a as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlight_i5.basesoc_sdram_dfi_p0_bank as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlight_i5.basesoc_spimaster_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_wishbone2csr_state as FSM state register:
    Register has an initialization value.

4.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.14. Executing OPT pass (performing simple optimizations).

4.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3134 debug messages>

4.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$10357 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \spi_mosi_storage).
Adding SRST signal on $procdff$10356 ($dff) from module colorlight_i5 (D = $procmux$6466_Y, Q = \spi_mosi_sel, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10545 ($sdff) from module colorlight_i5 (D = $procmux$6466_Y, Q = \spi_mosi_sel).
Adding SRST signal on $procdff$10354 ($dff) from module colorlight_i5 (D = $procmux$6471_Y, Q = \spi_mosi_data, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10549 ($sdff) from module colorlight_i5 (D = \spi_mosi_storage, Q = \spi_mosi_data).
Adding SRST signal on $procdff$10352 ($dff) from module colorlight_i5 (D = $procmux$6478_Y, Q = \spi_miso_data, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10551 ($sdff) from module colorlight_i5 (D = $procmux$6476_Y, Q = \spi_miso_data).
Adding SRST signal on $procdff$10351 ($dff) from module colorlight_i5 (D = $procmux$6482_Y, Q = \spi_miso_1, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10553 ($sdff) from module colorlight_i5 (D = \spi_miso_data, Q = \spi_miso_1).
Adding SRST signal on $procdff$10350 ($dff) from module colorlight_i5 (D = $procmux$6486_Y, Q = \spi_loopback_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10555 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \spi_loopback_storage).
Adding SRST signal on $procdff$10348 ($dff) from module colorlight_i5 (D = $procmux$6490_Y, Q = \spi_cs_storage, rval = 17'00000000000000001).
Adding EN signal on $auto$ff.cc:266:slice$10557 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [16:0], Q = \spi_cs_storage).
Adding SRST signal on $procdff$10346 ($dff) from module colorlight_i5 (D = $procmux$6494_Y, Q = \spi_count, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10559 ($sdff) from module colorlight_i5 (D = \spi_count_spimaster_next_value, Q = \spi_count).
Adding SRST signal on $procdff$10345 ($dff) from module colorlight_i5 (D = $procmux$6498_Y, Q = \spi_control_storage, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$10561 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [15:0], Q = \spi_control_storage).
Adding SRST signal on $procdff$10344 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank5_control0_re, Q = \spi_control_re, rval = 1'0).
Adding SRST signal on $procdff$10343 ($dff) from module colorlight_i5 (D = $procmux$6327_Y, Q = \spi_clk_divider1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$10342 ($dff) from module colorlight_i5 (D = \socbushandler_master, Q = \socbushandler_slaves, rval = 5'00000).
Adding SRST signal on $procdff$10341 ($dff) from module colorlight_i5 (D = $procmux$6506_Y, Q = \socbushandler_grant, rval = 1'0).
Adding SRST signal on $procdff$10340 ($dff) from module colorlight_i5 (D = $procmux$6516_Y, Q = \socbushandler_count, rval = 20'11110100001001000000).
Adding EN signal on $auto$ff.cc:266:slice$10567 ($sdff) from module colorlight_i5 (D = $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5814$1227_Y, Q = \socbushandler_count).
Adding SRST signal on $procdff$10337 ($dff) from module colorlight_i5 (D = { \rddata_en [1:0] \basesoc_sdram_master_p0_rddata_en }, Q = \rddata_en, rval = 3'000).
Adding SRST signal on $procdff$10336 ($dff) from module colorlight_i5 (D = $procmux$6522_Y, Q = \lora_reset_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10574 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \lora_reset_storage).
Adding SRST signal on $procdff$10334 ($dff) from module colorlight_i5 (D = $procmux$6526_Y, Q = \leds_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10576 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \leds_storage).
Adding SRST signal on $procdff$10333 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank2_out0_re, Q = \leds_re, rval = 1'0).
Adding SRST signal on $procdff$10332 ($dff) from module colorlight_i5 (D = $procmux$6530_Y, Q = \leds_mode, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10579 ($sdff) from module colorlight_i5 (D = 1'1, Q = \leds_mode).
Adding SRST signal on $procdff$10331 ($dff) from module colorlight_i5 (D = $procmux$6535_Y, Q = \leds_count, rval = 25'1110010011100001110000000).
Adding SRST signal on $procdff$10330 ($dff) from module colorlight_i5 (D = $procmux$6541_Y, Q = \leds_chaser, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10584 ($sdff) from module colorlight_i5 (D = $not$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5922$1266_Y, Q = \leds_chaser).
Adding SRST signal on $procdff$10329 ($dff) from module colorlight_i5 (D = \rddata_en [2], Q = \dfi_p0_rddata_valid, rval = 1'0).
Adding SRST signal on $procdff$10328 ($dff) from module colorlight_i5 (D = \csr_bankarray_sel, Q = \csr_bankarray_sel_r, rval = 1'0).
Adding SRST signal on $procdff$10327 ($dff) from module colorlight_i5 (D = $procmux$6183_Y, Q = \csr_bankarray_interface8_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10326 ($dff) from module colorlight_i5 (D = $procmux$6210_Y, Q = \csr_bankarray_interface7_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10325 ($dff) from module colorlight_i5 (D = $procmux$6231_Y, Q = \csr_bankarray_interface6_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10324 ($dff) from module colorlight_i5 (D = $procmux$6252_Y, Q = \csr_bankarray_interface5_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10323 ($dff) from module colorlight_i5 (D = $procmux$6273_Y, Q = \csr_bankarray_interface4_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10322 ($dff) from module colorlight_i5 (D = $procmux$6285_Y [31:1], Q = \csr_bankarray_interface3_bank_bus_dat_r [31:1], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $procdff$10322 ($dff) from module colorlight_i5 (D = \lora_reset_storage, Q = \csr_bankarray_interface3_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $procdff$10321 ($dff) from module colorlight_i5 (D = $procmux$6291_Y [31:1], Q = \csr_bankarray_interface2_bank_bus_dat_r [31:1], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $procdff$10321 ($dff) from module colorlight_i5 (D = \leds_storage, Q = \csr_bankarray_interface2_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $procdff$10320 ($dff) from module colorlight_i5 (D = $procmux$6301_Y, Q = \csr_bankarray_interface1_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10319 ($dff) from module colorlight_i5 (D = $procmux$6312_Y, Q = \csr_bankarray_interface0_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10318 ($dff) from module colorlight_i5 (D = $procmux$6548_Y, Q = \basesoc_wishbone_bridge_wdata_converter_converter_mux, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10603 ($sdff) from module colorlight_i5 (D = $procmux$6546_Y, Q = \basesoc_wishbone_bridge_wdata_converter_converter_mux).
Adding SRST signal on $procdff$10317 ($dff) from module colorlight_i5 (D = $procmux$6555_Y, Q = \basesoc_wishbone_bridge_rdata_converter_converter_strobe_all, rval = 1'0).
Adding SRST signal on $procdff$10315 ($dff) from module colorlight_i5 (D = { $procmux$6124_Y $procmux$6447_Y $procmux$6136_Y $procmux$6145_Y }, Q = \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$10610 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_slave_p0_rddata, Q = \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data [127:96]).
Adding EN signal on $auto$ff.cc:266:slice$10610 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_slave_p0_rddata, Q = \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data [63:32]).
Adding EN signal on $auto$ff.cc:266:slice$10610 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_slave_p0_rddata, Q = \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data [31:0]).
Adding EN signal on $auto$ff.cc:266:slice$10610 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_slave_p0_rddata, Q = \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data [95:64]).
Adding SRST signal on $procdff$10312 ($dff) from module colorlight_i5 (D = $procmux$6589_Y, Q = \basesoc_wishbone_bridge_rdata_converter_converter_demux, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10623 ($sdff) from module colorlight_i5 (D = $procmux$6587_Y, Q = \basesoc_wishbone_bridge_rdata_converter_converter_demux).
Adding SRST signal on $procdff$10311 ($dff) from module colorlight_i5 (D = $procmux$6593_Y, Q = \basesoc_wishbone_bridge_cmd_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10625 ($sdff) from module colorlight_i5 (D = \basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2, Q = \basesoc_wishbone_bridge_cmd_we).
Adding SRST signal on $procdff$10310 ($dff) from module colorlight_i5 (D = $procmux$6597_Y, Q = \basesoc_wishbone_bridge_cmd_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10627 ($sdff) from module colorlight_i5 (D = \basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0, Q = \basesoc_wishbone_bridge_cmd_count).
Adding SRST signal on $procdff$10309 ($dff) from module colorlight_i5 (D = $procmux$6601_Y, Q = \basesoc_wishbone_bridge_cmd_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$10629 ($sdff) from module colorlight_i5 (D = \basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1, Q = \basesoc_wishbone_bridge_cmd_addr).
Adding SRST signal on $procdff$10308 ($dff) from module colorlight_i5 (D = $or$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4460$914_Y, Q = \basesoc_wishbone_bridge_aborted, rval = 1'0).
Adding SRST signal on $procdff$10307 ($dff) from module colorlight_i5 (D = \basesoc_wishbone2csr_next_state, Q = \basesoc_wishbone2csr_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10636 ($sdff) from module colorlight_i5 (D = \basesoc_wishbone2csr_next_state, Q = \basesoc_wishbone2csr_state).
Adding SRST signal on $procdff$10304 ($dff) from module colorlight_i5 (D = $procmux$6612_Y, Q = \basesoc_uart_tx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10640 ($sdff) from module colorlight_i5 (D = $procmux$6612_Y, Q = \basesoc_uart_tx_fifo_readable).
Adding SRST signal on $procdff$10303 ($dff) from module colorlight_i5 (D = $procmux$6616_Y, Q = \basesoc_uart_tx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10644 ($sdff) from module colorlight_i5 (D = $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243_Y, Q = \basesoc_uart_tx_fifo_produce).
Adding SRST signal on $procdff$10302 ($dff) from module colorlight_i5 (D = $procmux$6625_Y, Q = \basesoc_uart_tx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$10646 ($sdff) from module colorlight_i5 (D = $procmux$6625_Y, Q = \basesoc_uart_tx_fifo_level0).
Adding SRST signal on $procdff$10301 ($dff) from module colorlight_i5 (D = $procmux$6629_Y, Q = \basesoc_uart_tx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10654 ($sdff) from module colorlight_i5 (D = $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5869$1244_Y, Q = \basesoc_uart_tx_fifo_consume).
Adding SRST signal on $procdff$10297 ($dff) from module colorlight_i5 (D = $procmux$6636_Y, Q = \basesoc_uart_rx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10656 ($sdff) from module colorlight_i5 (D = $procmux$6636_Y, Q = \basesoc_uart_rx_fifo_readable).
Adding SRST signal on $procdff$10296 ($dff) from module colorlight_i5 (D = $procmux$6640_Y, Q = \basesoc_uart_rx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10660 ($sdff) from module colorlight_i5 (D = $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5888$1254_Y, Q = \basesoc_uart_rx_fifo_produce).
Adding SRST signal on $procdff$10295 ($dff) from module colorlight_i5 (D = $procmux$6649_Y, Q = \basesoc_uart_rx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$10662 ($sdff) from module colorlight_i5 (D = $procmux$6649_Y, Q = \basesoc_uart_rx_fifo_level0).
Adding SRST signal on $procdff$10294 ($dff) from module colorlight_i5 (D = $procmux$6653_Y, Q = \basesoc_uart_rx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10670 ($sdff) from module colorlight_i5 (D = $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5891$1255_Y, Q = \basesoc_uart_rx_fifo_consume).
Adding SRST signal on $procdff$10293 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank8_ev_pending_re, Q = \basesoc_uart_pending_re, rval = 1'0).
Adding SRST signal on $procdff$10292 ($dff) from module colorlight_i5 (D = $procmux$6657_Y, Q = \basesoc_uart_pending_r, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10673 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_uart_pending_r).
Adding SRST signal on $procdff$10291 ($dff) from module colorlight_i5 (D = $procmux$6661_Y, Q = \basesoc_uart_enable_storage, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10675 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_uart_enable_storage).
Adding SRST signal on $procdff$10289 ($dff) from module colorlight_i5 (D = $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5834$1238_Y [32], Q = \basesoc_tx_tick, rval = 1'0).
Adding SRST signal on $procdff$10288 ($dff) from module colorlight_i5 (D = $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5834$1238_Y [31:0], Q = \basesoc_tx_phase, rval = 8246337).
Adding EN signal on $procdff$10287 ($dff) from module colorlight_i5 (D = \basesoc_tx_data_rs232phytx_next_value2, Q = \basesoc_tx_data).
Adding EN signal on $procdff$10286 ($dff) from module colorlight_i5 (D = \basesoc_tx_count_rs232phytx_next_value0, Q = \basesoc_tx_count).
Adding SRST signal on $auto$ff.cc:266:slice$10684 ($dffe) from module colorlight_i5 (D = $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2422$318_Y, Q = \basesoc_tx_count, rval = 4'0000).
Adding SRST signal on $procdff$10285 ($dff) from module colorlight_i5 (D = \basesoc_timer_zero_trigger, Q = \basesoc_timer_zero_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$10284 ($dff) from module colorlight_i5 (D = $procmux$6671_Y, Q = \basesoc_timer_zero_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10689 ($sdff) from module colorlight_i5 (D = $procmux$6671_Y, Q = \basesoc_timer_zero_pending).
Adding SRST signal on $procdff$10283 ($dff) from module colorlight_i5 (D = $procmux$6675_Y, Q = \basesoc_timer_value_status, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10693 ($sdff) from module colorlight_i5 (D = \basesoc_timer_value, Q = \basesoc_timer_value_status).
Adding SRST signal on $procdff$10281 ($dff) from module colorlight_i5 (D = $procmux$6165_Y, Q = \basesoc_timer_value, rval = 0).
Adding SRST signal on $procdff$10280 ($dff) from module colorlight_i5 (D = $procmux$6679_Y, Q = \basesoc_timer_update_value_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10696 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_update_value_storage).
Adding SRST signal on $procdff$10279 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank7_update_value0_re, Q = \basesoc_timer_update_value_re, rval = 1'0).
Adding SRST signal on $procdff$10277 ($dff) from module colorlight_i5 (D = $procmux$6683_Y, Q = \basesoc_timer_reload_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10699 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_timer_reload_storage).
Adding SRST signal on $procdff$10275 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank7_ev_pending_re, Q = \basesoc_timer_pending_re, rval = 1'0).
Adding SRST signal on $procdff$10274 ($dff) from module colorlight_i5 (D = $procmux$6687_Y, Q = \basesoc_timer_pending_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10702 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_pending_r).
Adding SRST signal on $procdff$10273 ($dff) from module colorlight_i5 (D = $procmux$6691_Y, Q = \basesoc_timer_load_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10704 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_timer_load_storage).
Adding SRST signal on $procdff$10271 ($dff) from module colorlight_i5 (D = $procmux$6695_Y, Q = \basesoc_timer_enable_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10706 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_enable_storage).
Adding SRST signal on $procdff$10269 ($dff) from module colorlight_i5 (D = $procmux$6699_Y, Q = \basesoc_timer_en_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10708 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_en_storage).
Adding SRST signal on $procdff$10267 ($dff) from module colorlight_i5 (D = \basesoc_spimaster_next_state, Q = \basesoc_spimaster_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10710 ($sdff) from module colorlight_i5 (D = \basesoc_spimaster_next_state, Q = \basesoc_spimaster_state).
Adding SRST signal on $procdff$10266 ($dff) from module colorlight_i5 (D = $procmux$6703_Y, Q = \basesoc_spiflash_phy_storage, rval = 8'00000001).
Adding EN signal on $auto$ff.cc:266:slice$10724 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \basesoc_spiflash_phy_storage).
Adding EN signal on $procdff$10265 ($dff) from module colorlight_i5 (D = \basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0, Q = \basesoc_spiflash_phy_sr_out_cnt).
Adding SRST signal on $procdff$10264 ($dff) from module colorlight_i5 (D = $procmux$6711_Y, Q = \basesoc_spiflash_phy_sr_out, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10727 ($sdff) from module colorlight_i5 (D = $procmux$6711_Y, Q = \basesoc_spiflash_phy_sr_out).
Adding EN signal on $procdff$10263 ($dff) from module colorlight_i5 (D = \basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1, Q = \basesoc_spiflash_phy_sr_in_cnt).
Adding SRST signal on $procdff$10262 ($dff) from module colorlight_i5 (D = $procmux$6724_Y, Q = \basesoc_spiflash_phy_sr_in, rval = 0).
Adding SRST signal on $procdff$10260 ($dff) from module colorlight_i5 (D = { \basesoc_spiflash_phy_posedge \basesoc_spiflash_phy_posedge_reg [1] }, Q = \basesoc_spiflash_phy_posedge_reg, rval = 2'00).
Adding SRST signal on $procdff$10258 ($dff) from module colorlight_i5 (D = $procmux$6732_Y, Q = \basesoc_spiflash_phy_div, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10734 ($sdff) from module colorlight_i5 (D = \basesoc_spiflash_phy_storage, Q = \basesoc_spiflash_phy_div).
Adding SRST signal on $procdff$10257 ($dff) from module colorlight_i5 (D = $procmux$6737_Y, Q = \basesoc_spiflash_phy_count, rval = 4'1011).
Adding EN signal on $auto$ff.cc:266:slice$10736 ($sdff) from module colorlight_i5 (D = $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6023$1286_Y, Q = \basesoc_spiflash_phy_count).
Adding SRST signal on $procdff$10256 ($dff) from module colorlight_i5 (D = $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6011$1283_Y, Q = \basesoc_spiflash_phy_cnt, rval = 8'00000000).
Adding SRST signal on $procdff$10255 ($dff) from module colorlight_i5 (D = \basesoc_spiflash_phy_clk, Q = \basesoc_spiflash_phy_clk_reg, rval = 1'0).
Adding SRST signal on $procdff$10254 ($dff) from module colorlight_i5 (D = $procmux$6745_Y, Q = \basesoc_spiflash_phy_clk, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10750 ($sdff) from module colorlight_i5 (D = $not$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2997$390_Y, Q = \basesoc_spiflash_phy_clk).
Adding EN signal on $procdff$10253 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_sdram_wrdata_storage).
Adding SRST signal on $procdff$10251 ($dff) from module colorlight_i5 (D = $procmux$6755_Y, Q = \basesoc_sdram_twtrcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10250 ($dff) from module colorlight_i5 (D = $procmux$6762_Y [1:0], Q = \basesoc_sdram_twtrcon_count [1:0], rval = 2'00).
Adding SRST signal on $procdff$10250 ($dff) from module colorlight_i5 (D = $procmux$6765_Y [2], Q = \basesoc_sdram_twtrcon_count [2], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10763 ($sdff) from module colorlight_i5 (D = $procmux$6765_Y [2], Q = \basesoc_sdram_twtrcon_count [2]).
Adding EN signal on $auto$ff.cc:266:slice$10760 ($sdff) from module colorlight_i5 (D = $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6582$1405_Y [1:0], Q = \basesoc_sdram_twtrcon_count [1:0]).
Adding SRST signal on $procdff$10249 ($dff) from module colorlight_i5 (D = $procmux$6774_Y, Q = \basesoc_sdram_trrdcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10248 ($dff) from module colorlight_i5 (D = $procmux$6778_Y, Q = \basesoc_sdram_trrdcon_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10769 ($sdff) from module colorlight_i5 (D = $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6552$1399_Y, Q = \basesoc_sdram_trrdcon_count).
Adding SRST signal on $procdff$10247 ($dff) from module colorlight_i5 (D = $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6044$1289_Y, Q = \basesoc_sdram_timer_count1, rval = 10'1110101001).
Adding SRST signal on $procdff$10246 ($dff) from module colorlight_i5 (D = $procmux$6788_Y, Q = \basesoc_sdram_time1, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10776 ($sdff) from module colorlight_i5 (D = $procmux$6788_Y, Q = \basesoc_sdram_time1).
Adding SRST signal on $procdff$10245 ($dff) from module colorlight_i5 (D = $procmux$6795_Y, Q = \basesoc_sdram_time0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$10780 ($sdff) from module colorlight_i5 (D = $procmux$6795_Y, Q = \basesoc_sdram_time0).
Adding SRST signal on $procdff$10244 ($dff) from module colorlight_i5 (D = $procmux$6804_Y, Q = \basesoc_sdram_tccdcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10243 ($dff) from module colorlight_i5 (D = $procmux$6808_Y, Q = \basesoc_sdram_tccdcon_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10785 ($sdff) from module colorlight_i5 (D = $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6567$1402_Y, Q = \basesoc_sdram_tccdcon_count).
Adding SRST signal on $procdff$10242 ($dff) from module colorlight_i5 (D = $procmux$6815_Y, Q = \basesoc_sdram_storage, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$10789 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [3:0], Q = \basesoc_sdram_storage).
Adding SRST signal on $procdff$10241 ($dff) from module colorlight_i5 (D = $procmux$6822_Y, Q = \basesoc_sdram_sequencer_trigger, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10791 ($sdff) from module colorlight_i5 (D = $procmux$6822_Y, Q = \basesoc_sdram_sequencer_trigger).
Adding SRST signal on $procdff$10240 ($dff) from module colorlight_i5 (D = $procmux$6375_Y, Q = \basesoc_sdram_sequencer_done1, rval = 1'0).
Adding SRST signal on $procdff$10239 ($dff) from module colorlight_i5 (D = $procmux$6831_Y, Q = \basesoc_sdram_sequencer_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10798 ($sdff) from module colorlight_i5 (D = $procmux$6829_Y, Q = \basesoc_sdram_sequencer_count).
Adding SRST signal on $procdff$10237 ($dff) from module colorlight_i5 (D = $procmux$6838_Y, Q = \basesoc_sdram_rddata_status, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10802 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_csr_dfi_p0_rddata, Q = \basesoc_sdram_rddata_status).
Adding SRST signal on $procdff$10235 ($dff) from module colorlight_i5 (D = $procmux$6414_Y, Q = \basesoc_sdram_postponer_req_o, rval = 1'0).
Adding SRST signal on $procdff$10234 ($dff) from module colorlight_i5 (D = $procmux$6844_Y, Q = \basesoc_sdram_postponer_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10809 ($sdff) from module colorlight_i5 (D = $procmux$6842_Y, Q = \basesoc_sdram_postponer_count).
Adding SRST signal on $procdff$10233 ($dff) from module colorlight_i5 (D = \basesoc_sdram_twtrcon_valid, Q = \basesoc_sdram_dfi_p0_wrdata_en, rval = 1'0).
Adding SRST signal on $procdff$10232 ($dff) from module colorlight_i5 (D = $not$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6540$1397_Y, Q = \basesoc_sdram_dfi_p0_we_n, rval = 1'1).
Adding SRST signal on $procdff$10231 ($dff) from module colorlight_i5 (D = $and$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5731$1210_Y, Q = \basesoc_sdram_dfi_p0_rddata_en, rval = 1'0).
Adding SRST signal on $procdff$10230 ($dff) from module colorlight_i5 (D = $not$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6539$1396_Y, Q = \basesoc_sdram_dfi_p0_ras_n, rval = 1'1).
Adding SRST signal on $procdff$10228 ($dff) from module colorlight_i5 (D = $not$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6538$1395_Y, Q = \basesoc_sdram_dfi_p0_cas_n, rval = 1'1).
Adding SRST signal on $procdff$10227 ($dff) from module colorlight_i5 (D = \comb_rhs_self16, Q = \basesoc_sdram_dfi_p0_bank, rval = 2'00).
Adding SRST signal on $procdff$10226 ($dff) from module colorlight_i5 (D = \sync_rhs_self1, Q = \basesoc_sdram_dfi_p0_address, rval = 11'00000000000).
Adding SRST signal on $procdff$10225 ($dff) from module colorlight_i5 (D = $procmux$6848_Y, Q = \basesoc_sdram_command_storage, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10830 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \basesoc_sdram_command_storage).
Adding SRST signal on $procdff$10223 ($dff) from module colorlight_i5 (D = $procmux$6379_Y, Q = \basesoc_sdram_cmd_payload_we, rval = 1'0).
Adding SRST signal on $procdff$10222 ($dff) from module colorlight_i5 (D = $procmux$6389_Y, Q = \basesoc_sdram_cmd_payload_ras, rval = 1'0).
Adding SRST signal on $procdff$10221 ($dff) from module colorlight_i5 (D = $procmux$6396_Y, Q = \basesoc_sdram_cmd_payload_cas, rval = 1'0).
Adding SRST signal on $procdff$10219 ($dff) from module colorlight_i5 (D = $procmux$6406_Y [9:0], Q = \basesoc_sdram_cmd_payload_a [9:0], rval = 10'0000000000).
Adding SRST signal on $procdff$10219 ($dff) from module colorlight_i5 (D = $procmux$6408_Y [10], Q = \basesoc_sdram_cmd_payload_a [10], rval = 1'0).
Adding SRST signal on $procdff$10218 ($dff) from module colorlight_i5 (D = $procmux$6889_Y, Q = \basesoc_sdram_choose_req_grant, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10847 ($sdff) from module colorlight_i5 (D = $procmux$6860_Y, Q = \basesoc_sdram_choose_req_grant).
Adding SRST signal on $procdff$10216 ($dff) from module colorlight_i5 (D = $procmux$6936_Y, Q = \basesoc_sdram_bankmachine3_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10215 ($dff) from module colorlight_i5 (D = $procmux$6946_Y, Q = \basesoc_sdram_bankmachine3_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10864 ($sdff) from module colorlight_i5 (D = $procmux$6946_Y, Q = \basesoc_sdram_bankmachine3_twtpcon_count).
Adding SRST signal on $procdff$10214 ($dff) from module colorlight_i5 (D = $procmux$6952_Y, Q = \basesoc_sdram_bankmachine3_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$10213 ($dff) from module colorlight_i5 (D = $procmux$6962_Y, Q = \basesoc_sdram_bankmachine3_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10871 ($sdff) from module colorlight_i5 (D = $procmux$6962_Y, Q = \basesoc_sdram_bankmachine3_trccon_count).
Adding SRST signal on $procdff$10212 ($dff) from module colorlight_i5 (D = $procmux$6968_Y, Q = \basesoc_sdram_bankmachine3_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$10211 ($dff) from module colorlight_i5 (D = $procmux$6975_Y [0], Q = \basesoc_sdram_bankmachine3_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$10211 ($dff) from module colorlight_i5 (D = $procmux$6978_Y [1], Q = \basesoc_sdram_bankmachine3_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10881 ($sdff) from module colorlight_i5 (D = $procmux$6978_Y [1], Q = \basesoc_sdram_bankmachine3_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$10878 ($sdff) from module colorlight_i5 (D = $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6402$1387_Y [0], Q = \basesoc_sdram_bankmachine3_trascon_count [0]).
Adding SRST signal on $procdff$10210 ($dff) from module colorlight_i5 (D = $procmux$6982_Y, Q = \basesoc_sdram_bankmachine3_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10886 ($sdff) from module colorlight_i5 (D = 1'1, Q = \basesoc_sdram_bankmachine3_row_opened).
Adding SRST signal on $procdff$10209 ($dff) from module colorlight_i5 (D = $procmux$6992_Y, Q = \basesoc_sdram_bankmachine3_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$10890 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr [18:8], Q = \basesoc_sdram_bankmachine3_row).
Adding SRST signal on $procdff$10208 ($dff) from module colorlight_i5 (D = $procmux$6996_Y, Q = \basesoc_sdram_bankmachine3_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10896 ($sdff) from module colorlight_i5 (D = $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6342$1370_Y, Q = \basesoc_sdram_bankmachine3_produce).
Adding SRST signal on $procdff$10207 ($dff) from module colorlight_i5 (D = $procmux$7000_Y, Q = \basesoc_sdram_bankmachine3_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10898 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine3_source_valid, Q = \basesoc_sdram_bankmachine3_pipe_valid_source_valid).
Adding SRST signal on $procdff$10206 ($dff) from module colorlight_i5 (D = $procmux$7004_Y, Q = \basesoc_sdram_bankmachine3_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10900 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine3_rdport_dat_r [0], Q = \basesoc_sdram_bankmachine3_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$10205 ($dff) from module colorlight_i5 (D = $procmux$7008_Y, Q = \basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$10902 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine3_rdport_dat_r [19:1], Q = \basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$10202 ($dff) from module colorlight_i5 (D = $procmux$7021_Y, Q = \basesoc_sdram_bankmachine3_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10904 ($sdff) from module colorlight_i5 (D = $procmux$7021_Y, Q = \basesoc_sdram_bankmachine3_level).
Adding SRST signal on $procdff$10201 ($dff) from module colorlight_i5 (D = $procmux$7025_Y, Q = \basesoc_sdram_bankmachine3_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10912 ($sdff) from module colorlight_i5 (D = $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6345$1371_Y, Q = \basesoc_sdram_bankmachine3_consume).
Adding SRST signal on $procdff$10200 ($dff) from module colorlight_i5 (D = $procmux$7031_Y, Q = \basesoc_sdram_bankmachine2_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10199 ($dff) from module colorlight_i5 (D = $procmux$7041_Y, Q = \basesoc_sdram_bankmachine2_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10917 ($sdff) from module colorlight_i5 (D = $procmux$7041_Y, Q = \basesoc_sdram_bankmachine2_twtpcon_count).
Adding SRST signal on $procdff$10198 ($dff) from module colorlight_i5 (D = $procmux$7047_Y, Q = \basesoc_sdram_bankmachine2_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$10197 ($dff) from module colorlight_i5 (D = $procmux$7057_Y, Q = \basesoc_sdram_bankmachine2_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10924 ($sdff) from module colorlight_i5 (D = $procmux$7057_Y, Q = \basesoc_sdram_bankmachine2_trccon_count).
Adding SRST signal on $procdff$10196 ($dff) from module colorlight_i5 (D = $procmux$7063_Y, Q = \basesoc_sdram_bankmachine2_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$10195 ($dff) from module colorlight_i5 (D = $procmux$7070_Y [0], Q = \basesoc_sdram_bankmachine2_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$10195 ($dff) from module colorlight_i5 (D = $procmux$7073_Y [1], Q = \basesoc_sdram_bankmachine2_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10934 ($sdff) from module colorlight_i5 (D = $procmux$7073_Y [1], Q = \basesoc_sdram_bankmachine2_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$10931 ($sdff) from module colorlight_i5 (D = $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6326$1365_Y [0], Q = \basesoc_sdram_bankmachine2_trascon_count [0]).
Adding SRST signal on $procdff$10194 ($dff) from module colorlight_i5 (D = $procmux$7077_Y, Q = \basesoc_sdram_bankmachine2_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10939 ($sdff) from module colorlight_i5 (D = 1'1, Q = \basesoc_sdram_bankmachine2_row_opened).
Adding SRST signal on $procdff$10193 ($dff) from module colorlight_i5 (D = $procmux$7087_Y, Q = \basesoc_sdram_bankmachine2_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$10943 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr [18:8], Q = \basesoc_sdram_bankmachine2_row).
Adding SRST signal on $procdff$10192 ($dff) from module colorlight_i5 (D = $procmux$7091_Y, Q = \basesoc_sdram_bankmachine2_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10949 ($sdff) from module colorlight_i5 (D = $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6266$1348_Y, Q = \basesoc_sdram_bankmachine2_produce).
Adding SRST signal on $procdff$10191 ($dff) from module colorlight_i5 (D = $procmux$7095_Y, Q = \basesoc_sdram_bankmachine2_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10951 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine2_source_valid, Q = \basesoc_sdram_bankmachine2_pipe_valid_source_valid).
Adding SRST signal on $procdff$10190 ($dff) from module colorlight_i5 (D = $procmux$7099_Y, Q = \basesoc_sdram_bankmachine2_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10953 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine2_rdport_dat_r [0], Q = \basesoc_sdram_bankmachine2_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$10189 ($dff) from module colorlight_i5 (D = $procmux$7103_Y, Q = \basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$10955 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine2_rdport_dat_r [19:1], Q = \basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$10186 ($dff) from module colorlight_i5 (D = $procmux$7116_Y, Q = \basesoc_sdram_bankmachine2_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10957 ($sdff) from module colorlight_i5 (D = $procmux$7116_Y, Q = \basesoc_sdram_bankmachine2_level).
Adding SRST signal on $procdff$10185 ($dff) from module colorlight_i5 (D = $procmux$7120_Y, Q = \basesoc_sdram_bankmachine2_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10965 ($sdff) from module colorlight_i5 (D = $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6269$1349_Y, Q = \basesoc_sdram_bankmachine2_consume).
Adding SRST signal on $procdff$10184 ($dff) from module colorlight_i5 (D = $procmux$7126_Y, Q = \basesoc_sdram_bankmachine1_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10183 ($dff) from module colorlight_i5 (D = $procmux$7136_Y, Q = \basesoc_sdram_bankmachine1_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10970 ($sdff) from module colorlight_i5 (D = $procmux$7136_Y, Q = \basesoc_sdram_bankmachine1_twtpcon_count).
Adding SRST signal on $procdff$10182 ($dff) from module colorlight_i5 (D = $procmux$7142_Y, Q = \basesoc_sdram_bankmachine1_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$10181 ($dff) from module colorlight_i5 (D = $procmux$7152_Y, Q = \basesoc_sdram_bankmachine1_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10977 ($sdff) from module colorlight_i5 (D = $procmux$7152_Y, Q = \basesoc_sdram_bankmachine1_trccon_count).
Adding SRST signal on $procdff$10180 ($dff) from module colorlight_i5 (D = $procmux$7158_Y, Q = \basesoc_sdram_bankmachine1_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$10179 ($dff) from module colorlight_i5 (D = $procmux$7165_Y [0], Q = \basesoc_sdram_bankmachine1_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$10179 ($dff) from module colorlight_i5 (D = $procmux$7168_Y [1], Q = \basesoc_sdram_bankmachine1_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10987 ($sdff) from module colorlight_i5 (D = $procmux$7168_Y [1], Q = \basesoc_sdram_bankmachine1_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$10984 ($sdff) from module colorlight_i5 (D = $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6250$1343_Y [0], Q = \basesoc_sdram_bankmachine1_trascon_count [0]).
Adding SRST signal on $procdff$10178 ($dff) from module colorlight_i5 (D = $procmux$7172_Y, Q = \basesoc_sdram_bankmachine1_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10992 ($sdff) from module colorlight_i5 (D = 1'1, Q = \basesoc_sdram_bankmachine1_row_opened).
Adding SRST signal on $procdff$10177 ($dff) from module colorlight_i5 (D = $procmux$7182_Y, Q = \basesoc_sdram_bankmachine1_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$10996 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr [18:8], Q = \basesoc_sdram_bankmachine1_row).
Adding SRST signal on $procdff$10176 ($dff) from module colorlight_i5 (D = $procmux$7186_Y, Q = \basesoc_sdram_bankmachine1_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11002 ($sdff) from module colorlight_i5 (D = $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6190$1326_Y, Q = \basesoc_sdram_bankmachine1_produce).
Adding SRST signal on $procdff$10175 ($dff) from module colorlight_i5 (D = $procmux$7190_Y, Q = \basesoc_sdram_bankmachine1_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11004 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine1_source_valid, Q = \basesoc_sdram_bankmachine1_pipe_valid_source_valid).
Adding SRST signal on $procdff$10174 ($dff) from module colorlight_i5 (D = $procmux$7194_Y, Q = \basesoc_sdram_bankmachine1_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11006 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine1_rdport_dat_r [0], Q = \basesoc_sdram_bankmachine1_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$10173 ($dff) from module colorlight_i5 (D = $procmux$7198_Y, Q = \basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11008 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine1_rdport_dat_r [19:1], Q = \basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$10170 ($dff) from module colorlight_i5 (D = $procmux$7211_Y, Q = \basesoc_sdram_bankmachine1_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11010 ($sdff) from module colorlight_i5 (D = $procmux$7211_Y, Q = \basesoc_sdram_bankmachine1_level).
Adding SRST signal on $procdff$10169 ($dff) from module colorlight_i5 (D = $procmux$7215_Y, Q = \basesoc_sdram_bankmachine1_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11018 ($sdff) from module colorlight_i5 (D = $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6193$1327_Y, Q = \basesoc_sdram_bankmachine1_consume).
Adding SRST signal on $procdff$10168 ($dff) from module colorlight_i5 (D = $procmux$7221_Y, Q = \basesoc_sdram_bankmachine0_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10167 ($dff) from module colorlight_i5 (D = $procmux$7231_Y, Q = \basesoc_sdram_bankmachine0_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11023 ($sdff) from module colorlight_i5 (D = $procmux$7231_Y, Q = \basesoc_sdram_bankmachine0_twtpcon_count).
Adding SRST signal on $procdff$10166 ($dff) from module colorlight_i5 (D = $procmux$7237_Y, Q = \basesoc_sdram_bankmachine0_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$10165 ($dff) from module colorlight_i5 (D = $procmux$7247_Y, Q = \basesoc_sdram_bankmachine0_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11030 ($sdff) from module colorlight_i5 (D = $procmux$7247_Y, Q = \basesoc_sdram_bankmachine0_trccon_count).
Adding SRST signal on $procdff$10164 ($dff) from module colorlight_i5 (D = $procmux$7253_Y, Q = \basesoc_sdram_bankmachine0_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$10163 ($dff) from module colorlight_i5 (D = $procmux$7260_Y [0], Q = \basesoc_sdram_bankmachine0_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$10163 ($dff) from module colorlight_i5 (D = $procmux$7263_Y [1], Q = \basesoc_sdram_bankmachine0_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11040 ($sdff) from module colorlight_i5 (D = $procmux$7263_Y [1], Q = \basesoc_sdram_bankmachine0_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$11037 ($sdff) from module colorlight_i5 (D = $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6174$1321_Y [0], Q = \basesoc_sdram_bankmachine0_trascon_count [0]).
Adding SRST signal on $procdff$10162 ($dff) from module colorlight_i5 (D = $procmux$7267_Y, Q = \basesoc_sdram_bankmachine0_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11045 ($sdff) from module colorlight_i5 (D = 1'1, Q = \basesoc_sdram_bankmachine0_row_opened).
Adding SRST signal on $procdff$10161 ($dff) from module colorlight_i5 (D = $procmux$7277_Y, Q = \basesoc_sdram_bankmachine0_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$11049 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr [18:8], Q = \basesoc_sdram_bankmachine0_row).
Adding SRST signal on $procdff$10160 ($dff) from module colorlight_i5 (D = $procmux$7281_Y, Q = \basesoc_sdram_bankmachine0_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11055 ($sdff) from module colorlight_i5 (D = $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6114$1304_Y, Q = \basesoc_sdram_bankmachine0_produce).
Adding SRST signal on $procdff$10159 ($dff) from module colorlight_i5 (D = $procmux$7285_Y, Q = \basesoc_sdram_bankmachine0_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11057 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine0_source_valid, Q = \basesoc_sdram_bankmachine0_pipe_valid_source_valid).
Adding SRST signal on $procdff$10158 ($dff) from module colorlight_i5 (D = $procmux$7289_Y, Q = \basesoc_sdram_bankmachine0_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11059 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine0_rdport_dat_r [0], Q = \basesoc_sdram_bankmachine0_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$10157 ($dff) from module colorlight_i5 (D = $procmux$7293_Y, Q = \basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11061 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine0_rdport_dat_r [19:1], Q = \basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$10154 ($dff) from module colorlight_i5 (D = $procmux$7306_Y, Q = \basesoc_sdram_bankmachine0_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11063 ($sdff) from module colorlight_i5 (D = $procmux$7306_Y, Q = \basesoc_sdram_bankmachine0_level).
Adding SRST signal on $procdff$10153 ($dff) from module colorlight_i5 (D = $procmux$7310_Y, Q = \basesoc_sdram_bankmachine0_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11071 ($sdff) from module colorlight_i5 (D = $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6117$1305_Y, Q = \basesoc_sdram_bankmachine0_consume).
Adding EN signal on $procdff$10152 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_sdram_baddress_storage).
Adding EN signal on $procdff$10150 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [10:0], Q = \basesoc_sdram_address_storage).
Adding SRST signal on $procdff$10148 ($dff) from module colorlight_i5 (D = $procmux$7318_Y, Q = \basesoc_scratch_storage, rval = 305419896).
Adding EN signal on $auto$ff.cc:266:slice$11075 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_scratch_storage).
Adding SRST signal on $procdff$10146 ($dff) from module colorlight_i5 (D = $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5849$1239_Y [32], Q = \basesoc_rx_tick, rval = 1'0).
Adding SRST signal on $procdff$10145 ($dff) from module colorlight_i5 (D = \regs1, Q = \basesoc_rx_rx_d, rval = 1'0).
Adding SRST signal on $procdff$10144 ($dff) from module colorlight_i5 (D = $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5849$1239_Y [31:0], Q = \basesoc_rx_phase, rval = 32'10000000000000000000000000000000).
Adding EN signal on $procdff$10143 ($dff) from module colorlight_i5 (D = \basesoc_rx_data_rs232phyrx_next_value1, Q = \basesoc_rx_data).
Adding SRST signal on $auto$ff.cc:266:slice$11084 ($dffe) from module colorlight_i5 (D = { \regs1 \basesoc_rx_data [7:1] }, Q = \basesoc_rx_data, rval = 8'00000000).
Adding EN signal on $procdff$10142 ($dff) from module colorlight_i5 (D = \basesoc_rx_count_rs232phyrx_next_value0, Q = \basesoc_rx_count).
Adding SRST signal on $auto$ff.cc:266:slice$11088 ($dffe) from module colorlight_i5 (D = $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2461$321_Y, Q = \basesoc_rx_count, rval = 4'0000).
Adding SRST signal on $procdff$10141 ($dff) from module colorlight_i5 (D = \basesoc_rs232phytx_next_state, Q = \basesoc_rs232phytx_state, rval = 1'0).
Adding SRST signal on $procdff$10140 ($dff) from module colorlight_i5 (D = \basesoc_rs232phyrx_next_state, Q = \basesoc_rs232phyrx_state, rval = 1'0).
Adding SRST signal on $procdff$10139 ($dff) from module colorlight_i5 (D = $procmux$7326_Y, Q = \basesoc_reset_storage, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11094 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_reset_storage).
Adding SRST signal on $procdff$10138 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank0_reset0_re, Q = \basesoc_reset_re, rval = 1'0).
Adding SRST signal on $procdff$10137 ($dff) from module colorlight_i5 (D = $procmux$6451_Y, Q = \basesoc_ram_bus_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$10136 ($dff) from module colorlight_i5 (D = $procmux$7330_Y, Q = \basesoc_mmap_storage, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$11098 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \basesoc_mmap_storage).
Adding SRST signal on $procdff$10134 ($dff) from module colorlight_i5 (D = $procmux$7335_Y, Q = \basesoc_mmap_count, rval = 9'100000000).
Adding EN signal on $auto$ff.cc:266:slice$11100 ($sdff) from module colorlight_i5 (D = $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5952$1272_Y, Q = \basesoc_mmap_count).
Adding EN signal on $procdff$10133 ($dff) from module colorlight_i5 (D = 2'00, Q = \basesoc_mmap_byte_count).
Adding SRST signal on $procdff$10132 ($dff) from module colorlight_i5 (D = $procmux$7343_Y, Q = \basesoc_mmap_burst_cs, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11105 ($sdff) from module colorlight_i5 (D = \basesoc_mmap_burst_cs_litespimmap_next_value0, Q = \basesoc_mmap_burst_cs).
Adding EN signal on $procdff$10131 ($dff) from module colorlight_i5 (D = \basesoc_mmap_burst_adr_litespimmap_next_value2, Q = \basesoc_mmap_burst_adr).
Adding SRST signal on $procdff$10130 ($dff) from module colorlight_i5 (D = $procmux$7349_Y, Q = \basesoc_master_tx_fifo_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11108 ($sdff) from module colorlight_i5 (D = \basesoc_master_rxtx_re, Q = \basesoc_master_tx_fifo_pipe_valid_source_valid).
Adding SRST signal on $procdff$10129 ($dff) from module colorlight_i5 (D = $procmux$7353_Y, Q = \basesoc_master_tx_fifo_pipe_valid_source_payload_width, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11110 ($sdff) from module colorlight_i5 (D = \basesoc_master_phyconfig_storage [11:8], Q = \basesoc_master_tx_fifo_pipe_valid_source_payload_width).
Adding SRST signal on $procdff$10127 ($dff) from module colorlight_i5 (D = $procmux$7361_Y, Q = \basesoc_master_tx_fifo_pipe_valid_source_payload_len, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$11112 ($sdff) from module colorlight_i5 (D = \basesoc_master_phyconfig_storage [5:0], Q = \basesoc_master_tx_fifo_pipe_valid_source_payload_len).
Adding SRST signal on $procdff$10126 ($dff) from module colorlight_i5 (D = $procmux$7365_Y, Q = \basesoc_master_tx_fifo_pipe_valid_source_payload_data, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11114 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_master_tx_fifo_pipe_valid_source_payload_data).
Adding SRST signal on $procdff$10122 ($dff) from module colorlight_i5 (D = $procmux$7373_Y, Q = \basesoc_master_rx_fifo_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11116 ($sdff) from module colorlight_i5 (D = \basesoc_rx_demux_endpoint1_source_valid, Q = \basesoc_master_rx_fifo_pipe_valid_source_valid).
Adding SRST signal on $procdff$10121 ($dff) from module colorlight_i5 (D = $procmux$7377_Y, Q = \basesoc_master_rx_fifo_pipe_valid_source_payload_data, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11118 ($sdff) from module colorlight_i5 (D = \basesoc_rx_demux_endpoint1_source_payload_data, Q = \basesoc_master_rx_fifo_pipe_valid_source_payload_data).
Adding SRST signal on $procdff$10118 ($dff) from module colorlight_i5 (D = $procmux$7385_Y, Q = \basesoc_master_phyconfig_storage, rval = 24'000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11120 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [23:0], Q = \basesoc_master_phyconfig_storage).
Adding SRST signal on $procdff$10116 ($dff) from module colorlight_i5 (D = $procmux$7389_Y, Q = \basesoc_master_cs_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11122 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_master_cs_storage).
Adding SRST signal on $procdff$10114 ($dff) from module colorlight_i5 (D = \basesoc_litespiphy_next_state, Q = \basesoc_litespiphy_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11124 ($sdff) from module colorlight_i5 (D = \basesoc_litespiphy_next_state, Q = \basesoc_litespiphy_state).
Adding SRST signal on $procdff$10113 ($dff) from module colorlight_i5 (D = \basesoc_litespimmap_next_state, Q = \basesoc_litespimmap_state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11140 ($sdff) from module colorlight_i5 (D = \basesoc_litespimmap_next_state, Q = \basesoc_litespimmap_state).
Adding SRST signal on $procdff$10112 ($dff) from module colorlight_i5 (D = \basesoc_litedramnativeportconverter_next_state, Q = \basesoc_litedramnativeportconverter_state, rval = 1'0).
Adding SRST signal on $procdff$10111 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_refresher_next_state, Q = \basesoc_litedramcore_refresher_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11165 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_refresher_next_state, Q = \basesoc_litedramcore_refresher_state).
Adding SRST signal on $procdff$10110 ($dff) from module colorlight_i5 (D = $or$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6589$1418_Y, Q = \basesoc_litedramcore_new_master_wdata_ready, rval = 1'0).
Adding SRST signal on $procdff$10109 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_new_master_rdata_valid2, Q = \basesoc_litedramcore_new_master_rdata_valid3, rval = 1'0).
Adding SRST signal on $procdff$10108 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_new_master_rdata_valid1, Q = \basesoc_litedramcore_new_master_rdata_valid2, rval = 1'0).
Adding SRST signal on $procdff$10107 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_new_master_rdata_valid0, Q = \basesoc_litedramcore_new_master_rdata_valid1, rval = 1'0).
Adding SRST signal on $procdff$10106 ($dff) from module colorlight_i5 (D = $or$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6590$1430_Y, Q = \basesoc_litedramcore_new_master_rdata_valid0, rval = 1'0).
Adding SRST signal on $procdff$10105 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_multiplexer_next_state, Q = \basesoc_litedramcore_multiplexer_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11180 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_multiplexer_next_state, Q = \basesoc_litedramcore_multiplexer_state).
Adding SRST signal on $procdff$10104 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine3_next_state, Q = \basesoc_litedramcore_bankmachine3_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11196 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine3_next_state, Q = \basesoc_litedramcore_bankmachine3_state).
Adding SRST signal on $procdff$10103 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine2_next_state, Q = \basesoc_litedramcore_bankmachine2_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11216 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine2_next_state, Q = \basesoc_litedramcore_bankmachine2_state).
Adding SRST signal on $procdff$10102 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine1_next_state, Q = \basesoc_litedramcore_bankmachine1_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11236 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine1_next_state, Q = \basesoc_litedramcore_bankmachine1_state).
Adding SRST signal on $procdff$10101 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine0_next_state, Q = \basesoc_litedramcore_bankmachine0_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11256 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine0_next_state, Q = \basesoc_litedramcore_bankmachine0_state).
Adding SRST signal on $procdff$10100 ($dff) from module colorlight_i5 (D = $procmux$7393_Y, Q = \basesoc_interface1_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11276 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_we_wishbone2csr_next_value3, Q = \basesoc_interface1_we).
Adding SRST signal on $procdff$10099 ($dff) from module colorlight_i5 (D = $procmux$7397_Y, Q = \basesoc_interface1_re, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11278 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_re_wishbone2csr_next_value2, Q = \basesoc_interface1_re).
Adding EN signal on $procdff$10098 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w_wishbone2csr_next_value0, Q = \basesoc_interface1_dat_w).
Adding EN signal on $procdff$10097 ($dff) from module colorlight_i5 (D = \basesoc_interface1_adr_wishbone2csr_next_value1, Q = \basesoc_interface1_adr).
Adding SRST signal on $auto$ff.cc:266:slice$11281 ($dffe) from module colorlight_i5 (D = \basesoc_adapted_interface_adr [13:0], Q = \basesoc_interface1_adr, rval = 14'00000000000000).
Adding SRST signal on $procdff$10096 ($dff) from module colorlight_i5 (D = $procmux$7409_Y, Q = \basesoc_grant, rval = 1'0).
Adding SRST signal on $procdff$10095 ($dff) from module colorlight_i5 (D = \basesoc_fullmemorywe_next_state, Q = \basesoc_fullmemorywe_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11288 ($sdff) from module colorlight_i5 (D = \basesoc_fullmemorywe_next_state, Q = \basesoc_fullmemorywe_state).
Adding SRST signal on $procdff$10094 ($dff) from module colorlight_i5 (D = \basesoc_fsm_next_state, Q = \basesoc_fsm_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11298 ($sdff) from module colorlight_i5 (D = \basesoc_fsm_next_state, Q = \basesoc_fsm_state).
Adding SRST signal on $procdff$10092 ($dff) from module colorlight_i5 (D = $procmux$7420_Y, Q = \basesoc_bus_errors, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11308 ($sdff) from module colorlight_i5 (D = $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5821$1229_Y, Q = \basesoc_bus_errors).
Adding SRST signal on $procdff$10091 ($dff) from module colorlight_i5 (D = $procmux$6455_Y, Q = \basesoc_basesoc_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$10089 ($dff) from module colorlight_i5 (D = $procmux$7424_Y, Q = \_w_storage, rval = 3'101).
Adding EN signal on $auto$ff.cc:266:slice$11313 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [2:0], Q = \_w_storage).
Adding SRST signal on $procdff$10086 ($dff) from module colorlight_i5 (D = $procmux$7433_Y, Q = \spi_mosi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11315 ($sdff) from module colorlight_i5 (D = \sync_f_self, Q = \spi_mosi).
Adding SRST signal on $procdff$10085 ($dff) from module colorlight_i5 (D = $not$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6670$1446_Y, Q = \spi_cs_n, rval = 1'0).
Adding SRST signal on $procdff$10084 ($dff) from module colorlight_i5 (D = $procmux$7440_Y, Q = \spi_clk, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11322 ($sdff) from module colorlight_i5 (D = $procmux$7440_Y, Q = \spi_clk).
Adding SRST signal on $procdff$10083 ($dff) from module colorlight_i5 (D = $procmux$7444_Y, Q = \serial_tx, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$11326 ($sdff) from module colorlight_i5 (D = \basesoc_serial_tx_rs232phytx_next_value1, Q = \serial_tx).
Adding EN signal on $procdff$10062 ($dff) from module colorlight_i5 (D = $memrd$\storage$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7307$1487_DATA, Q = \storage_dat1).
Adding EN signal on $procdff$10057 ($dff) from module colorlight_i5 (D = $memrd$\storage_1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7328$1497_DATA, Q = \storage_1_dat1).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9811 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5398$3335_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_tags_port0).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9807 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5416$3348_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_3).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9806 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5415$3347_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_2).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9805 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5414$3346_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_1).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9804 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5413$3345_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9790 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_mask, Q = \VexRiscv.dataCache_1.stageB_mask).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9789 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_wayHits, Q = \VexRiscv.dataCache_1.stageB_waysHitsBeforeInvalidate).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9788 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$ne$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5940$3541_Y, Q = \VexRiscv.dataCache_1.stageB_unaligned).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9787 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_dataColisions, Q = \VexRiscv.dataCache_1.stageB_dataColisions).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9786 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_wayInvalidate, Q = \VexRiscv.dataCache_1.stageB_wayInvalidate).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9785 ($dff) from module colorlight_i5 (D = { \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_3 \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_2 \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_1 \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read }, Q = \VexRiscv.dataCache_1.stageB_dataReadRsp_0).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9783 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1._zz_ways_0_tags_port0 [1], Q = \VexRiscv.dataCache_1.stageB_tagsReadRsp_0_error).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9780 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_refilling).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9779 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_exception).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9777 ($dff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_allowWrite).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9776 ($dff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_allowRead).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9775 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_isPaging).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9774 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [31], Q = \VexRiscv.dataCache_1.stageB_mmuRsp_isIoAccess).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9773 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9771 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_request_size, Q = \VexRiscv.dataCache_1.stageB_request_size).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9770 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_request_wr, Q = \VexRiscv.dataCache_1.stageB_request_wr).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9769 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stage0_dataColisions, Q = \VexRiscv.dataCache_1.stage0_dataColisions_regNextWhen).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9768 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.stageA_wayInvalidate).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9767 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stage0_mask, Q = \VexRiscv.dataCache_1.stageA_mask).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9765 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_INSTRUCTION [13:12], Q = \VexRiscv.dataCache_1.stageA_request_size).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9764 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_MEMORY_WR, Q = \VexRiscv.dataCache_1.stageA_request_wr).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9757 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3766_Y, Q = \VexRiscv.dataCache_1.loader_killReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11356 ($sdff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.loader_killReg).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9756 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3773_Y, Q = \VexRiscv.dataCache_1.loader_error, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11358 ($sdff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.loader_error).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9755 ($dff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.loader_waysAllocator).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9754 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.loader_counter_valueNext, Q = \VexRiscv.dataCache_1.loader_counter_value, rval = 3'000).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9753 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3782_Y, Q = \VexRiscv.dataCache_1.loader_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11362 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.loader_valid).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9752 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$logic_and$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5980$3555_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_start, rval = 1'1).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9751 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3742_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_counter [7], rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9751 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3756_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_counter [6:0], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:266:slice$11370 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3756_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_counter [6:0]).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9750 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3794_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_waitDone, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11374 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3794_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_waitDone).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9749 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3799_Y, Q = \VexRiscv.dataCache_1.memCmdSent, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11378 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.memCmdSent).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9745 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$memrd$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6139$3567_DATA, Q = \VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9741 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$memrd$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6151$3576_DATA, Q = \VexRiscv.IBusCachedPlugin_cache._zz_ways_0_tags_port1).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9740 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3654_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11386 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$3621_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9739 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3659_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11388 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9738 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3668_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$11392 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3668_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9737 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3673_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_hadError, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11396 ($sdff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_hadError).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9736 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3684_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11398 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3684_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_valid).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9735 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache._zz_ways_0_tags_port1 [1], Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_error).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9734 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache.fetchStage_hit_hits_0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9732 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_refilling).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9731 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_exception).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9730 ($dff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_allowExecute).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9727 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_isPaging).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9725 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9724 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1, Q = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9722 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3648_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$11410 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$3623_Y [6:0], Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0]).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9721 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_address).
Adding SRST signal on $flatten\VexRiscv.$procdff$9967 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_and$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4824$3299_Y, Q = \VexRiscv._zz_dBus_rsp_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9966 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4756_Y, Q = \VexRiscv._zz_dBusWishbone_ADR, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11415 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4754_Y, Q = \VexRiscv._zz_dBusWishbone_ADR).
Adding SRST signal on $flatten\VexRiscv.$procdff$9965 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_and$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4817$3294_Y, Q = \VexRiscv._zz_iBus_rsp_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9964 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4763_Y, Q = \VexRiscv._zz_iBusWishbone_ADR, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11418 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$3293_Y, Q = \VexRiscv._zz_iBusWishbone_ADR).
Adding SRST signal on $flatten\VexRiscv.$procdff$9963 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4770_Y, Q = \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11422 ($sdff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal, Q = \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit).
Adding SRST signal on $flatten\VexRiscv.$procdff$9962 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$3051_Y, Q = \VexRiscv.memory_DivPlugin_div_counter_value, rval = 6'000000).
Adding SRST signal on $flatten\VexRiscv.$procdff$9960 ($dff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack, Q = \VexRiscv.CsrPlugin_hadException, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9959 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4777_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11432 ($sdff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2).
Adding SRST signal on $flatten\VexRiscv.$procdff$9958 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4786_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11440 ($sdff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1).
Adding SRST signal on $flatten\VexRiscv.$procdff$9957 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4795_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11448 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9956 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4709_Y, Q = \VexRiscv.CsrPlugin_interrupt_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9955 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_and$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4707$3290_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9954 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4725_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9953 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4731_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9952 ($dff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_decode, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9949 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4809_Y, Q = \VexRiscv.CsrPlugin_mie_MSIE, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11471 ($sdff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [3], Q = \VexRiscv.CsrPlugin_mie_MSIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$9948 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4816_Y, Q = \VexRiscv.CsrPlugin_mie_MTIE, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11475 ($sdff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [7], Q = \VexRiscv.CsrPlugin_mie_MTIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$9947 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4823_Y, Q = \VexRiscv.CsrPlugin_mie_MEIE, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11479 ($sdff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [11], Q = \VexRiscv.CsrPlugin_mie_MEIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$9946 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4842_Y, Q = \VexRiscv.CsrPlugin_mstatus_MPP, rval = 2'11).
Adding SRST signal on $flatten\VexRiscv.$procdff$9945 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4859_Y, Q = \VexRiscv.CsrPlugin_mstatus_MPIE, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9944 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4876_Y, Q = \VexRiscv.CsrPlugin_mstatus_MIE, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9943 ($dff) from module colorlight_i5 (D = \VexRiscv.HazardSimplePlugin_writeBackWrites_valid, Q = \VexRiscv.HazardSimplePlugin_writeBackBuffer_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9940 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4886_Y, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11487 ($sdff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_valid, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$9939 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4891_Y, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_rValidN, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$11489 ($sdff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_rValidN).
Adding SRST signal on $flatten\VexRiscv.$procdff$9934 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4932_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11493 ($sdff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1).
Adding SRST signal on $flatten\VexRiscv.$procdff$9933 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4941_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11497 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4941_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9932 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4948_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11501 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4948_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid).
Adding SRST signal on $flatten\VexRiscv.$procdff$9931 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4955_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11505 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4955_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1).
Adding SRST signal on $flatten\VexRiscv.$procdff$9930 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4962_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_inc, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11509 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4962_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_inc).
Adding SRST signal on $flatten\VexRiscv.$procdff$9927 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4976_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11515 ($sdff) from module colorlight_i5 (D = { \VexRiscv.IBusCachedPlugin_fetchPc_pc [31:12] \VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem 2'00 }, Q = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg).
Adding SRST signal on $flatten\VexRiscv.$procdff$9926 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4983_Y, Q = \VexRiscv.writeBack_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11517 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4983_Y, Q = \VexRiscv.writeBack_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$9925 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4990_Y, Q = \VexRiscv.memory_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11521 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4990_Y, Q = \VexRiscv.memory_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$9924 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4997_Y, Q = \VexRiscv.execute_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11525 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4997_Y, Q = \VexRiscv.execute_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$9922 ($dff) from module colorlight_i5 (D = $or$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2384$302_Y, Q = \VexRiscv.iBusWishbone_DAT_MISO_regNext, rval = 32'11111111111111111111111111111111).
Adding EN signal on $flatten\VexRiscv.$procdff$9921 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5143$3328_Y, Q = \VexRiscv.execute_CsrPlugin_csr_4032).
Adding EN signal on $flatten\VexRiscv.$procdff$9920 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5140$3327_Y, Q = \VexRiscv.execute_CsrPlugin_csr_3008).
Adding EN signal on $flatten\VexRiscv.$procdff$9919 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5137$3326_Y, Q = \VexRiscv.execute_CsrPlugin_csr_835).
Adding EN signal on $flatten\VexRiscv.$procdff$9918 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5134$3325_Y, Q = \VexRiscv.execute_CsrPlugin_csr_834).
Adding EN signal on $flatten\VexRiscv.$procdff$9917 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5131$3324_Y, Q = \VexRiscv.execute_CsrPlugin_csr_833).
Adding EN signal on $flatten\VexRiscv.$procdff$9916 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5128$3323_Y, Q = \VexRiscv.execute_CsrPlugin_csr_773).
Adding EN signal on $flatten\VexRiscv.$procdff$9915 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5125$3322_Y, Q = \VexRiscv.execute_CsrPlugin_csr_772).
Adding EN signal on $flatten\VexRiscv.$procdff$9914 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5122$3321_Y, Q = \VexRiscv.execute_CsrPlugin_csr_836).
Adding EN signal on $flatten\VexRiscv.$procdff$9913 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5119$3320_Y, Q = \VexRiscv.execute_CsrPlugin_csr_768).
Adding EN signal on $flatten\VexRiscv.$procdff$9912 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5116$3319_Y, Q = \VexRiscv.execute_CsrPlugin_csr_3264).
Adding EN signal on $flatten\VexRiscv.$procdff$9911 ($dff) from module colorlight_i5 (D = \VexRiscv.memory_MUL_LOW, Q = \VexRiscv.memory_to_writeBack_MUL_LOW).
Adding EN signal on $flatten\VexRiscv.$procdff$9910 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_MUL_HH, Q = \VexRiscv.memory_to_writeBack_MUL_HH).
Adding EN signal on $flatten\VexRiscv.$procdff$9909 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_MUL_HH, Q = \VexRiscv.execute_to_memory_MUL_HH).
Adding EN signal on $flatten\VexRiscv.$procdff$9908 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_MUL_HL, Q = \VexRiscv.execute_to_memory_MUL_HL).
Adding EN signal on $flatten\VexRiscv.$procdff$9907 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_MUL_LH, Q = \VexRiscv.execute_to_memory_MUL_LH).
Adding EN signal on $flatten\VexRiscv.$procdff$9906 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_MUL_LL, Q = \VexRiscv.execute_to_memory_MUL_LL).
Adding EN signal on $flatten\VexRiscv.$procdff$9905 ($dff) from module colorlight_i5 (D = { \VexRiscv.execute_BranchPlugin_branchAdder [31:1] 1'0 }, Q = \VexRiscv.execute_to_memory_BRANCH_CALC).
Adding EN signal on $flatten\VexRiscv.$procdff$9904 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_BRANCH_DO, Q = \VexRiscv.execute_to_memory_BRANCH_DO).
Adding EN signal on $flatten\VexRiscv.$procdff$9903 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_execute_SHIFT_RIGHT_1 [31:0], Q = \VexRiscv.execute_to_memory_SHIFT_RIGHT).
Adding EN signal on $flatten\VexRiscv.$procdff$9902 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_decode_RS2_1, Q = \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\VexRiscv.$procdff$9901 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_decode_RS2, Q = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\VexRiscv.$procdff$9900 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF, Q = \VexRiscv.memory_to_writeBack_MEMORY_STORE_DATA_RF).
Adding EN signal on $flatten\VexRiscv.$procdff$9899 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_execute_MEMORY_STORE_DATA_RF, Q = \VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF).
Adding EN signal on $flatten\VexRiscv.$procdff$9897 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_CSR_WRITE_OPCODE, Q = \VexRiscv.decode_to_execute_CSR_WRITE_OPCODE).
Adding EN signal on $flatten\VexRiscv.$procdff$9896 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_decodePrediction_cmd_hadBranch, Q = \VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2).
Adding EN signal on $flatten\VexRiscv.$procdff$9895 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_SRC2_FORCE_ZERO, Q = \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO).
Adding EN signal on $flatten\VexRiscv.$procdff$9894 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_RS2, Q = \VexRiscv.decode_to_execute_RS2).
Adding EN signal on $flatten\VexRiscv.$procdff$9893 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_RS1, Q = \VexRiscv.decode_to_execute_RS1).
Adding EN signal on $flatten\VexRiscv.$procdff$9892 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_decode_IS_RS2_SIGNED_5, Q = \VexRiscv.decode_to_execute_IS_RS2_SIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$9891 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_decode_IS_RS2_SIGNED_5, Q = \VexRiscv.decode_to_execute_IS_RS1_SIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$9890 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_IS_DIV, Q = \VexRiscv.execute_to_memory_IS_DIV).
Adding EN signal on $flatten\VexRiscv.$procdff$9889 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_IS_DIV, Q = \VexRiscv.decode_to_execute_IS_DIV).
Adding EN signal on $flatten\VexRiscv.$procdff$9888 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_IS_MUL, Q = \VexRiscv.memory_to_writeBack_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$9887 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_IS_MUL, Q = \VexRiscv.execute_to_memory_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$9886 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_2, Q = \VexRiscv.decode_to_execute_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$9885 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_ENV_CTRL, Q = \VexRiscv.memory_to_writeBack_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9884 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_ENV_CTRL, Q = \VexRiscv.execute_to_memory_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9883 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_3 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_4 }, Q = \VexRiscv.decode_to_execute_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9882 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_6, Q = \VexRiscv.decode_to_execute_IS_CSR).
Adding EN signal on $flatten\VexRiscv.$procdff$9881 ($dff) from module colorlight_i5 (D = { \VexRiscv.decode_BRANCH_CTRL [1] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_13 }, Q = \VexRiscv.decode_to_execute_BRANCH_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9880 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_SHIFT_CTRL, Q = \VexRiscv.execute_to_memory_SHIFT_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9879 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_15 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_18 }, Q = \VexRiscv.decode_to_execute_SHIFT_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9878 ($dff) from module colorlight_i5 (D = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [12] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_25 }, Q = \VexRiscv.decode_to_execute_ALU_BITWISE_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9877 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_SRC_LESS_UNSIGNED, Q = \VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$9876 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_31, Q = \VexRiscv.decode_to_execute_MEMORY_MANAGMENT).
Adding EN signal on $flatten\VexRiscv.$procdff$9875 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_MEMORY_WR, Q = \VexRiscv.memory_to_writeBack_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$9874 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_MEMORY_WR, Q = \VexRiscv.execute_to_memory_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$9873 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [5], Q = \VexRiscv.decode_to_execute_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$9872 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE, Q = \VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$9871 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_BYPASSABLE_MEMORY_STAGE, Q = \VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$9870 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_55, Q = \VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$9869 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID, Q = \VexRiscv.memory_to_writeBack_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\VexRiscv.$procdff$9868 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID, Q = \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\VexRiscv.$procdff$9867 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_REGFILE_WRITE_VALID, Q = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID).
Adding SRST signal on $auto$ff.cc:266:slice$11583 ($dffe) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_68, Q = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID, rval = 1'0).
Adding EN signal on $flatten\VexRiscv.$procdff$9866 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_21 [9] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_86 }, Q = \VexRiscv.decode_to_execute_SRC2_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9865 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_91 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_96 }, Q = \VexRiscv.decode_to_execute_ALU_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9864 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_MEMORY_ENABLE, Q = \VexRiscv.memory_to_writeBack_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$9863 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_MEMORY_ENABLE, Q = \VexRiscv.execute_to_memory_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$9862 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_110, Q = \VexRiscv.decode_to_execute_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$9861 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_SRC_USE_SUB_LESS, Q = \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS).
Adding EN signal on $flatten\VexRiscv.$procdff$9860 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_109 [2] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_125 }, Q = \VexRiscv.decode_to_execute_SRC1_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9855 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_INSTRUCTION, Q = \VexRiscv.memory_to_writeBack_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$9854 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_INSTRUCTION, Q = \VexRiscv.execute_to_memory_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$9853 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen, Q = \VexRiscv.decode_to_execute_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$9852 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_PC, Q = \VexRiscv.memory_to_writeBack_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$9851 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_PC, Q = \VexRiscv.execute_to_memory_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$9850 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload, Q = \VexRiscv.decode_to_execute_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$9848 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_memory_DivPlugin_div_result_1 [31:0], Q = \VexRiscv.memory_DivPlugin_div_result).
Adding SRST signal on $flatten\VexRiscv.$procdff$9847 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4572_Y, Q = \VexRiscv.memory_DivPlugin_div_done, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11603 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.memory_DivPlugin_div_done).
Adding EN signal on $flatten\VexRiscv.$procdff$9846 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_and$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4926$3318_Y, Q = \VexRiscv.memory_DivPlugin_div_needRevert).
Adding SRST signal on $flatten\VexRiscv.$procdff$9845 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4416_Y, Q = \VexRiscv.memory_DivPlugin_accumulator [31:0], rval = 0).
Adding EN signal on $flatten\VexRiscv.$procdff$9845 ($dff) from module colorlight_i5 (D = 33'000000000000000000000000000000000, Q = \VexRiscv.memory_DivPlugin_accumulator [64:32]).
Adding EN signal on $auto$ff.cc:266:slice$11606 ($sdff) from module colorlight_i5 (D = \VexRiscv.memory_DivPlugin_div_stage_0_outRemainder, Q = \VexRiscv.memory_DivPlugin_accumulator [31:0]).
Adding EN signal on $flatten\VexRiscv.$procdff$9844 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$3309_Y, Q = \VexRiscv.memory_DivPlugin_rs2).
Adding EN signal on $flatten\VexRiscv.$procdff$9843 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3306_Y [32], Q = \VexRiscv.memory_DivPlugin_rs1 [32]).
Adding EN signal on $flatten\VexRiscv.$procdff$9843 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [31:0], Q = \VexRiscv.memory_DivPlugin_rs1 [31:0]).
Adding EN signal on $flatten\VexRiscv.$procdff$9842 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4594_Y, Q = \VexRiscv.CsrPlugin_interrupt_targetPrivilege).
Adding SRST signal on $auto$ff.cc:266:slice$11623 ($dffe) from module colorlight_i5 (D = 2'x, Q = \VexRiscv.CsrPlugin_interrupt_targetPrivilege, rval = 2'11).
Adding EN signal on $flatten\VexRiscv.$procdff$9841 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4602_Y, Q = \VexRiscv.CsrPlugin_interrupt_code).
Adding SRST signal on $auto$ff.cc:266:slice$11631 ($dffe) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4600_Y [3], Q = \VexRiscv.CsrPlugin_interrupt_code [3], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$11631 ($dffe) from module colorlight_i5 (D = 3'x, Q = \VexRiscv.CsrPlugin_interrupt_code [2:0], rval = 3'011).
Adding EN signal on $flatten\VexRiscv.$procdff$9840 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr).
Adding EN signal on $flatten\VexRiscv.$procdff$9839 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code).
Adding EN signal on $flatten\VexRiscv.$procdff$9838 ($dff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr, Q = \VexRiscv.CsrPlugin_mtval).
Adding EN signal on $flatten\VexRiscv.$procdff$9837 ($dff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_trapCause, Q = \VexRiscv.CsrPlugin_mcause_exceptionCode).
Adding EN signal on $flatten\VexRiscv.$procdff$9836 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_not$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4895$3303_Y, Q = \VexRiscv.CsrPlugin_mcause_interrupt).
Adding SRST signal on $flatten\VexRiscv.$procdff$9835 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [3], Q = \VexRiscv.CsrPlugin_mip_MSIP, rval = 1'0).
Adding EN signal on $flatten\VexRiscv.$procdff$9831 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [31:2], Q = \VexRiscv.CsrPlugin_mtvec_base).
Adding EN signal on $flatten\VexRiscv.$procdff$9827 ($dff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size).
Adding EN signal on $flatten\VexRiscv.$procdff$9826 ($dff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask).
Adding EN signal on $flatten\VexRiscv.$procdff$9825 ($dff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data).
Adding EN signal on $flatten\VexRiscv.$procdff$9824 ($dff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address).
Adding EN signal on $flatten\VexRiscv.$procdff$9822 ($dff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr).
Adding EN signal on $flatten\VexRiscv.$procdff$9814 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_s1_tightlyCoupledHit, Q = \VexRiscv.IBusCachedPlugin_s2_tightlyCoupledHit).
Adding EN signal on $flatten\VexRiscv.$procdff$9813 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_s1_tightlyCoupledHit).
Adding EN signal on $flatten\VexRiscv.$procdff$9812 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11667 ($dffe) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$11637 ($sdffce) from module colorlight_i5.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$11637 ($sdffce) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11637 ($sdffce) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$11628 ($sdffce) from module colorlight_i5.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$11628 ($sdffce) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 32 on $auto$ff.cc:266:slice$11608 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11546 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11516 ($sdffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11516 ($sdffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11407 ($dffe) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$11406 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11405 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11404 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11397 ($sdffe) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$11360 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11359 ($sdffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11357 ($sdffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11352 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11346 ($dffe) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$11345 ($dffe) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$11344 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11343 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11342 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11104 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11104 ($dffe) from module colorlight_i5.

4.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 621 unused cells and 618 unused wires.
<suppressed ~638 debug messages>

4.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~88 debug messages>

4.14.9. Rerunning OPT passes. (Maybe there is more to do..)

4.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3316$2857.
    dead port 2/2 on $mux $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3316$2857.
Removed 2 multiplexer ports.
<suppressed ~2134 debug messages>

4.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$11286: { $auto$rtlil.cc:3135:Not$11284 $procmux$7785_CMP $procmux$7784_CMP }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$11102: { $procmux$9388_CMP $procmux$9387_CMP $procmux$9386_CMP $procmux$9385_CMP $procmux$9384_CMP $procmux$9383_CMP $procmux$9382_CMP $procmux$9381_CMP \sys_rst }
    New input vector for $reduce_and cell $auto$opt_dff.cc:273:make_patterns_logic$11648: { \VexRiscv.CsrPlugin_hadException \VexRiscv.when_CsrPlugin_l1390 }
  Optimizing cells in module \colorlight_i5.
Performed a total of 3 changes.

4.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~123 debug messages>
Removed a total of 41 cells.

4.14.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$11649 ($dffe) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [2:0], Q = \VexRiscv.CsrPlugin_mcause_exceptionCode [2:0], rval = 3'011).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11339 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11408 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11408 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11666 ($dffe) from module colorlight_i5.

4.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 73 unused wires.
<suppressed ~1 debug messages>

4.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~4 debug messages>

4.14.16. Rerunning OPT passes. (Maybe there is more to do..)

4.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2136 debug messages>

4.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11413 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11413 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11597 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11597 ($dffe) from module colorlight_i5.

4.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.23. Rerunning OPT passes. (Maybe there is more to do..)

4.14.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2136 debug messages>

4.14.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11596 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11596 ($dffe) from module colorlight_i5.

4.14.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.14.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.30. Rerunning OPT passes. (Maybe there is more to do..)

4.14.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2136 debug messages>

4.14.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11595 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11595 ($dffe) from module colorlight_i5.

4.14.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.14.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.37. Rerunning OPT passes. (Maybe there is more to do..)

4.14.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2136 debug messages>

4.14.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.41. Executing OPT_DFF pass (perform DFF optimizations).

4.14.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.14.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.44. Finished fast OPT passes. (There is nothing left to do.)

4.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 address bits (of 32) from memory init port colorlight_i5.$meminit$\mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7283$1717 (mem).
Removed top 18 address bits (of 32) from memory init port colorlight_i5.$meminit$\rom$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7249$1716 (rom).
Removed top 1 address bits (of 15) from memory read port colorlight_i5.$memrd$\rom$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7253$1449 (rom).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10766 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10783 ($ne).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3309$430 ($or).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3472$460 ($or).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10867 ($ne).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3635$490 ($or).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3798$520 ($or).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10884 ($ne).
Removed top 9 bits (of 28) from port Y of cell colorlight_i5.$sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4297$891 ($sub).
Removed top 9 bits (of 28) from port A of cell colorlight_i5.$sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4297$891 ($sub).
Removed top 26 bits (of 27) from port B of cell colorlight_i5.$sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4297$891 ($sub).
Removed top 11 bits (of 16) from port B of cell colorlight_i5.$eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4498$929 ($eq).
Removed top 10 bits (of 16) from port B of cell colorlight_i5.$eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4499$931 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10990 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11026 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10920 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10937 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10973 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11373 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$6135_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6184_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell colorlight_i5.$procmux$6183 ($pmux).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6185_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6186_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6187_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell colorlight_i5.$procmux$6188_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell colorlight_i5.$procmux$6189_CMP0 ($eq).
Removed top 8 bits (of 9) from port B of cell colorlight_i5.$procmux$6190_CMP0 ($eq).
Removed top 15 bits (of 32) from mux cell colorlight_i5.$procmux$6252 ($pmux).
Removed cell colorlight_i5.$procmux$6285 ($mux).
Removed cell colorlight_i5.$procmux$6291 ($mux).
Removed top 29 bits (of 32) from mux cell colorlight_i5.$procmux$6301 ($pmux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11618 ($ne).
Removed top 7 bits (of 8) from mux cell colorlight_i5.$procmux$6476 ($mux).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$6721_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$6722_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$procmux$6723_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$6879_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$7453_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$7454_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$7455_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7460_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell colorlight_i5.$procmux$7756 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7785_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7850_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7905_CMP0 ($eq).
Removed top 4 bits (of 36) from mux cell colorlight_i5.$procmux$7940 ($pmux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7942_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell colorlight_i5.$procmux$8009 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8014_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8087_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8115_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8118_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8125_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8223_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8226_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8231_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8444_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8447_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8452_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8665_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8668_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8673_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8886_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8889_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8894_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$9094_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$9263_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$9382_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$9383_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$9384_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$9385_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$9386_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$9387_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$procmux$9388_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell colorlight_i5.$procmux$9390 ($mux).
Removed top 2 bits (of 4) from mux cell colorlight_i5.$procmux$9411 ($mux).
Removed top 3 bits (of 4) from mux cell colorlight_i5.$procmux$9444 ($mux).
Removed top 2 bits (of 10) from FF cell colorlight_i5.$auto$ff.cc:266:slice$11329 ($dffe).
Removed top 2 bits (of 10) from FF cell colorlight_i5.$auto$ff.cc:266:slice$11328 ($dffe).
Removed top 29 bits (of 32) from FF cell colorlight_i5.$auto$ff.cc:266:slice$10601 ($sdff).
Removed cell colorlight_i5.$auto$ff.cc:266:slice$10597 ($sdff).
Removed cell colorlight_i5.$auto$ff.cc:266:slice$10593 ($sdff).
Removed top 15 bits (of 32) from FF cell colorlight_i5.$auto$ff.cc:266:slice$10591 ($sdff).
Removed top 24 bits (of 32) from FF cell colorlight_i5.$auto$ff.cc:266:slice$10588 ($sdff).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11225 ($ne).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11245 ($ne).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11265 ($ne).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11205 ($ne).
Removed top 8 bits (of 9) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11143 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11043 ($ne).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875$3527 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5940$3535 ($eq).
Removed top 7 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974$3543 ($add).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$3621 ($add).
Removed top 7 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$3623 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5860_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5714_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5404_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5391_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5387_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5382_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5378_CMP0 ($eq).
Removed top 2 bits (of 32) from FF cell colorlight_i5.$auto$ff.cc:266:slice$11592 ($dffe).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5256_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5083_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5855_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5137$3326 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5134$3325 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5131$3324 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5128$3323 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5125$3322 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5122$3321 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5119$3320 ($eq).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$3309 ($add).
Removed top 32 bits (of 33) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3306 ($add).
Removed top 1 bits (of 33) from port Y of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3306 ($add).
Removed top 1 bits (of 33) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3306 ($add).
Removed top 1 bits (of 33) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3305 ($mux).
Removed top 1 bits (of 33) from port Y of cell colorlight_i5.$flatten\VexRiscv.$not$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3304 ($not).
Removed top 1 bits (of 33) from port A of cell colorlight_i5.$flatten\VexRiscv.$not$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3304 ($not).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$3296 ($add).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$3293 ($add).
Removed top 27 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4538$3271 ($mux).
Removed top 20 bits (of 32) from port A of cell colorlight_i5.$flatten\VexRiscv.$or$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3226 ($or).
Removed top 20 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$or$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3226 ($or).
Removed top 20 bits (of 32) from port Y of cell colorlight_i5.$flatten\VexRiscv.$or$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3226 ($or).
Removed top 6 bits (of 32) from port A of cell colorlight_i5.$flatten\VexRiscv.$or$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3225 ($or).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$or$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3225 ($or).
Removed top 6 bits (of 32) from port Y of cell colorlight_i5.$flatten\VexRiscv.$or$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3225 ($or).
Removed top 30 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4296$3072 ($and).
Removed top 1 bits (of 33) from port B of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283$3060 ($sub).
Removed top 5 bits (of 6) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$3051 ($add).
Removed top 14 bits (of 66) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$3044 ($add).
Removed top 2 bits (of 66) from port Y of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$3044 ($add).
Removed top 2 bits (of 66) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$3044 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4083$3005 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4083$3003 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4080$3001 ($eq).
Removed top 12 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2952 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3626$2906 ($eq).
Removed top 12 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2790 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3034$2780 ($eq).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$2735 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2571$2692 ($eq).
Removed top 7 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2563$2682 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2382$2666 ($eq).
Converting cell colorlight_i5.$flatten\VexRiscv.$mul$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2373$2661 ($mul) from unsigned to signed.
Removed top 17 bits (of 34) from port A of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2373$2661 ($mul).
Removed top 17 bits (of 34) from port B of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2373$2661 ($mul).
Converting cell colorlight_i5.$flatten\VexRiscv.$mul$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2372$2660 ($mul) from unsigned to signed.
Removed top 17 bits (of 34) from port A of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2372$2660 ($mul).
Removed top 17 bits (of 34) from port B of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2372$2660 ($mul).
Converting cell colorlight_i5.$flatten\VexRiscv.$mul$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$2659 ($mul) from unsigned to signed.
Removed top 17 bits (of 34) from port A of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$2659 ($mul).
Removed top 17 bits (of 34) from port B of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$2659 ($mul).
Removed top 2 bits (of 52) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$2658 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1544$2642 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1531$2634 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1529$2632 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1524$2626 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1523$2624 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1514$2616 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1507$2610 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1506$2608 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1489$2599 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1485$2594 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1484$2593 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1483$2592 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1480$2589 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1479$2587 ($eq).
Removed top 2 bits (of 34) from FF cell colorlight_i5.$auto$ff.cc:266:slice$11541 ($dffe).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1449$2562 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1447$2559 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1439$2547 ($eq).
Removed top 3 bits (of 7) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1438$2545 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1430$2537 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1428$2534 ($eq).
Removed top 3 bits (of 5) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1420$2522 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1413$2517 ($eq).
Removed top 3 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1412$2515 ($eq).
Removed top 2 bits (of 31) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1411$2513 ($eq).
Removed top 5 bits (of 15) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$2510 ($eq).
Removed top 6 bits (of 15) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$2508 ($eq).
Removed top 8 bits (of 15) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$2506 ($eq).
Removed top 10 bits (of 16) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$2504 ($eq).
Removed top 7 bits (of 13) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1406$2503 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1405$2501 ($eq).
Removed top 2 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$2498 ($eq).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$2496 ($eq).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$2494 ($eq).
Removed top 3 bits (of 9) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$2492 ($eq).
Removed top 3 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1400$2491 ($eq).
Removed top 32 bits (of 33) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2485 ($add).
Removed top 1 bits (of 33) from port Y of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2485 ($add).
Removed top 1 bits (of 33) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2485 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$2480 ($sub).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$flatten\VexRiscv.$and$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$2479 ($and).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$flatten\VexRiscv.$and$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$2479 ($and).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$2479 ($and).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$flatten\VexRiscv.$not$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$2478 ($not).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$flatten\VexRiscv.$not$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$2478 ($not).
Removed top 31 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1360$2477 ($mux).
Removed top 30 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1356$2473 ($add).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1351$2472 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1350$2471 ($mux).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337$2469 ($sub).
Removed top 1 bits (of 33) from port Y of cell colorlight_i5.$flatten\VexRiscv.$sshr$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1334$2466 ($sshr).
Converting cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$2462 ($add) from unsigned to signed.
Removed top 19 bits (of 52) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$2462 ($add).
Removed top 2 bits (of 52) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$2462 ($add).
Removed top 1 bits (of 52) from port Y of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$2462 ($add).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$or$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5148$1086 ($or).
Removed top 15 bits (of 32) from port B of cell colorlight_i5.$or$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5148$1090 ($or).
Removed top 24 bits (of 32) from port B of cell colorlight_i5.$or$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5148$1093 ($or).
Removed top 2 bits (of 32) from FF cell colorlight_i5.$auto$ff.cc:266:slice$11593 ($dffe).
Removed top 1 bits (of 52) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$2658 ($add).
Removed top 2 bits (of 34) from FF cell colorlight_i5.$auto$ff.cc:266:slice$11542 ($dffe).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$2480 ($sub).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$2480 ($sub).
Removed top 2 bits (of 34) from port Y of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$2659 ($mul).
Removed top 24 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$227_EN[31:0]$1453.
Removed top 16 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$228_EN[31:0]$1456.
Removed top 8 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7271$229_EN[31:0]$1459.
Removed top 1 bits (of 33) from wire colorlight_i5.$flatten\VexRiscv.$0\memory_DivPlugin_rs1[32:0].
Removed top 1 bits (of 33) from wire colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3306_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$flatten\VexRiscv.$not$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$2478_Y.
Removed top 1 bits (of 32) from wire colorlight_i5.$flatten\VexRiscv.$not$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2483_Y.
Removed top 6 bits (of 32) from wire colorlight_i5.$flatten\VexRiscv.$or$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3225_Y.
Removed top 20 bits (of 32) from wire colorlight_i5.$flatten\VexRiscv.$or$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3226_Y.
Removed top 24 bits (of 32) from wire colorlight_i5.$procmux$6183_Y.
Removed top 15 bits (of 32) from wire colorlight_i5.$procmux$6252_Y.
Removed top 29 bits (of 32) from wire colorlight_i5.$procmux$6301_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$procmux$8009_Y.
Removed top 1 bits (of 4) from wire colorlight_i5.$procmux$9390_Y.
Removed top 2 bits (of 4) from wire colorlight_i5.$procmux$9411_Y.
Removed top 30 bits (of 32) from wire colorlight_i5.basesoc_interrupt.
Removed top 3 bits (of 4) from wire colorlight_i5.basesoc_mmap_source_payload_width.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine0_syncfifo0_din.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine0_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine1_syncfifo1_din.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine1_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine2_syncfifo2_din.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine2_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine3_syncfifo3_din.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine3_wrport_dat_w.
Removed top 2 bits (of 21) from wire colorlight_i5.basesoc_tag_di_tag.
Removed top 4 bits (of 144) from wire colorlight_i5.basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data.
Removed top 24 bits (of 32) from wire colorlight_i5.csr_bankarray_sram_bus_dat_r.

4.16. Executing PEEPOPT pass (run peephole optimizers).

4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1 unused cells and 43 unused wires.
<suppressed ~14 debug messages>

4.18. Executing SHARE pass (SAT-based resource sharing).
Found 20 cells in module colorlight_i5 that may be considered for resource sharing.
  Analyzing resource sharing options for $sshl$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5990$1280 ($sshl):
    Found 1 activation_patterns using ctrl signal \basesoc_spiflash_phy_sr_out_shift.
    Found 1 candidates: $sshl$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5986$1279
    Analyzing resource sharing with $sshl$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5986$1279 ($sshl):
      Found 1 activation_patterns using ctrl signal { \basesoc_spiflash_phy_sr_out_shift \basesoc_spiflash_phy_sr_out_load }.
      Activation pattern for cell $sshl$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5990$1280: \basesoc_spiflash_phy_sr_out_shift = 1'1
      Activation pattern for cell $sshl$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5986$1279: { \basesoc_spiflash_phy_sr_out_shift \basesoc_spiflash_phy_sr_out_load } = 2'01
      According to the SAT solver this pair of cells can be shared. (Pattern only case)
      Simplified activation pattern for cell $sshl$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5990$1280: \basesoc_spiflash_phy_sr_out_shift = 1'1
      Simplified activation pattern for cell $sshl$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5986$1279: \basesoc_spiflash_phy_sr_out_shift = 1'0
      Activation signal for $sshl$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5990$1280: $auto$share.cc:1068:make_cell_activation_logic$11706
      New cell: $auto$share.cc:669:make_supercell$11713 ($sshl)
  Analyzing resource sharing options for $auto$share.cc:669:make_supercell$11713 ($sshl):
    Found 2 activation_patterns using ctrl signal { \basesoc_spiflash_phy_sr_out_shift \basesoc_spiflash_phy_sr_out_load }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\tag_mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7426$1545 ($memrd):
    Found 6 activation_patterns using ctrl signal { $procmux$8014_CMP $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4246$889_Y \socbushandler_done \basesoc_write_from_slave \basesoc_wishbone_bridge_cmd_valid \basesoc_tag_port_we \basesoc_litedramnativeportconverter_state }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7289$1477 ($memrd):
    Found 1 activation_patterns using ctrl signal { $procmux$7784_CMP \csr_bankarray_sel_r }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain9$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7637$1626 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8086_CMP $procmux$7941_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain8$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7623$1618 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8086_CMP $procmux$7941_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain7$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7609$1610 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8087_CMP $procmux$7942_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain6$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7595$1602 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8087_CMP $procmux$7942_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain5$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7581$1594 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8087_CMP $procmux$7942_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain4$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7567$1586 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8087_CMP $procmux$7942_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain3$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7553$1578 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8088_CMP $procmux$7943_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain2$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7539$1570 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8088_CMP $procmux$7943_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain15$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7721$1674 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8088_CMP $procmux$8087_CMP $procmux$8086_CMP $procmux$7943_CMP $procmux$7942_CMP $procmux$7941_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain14$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7707$1666 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8088_CMP $procmux$8087_CMP $procmux$8086_CMP $procmux$7943_CMP $procmux$7942_CMP $procmux$7941_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain13$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7693$1658 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8088_CMP $procmux$8087_CMP $procmux$8086_CMP $procmux$7943_CMP $procmux$7942_CMP $procmux$7941_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain12$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7679$1650 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8088_CMP $procmux$8087_CMP $procmux$8086_CMP $procmux$7943_CMP $procmux$7942_CMP $procmux$7941_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain11$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7665$1642 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8086_CMP $procmux$7941_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain10$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7651$1634 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8086_CMP $procmux$7941_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain1$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7525$1562 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8088_CMP $procmux$7943_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain0$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:7511$1554 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8088_CMP $procmux$7943_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
Removing 2 cells in module colorlight_i5:
  Removing cell $sshl$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5986$1279 ($sshl).
  Removing cell $sshl$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5990$1280 ($sshl).

4.19. Executing TECHMAP pass (map to technology primitives).

4.19.1. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.19.2. Continuing TECHMAP pass.
Using template $paramod$cdd060840b10ae11c16ef338327ffd82b2dfe9c4\_90_lut_cmp_ for cells of type $lt.
No more expansions possible.
<suppressed ~62 debug messages>

4.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~2 debug messages>

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 6 unused wires.
<suppressed ~4 debug messages>

4.22. Executing TECHMAP pass (map to technology primitives).

4.22.1. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/mul2dsp.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.22.2. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

4.22.3. Continuing TECHMAP pass.
Using template $paramod$0918209bb5c6f08b2ecd7ae36d3d7f82c80ec9f5\_80_mul for cells of type $mul.
Using template $paramod$0910e2344b2d36624760245c86bb61f4bc3ddcd6\_80_mul for cells of type $mul.
Using template $paramod$db92b6ce7390ae2cad7a93c07bad8126ba118608\_80_mul for cells of type $mul.
Using template $paramod$c6b69e876bd4511deebf310f074199e327829fde\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$c323049b3a09641e040ac6dc45a727e0aaf653a8\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$29a2b67a2b54420d5e2298caa46863d0f9b0653d\$__MUL18X18 for cells of type $__MUL18X18.
No more expansions possible.
<suppressed ~310 debug messages>

4.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module colorlight_i5:
  creating $macc model for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2461$321 ($add).
  creating $macc model for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2902$377 ($add).
  creating $macc model for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4330$898 ($add).
  creating $macc model for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4332$899 ($add).
  creating $macc model for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4524$933 ($add).
  creating $macc model for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5821$1229 ($add).
  creating $macc model for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5834$1238 ($add).
  creating $macc model for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5849$1239 ($add).
  creating $macc model for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243 ($add).
  creating $macc model for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5869$1244 ($add).
  creating $macc model for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5873$1249 ($add).
  creating $macc model for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5888$1254 ($add).
  creating $macc model for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5891$1255 ($add).
  creating $macc model for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5895$1260 ($add).
  creating $macc model for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6011$1283 ($add).
  creating $macc model for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6097$1300 ($add).
  creating $macc model for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6114$1304 ($add).
  creating $macc model for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6117$1305 ($add).
  creating $macc model for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6121$1310 ($add).
  creating $macc model for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6190$1326 ($add).
  creating $macc model for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6193$1327 ($add).
  creating $macc model for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6197$1332 ($add).
  creating $macc model for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6266$1348 ($add).
  creating $macc model for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6269$1349 ($add).
  creating $macc model for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6273$1354 ($add).
  creating $macc model for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6342$1370 ($add).
  creating $macc model for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6345$1371 ($add).
  creating $macc model for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6349$1376 ($add).
  creating $macc model for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6610$1432 ($add).
  creating $macc model for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6621$1435 ($add).
  creating $macc model for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6661$1442 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$2462 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1356$2473 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1357$2474 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2485 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$2658 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$2735 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2791 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945$2955 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$3044 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$3051 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$3293 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$3296 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3306 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$3309 ($add).
  creating $macc model for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2422$318 ($add).
  creating $macc model for $flatten\VexRiscv.$sub$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337$2469 ($sub).
  creating $macc model for $flatten\VexRiscv.$sub$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$2480 ($sub).
  creating $macc model for $flatten\VexRiscv.$sub$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283$3060 ($sub).
  creating $macc model for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$3621 ($add).
  creating $macc model for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$3623 ($add).
  creating $macc model for $flatten\VexRiscv.\dataCache_1.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875$3527 ($add).
  creating $macc model for $flatten\VexRiscv.\dataCache_1.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974$3543 ($add).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2312$262 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3029$402 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3033$403 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3066$409 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4526$934 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5814$1227 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5877$1250 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5899$1261 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5906$1263 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5929$1268 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5952$1272 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5986$1278 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6023$1286 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6044$1289 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6050$1290 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6061$1293 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6125$1311 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6144$1315 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6159$1318 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6174$1321 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6201$1333 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6220$1337 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6235$1340 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6250$1343 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6277$1355 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6296$1359 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6311$1362 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6326$1365 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6353$1377 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6372$1381 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6387$1384 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6402$1387 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6413$1391 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6420$1394 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6552$1399 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6567$1402 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6582$1405 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6679$1447 ($sub).
  merging $macc model for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$2462 into $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$2658.
  merging $macc model for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1357$2474 into $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1356$2473.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6567$1402.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6552$1399.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6420$1394.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6413$1391.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6402$1387.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6387$1384.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6372$1381.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6353$1377.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6326$1365.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6311$1362.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6296$1359.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6277$1355.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6250$1343.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6235$1340.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6220$1337.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6201$1333.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6174$1321.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6159$1318.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6144$1315.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6125$1311.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6061$1293.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6050$1290.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6044$1289.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6023$1286.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5986$1278.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5952$1272.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5929$1268.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5906$1263.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5899$1261.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5877$1250.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5814$1227.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4526$934.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3066$409.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3033$403.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3029$402.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2312$262.
  creating $alu model for $macc $flatten\VexRiscv.\dataCache_1.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974$3543.
  creating $alu model for $macc $flatten\VexRiscv.\dataCache_1.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875$3527.
  creating $alu model for $macc $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$3623.
  creating $alu model for $macc $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$3621.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283$3060.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$2480.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337$2469.
  creating $alu model for $macc $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2422$318.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$3309.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3306.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$3296.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$3293.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$3051.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$3044.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945$2955.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2791.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$2735.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2485.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6679$1447.
  creating $alu model for $macc $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6582$1405.
  creating $alu model for $macc $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6661$1442.
  creating $alu model for $macc $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6621$1435.
  creating $alu model for $macc $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6610$1432.
  creating $alu model for $macc $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6349$1376.
  creating $alu model for $macc $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6345$1371.
  creating $alu model for $macc $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6342$1370.
  creating $alu model for $macc $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6273$1354.
  creating $alu model for $macc $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6269$1349.
  creating $alu model for $macc $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6266$1348.
  creating $alu model for $macc $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6197$1332.
  creating $alu model for $macc $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6193$1327.
  creating $alu model for $macc $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6190$1326.
  creating $alu model for $macc $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6121$1310.
  creating $alu model for $macc $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6117$1305.
  creating $alu model for $macc $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6114$1304.
  creating $alu model for $macc $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6097$1300.
  creating $alu model for $macc $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6011$1283.
  creating $alu model for $macc $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5895$1260.
  creating $alu model for $macc $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5891$1255.
  creating $alu model for $macc $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5888$1254.
  creating $alu model for $macc $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5873$1249.
  creating $alu model for $macc $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5869$1244.
  creating $alu model for $macc $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243.
  creating $alu model for $macc $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5849$1239.
  creating $alu model for $macc $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5834$1238.
  creating $alu model for $macc $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5821$1229.
  creating $alu model for $macc $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4524$933.
  creating $alu model for $macc $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4332$899.
  creating $alu model for $macc $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4330$898.
  creating $alu model for $macc $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2902$377.
  creating $alu model for $macc $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2461$321.
  creating $macc cell for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$2658: $auto$alumacc.cc:365:replace_macc$11727
  creating $macc cell for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1356$2473: $auto$alumacc.cc:365:replace_macc$11728
  creating $alu model for $lt$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6010$1282 ($lt): new $alu
  creating $alu model for $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2997$392 ($eq): merged with $lt$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6010$1282.
  creating $alu model for $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3049$407 ($eq): merged with $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3029$402.
  creating $alu model for $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6145$1316 ($eq): merged with $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6144$1315.
  creating $alu model for $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6160$1319 ($eq): merged with $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6159$1318.
  creating $alu model for $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6175$1322 ($eq): merged with $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6174$1321.
  creating $alu model for $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6221$1338 ($eq): merged with $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6220$1337.
  creating $alu model for $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6236$1341 ($eq): merged with $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6235$1340.
  creating $alu model for $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6251$1344 ($eq): merged with $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6250$1343.
  creating $alu model for $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6297$1360 ($eq): merged with $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6296$1359.
  creating $alu model for $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6312$1363 ($eq): merged with $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6311$1362.
  creating $alu model for $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6327$1366 ($eq): merged with $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6326$1365.
  creating $alu model for $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6373$1382 ($eq): merged with $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6372$1381.
  creating $alu model for $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6388$1385 ($eq): merged with $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6387$1384.
  creating $alu model for $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6403$1388 ($eq): merged with $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6402$1387.
  creating $alu model for $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6583$1406 ($eq): merged with $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6582$1405.
  creating $alu model for $procmux$7455_CMP0 ($eq): merged with $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6679$1447.
  creating $alu cell for $lt$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6010$1282, $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2997$392: $auto$alumacc.cc:495:replace_alu$11730
  creating $alu cell for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2461$321: $auto$alumacc.cc:495:replace_alu$11737
  creating $alu cell for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2902$377: $auto$alumacc.cc:495:replace_alu$11740
  creating $alu cell for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4330$898: $auto$alumacc.cc:495:replace_alu$11743
  creating $alu cell for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4332$899: $auto$alumacc.cc:495:replace_alu$11746
  creating $alu cell for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4524$933: $auto$alumacc.cc:495:replace_alu$11749
  creating $alu cell for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5821$1229: $auto$alumacc.cc:495:replace_alu$11752
  creating $alu cell for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5834$1238: $auto$alumacc.cc:495:replace_alu$11755
  creating $alu cell for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5849$1239: $auto$alumacc.cc:495:replace_alu$11758
  creating $alu cell for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243: $auto$alumacc.cc:495:replace_alu$11761
  creating $alu cell for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5869$1244: $auto$alumacc.cc:495:replace_alu$11764
  creating $alu cell for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5873$1249: $auto$alumacc.cc:495:replace_alu$11767
  creating $alu cell for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5888$1254: $auto$alumacc.cc:495:replace_alu$11770
  creating $alu cell for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5891$1255: $auto$alumacc.cc:495:replace_alu$11773
  creating $alu cell for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5895$1260: $auto$alumacc.cc:495:replace_alu$11776
  creating $alu cell for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6011$1283: $auto$alumacc.cc:495:replace_alu$11779
  creating $alu cell for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6097$1300: $auto$alumacc.cc:495:replace_alu$11782
  creating $alu cell for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6114$1304: $auto$alumacc.cc:495:replace_alu$11785
  creating $alu cell for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6117$1305: $auto$alumacc.cc:495:replace_alu$11788
  creating $alu cell for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6121$1310: $auto$alumacc.cc:495:replace_alu$11791
  creating $alu cell for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6190$1326: $auto$alumacc.cc:495:replace_alu$11794
  creating $alu cell for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6193$1327: $auto$alumacc.cc:495:replace_alu$11797
  creating $alu cell for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6197$1332: $auto$alumacc.cc:495:replace_alu$11800
  creating $alu cell for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6266$1348: $auto$alumacc.cc:495:replace_alu$11803
  creating $alu cell for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6269$1349: $auto$alumacc.cc:495:replace_alu$11806
  creating $alu cell for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6273$1354: $auto$alumacc.cc:495:replace_alu$11809
  creating $alu cell for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6342$1370: $auto$alumacc.cc:495:replace_alu$11812
  creating $alu cell for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6345$1371: $auto$alumacc.cc:495:replace_alu$11815
  creating $alu cell for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6349$1376: $auto$alumacc.cc:495:replace_alu$11818
  creating $alu cell for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6610$1432: $auto$alumacc.cc:495:replace_alu$11821
  creating $alu cell for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6621$1435: $auto$alumacc.cc:495:replace_alu$11824
  creating $alu cell for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6661$1442: $auto$alumacc.cc:495:replace_alu$11827
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6582$1405, $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6583$1406: $auto$alumacc.cc:495:replace_alu$11830
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6679$1447, $procmux$7455_CMP0: $auto$alumacc.cc:495:replace_alu$11835
  creating $alu cell for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2485: $auto$alumacc.cc:495:replace_alu$11840
  creating $alu cell for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$2735: $auto$alumacc.cc:495:replace_alu$11843
  creating $alu cell for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2791: $auto$alumacc.cc:495:replace_alu$11846
  creating $alu cell for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945$2955: $auto$alumacc.cc:495:replace_alu$11849
  creating $alu cell for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$3044: $auto$alumacc.cc:495:replace_alu$11852
  creating $alu cell for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$3051: $auto$alumacc.cc:495:replace_alu$11855
  creating $alu cell for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$3293: $auto$alumacc.cc:495:replace_alu$11858
  creating $alu cell for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$3296: $auto$alumacc.cc:495:replace_alu$11861
  creating $alu cell for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3306: $auto$alumacc.cc:495:replace_alu$11864
  creating $alu cell for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$3309: $auto$alumacc.cc:495:replace_alu$11867
  creating $alu cell for $add$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2422$318: $auto$alumacc.cc:495:replace_alu$11870
  creating $alu cell for $flatten\VexRiscv.$sub$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337$2469: $auto$alumacc.cc:495:replace_alu$11873
  creating $alu cell for $flatten\VexRiscv.$sub$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$2480: $auto$alumacc.cc:495:replace_alu$11876
  creating $alu cell for $flatten\VexRiscv.$sub$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283$3060: $auto$alumacc.cc:495:replace_alu$11879
  creating $alu cell for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$3621: $auto$alumacc.cc:495:replace_alu$11882
  creating $alu cell for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$3623: $auto$alumacc.cc:495:replace_alu$11885
  creating $alu cell for $flatten\VexRiscv.\dataCache_1.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875$3527: $auto$alumacc.cc:495:replace_alu$11888
  creating $alu cell for $flatten\VexRiscv.\dataCache_1.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974$3543: $auto$alumacc.cc:495:replace_alu$11891
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:2312$262: $auto$alumacc.cc:495:replace_alu$11894
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3029$402, $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3049$407: $auto$alumacc.cc:495:replace_alu$11897
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3033$403: $auto$alumacc.cc:495:replace_alu$11902
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:3066$409: $auto$alumacc.cc:495:replace_alu$11905
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:4526$934: $auto$alumacc.cc:495:replace_alu$11908
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5814$1227: $auto$alumacc.cc:495:replace_alu$11911
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5877$1250: $auto$alumacc.cc:495:replace_alu$11914
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5899$1261: $auto$alumacc.cc:495:replace_alu$11917
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5906$1263: $auto$alumacc.cc:495:replace_alu$11920
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5929$1268: $auto$alumacc.cc:495:replace_alu$11923
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5952$1272: $auto$alumacc.cc:495:replace_alu$11926
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5986$1278: $auto$alumacc.cc:495:replace_alu$11929
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6023$1286: $auto$alumacc.cc:495:replace_alu$11932
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6044$1289: $auto$alumacc.cc:495:replace_alu$11935
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6050$1290: $auto$alumacc.cc:495:replace_alu$11938
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6061$1293: $auto$alumacc.cc:495:replace_alu$11941
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6125$1311: $auto$alumacc.cc:495:replace_alu$11944
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6144$1315, $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6145$1316: $auto$alumacc.cc:495:replace_alu$11947
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6159$1318, $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6160$1319: $auto$alumacc.cc:495:replace_alu$11952
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6174$1321, $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6175$1322: $auto$alumacc.cc:495:replace_alu$11957
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6201$1333: $auto$alumacc.cc:495:replace_alu$11962
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6220$1337, $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6221$1338: $auto$alumacc.cc:495:replace_alu$11965
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6235$1340, $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6236$1341: $auto$alumacc.cc:495:replace_alu$11970
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6250$1343, $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6251$1344: $auto$alumacc.cc:495:replace_alu$11975
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6277$1355: $auto$alumacc.cc:495:replace_alu$11980
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6296$1359, $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6297$1360: $auto$alumacc.cc:495:replace_alu$11983
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6311$1362, $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6312$1363: $auto$alumacc.cc:495:replace_alu$11988
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6326$1365, $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6327$1366: $auto$alumacc.cc:495:replace_alu$11993
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6353$1377: $auto$alumacc.cc:495:replace_alu$11998
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6372$1381, $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6373$1382: $auto$alumacc.cc:495:replace_alu$12001
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6387$1384, $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6388$1385: $auto$alumacc.cc:495:replace_alu$12006
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6402$1387, $eq$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6403$1388: $auto$alumacc.cc:495:replace_alu$12011
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6413$1391: $auto$alumacc.cc:495:replace_alu$12016
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6420$1394: $auto$alumacc.cc:495:replace_alu$12019
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6552$1399: $auto$alumacc.cc:495:replace_alu$12022
  creating $alu cell for $sub$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6567$1402: $auto$alumacc.cc:495:replace_alu$12025
  created 88 $alu and 2 $macc cells.

4.24. Executing OPT pass (performing simple optimizations).

4.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~2 debug messages>

4.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

4.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2135 debug messages>

4.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.24.6. Executing OPT_DFF pass (perform DFF optimizations).

4.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 3 unused cells and 61 unused wires.
<suppressed ~5 debug messages>

4.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.24.9. Rerunning OPT passes. (Maybe there is more to do..)

4.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2139 debug messages>

4.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.24.13. Executing OPT_DFF pass (perform DFF optimizations).

4.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.24.16. Finished fast OPT passes. (There is nothing left to do.)

4.25. Executing MEMORY pass.

4.25.1. Executing OPT_MEM pass (optimize memories).
colorlight_i5.mem: removing const-0 lane 7
Performed a total of 97 transformations.

4.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 6 transformations.

4.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing colorlight_i5.VexRiscv.IBusCachedPlugin_cache.banks_0 write port 0.
  Analyzing colorlight_i5.VexRiscv.IBusCachedPlugin_cache.ways_0_tags write port 0.
  Analyzing colorlight_i5.VexRiscv.RegFilePlugin_regFile write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol0 write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol1 write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol2 write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol3 write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_tags write port 0.
  Analyzing colorlight_i5.data_mem_grain0 write port 0.
  Analyzing colorlight_i5.data_mem_grain1 write port 0.
  Analyzing colorlight_i5.data_mem_grain10 write port 0.
  Analyzing colorlight_i5.data_mem_grain11 write port 0.
  Analyzing colorlight_i5.data_mem_grain12 write port 0.
  Analyzing colorlight_i5.data_mem_grain13 write port 0.
  Analyzing colorlight_i5.data_mem_grain14 write port 0.
  Analyzing colorlight_i5.data_mem_grain15 write port 0.
  Analyzing colorlight_i5.data_mem_grain2 write port 0.
  Analyzing colorlight_i5.data_mem_grain3 write port 0.
  Analyzing colorlight_i5.data_mem_grain4 write port 0.
  Analyzing colorlight_i5.data_mem_grain5 write port 0.
  Analyzing colorlight_i5.data_mem_grain6 write port 0.
  Analyzing colorlight_i5.data_mem_grain7 write port 0.
  Analyzing colorlight_i5.data_mem_grain8 write port 0.
  Analyzing colorlight_i5.data_mem_grain9 write port 0.
  Analyzing colorlight_i5.sram write port 0.
  Analyzing colorlight_i5.sram write port 1.
  Analyzing colorlight_i5.sram write port 2.
  Analyzing colorlight_i5.sram write port 3.
  Analyzing colorlight_i5.storage write port 0.
  Analyzing colorlight_i5.storage_1 write port 0.
  Analyzing colorlight_i5.storage_2 write port 0.
  Analyzing colorlight_i5.storage_3 write port 0.
  Analyzing colorlight_i5.storage_4 write port 0.
  Analyzing colorlight_i5.storage_5 write port 0.
  Analyzing colorlight_i5.tag_mem write port 0.

4.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\VexRiscv.IBusCachedPlugin_cache.banks_0'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.IBusCachedPlugin_cache.ways_0_tags'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.RegFilePlugin_regFile'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.RegFilePlugin_regFile'[1] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol0'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol1'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol2'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol3'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_tags'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\data_mem_grain0'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain1'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain10'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain11'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain12'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain13'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain14'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain15'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain2'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain3'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain4'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain5'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain6'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain7'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain8'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain9'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\mem'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\rom'[0] in module `\colorlight_i5': merging output FF to cell.
Checking read port `\sram'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_1'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_2'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_3'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_4'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_5'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\tag_mem'[0] in module `\colorlight_i5': no output FF found.
Checking read port address `\data_mem_grain0'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain1'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain10'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain11'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain12'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain13'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain14'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain15'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain2'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain3'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain4'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain5'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain6'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain7'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain8'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain9'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\mem'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\sram'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\storage_2'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_3'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_4'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_5'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\tag_mem'[0] in module `\colorlight_i5': merged address FF to cell.

4.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 15 unused cells and 249 unused wires.
<suppressed ~35 debug messages>

4.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory colorlight_i5.VexRiscv.RegFilePlugin_regFile by address:
Consolidating write ports of memory colorlight_i5.sram by address:
  Merging ports 0, 1 (address \basesoc_adapted_interface_adr [10:0]).
  Merging ports 0, 2 (address \basesoc_adapted_interface_adr [10:0]).
  Merging ports 0, 3 (address \basesoc_adapted_interface_adr [10:0]).

4.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

4.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.IBusCachedPlugin_cache.banks_0, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.IBusCachedPlugin_cache.banks_0 via $__ECP5_DP16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.IBusCachedPlugin_cache.ways_0_tags, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.IBusCachedPlugin_cache.ways_0_tags via $__ECP5_PDPW16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.RegFilePlugin_regFile, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.RegFilePlugin_regFile via $__ECP5_PDPW16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol0, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol0 via $__ECP5_DP16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol1, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol1 via $__ECP5_DP16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol2, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol2 via $__ECP5_DP16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol3, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol3 via $__ECP5_DP16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.dataCache_1.ways_0_tags, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.dataCache_1.ways_0_tags via $__ECP5_PDPW16KD_
mapping memory colorlight_i5.data_mem_grain0 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain1 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain10 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain11 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain12 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain13 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain14 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain15 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain2 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain3 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain4 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain5 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain6 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain7 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain8 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain9 via $__ECP5_DP16KD_
using FF mapping for memory colorlight_i5.mem
mapping memory colorlight_i5.rom via $__ECP5_DP16KD_
mapping memory colorlight_i5.sram via $__ECP5_DP16KD_
mapping memory colorlight_i5.storage via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlight_i5.storage: $\storage$rdreg[0]
mapping memory colorlight_i5.storage_1 via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlight_i5.storage_1: $\storage_1$rdreg[0]
mapping memory colorlight_i5.storage_2 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.storage_3 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.storage_4 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.storage_5 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.tag_mem via $__ECP5_PDPW16KD_
<suppressed ~15435 debug messages>

4.28. Executing TECHMAP pass (map to technology primitives).

4.28.1. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

4.28.2. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

4.28.3. Continuing TECHMAP pass.
Using template $paramod$6062cda995eb1de0f0d5f3a1ca2a89538fa06db0\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$04778961cc1285a5efea28f98f28381eb2862208\$__TRELLIS_DPR16X4_ for cells of type $__TRELLIS_DPR16X4_.
Using template $paramod$fbc61a8e23842ccc0cfad2c3fe761dfa37f09178\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$57a25fb3e8c9ea0c82ed3bee5bc17a7e053c1bc6\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$ae49e0d4acec78d361618684758d65129fa8786a\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$535f573da65105d82c41451ab1025b5b3f9d43c1\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$d2d97e11cde6c4d2631b4314ea3910faf76b401d\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$5cd71f8056cdf412424e123ceff74118cd8e5b11\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$e200a637f5aa0c2a46d1584d3c775ec39b70cb89\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$13fe3d7e657b2cdd697a856eaef9d334c6cb37f1\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$502eacdf0b9dbe028dc6a44544019bc6dc01fc7d\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$ca6d8e4ab0b1b3c660d63509a5d25987fcc1aef5\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$00f2200c44031025a0254296a1688d807df58057\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$1228fd111a2d33430807e8f93a6cd85d18d43a08\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$783f35caedac63bc982baaafeb2290337e4c4356\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$93e60f7351aee30f311f9642eaf03d555eb44fd7\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$4b002b55b38ac7d8874cac0aeed80b61e49d9691\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$be44a87bcf114d38cfe183b525f2b03668ef3751\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$c57f52e819aaeff49263b100fa66ebf8794a5ed3\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$7df26d29bcc2109e34449c06a3ed85a3d94bd093\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$d7041c94f9c6829a3f2ff6ae975ae715292272f6\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$4ebff62646da9fccf05878a8f78433207d085544\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$3df178cd78fdc59550f474a2e6d4b63593e67fae\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$eed5c07ccc20b30fea5f07adc53d361b0ef0f8bc\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$02d10cc8049219b734b94ed56325542341e7b150\$__ECP5_PDPW16KD_ for cells of type $__ECP5_PDPW16KD_.
No more expansions possible.
<suppressed ~789 debug messages>

4.29. Executing OPT pass (performing simple optimizations).

4.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~617 debug messages>

4.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.29.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$mem.cc:1169:emulate_transparency$12499 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_libmap.cc:1668:generate_mux$12399 ($dffe) from module colorlight_i5.

4.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 25 unused cells and 1762 unused wires.
<suppressed ~59 debug messages>

4.29.5. Rerunning OPT passes. (Removed registers in this run.)

4.29.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~26 debug messages>

4.29.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.29.8. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 19 on $auto$mem.cc:1169:emulate_transparency$12499 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$mem.cc:1169:emulate_transparency$12499 ($dff) from module colorlight_i5.

4.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

4.29.10. Rerunning OPT passes. (Removed registers in this run.)

4.29.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.29.13. Executing OPT_DFF pass (perform DFF optimizations).

4.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.29.15. Finished fast OPT passes.

4.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \mem in module \colorlight_i5:
  created 47 $dff cells and 0 static cells of width 7.
Extracted data FF from read port 0 of colorlight_i5.mem: $\mem$rdreg[0]
  read interface: 1 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.

4.31. Executing OPT pass (performing simple optimizations).

4.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~32 debug messages>

4.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\VexRiscv.$procmux$5489: \VexRiscv.IBusCachedPlugin_iBusRsp_redoFetch -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1462 debug messages>

4.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$11047: { $procmux$8894_CMP $procmux$8889_CMP $procmux$8881_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$10994: { $procmux$8673_CMP $procmux$8668_CMP $procmux$8660_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$10941: { $procmux$8452_CMP $procmux$8447_CMP $procmux$8439_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$10888: { $procmux$8231_CMP $procmux$8226_CMP $procmux$8218_CMP \sys_rst }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][15]$14498:
      Old ports: A=7'0110101, B=7'0101101, Y=$memory\mem$rdmux[0][4][7]$b$14428
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][7]$b$14428 [4:3]
      New connections: { $memory\mem$rdmux[0][4][7]$b$14428 [6:5] $memory\mem$rdmux[0][4][7]$b$14428 [2:0] } = 5'01101
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][14]$14495:
      Old ports: A=7'0110000, B=7'0110010, Y=$memory\mem$rdmux[0][4][7]$a$14427
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][7]$a$14427 [1]
      New connections: { $memory\mem$rdmux[0][4][7]$a$14427 [6:2] $memory\mem$rdmux[0][4][7]$a$14427 [0] } = 6'011000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][13]$14492:
      Old ports: A=7'0100000, B=7'0110010, Y=$memory\mem$rdmux[0][4][6]$b$14425
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][6]$b$14425 [1]
      New connections: { $memory\mem$rdmux[0][4][6]$b$14425 [6:2] $memory\mem$rdmux[0][4][6]$b$14425 [0] } = { 2'01 $memory\mem$rdmux[0][4][6]$b$14425 [1] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][12]$14489:
      Old ports: A=7'1001001, B=7'0111001, Y=$memory\mem$rdmux[0][4][6]$a$14424
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][6]$a$14424 [6] $memory\mem$rdmux[0][4][6]$a$14424 [4] }
      New connections: { $memory\mem$rdmux[0][4][6]$a$14424 [5] $memory\mem$rdmux[0][4][6]$a$14424 [3:0] } = { $memory\mem$rdmux[0][4][6]$a$14424 [4] 4'1001 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][11]$14486:
      Old ports: A=7'1110100, B=7'0100000, Y=$memory\mem$rdmux[0][4][5]$b$14422
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][5]$b$14422 [2]
      New connections: { $memory\mem$rdmux[0][4][5]$b$14422 [6:3] $memory\mem$rdmux[0][4][5]$b$14422 [1:0] } = { $memory\mem$rdmux[0][4][5]$b$14422 [2] 1'1 $memory\mem$rdmux[0][4][5]$b$14422 [2] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][10]$14483:
      Old ports: A=7'1100111, B=7'1101000, Y=$memory\mem$rdmux[0][4][5]$a$14421
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][5]$a$14421 [3] $memory\mem$rdmux[0][4][5]$a$14421 [0] }
      New connections: { $memory\mem$rdmux[0][4][5]$a$14421 [6:4] $memory\mem$rdmux[0][4][5]$a$14421 [2:1] } = { 3'110 $memory\mem$rdmux[0][4][5]$a$14421 [0] $memory\mem$rdmux[0][4][5]$a$14421 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][9]$14480:
      Old ports: A=7'1101100, B=7'1101001, Y=$memory\mem$rdmux[0][4][4]$b$14419
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][4]$b$14419 [2] $memory\mem$rdmux[0][4][4]$b$14419 [0] }
      New connections: { $memory\mem$rdmux[0][4][4]$b$14419 [6:3] $memory\mem$rdmux[0][4][4]$b$14419 [1] } = 5'11010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][8]$14477:
      Old ports: A=7'1101111, B=7'1110010, Y=$memory\mem$rdmux[0][4][4]$a$14418
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][4]$a$14418 [4] $memory\mem$rdmux[0][4][4]$a$14418 [0] }
      New connections: { $memory\mem$rdmux[0][4][4]$a$14418 [6:5] $memory\mem$rdmux[0][4][4]$a$14418 [3:1] } = { 2'11 $memory\mem$rdmux[0][4][4]$a$14418 [0] $memory\mem$rdmux[0][4][4]$a$14418 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][7]$14474:
      Old ports: A=7'1101111, B=7'1101100, Y=$memory\mem$rdmux[0][4][3]$b$14416
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][3]$b$14416 [0]
      New connections: $memory\mem$rdmux[0][4][3]$b$14416 [6:1] = { 5'11011 $memory\mem$rdmux[0][4][3]$b$14416 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][6]$14471:
      Old ports: A=7'0100000, B=7'1000011, Y=$memory\mem$rdmux[0][4][3]$a$14415
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][3]$a$14415 [5] $memory\mem$rdmux[0][4][3]$a$14415 [0] }
      New connections: { $memory\mem$rdmux[0][4][3]$a$14415 [6] $memory\mem$rdmux[0][4][3]$a$14415 [4:1] } = { $memory\mem$rdmux[0][4][3]$a$14415 [0] 3'000 $memory\mem$rdmux[0][4][3]$a$14415 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][5]$14468:
      Old ports: A=7'1101111, B=7'1101110, Y=$memory\mem$rdmux[0][4][2]$b$14413
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][2]$b$14413 [0]
      New connections: $memory\mem$rdmux[0][4][2]$b$14413 [6:1] = 6'110111
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][4]$14465:
      Old ports: A=7'1000011, B=7'0100000, Y=$memory\mem$rdmux[0][4][2]$a$14412
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][2]$a$14412 [5] $memory\mem$rdmux[0][4][2]$a$14412 [0] }
      New connections: { $memory\mem$rdmux[0][4][2]$a$14412 [6] $memory\mem$rdmux[0][4][2]$a$14412 [4:1] } = { $memory\mem$rdmux[0][4][2]$a$14412 [0] 3'000 $memory\mem$rdmux[0][4][2]$a$14412 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][3]$14462:
      Old ports: A=7'1010011, B=7'1101111, Y=$memory\mem$rdmux[0][4][1]$b$14410
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][1]$b$14410 [4] $memory\mem$rdmux[0][4][1]$b$14410 [2] }
      New connections: { $memory\mem$rdmux[0][4][1]$b$14410 [6:5] $memory\mem$rdmux[0][4][1]$b$14410 [3] $memory\mem$rdmux[0][4][1]$b$14410 [1:0] } = { 1'1 $memory\mem$rdmux[0][4][1]$b$14410 [2] $memory\mem$rdmux[0][4][1]$b$14410 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][2]$14459:
      Old ports: A=7'1011000, B=7'0100000, Y=$memory\mem$rdmux[0][4][1]$a$14409
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][1]$a$14409 [5] $memory\mem$rdmux[0][4][1]$a$14409 [3] }
      New connections: { $memory\mem$rdmux[0][4][1]$a$14409 [6] $memory\mem$rdmux[0][4][1]$a$14409 [4] $memory\mem$rdmux[0][4][1]$a$14409 [2:0] } = { $memory\mem$rdmux[0][4][1]$a$14409 [3] $memory\mem$rdmux[0][4][1]$a$14409 [3] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][1]$14456:
      Old ports: A=7'1110100, B=7'1100101, Y=$memory\mem$rdmux[0][4][0]$b$14407
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$b$14407 [4] $memory\mem$rdmux[0][4][0]$b$14407 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$b$14407 [6:5] $memory\mem$rdmux[0][4][0]$b$14407 [3:1] } = 5'11010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][0]$14453:
      Old ports: A=7'1001100, B=7'1101001, Y=$memory\mem$rdmux[0][4][0]$a$14406
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$a$14406 [2] $memory\mem$rdmux[0][4][0]$a$14406 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$a$14406 [6:3] $memory\mem$rdmux[0][4][0]$a$14406 [1] } = { 1'1 $memory\mem$rdmux[0][4][0]$a$14406 [0] 3'010 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][18]$14507:
      Old ports: A=7'0110000, B=7'0100000, Y=$memory\mem$rdmux[0][4][9]$a$14433
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][9]$a$14433 [4]
      New connections: { $memory\mem$rdmux[0][4][9]$a$14433 [6:5] $memory\mem$rdmux[0][4][9]$a$14433 [3:0] } = 6'010000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][21]$14516:
      Old ports: A=7'0110010, B=7'0111010, Y=$memory\mem$rdmux[0][4][10]$b$14437
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][10]$b$14437 [3]
      New connections: { $memory\mem$rdmux[0][4][10]$b$14437 [6:4] $memory\mem$rdmux[0][4][10]$b$14437 [2:0] } = 6'011010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][22]$14519:
      Old ports: A=7'0110010, B=7'0111000, Y=$memory\mem$rdmux[0][4][11]$a$14439
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][11]$a$14439 [3] $memory\mem$rdmux[0][4][11]$a$14439 [1] }
      New connections: { $memory\mem$rdmux[0][4][11]$a$14439 [6:4] $memory\mem$rdmux[0][4][11]$a$14439 [2] $memory\mem$rdmux[0][4][11]$a$14439 [0] } = 5'01100
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][23]$14522:
      Old ports: A=7'0000000, B=7'x, Y=$memory\mem$rdmux[0][4][11]$b$14440
      New ports: A=1'0, B=1'x, Y=$memory\mem$rdmux[0][4][11]$b$14440 [0]
      New connections: $memory\mem$rdmux[0][4][11]$b$14440 [6:1] = { $memory\mem$rdmux[0][4][11]$b$14440 [0] $memory\mem$rdmux[0][4][11]$b$14440 [0] $memory\mem$rdmux[0][4][11]$b$14440 [0] $memory\mem$rdmux[0][4][11]$b$14440 [0] $memory\mem$rdmux[0][4][11]$b$14440 [0] $memory\mem$rdmux[0][4][11]$b$14440 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][17]$14504:
      Old ports: A=7'0101101, B=7'0110011, Y=$memory\mem$rdmux[0][4][8]$b$14431
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][8]$b$14431 [2:1]
      New connections: { $memory\mem$rdmux[0][4][8]$b$14431 [6:3] $memory\mem$rdmux[0][4][8]$b$14431 [0] } = { 2'01 $memory\mem$rdmux[0][4][8]$b$14431 [1] $memory\mem$rdmux[0][4][8]$b$14431 [2] 1'1 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][20]$14513:
      Old ports: A=7'0111010, B=7'0110100, Y=$memory\mem$rdmux[0][4][10]$a$14436
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][10]$a$14436 [2:1]
      New connections: { $memory\mem$rdmux[0][4][10]$a$14436 [6:3] $memory\mem$rdmux[0][4][10]$a$14436 [0] } = { 3'011 $memory\mem$rdmux[0][4][10]$a$14436 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][16]$14501:
      Old ports: A=7'0110001, B=7'0110000, Y=$memory\mem$rdmux[0][4][8]$a$14430
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][8]$a$14430 [0]
      New connections: $memory\mem$rdmux[0][4][8]$a$14430 [6:1] = 6'011000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5012:
      Old ports: A=0, B={ 30'000000000000000000000000000000 \VexRiscv._zz_externalInterrupt [1:0] }, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_9
      New ports: A=2'00, B=\VexRiscv._zz_externalInterrupt [1:0], Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_9 [1:0]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_9 [31:2] = 30'000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5057:
      Old ports: A=6'000000, B=6'100000, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [25:20]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [25]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [24:20] = 5'00000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5060:
      Old ports: A=13'0000000000000, B=13'1000000000000, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [12:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [12]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [11:0] = 12'000000000000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5232:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2952_Y [19:0] }, B=4, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2952_Y [19:0] }, B=21'000000000000000000100, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New connections: $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [31:21] = { $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] }
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.$procmux$5403:
      Old ports: A={ \VexRiscv.dataCache_1_io_cpu_writeBack_data [31:16] \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted }, B={ \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted }, Y=\VexRiscv.writeBack_DBusCachedPlugin_rspFormated
      New ports: A={ \VexRiscv.dataCache_1_io_cpu_writeBack_data [31:16] \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 }, B={ \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 }, Y=\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [31:8]
      New connections: \VexRiscv.writeBack_DBusCachedPlugin_rspFormated [7:0] = \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5408:
      Old ports: A={ 2'01 \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0] }, B={ 2'01 \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0] }, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code
      New ports: A=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0], B=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0], Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New connections: \VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [3:2] = 2'01
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.$procmux$5470:
      Old ports: A=\VexRiscv.decode_to_execute_RS2, B={ \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [15:0] \VexRiscv.decode_to_execute_RS2 [15:0] }, Y=\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF
      New ports: A=\VexRiscv.decode_to_execute_RS2 [31:8], B={ \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [15:0] \VexRiscv.decode_to_execute_RS2 [15:8] }, Y=\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [31:8]
      New connections: \VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [7:0] = \VexRiscv.decode_to_execute_RS2 [7:0]
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5531:
      Old ports: A={ $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$2735_Y [31:2] 2'00 }, B={ \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [31:2] 2'00 }, Y=$flatten\VexRiscv.$1\IBusCachedPlugin_fetchPc_pc[31:0]
      New ports: A=$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$2735_Y [31:2], B=\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [31:2], Y=$flatten\VexRiscv.$1\IBusCachedPlugin_fetchPc_pc[31:0] [31:2]
      New connections: $flatten\VexRiscv.$1\IBusCachedPlugin_fetchPc_pc[31:0] [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1350$2471:
      Old ports: A=2'01, B=2'11, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1]
      New connections: \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1351$2472:
      Old ports: A=2'00, B=2'10, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1]
      New connections: \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2790:
      Old ports: A={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [7] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:25] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [11:8] 1'0 }, B={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [19:12] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [20] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:21] 1'0 }, Y={ $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2790_Y [19:2] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [1:0] }
      New ports: A={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [7] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [11:8] }, B={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [19:12] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [20] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [24:21] }, Y={ $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2790_Y [19:11] $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2790_Y [4:2] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [1] }
      New connections: { $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2790_Y [10:5] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [0] } = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2952:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [7] \VexRiscv.decode_to_execute_INSTRUCTION [30:25] \VexRiscv.decode_to_execute_INSTRUCTION [11:8] 1'0 }, B={ \VexRiscv.decode_to_execute_INSTRUCTION [19:12] \VexRiscv.decode_to_execute_INSTRUCTION [20] \VexRiscv.decode_to_execute_INSTRUCTION [30:21] 1'0 }, Y=$flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2952_Y [19:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [7] \VexRiscv.decode_to_execute_INSTRUCTION [11:8] }, B={ \VexRiscv.decode_to_execute_INSTRUCTION [19:12] \VexRiscv.decode_to_execute_INSTRUCTION [20] \VexRiscv.decode_to_execute_INSTRUCTION [24:21] }, Y={ $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2952_Y [19:11] $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2952_Y [4:1] }
      New connections: { $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2952_Y [10:5] $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2952_Y [0] } = { \VexRiscv.decode_to_execute_INSTRUCTION [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4538$3271:
      Old ports: A={ \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address [4:2] 2'00 }, B={ \VexRiscv._zz_dBusWishbone_ADR 2'00 }, Y={ \basesoc_dbus_adr [2:0] $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4538$3271_Y [1:0] }
      New ports: A=\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address [4:2], B=\VexRiscv._zz_dBusWishbone_ADR, Y=\basesoc_dbus_adr [2:0]
      New connections: $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4538$3271_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4862$3301:
      Old ports: A=4'0010, B=4'0001, Y=$flatten\VexRiscv.$procmux$4614_Y
      New ports: A=2'10, B=2'01, Y=$flatten\VexRiscv.$procmux$4614_Y [1:0]
      New connections: $flatten\VexRiscv.$procmux$4614_Y [3:2] = 2'00
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.\dataCache_1.$procmux$4242:
      Old ports: A=4'0001, B=8'00111111, Y=\VexRiscv.dataCache_1._zz_stage0_mask
      New ports: A=2'00, B=4'0111, Y=\VexRiscv.dataCache_1._zz_stage0_mask [2:1]
      New connections: { \VexRiscv.dataCache_1._zz_stage0_mask [3] \VexRiscv.dataCache_1._zz_stage0_mask [0] } = { \VexRiscv.dataCache_1._zz_stage0_mask [2] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4268:
      Old ports: A=\VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [11:2], B={ \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [11:5] \VexRiscv.dataCache_1.loader_counter_value }, Y=\VexRiscv.dataCache_1.dataWriteCmd_payload_address
      New ports: A=\VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [4:2], B=\VexRiscv.dataCache_1.loader_counter_value, Y=\VexRiscv.dataCache_1.dataWriteCmd_payload_address [2:0]
      New connections: \VexRiscv.dataCache_1.dataWriteCmd_payload_address [9:3] = \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [11:5]
    Consolidated identical input bits for $mux cell $procmux$6406:
      Old ports: A=11'00000000000, B=11'10000000000, Y=$procmux$6406_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6406_Y [10]
      New connections: $procmux$6406_Y [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $procmux$6865:
      Old ports: A=2'01, B=2'00, Y=$procmux$6865_Y
      New ports: A=1'1, B=1'0, Y=$procmux$6865_Y [0]
      New connections: $procmux$6865_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $procmux$6874:
      Old ports: A=2'00, B=2'11, Y=$procmux$6874_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6874_Y [0]
      New connections: $procmux$6874_Y [1] = $procmux$6874_Y [0]
    Consolidated identical input bits for $mux cell $procmux$6883:
      Old ports: A=2'11, B=2'10, Y=$procmux$6883_Y
      New ports: A=1'1, B=1'0, Y=$procmux$6883_Y [0]
      New connections: $procmux$6883_Y [1] = 1'1
    Consolidated identical input bits for $mux cell $procmux$7756:
      Old ports: A=8'00000000, B={ 1'0 \csr_bankarray_dat_r [6:0] }, Y=\csr_bankarray_sram_bus_dat_r
      New ports: A=7'0000000, B=\csr_bankarray_dat_r [6:0], Y=\csr_bankarray_sram_bus_dat_r [6:0]
      New connections: \csr_bankarray_sram_bus_dat_r [7] = 1'0
    New ctrl vector for $pmux cell $procmux$7913: $auto$opt_reduce.cc:137:opt_pmux$14550
    New ctrl vector for $pmux cell $procmux$8003: { $procmux$8014_CMP \basesoc_interface_we }
    Consolidated identical input bits for $mux cell $procmux$8107:
      Old ports: A=3'100, B=3'010, Y=$procmux$8107_Y
      New ports: A=2'10, B=2'01, Y=$procmux$8107_Y [2:1]
      New connections: $procmux$8107_Y [0] = 1'0
    New ctrl vector for $pmux cell $procmux$8110: { \basesoc_sdram_choose_req_want_writes $auto$opt_reduce.cc:137:opt_pmux$14552 $procmux$8112_CMP $procmux$8111_CMP }
    Consolidated identical input bits for $mux cell $procmux$8123:
      Old ports: A=3'011, B=3'010, Y=$procmux$8123_Y
      New ports: A=1'1, B=1'0, Y=$procmux$8123_Y [0]
      New connections: $procmux$8123_Y [2:1] = 2'01
    Consolidated identical input bits for $mux cell $procmux$8205:
      Old ports: A=3'001, B=3'010, Y=$procmux$8205_Y
      New ports: A=2'01, B=2'10, Y=$procmux$8205_Y [1:0]
      New connections: $procmux$8205_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$8217: { $auto$opt_reduce.cc:137:opt_pmux$14556 $auto$opt_reduce.cc:137:opt_pmux$14554 }
    Consolidated identical input bits for $mux cell $procmux$8426:
      Old ports: A=3'001, B=3'010, Y=$procmux$8426_Y
      New ports: A=2'01, B=2'10, Y=$procmux$8426_Y [1:0]
      New connections: $procmux$8426_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$8438: { $auto$opt_reduce.cc:137:opt_pmux$14560 $auto$opt_reduce.cc:137:opt_pmux$14558 }
    Consolidated identical input bits for $mux cell $procmux$8647:
      Old ports: A=3'001, B=3'010, Y=$procmux$8647_Y
      New ports: A=2'01, B=2'10, Y=$procmux$8647_Y [1:0]
      New connections: $procmux$8647_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$8659: { $auto$opt_reduce.cc:137:opt_pmux$14564 $auto$opt_reduce.cc:137:opt_pmux$14562 }
    Consolidated identical input bits for $mux cell $procmux$8868:
      Old ports: A=3'001, B=3'010, Y=$procmux$8868_Y
      New ports: A=2'01, B=2'10, Y=$procmux$8868_Y [1:0]
      New connections: $procmux$8868_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$8880: { $auto$opt_reduce.cc:137:opt_pmux$14568 $auto$opt_reduce.cc:137:opt_pmux$14566 }
    Consolidated identical input bits for $mux cell $procmux$9390:
      Old ports: A=3'001, B=3'111, Y=$auto$wreduce.cc:514:run$11691 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$11691 [1]
      New connections: { $auto$wreduce.cc:514:run$11691 [2] $auto$wreduce.cc:514:run$11691 [0] } = { $auto$wreduce.cc:514:run$11691 [1] 1'1 }
    Consolidated identical input bits for $mux cell $procmux$9411:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:514:run$11692 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$11692 [1]
      New connections: $auto$wreduce.cc:514:run$11692 [0] = 1'1
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][19]$14510:
      Old ports: A=7'0110001, B=7'0111001, Y=$memory\mem$rdmux[0][4][9]$b$14434
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][9]$b$14434 [3]
      New connections: { $memory\mem$rdmux[0][4][9]$b$14434 [6:4] $memory\mem$rdmux[0][4][9]$b$14434 [2:0] } = 6'011001
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][11]$14438:
      Old ports: A=$memory\mem$rdmux[0][4][11]$a$14439, B=$memory\mem$rdmux[0][4][11]$b$14440, Y=$memory\mem$rdmux[0][3][5]$b$14398
      New ports: A={ 1'1 $memory\mem$rdmux[0][4][11]$a$14439 [3] $memory\mem$rdmux[0][4][11]$a$14439 [1] 1'0 }, B={ $memory\mem$rdmux[0][4][11]$b$14440 [0] $memory\mem$rdmux[0][4][11]$b$14440 [0] $memory\mem$rdmux[0][4][11]$b$14440 [0] $memory\mem$rdmux[0][4][11]$b$14440 [0] }, Y={ $memory\mem$rdmux[0][3][5]$b$14398 [4:3] $memory\mem$rdmux[0][3][5]$b$14398 [1:0] }
      New connections: { $memory\mem$rdmux[0][3][5]$b$14398 [6:5] $memory\mem$rdmux[0][3][5]$b$14398 [2] } = { $memory\mem$rdmux[0][3][5]$b$14398 [0] $memory\mem$rdmux[0][3][5]$b$14398 [4] $memory\mem$rdmux[0][3][5]$b$14398 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][10]$14435:
      Old ports: A=$memory\mem$rdmux[0][4][10]$a$14436, B=$memory\mem$rdmux[0][4][10]$b$14437, Y=$memory\mem$rdmux[0][3][5]$a$14397
      New ports: A={ $memory\mem$rdmux[0][4][10]$a$14436 [1] $memory\mem$rdmux[0][4][10]$a$14436 [2:1] }, B={ $memory\mem$rdmux[0][4][10]$b$14437 [3] 2'01 }, Y=$memory\mem$rdmux[0][3][5]$a$14397 [3:1]
      New connections: { $memory\mem$rdmux[0][3][5]$a$14397 [6:4] $memory\mem$rdmux[0][3][5]$a$14397 [0] } = 4'0110
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][9]$14432:
      Old ports: A=$memory\mem$rdmux[0][4][9]$a$14433, B=$memory\mem$rdmux[0][4][9]$b$14434, Y=$memory\mem$rdmux[0][3][4]$b$14395
      New ports: A={ $memory\mem$rdmux[0][4][9]$a$14433 [4] 2'00 }, B={ 1'1 $memory\mem$rdmux[0][4][9]$b$14434 [3] 1'1 }, Y={ $memory\mem$rdmux[0][3][4]$b$14395 [4:3] $memory\mem$rdmux[0][3][4]$b$14395 [0] }
      New connections: { $memory\mem$rdmux[0][3][4]$b$14395 [6:5] $memory\mem$rdmux[0][3][4]$b$14395 [2:1] } = 4'0100
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][8]$14429:
      Old ports: A=$memory\mem$rdmux[0][4][8]$a$14430, B=$memory\mem$rdmux[0][4][8]$b$14431, Y=$memory\mem$rdmux[0][3][4]$a$14394
      New ports: A={ 3'100 $memory\mem$rdmux[0][4][8]$a$14430 [0] }, B={ $memory\mem$rdmux[0][4][8]$b$14431 [1] $memory\mem$rdmux[0][4][8]$b$14431 [2:1] 1'1 }, Y={ $memory\mem$rdmux[0][3][4]$a$14394 [4] $memory\mem$rdmux[0][3][4]$a$14394 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][4]$a$14394 [6:5] $memory\mem$rdmux[0][3][4]$a$14394 [3] } = { 2'01 $memory\mem$rdmux[0][3][4]$a$14394 [2] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][7]$14426:
      Old ports: A=$memory\mem$rdmux[0][4][7]$a$14427, B=$memory\mem$rdmux[0][4][7]$b$14428, Y=$memory\mem$rdmux[0][3][3]$b$14392
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][7]$a$14427 [1] 1'0 }, B={ $memory\mem$rdmux[0][4][7]$b$14428 [4:3] 2'01 }, Y={ $memory\mem$rdmux[0][3][3]$b$14392 [4:3] $memory\mem$rdmux[0][3][3]$b$14392 [1:0] }
      New connections: { $memory\mem$rdmux[0][3][3]$b$14392 [6:5] $memory\mem$rdmux[0][3][3]$b$14392 [2] } = { 2'01 $memory\mem$rdmux[0][3][3]$b$14392 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][6]$14423:
      Old ports: A=$memory\mem$rdmux[0][4][6]$a$14424, B=$memory\mem$rdmux[0][4][6]$b$14425, Y=$memory\mem$rdmux[0][3][3]$a$14391
      New ports: A={ $memory\mem$rdmux[0][4][6]$a$14424 [6] $memory\mem$rdmux[0][4][6]$a$14424 [4] $memory\mem$rdmux[0][4][6]$a$14424 [4] 2'01 }, B={ 2'01 $memory\mem$rdmux[0][4][6]$b$14425 [1] $memory\mem$rdmux[0][4][6]$b$14425 [1] 1'0 }, Y={ $memory\mem$rdmux[0][3][3]$a$14391 [6:4] $memory\mem$rdmux[0][3][3]$a$14391 [1:0] }
      New connections: $memory\mem$rdmux[0][3][3]$a$14391 [3:2] = { $memory\mem$rdmux[0][3][3]$a$14391 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][5]$14420:
      Old ports: A=$memory\mem$rdmux[0][4][5]$a$14421, B=$memory\mem$rdmux[0][4][5]$b$14422, Y=$memory\mem$rdmux[0][3][2]$b$14389
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][5]$a$14421 [3] $memory\mem$rdmux[0][4][5]$a$14421 [0] $memory\mem$rdmux[0][4][5]$a$14421 [0] }, B={ $memory\mem$rdmux[0][4][5]$b$14422 [2] $memory\mem$rdmux[0][4][5]$b$14422 [2] 1'0 $memory\mem$rdmux[0][4][5]$b$14422 [2] 1'0 }, Y={ $memory\mem$rdmux[0][3][2]$b$14389 [6] $memory\mem$rdmux[0][3][2]$b$14389 [4:2] $memory\mem$rdmux[0][3][2]$b$14389 [0] }
      New connections: { $memory\mem$rdmux[0][3][2]$b$14389 [5] $memory\mem$rdmux[0][3][2]$b$14389 [1] } = { 1'1 $memory\mem$rdmux[0][3][2]$b$14389 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][4]$14417:
      Old ports: A=$memory\mem$rdmux[0][4][4]$a$14418, B=$memory\mem$rdmux[0][4][4]$b$14419, Y=$memory\mem$rdmux[0][3][2]$a$14388
      New ports: A={ $memory\mem$rdmux[0][4][4]$a$14418 [4] $memory\mem$rdmux[0][4][4]$a$14418 [0] $memory\mem$rdmux[0][4][4]$a$14418 [0] 1'1 $memory\mem$rdmux[0][4][4]$a$14418 [0] }, B={ 2'01 $memory\mem$rdmux[0][4][4]$b$14419 [2] 1'0 $memory\mem$rdmux[0][4][4]$b$14419 [0] }, Y=$memory\mem$rdmux[0][3][2]$a$14388 [4:0]
      New connections: $memory\mem$rdmux[0][3][2]$a$14388 [6:5] = 2'11
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][3]$14414:
      Old ports: A=$memory\mem$rdmux[0][4][3]$a$14415, B=$memory\mem$rdmux[0][4][3]$b$14416, Y=$memory\mem$rdmux[0][3][1]$b$14386
      New ports: A={ $memory\mem$rdmux[0][4][3]$a$14415 [0] $memory\mem$rdmux[0][4][3]$a$14415 [5] 1'0 $memory\mem$rdmux[0][4][3]$a$14415 [0] }, B={ 3'111 $memory\mem$rdmux[0][4][3]$b$14416 [0] }, Y={ $memory\mem$rdmux[0][3][1]$b$14386 [6:5] $memory\mem$rdmux[0][3][1]$b$14386 [2] $memory\mem$rdmux[0][3][1]$b$14386 [0] }
      New connections: { $memory\mem$rdmux[0][3][1]$b$14386 [4:3] $memory\mem$rdmux[0][3][1]$b$14386 [1] } = { 1'0 $memory\mem$rdmux[0][3][1]$b$14386 [2] $memory\mem$rdmux[0][3][1]$b$14386 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][2]$14411:
      Old ports: A=$memory\mem$rdmux[0][4][2]$a$14412, B=$memory\mem$rdmux[0][4][2]$b$14413, Y=$memory\mem$rdmux[0][3][1]$a$14385
      New ports: A={ $memory\mem$rdmux[0][4][2]$a$14412 [5] 1'0 $memory\mem$rdmux[0][4][2]$a$14412 [0] $memory\mem$rdmux[0][4][2]$a$14412 [0] }, B={ 3'111 $memory\mem$rdmux[0][4][2]$b$14413 [0] }, Y={ $memory\mem$rdmux[0][3][1]$a$14385 [5] $memory\mem$rdmux[0][3][1]$a$14385 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][1]$a$14385 [6] $memory\mem$rdmux[0][3][1]$a$14385 [4:3] } = { $memory\mem$rdmux[0][3][1]$a$14385 [1] 1'0 $memory\mem$rdmux[0][3][1]$a$14385 [2] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][1]$14408:
      Old ports: A=$memory\mem$rdmux[0][4][1]$a$14409, B=$memory\mem$rdmux[0][4][1]$b$14410, Y=$memory\mem$rdmux[0][3][0]$b$14383
      New ports: A={ $memory\mem$rdmux[0][4][1]$a$14409 [3] $memory\mem$rdmux[0][4][1]$a$14409 [5] $memory\mem$rdmux[0][4][1]$a$14409 [3] $memory\mem$rdmux[0][4][1]$a$14409 [3] 2'00 }, B={ 1'1 $memory\mem$rdmux[0][4][1]$b$14410 [2] $memory\mem$rdmux[0][4][1]$b$14410 [4] $memory\mem$rdmux[0][4][1]$b$14410 [2] $memory\mem$rdmux[0][4][1]$b$14410 [2] 1'1 }, Y={ $memory\mem$rdmux[0][3][0]$b$14383 [6:2] $memory\mem$rdmux[0][3][0]$b$14383 [0] }
      New connections: $memory\mem$rdmux[0][3][0]$b$14383 [1] = $memory\mem$rdmux[0][3][0]$b$14383 [0]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$14405:
      Old ports: A=$memory\mem$rdmux[0][4][0]$a$14406, B=$memory\mem$rdmux[0][4][0]$b$14407, Y=$memory\mem$rdmux[0][3][0]$a$14382
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$14406 [0] 2'01 $memory\mem$rdmux[0][4][0]$a$14406 [2] $memory\mem$rdmux[0][4][0]$a$14406 [0] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$b$14407 [4] 2'01 $memory\mem$rdmux[0][4][0]$b$14407 [0] }, Y={ $memory\mem$rdmux[0][3][0]$a$14382 [5:2] $memory\mem$rdmux[0][3][0]$a$14382 [0] }
      New connections: { $memory\mem$rdmux[0][3][0]$a$14382 [6] $memory\mem$rdmux[0][3][0]$a$14382 [1] } = 2'10
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$4616:
      Old ports: A=$flatten\VexRiscv.$procmux$4614_Y, B=4'1011, Y=$flatten\VexRiscv.$procmux$4616_Y
      New ports: A={ 1'0 $flatten\VexRiscv.$procmux$4614_Y [1:0] }, B=3'111, Y={ $flatten\VexRiscv.$procmux$4616_Y [3] $flatten\VexRiscv.$procmux$4616_Y [1:0] }
      New connections: $flatten\VexRiscv.$procmux$4616_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5232:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2952_Y [19:0] }, B=21'000000000000000000100, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2952_Y [19:11] \VexRiscv.decode_to_execute_INSTRUCTION [30:25] $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2952_Y [4:1] }, B=20'00000000000000000010, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:1]
      New connections: $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5238:
      Old ports: A=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0], B={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31:20] }, Y=\VexRiscv.execute_BranchPlugin_branch_src2
      New ports: A=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0], B={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31:20] }, Y=\VexRiscv.execute_BranchPlugin_branch_src2 [20:0]
      New connections: \VexRiscv.execute_BranchPlugin_branch_src2 [31:21] = { \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] }
    Consolidated identical input bits for $mux cell $procmux$6408:
      Old ports: A=$procmux$6406_Y, B=11'10000000000, Y=$procmux$6408_Y
      New ports: A=$procmux$6406_Y [10], B=1'1, Y=$procmux$6408_Y [10]
      New connections: $procmux$6408_Y [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $procmux$8207:
      Old ports: A=3'011, B=$procmux$8205_Y, Y=$procmux$8207_Y
      New ports: A=2'11, B=$procmux$8205_Y [1:0], Y=$procmux$8207_Y [1:0]
      New connections: $procmux$8207_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$8428:
      Old ports: A=3'011, B=$procmux$8426_Y, Y=$procmux$8428_Y
      New ports: A=2'11, B=$procmux$8426_Y [1:0], Y=$procmux$8428_Y [1:0]
      New connections: $procmux$8428_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$8649:
      Old ports: A=3'011, B=$procmux$8647_Y, Y=$procmux$8649_Y
      New ports: A=2'11, B=$procmux$8647_Y [1:0], Y=$procmux$8649_Y [1:0]
      New connections: $procmux$8649_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$8870:
      Old ports: A=3'011, B=$procmux$8868_Y, Y=$procmux$8870_Y
      New ports: A=2'11, B=$procmux$8868_Y [1:0], Y=$procmux$8870_Y [1:0]
      New connections: $procmux$8870_Y [2] = 1'0
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][5]$14396:
      Old ports: A=$memory\mem$rdmux[0][3][5]$a$14397, B=$memory\mem$rdmux[0][3][5]$b$14398, Y=$memory\mem$rdmux[0][2][2]$b$14377
      New ports: A={ 1'1 $memory\mem$rdmux[0][3][5]$a$14397 [3:1] 1'0 }, B={ $memory\mem$rdmux[0][3][5]$b$14398 [4:3] $memory\mem$rdmux[0][3][5]$b$14398 [0] $memory\mem$rdmux[0][3][5]$b$14398 [1:0] }, Y=$memory\mem$rdmux[0][2][2]$b$14377 [4:0]
      New connections: $memory\mem$rdmux[0][2][2]$b$14377 [6:5] = { $memory\mem$rdmux[0][2][2]$b$14377 [0] $memory\mem$rdmux[0][2][2]$b$14377 [4] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][4]$14393:
      Old ports: A=$memory\mem$rdmux[0][3][4]$a$14394, B=$memory\mem$rdmux[0][3][4]$b$14395, Y=$memory\mem$rdmux[0][2][2]$a$14376
      New ports: A={ $memory\mem$rdmux[0][3][4]$a$14394 [4] $memory\mem$rdmux[0][3][4]$a$14394 [2] $memory\mem$rdmux[0][3][4]$a$14394 [2:0] }, B={ $memory\mem$rdmux[0][3][4]$b$14395 [4:3] 2'00 $memory\mem$rdmux[0][3][4]$b$14395 [0] }, Y=$memory\mem$rdmux[0][2][2]$a$14376 [4:0]
      New connections: $memory\mem$rdmux[0][2][2]$a$14376 [6:5] = 2'01
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][2]$14387:
      Old ports: A=$memory\mem$rdmux[0][3][2]$a$14388, B=$memory\mem$rdmux[0][3][2]$b$14389, Y=$memory\mem$rdmux[0][2][1]$a$14373
      New ports: A={ 1'1 $memory\mem$rdmux[0][3][2]$a$14388 [4:0] }, B={ $memory\mem$rdmux[0][3][2]$b$14389 [6] $memory\mem$rdmux[0][3][2]$b$14389 [4:2] $memory\mem$rdmux[0][3][2]$b$14389 [0] $memory\mem$rdmux[0][3][2]$b$14389 [0] }, Y={ $memory\mem$rdmux[0][2][1]$a$14373 [6] $memory\mem$rdmux[0][2][1]$a$14373 [4:0] }
      New connections: $memory\mem$rdmux[0][2][1]$a$14373 [5] = 1'1
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][1]$14384:
      Old ports: A=$memory\mem$rdmux[0][3][1]$a$14385, B=$memory\mem$rdmux[0][3][1]$b$14386, Y=$memory\mem$rdmux[0][2][0]$b$14371
      New ports: A={ $memory\mem$rdmux[0][3][1]$a$14385 [1] $memory\mem$rdmux[0][3][1]$a$14385 [5] $memory\mem$rdmux[0][3][1]$a$14385 [2:0] }, B={ $memory\mem$rdmux[0][3][1]$b$14386 [6:5] $memory\mem$rdmux[0][3][1]$b$14386 [2] $memory\mem$rdmux[0][3][1]$b$14386 [0] $memory\mem$rdmux[0][3][1]$b$14386 [0] }, Y={ $memory\mem$rdmux[0][2][0]$b$14371 [6:5] $memory\mem$rdmux[0][2][0]$b$14371 [2:0] }
      New connections: $memory\mem$rdmux[0][2][0]$b$14371 [4:3] = { 1'0 $memory\mem$rdmux[0][2][0]$b$14371 [2] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$4618:
      Old ports: A=$flatten\VexRiscv.$procmux$4616_Y, B=4'0000, Y=$flatten\VexRiscv.$procmux$4618_Y
      New ports: A={ $flatten\VexRiscv.$procmux$4616_Y [3] $flatten\VexRiscv.$procmux$4616_Y [1:0] }, B=3'000, Y={ $flatten\VexRiscv.$procmux$4618_Y [3] $flatten\VexRiscv.$procmux$4618_Y [1:0] }
      New connections: $flatten\VexRiscv.$procmux$4618_Y [2] = 1'0
  Optimizing cells in module \colorlight_i5.
Performed a total of 89 changes.

4.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~66 debug messages>
Removed a total of 22 cells.

4.31.6. Executing OPT_DFF pass (perform DFF optimizations).

4.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 100 unused wires.
<suppressed ~1 debug messages>

4.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~20 debug messages>

4.31.9. Rerunning OPT passes. (Maybe there is more to do..)

4.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1467 debug messages>

4.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5408:
      Old ports: A={ \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1] 1'1 }, B={ \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1] 1'0 }, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'1, B=1'0, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [0]
      New connections: \VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1] = \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$14405:
      Old ports: A={ $memory\mem$rdmux[0][4][0]$a$14406 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$14406 [2] $memory\mem$rdmux[0][4][0]$a$14406 [5] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$14406 [2] 2'01 $memory\mem$rdmux[0][4][0]$a$14406 [5] }, Y={ $memory\mem$rdmux[0][3][0]$a$14382 [5:2] $memory\mem$rdmux[0][3][0]$a$14382 [0] }
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$14406 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$14406 [2] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$14406 [2] 2'01 }, Y=$memory\mem$rdmux[0][3][0]$a$14382 [5:2]
      New connections: $memory\mem$rdmux[0][3][0]$a$14382 [0] = $memory\mem$rdmux[0][4][0]$a$14406 [5]
  Optimizing cells in module \colorlight_i5.
Performed a total of 2 changes.

4.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.31.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$11643 ($dffe) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4616_Y [3], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [3], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10841 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$10841 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$10841 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$10841 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$10841 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$10841 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$10841 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$10841 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$10841 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$10841 ($sdff) from module colorlight_i5.

4.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

4.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.31.16. Rerunning OPT passes. (Maybe there is more to do..)

4.31.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1466 debug messages>

4.31.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.31.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.31.20. Executing OPT_DFF pass (perform DFF optimizations).

4.31.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.31.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.31.23. Finished fast OPT passes. (There is nothing left to do.)

4.32. Executing TECHMAP pass (map to technology primitives).

4.32.1. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

4.32.2. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

4.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$constmap:092011f7d4aee5efbb37c41f16125a055a79abd7$paramod$de1d9972c51b15d146c71a65843743c3d44ff991\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using template $paramod$ed40eaed6d7865a5f6e873e7da3aa6067d71cfbb\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ecp5_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_80_ecp5_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc_v2.
  add { 1'0 \VexRiscv.execute_to_memory_MUL_LL } (33 bits, signed)
  add { \VexRiscv.execute_to_memory_MUL_HL 16'0000000000000000 } (50 bits, signed)
  add { \VexRiscv.execute_to_memory_MUL_LH 16'0000000000000000 } (50 bits, signed)
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d8458b3c47920e79a4e96c2be935e3ae586a4c76\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $bmux.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$02c0ba6693d64b4460f26b4c091cdc44914c034d\_80_ecp5_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6b2e55a5f89bfecc6aebd640439f7b15a0e51965\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$1eb759649286d7485bd82f4dfc30385bade4b4b3\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d7387fdb214042e5ef2d69a3f74948694b4bb65e\_90_pmux for cells of type $pmux.
Using template $paramod$bf8e268f26361094a16ad6650df0ad1ca719658a\_90_pmux for cells of type $pmux.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$62e541e0af21f235cf958f4db9fdceffcd3095c5\_90_pmux for cells of type $pmux.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ecp5_alu for cells of type $alu.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$bf541dd3c0ba8228982b61e7bfbc350a2c253f4c\_90_pmux for cells of type $pmux.
Using template $paramod$92cf01bf728df7e0842e2c2f058ab4e418831778\_90_pmux for cells of type $pmux.
Using template $paramod$97b4ede9ac0b1e299c90f9b8e8f5b82f01419d4d\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$ed0bb9616228df1e6c226f91f8133e751815f1b1\_90_pmux for cells of type $pmux.
Using template $paramod$c15e84c77f007506123baf6c4be45847f0e33a3b\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$b6ec48645094baeb70d6b93add0cdbbe7498ad3c\_90_pmux for cells of type $pmux.
Using template $paramod$f3115659d5e2977ebd2cb01ff3557fc5f6187689\_90_pmux for cells of type $pmux.
Using template $paramod$d78e566c506c66d93c09551323305e40fb9dc1b2\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$constmap:6e3026a439ed4a6e7983ca0e910890cc59b2f7b2$paramod$f244f79b7bd028e965812e6cbb9720dcefdc7dda\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$403d07c18de10cda2ac652a859c56aea81aaf9b5\_80_ecp5_alu for cells of type $alu.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ecp5_alu for cells of type $alu.
Using template $paramod$9e063c849228667263119758c3ef2ce4bde04054\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ecp5_alu for cells of type $alu.
  add \VexRiscv._zz_execute_SRC1 (32 bits, signed)
  add { 1'0 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS } (2 bits, signed)
  add \VexRiscv._zz_execute_SrcPlugin_addSub_3 (32 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$ba2b8c117ce4915aa78c6334bae512cf5c3ff68e\_80_ecp5_alu for cells of type $alu.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$455891ae50d34e43581a517459d55825f76fa58e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000010 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000110100 for cells of type $fa.
Using template $paramod$cc23faa4302ed2a717f4fd0b175ca8ec4dc7bbd3\_80_ecp5_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000001 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
No more expansions possible.
<suppressed ~8515 debug messages>

4.33. Executing OPT pass (performing simple optimizations).

4.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~7574 debug messages>

4.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~3765 debug messages>
Removed a total of 1255 cells.

4.33.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$23046 ($_SDFFE_PP0P_) from module colorlight_i5 (D = $auto$share.cc:665:make_supercell$11712 [31], Q = \basesoc_spiflash_phy_sr_out [31]).

4.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1631 unused cells and 9267 unused wires.
<suppressed ~1641 debug messages>

4.33.5. Rerunning OPT passes. (Removed registers in this run.)

4.33.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~13 debug messages>

4.33.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.33.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$23500 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6183.B_AND_S [55], Q = \csr_bankarray_interface8_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23499 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6183.B_AND_S [54], Q = \csr_bankarray_interface8_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23498 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6183.B_AND_S [53], Q = \csr_bankarray_interface8_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23497 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6183.B_AND_S [52], Q = \csr_bankarray_interface8_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23496 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6183.B_AND_S [51], Q = \csr_bankarray_interface8_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23495 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6183.B_AND_S [50], Q = \csr_bankarray_interface8_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23494 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6183.Y_B [1], Q = \csr_bankarray_interface8_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23493 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6183.Y_B [0], Q = \csr_bankarray_interface8_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23492 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6210.Y_B [31], Q = \csr_bankarray_interface7_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23491 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6210.Y_B [30], Q = \csr_bankarray_interface7_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23490 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6210.Y_B [29], Q = \csr_bankarray_interface7_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23489 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6210.Y_B [28], Q = \csr_bankarray_interface7_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23488 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6210.Y_B [27], Q = \csr_bankarray_interface7_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23487 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6210.Y_B [26], Q = \csr_bankarray_interface7_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23486 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6210.Y_B [25], Q = \csr_bankarray_interface7_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23485 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6210.Y_B [24], Q = \csr_bankarray_interface7_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23484 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6210.Y_B [23], Q = \csr_bankarray_interface7_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23483 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6210.Y_B [22], Q = \csr_bankarray_interface7_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23482 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6210.Y_B [21], Q = \csr_bankarray_interface7_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23481 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6210.Y_B [20], Q = \csr_bankarray_interface7_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23480 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6210.Y_B [19], Q = \csr_bankarray_interface7_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23479 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6210.Y_B [18], Q = \csr_bankarray_interface7_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23478 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6210.Y_B [17], Q = \csr_bankarray_interface7_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23477 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6210.Y_B [16], Q = \csr_bankarray_interface7_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23476 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6210.Y_B [15], Q = \csr_bankarray_interface7_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23475 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6210.Y_B [14], Q = \csr_bankarray_interface7_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23474 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6210.Y_B [13], Q = \csr_bankarray_interface7_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23473 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6210.Y_B [12], Q = \csr_bankarray_interface7_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23472 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6210.Y_B [11], Q = \csr_bankarray_interface7_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23471 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6210.Y_B [10], Q = \csr_bankarray_interface7_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23470 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6210.Y_B [9], Q = \csr_bankarray_interface7_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23469 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6210.Y_B [8], Q = \csr_bankarray_interface7_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23468 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6210.Y_B [7], Q = \csr_bankarray_interface7_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23467 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6210.Y_B [6], Q = \csr_bankarray_interface7_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23466 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6210.Y_B [5], Q = \csr_bankarray_interface7_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23465 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6210.Y_B [4], Q = \csr_bankarray_interface7_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23464 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6210.Y_B [3], Q = \csr_bankarray_interface7_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23463 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6210.Y_B [2], Q = \csr_bankarray_interface7_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23462 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6210.Y_B [1], Q = \csr_bankarray_interface7_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23461 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6210.Y_B [0], Q = \csr_bankarray_interface7_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23460 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6231.B_AND_S [63], Q = \csr_bankarray_interface6_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23459 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6231.B_AND_S [62], Q = \csr_bankarray_interface6_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23458 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6231.B_AND_S [61], Q = \csr_bankarray_interface6_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23457 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6231.B_AND_S [60], Q = \csr_bankarray_interface6_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23456 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6231.B_AND_S [59], Q = \csr_bankarray_interface6_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23455 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6231.B_AND_S [58], Q = \csr_bankarray_interface6_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23454 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6231.B_AND_S [57], Q = \csr_bankarray_interface6_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23453 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6231.B_AND_S [56], Q = \csr_bankarray_interface6_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23452 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6231.Y_B [23], Q = \csr_bankarray_interface6_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23451 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6231.Y_B [22], Q = \csr_bankarray_interface6_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23450 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6231.Y_B [21], Q = \csr_bankarray_interface6_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23449 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6231.Y_B [20], Q = \csr_bankarray_interface6_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23448 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6231.Y_B [19], Q = \csr_bankarray_interface6_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23447 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6231.Y_B [18], Q = \csr_bankarray_interface6_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23446 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6231.Y_B [17], Q = \csr_bankarray_interface6_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23445 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6231.Y_B [16], Q = \csr_bankarray_interface6_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23444 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6231.Y_B [15], Q = \csr_bankarray_interface6_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23443 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6231.Y_B [14], Q = \csr_bankarray_interface6_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23442 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6231.Y_B [13], Q = \csr_bankarray_interface6_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23441 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6231.Y_B [12], Q = \csr_bankarray_interface6_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23440 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6231.Y_B [11], Q = \csr_bankarray_interface6_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23439 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6231.Y_B [10], Q = \csr_bankarray_interface6_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23438 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6231.Y_B [9], Q = \csr_bankarray_interface6_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23437 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6231.Y_B [8], Q = \csr_bankarray_interface6_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23436 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6231.Y_B [7], Q = \csr_bankarray_interface6_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23435 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6231.Y_B [6], Q = \csr_bankarray_interface6_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23434 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6231.Y_B [5], Q = \csr_bankarray_interface6_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23433 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6231.Y_B [4], Q = \csr_bankarray_interface6_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23432 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6231.Y_B [3], Q = \csr_bankarray_interface6_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23431 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6231.Y_B [2], Q = \csr_bankarray_interface6_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23430 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6231.Y_B [1], Q = \csr_bankarray_interface6_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23429 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6231.Y_B [0], Q = \csr_bankarray_interface6_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23428 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6252.B_AND_S [33], Q = \csr_bankarray_interface5_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23427 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6252.Y_B [15], Q = \csr_bankarray_interface5_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23426 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6252.Y_B [14], Q = \csr_bankarray_interface5_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23425 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6252.Y_B [13], Q = \csr_bankarray_interface5_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23424 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6252.Y_B [12], Q = \csr_bankarray_interface5_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23423 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6252.Y_B [11], Q = \csr_bankarray_interface5_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23422 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6252.Y_B [10], Q = \csr_bankarray_interface5_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23421 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6252.Y_B [9], Q = \csr_bankarray_interface5_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23420 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6252.Y_B [8], Q = \csr_bankarray_interface5_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23419 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6252.Y_B [7], Q = \csr_bankarray_interface5_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23418 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6252.Y_B [6], Q = \csr_bankarray_interface5_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23417 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6252.Y_B [5], Q = \csr_bankarray_interface5_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23416 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6252.Y_B [4], Q = \csr_bankarray_interface5_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23415 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6252.Y_B [3], Q = \csr_bankarray_interface5_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23414 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6252.Y_B [2], Q = \csr_bankarray_interface5_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23413 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6252.Y_B [1], Q = \csr_bankarray_interface5_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23412 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6252.Y_B [0], Q = \csr_bankarray_interface5_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23411 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6273.Y_B [31], Q = \csr_bankarray_interface4_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23410 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6273.Y_B [30], Q = \csr_bankarray_interface4_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23409 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6273.Y_B [29], Q = \csr_bankarray_interface4_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23408 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6273.Y_B [28], Q = \csr_bankarray_interface4_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23407 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6273.Y_B [27], Q = \csr_bankarray_interface4_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23406 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6273.Y_B [26], Q = \csr_bankarray_interface4_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23405 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6273.Y_B [25], Q = \csr_bankarray_interface4_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23404 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6273.Y_B [24], Q = \csr_bankarray_interface4_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23403 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6273.Y_B [23], Q = \csr_bankarray_interface4_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23402 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6273.Y_B [22], Q = \csr_bankarray_interface4_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23401 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6273.Y_B [21], Q = \csr_bankarray_interface4_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23400 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6273.Y_B [20], Q = \csr_bankarray_interface4_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23399 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6273.Y_B [19], Q = \csr_bankarray_interface4_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23398 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6273.Y_B [18], Q = \csr_bankarray_interface4_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23397 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6273.Y_B [17], Q = \csr_bankarray_interface4_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23396 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6273.Y_B [16], Q = \csr_bankarray_interface4_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23395 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6273.Y_B [15], Q = \csr_bankarray_interface4_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23394 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6273.Y_B [14], Q = \csr_bankarray_interface4_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23393 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6273.Y_B [13], Q = \csr_bankarray_interface4_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23392 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6273.Y_B [12], Q = \csr_bankarray_interface4_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23391 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6273.Y_B [11], Q = \csr_bankarray_interface4_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23390 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6273.Y_B [10], Q = \csr_bankarray_interface4_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23389 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6273.Y_B [9], Q = \csr_bankarray_interface4_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23388 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6273.Y_B [8], Q = \csr_bankarray_interface4_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23387 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6273.Y_B [7], Q = \csr_bankarray_interface4_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23386 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6273.Y_B [6], Q = \csr_bankarray_interface4_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23385 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6273.Y_B [5], Q = \csr_bankarray_interface4_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23384 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6273.Y_B [4], Q = \csr_bankarray_interface4_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23383 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6273.Y_B [3], Q = \csr_bankarray_interface4_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23382 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6273.Y_B [2], Q = \csr_bankarray_interface4_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23381 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6273.Y_B [1], Q = \csr_bankarray_interface4_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23380 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6273.Y_B [0], Q = \csr_bankarray_interface4_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23379 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6301.B_AND_S [5], Q = \csr_bankarray_interface1_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23378 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6301.B_AND_S [4], Q = \csr_bankarray_interface1_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23377 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6301.Y_B [0], Q = \csr_bankarray_interface1_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23376 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6312.Y_B [31], Q = \csr_bankarray_interface0_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23375 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6312.Y_B [30], Q = \csr_bankarray_interface0_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23374 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6312.Y_B [29], Q = \csr_bankarray_interface0_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23373 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6312.Y_B [28], Q = \csr_bankarray_interface0_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23372 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6312.Y_B [27], Q = \csr_bankarray_interface0_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23371 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6312.Y_B [26], Q = \csr_bankarray_interface0_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23370 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6312.Y_B [25], Q = \csr_bankarray_interface0_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23369 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6312.Y_B [24], Q = \csr_bankarray_interface0_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23368 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6312.Y_B [23], Q = \csr_bankarray_interface0_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23367 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6312.Y_B [22], Q = \csr_bankarray_interface0_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23366 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6312.Y_B [21], Q = \csr_bankarray_interface0_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23365 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6312.Y_B [20], Q = \csr_bankarray_interface0_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23364 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6312.Y_B [19], Q = \csr_bankarray_interface0_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23363 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6312.Y_B [18], Q = \csr_bankarray_interface0_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23362 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6312.Y_B [17], Q = \csr_bankarray_interface0_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23361 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6312.Y_B [16], Q = \csr_bankarray_interface0_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23360 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6312.Y_B [15], Q = \csr_bankarray_interface0_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23359 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6312.Y_B [14], Q = \csr_bankarray_interface0_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23358 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6312.Y_B [13], Q = \csr_bankarray_interface0_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23357 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6312.Y_B [12], Q = \csr_bankarray_interface0_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23356 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6312.Y_B [11], Q = \csr_bankarray_interface0_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23355 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6312.Y_B [10], Q = \csr_bankarray_interface0_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23354 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6312.Y_B [9], Q = \csr_bankarray_interface0_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23353 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6312.Y_B [8], Q = \csr_bankarray_interface0_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23352 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6312.Y_B [7], Q = \csr_bankarray_interface0_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23351 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6312.Y_B [6], Q = \csr_bankarray_interface0_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23350 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6312.Y_B [5], Q = \csr_bankarray_interface0_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23349 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6312.Y_B [4], Q = \csr_bankarray_interface0_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23348 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6312.Y_B [3], Q = \csr_bankarray_interface0_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23347 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6312.Y_B [2], Q = \csr_bankarray_interface0_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23346 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6312.Y_B [1], Q = \csr_bankarray_interface0_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23345 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6312.Y_B [0], Q = \csr_bankarray_interface0_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22850 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7483.B_AND_S [9], Q = \basesoc_sdram_dfi_p0_address [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22849 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7483.B_AND_S [8], Q = \basesoc_sdram_dfi_p0_address [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22848 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7483.B_AND_S [7], Q = \basesoc_sdram_dfi_p0_address [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22847 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7483.B_AND_S [6], Q = \basesoc_sdram_dfi_p0_address [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22846 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7483.B_AND_S [5], Q = \basesoc_sdram_dfi_p0_address [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22845 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7483.B_AND_S [4], Q = \basesoc_sdram_dfi_p0_address [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22844 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7483.B_AND_S [3], Q = \basesoc_sdram_dfi_p0_address [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22843 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7483.B_AND_S [2], Q = \basesoc_sdram_dfi_p0_address [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22842 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7483.B_AND_S [1], Q = \basesoc_sdram_dfi_p0_address [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22841 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7483.B_AND_S [0], Q = \basesoc_sdram_dfi_p0_address [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22509 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9538.Y_B [29], Q = \basesoc_mmap_burst_adr [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22508 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9538.Y_B [28], Q = \basesoc_mmap_burst_adr [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22507 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9538.Y_B [27], Q = \basesoc_mmap_burst_adr [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22506 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9538.Y_B [26], Q = \basesoc_mmap_burst_adr [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22505 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9538.Y_B [25], Q = \basesoc_mmap_burst_adr [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22504 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9538.Y_B [24], Q = \basesoc_mmap_burst_adr [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22503 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9538.Y_B [23], Q = \basesoc_mmap_burst_adr [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22502 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9538.Y_B [22], Q = \basesoc_mmap_burst_adr [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22501 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9538.Y_B [21], Q = \basesoc_mmap_burst_adr [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22500 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9538.Y_B [20], Q = \basesoc_mmap_burst_adr [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22499 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9538.Y_B [19], Q = \basesoc_mmap_burst_adr [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22498 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9538.Y_B [18], Q = \basesoc_mmap_burst_adr [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22497 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9538.Y_B [17], Q = \basesoc_mmap_burst_adr [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22496 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9538.Y_B [16], Q = \basesoc_mmap_burst_adr [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22495 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9538.Y_B [15], Q = \basesoc_mmap_burst_adr [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22494 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9538.Y_B [14], Q = \basesoc_mmap_burst_adr [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22493 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9538.Y_B [13], Q = \basesoc_mmap_burst_adr [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22492 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9538.Y_B [12], Q = \basesoc_mmap_burst_adr [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22491 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9538.Y_B [11], Q = \basesoc_mmap_burst_adr [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22490 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9538.Y_B [10], Q = \basesoc_mmap_burst_adr [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22489 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9538.Y_B [9], Q = \basesoc_mmap_burst_adr [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22488 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9538.Y_B [8], Q = \basesoc_mmap_burst_adr [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22487 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9538.Y_B [7], Q = \basesoc_mmap_burst_adr [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22486 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9538.Y_B [6], Q = \basesoc_mmap_burst_adr [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22485 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9538.Y_B [5], Q = \basesoc_mmap_burst_adr [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22484 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9538.Y_B [4], Q = \basesoc_mmap_burst_adr [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22483 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9538.Y_B [3], Q = \basesoc_mmap_burst_adr [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22482 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9538.Y_B [2], Q = \basesoc_mmap_burst_adr [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22481 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9538.Y_B [1], Q = \basesoc_mmap_burst_adr [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22480 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9538.Y_B [0], Q = \basesoc_mmap_burst_adr [0], rval = 1'0).

4.33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 196 unused cells and 175 unused wires.
<suppressed ~198 debug messages>

4.33.10. Rerunning OPT passes. (Removed registers in this run.)

4.33.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~951 debug messages>
Removed a total of 317 cells.

4.33.13. Executing OPT_DFF pass (perform DFF optimizations).

4.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 317 unused wires.
<suppressed ~1 debug messages>

4.33.15. Finished fast OPT passes.

4.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.36. Executing TECHMAP pass (map to technology primitives).

4.36.1. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.36.2. Continuing TECHMAP pass.
Using template FD1S3BX for cells of type FD1S3BX.
Using template IFS1P3BX for cells of type IFS1P3BX.
Using template OFS1P3BX for cells of type OFS1P3BX.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PN_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~3252 debug messages>

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~163 debug messages>

4.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.39. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in colorlight_i5.

4.40. Executing ATTRMVCP pass (move or copy attributes).

4.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 16506 unused wires.
<suppressed ~1 debug messages>

4.42. Executing TECHMAP pass (map to technology primitives).

4.42.1. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

4.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.43. Executing ABC9 pass.

4.43.1. Executing ABC9_OPS pass (helper functions for ABC9).

4.43.2. Executing ABC9_OPS pass (helper functions for ABC9).

4.43.3. Executing PROC pass (convert processes to netlists).

4.43.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.43.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50323 in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Removed a total of 0 dead cases.

4.43.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

4.43.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$50324'.
  Set init value: \Q = 1'1

4.43.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50323'.

4.43.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

4.43.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$50324'.
Creating decoders for process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50323'.
     1/1: $0\Q[0:0]

4.43.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.43.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.\Q' using process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50323'.
  created $adff cell `$procdff$50329' with positive edge clock and positive level reset.

4.43.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.43.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$50324'.
Found and cleaned up 1 empty switch in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50323'.
Removing empty process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50323'.
Cleaned up 1 empty switch.

4.43.4. Executing PROC pass (convert processes to netlists).

4.43.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.43.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50337 in module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Removed a total of 0 dead cases.

4.43.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

4.43.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$50338'.
  Set init value: \Q = 1'1

4.43.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50337'.

4.43.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

4.43.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$50338'.
Creating decoders for process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50337'.
     1/1: $0\Q[0:0]

4.43.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.43.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.\Q' using process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50337'.
  created $adff cell `$procdff$50343' with positive edge clock and positive level reset.

4.43.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.43.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$50338'.
Found and cleaned up 1 empty switch in `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50337'.
Removing empty process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50337'.
Cleaned up 1 empty switch.

4.43.5. Executing PROC pass (convert processes to netlists).

4.43.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$50361'.
Cleaned up 1 empty switch.

4.43.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$50362 in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Removed a total of 0 dead cases.

4.43.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 22 assignments to connections.

4.43.5.4. Executing PROC_INIT pass (extract init attributes).

4.43.5.5. Executing PROC_ARST pass (detect async resets in processes).

4.43.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

4.43.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50386'.
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$50362'.
     1/3: $1$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$50360_EN[3:0]$50368
     2/3: $1$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$50360_DATA[3:0]$50367
     3/3: $1$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$50360_ADDR[3:0]$50366
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$50361'.

4.43.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.\i' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50386'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50347_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50386'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50356_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50386'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50358_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50386'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50354_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50386'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50349_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50386'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50344_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50386'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50353_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50386'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50357_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50386'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50348_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50386'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50359_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50386'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50352_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50386'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50345_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50386'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50350_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50386'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50346_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50386'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50351_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50386'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50355_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50386'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.\muxwre' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$50361'.

4.43.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$50360_ADDR' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$50362'.
  created $dff cell `$procdff$50412' with positive edge clock.
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$50360_DATA' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$50362'.
  created $dff cell `$procdff$50413' with positive edge clock.
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$50360_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$50362'.
  created $dff cell `$procdff$50414' with positive edge clock.

4.43.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.43.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50386'.
Found and cleaned up 1 empty switch in `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$50362'.
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$50362'.
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$50361'.
Cleaned up 1 empty switch.

4.43.6. Executing SCC pass (detecting logic loops).
Found an SCC: $auto$ff.cc:266:slice$22980 $auto$ff.cc:266:slice$22979 $auto$ff.cc:266:slice$22978 $auto$ff.cc:266:slice$22977 $auto$ff.cc:266:slice$22976 $auto$ff.cc:266:slice$22975 $auto$ff.cc:266:slice$22974 $auto$alumacc.cc:495:replace_alu$11730.slice[6].ccu2c_i $auto$alumacc.cc:495:replace_alu$11730.slice[4].ccu2c_i $auto$alumacc.cc:495:replace_alu$11730.slice[2].ccu2c_i $auto$alumacc.cc:495:replace_alu$11730.slice[0].ccu2c_i $auto$ff.cc:266:slice$22973 $auto$simplemap.cc:157:simplemap_reduce$15348 $auto$simplemap.cc:157:simplemap_reduce$15346
Found an SCC: $auto$ff.cc:266:slice$31143 $auto$ff.cc:266:slice$31142 $auto$simplemap.cc:157:simplemap_reduce$28193 $auto$simplemap.cc:46:simplemap_not$41367 $auto$ff.cc:266:slice$31144 $auto$simplemap.cc:157:simplemap_reduce$28192 $auto$ff.cc:266:slice$31141 $auto$ff.cc:266:slice$31140 $auto$simplemap.cc:227:simplemap_lognot$28199 $auto$simplemap.cc:157:simplemap_reduce$28197 $auto$simplemap.cc:157:simplemap_reduce$28195 $auto$simplemap.cc:157:simplemap_reduce$28191 $auto$opt_expr.cc:617:replace_const_cells$44738 $auto$ff.cc:266:slice$31139 $auto$simplemap.cc:157:simplemap_reduce$19230 $auto$simplemap.cc:256:simplemap_logbin$28179
Found an SCC: $auto$simplemap.cc:298:simplemap_mux$26665 $auto$opt_expr.cc:617:replace_const_cells$44262 $auto$ff.cc:266:slice$26091 $auto$dfflegalize.cc:941:flip_pol$46906 $auto$simplemap.cc:256:simplemap_logbin$27963
Found an SCC: $auto$simplemap.cc:227:simplemap_lognot$28444 $auto$simplemap.cc:256:simplemap_logbin$28445 $auto$ff.cc:266:slice$31066 $auto$simplemap.cc:157:simplemap_reduce$18062 $auto$simplemap.cc:256:simplemap_logbin$28076 $auto$simplemap.cc:157:simplemap_reduce$28082 $auto$simplemap.cc:298:simplemap_mux$25960 $auto$simplemap.cc:298:simplemap_mux$25959 $auto$ff.cc:266:slice$30991 $auto$simplemap.cc:157:simplemap_reduce$19232 $auto$simplemap.cc:256:simplemap_logbin$28443 $auto$simplemap.cc:298:simplemap_mux$25950 $auto$simplemap.cc:157:simplemap_reduce$32320 $auto$simplemap.cc:298:simplemap_mux$26097 $auto$ff.cc:266:slice$30858 $auto$simplemap.cc:157:simplemap_reduce$19399 $auto$simplemap.cc:298:simplemap_mux$26090 $auto$simplemap.cc:157:simplemap_reduce$29656 $auto$simplemap.cc:157:simplemap_reduce$29654 $auto$simplemap.cc:298:simplemap_mux$25963 $auto$simplemap.cc:256:simplemap_logbin$28436 $auto$simplemap.cc:256:simplemap_logbin$28438 $auto$simplemap.cc:298:simplemap_mux$26575 $auto$simplemap.cc:298:simplemap_mux$26574
Found an SCC: $auto$ff.cc:266:slice$23535 $auto$ff.cc:266:slice$23537 $auto$simplemap.cc:198:logic_reduce$15891 $auto$ff.cc:266:slice$23538 $auto$ff.cc:266:slice$23539 $auto$ff.cc:266:slice$23541 $auto$simplemap.cc:198:logic_reduce$15893 $auto$ff.cc:266:slice$23542 $auto$ff.cc:266:slice$23543 $auto$simplemap.cc:198:logic_reduce$15894 $auto$ff.cc:266:slice$23544 $auto$ff.cc:266:slice$23545 $auto$simplemap.cc:198:logic_reduce$15903 $auto$simplemap.cc:198:logic_reduce$15895 $auto$ff.cc:266:slice$23546 $auto$ff.cc:266:slice$23547 $auto$ff.cc:266:slice$23549 $auto$simplemap.cc:198:logic_reduce$15897 $auto$ff.cc:266:slice$23550 $auto$ff.cc:266:slice$23551 $auto$ff.cc:266:slice$23554 $auto$simplemap.cc:198:logic_reduce$15901 $auto$simplemap.cc:198:logic_reduce$15890 $auto$ff.cc:266:slice$23536 $auto$simplemap.cc:198:logic_reduce$15907 $auto$simplemap.cc:198:logic_reduce$15902 $auto$simplemap.cc:198:logic_reduce$15892 $auto$ff.cc:266:slice$23540 $auto$simplemap.cc:198:logic_reduce$15910 $auto$simplemap.cc:198:logic_reduce$15908 $auto$simplemap.cc:198:logic_reduce$15904 $auto$simplemap.cc:198:logic_reduce$15896 $auto$ff.cc:266:slice$23548 $auto$simplemap.cc:198:logic_reduce$15898 $auto$ff.cc:266:slice$23552 $auto$simplemap.cc:198:logic_reduce$15912 $auto$simplemap.cc:198:logic_reduce$15905 $auto$simplemap.cc:198:logic_reduce$15899 $auto$ff.cc:266:slice$23553 $auto$simplemap.cc:157:simplemap_reduce$14705 $auto$simplemap.cc:46:simplemap_not$24238 $auto$simplemap.cc:106:simplemap_bitop$15596 $auto$simplemap.cc:46:simplemap_not$15595 $auto$simplemap.cc:298:simplemap_mux$22253
Found an SCC: $auto$ff.cc:266:slice$22718 $auto$simplemap.cc:157:simplemap_reduce$17936 $auto$simplemap.cc:106:simplemap_bitop$16424 $auto$simplemap.cc:157:simplemap_reduce$37343 $auto$simplemap.cc:106:simplemap_bitop$37347 $auto$simplemap.cc:298:simplemap_mux$21507 $auto$ff.cc:266:slice$22673 $auto$simplemap.cc:46:simplemap_not$16807 $auto$simplemap.cc:106:simplemap_bitop$41281 $auto$simplemap.cc:298:simplemap_mux$41288 $auto$simplemap.cc:298:simplemap_mux$37348 $auto$simplemap.cc:106:simplemap_bitop$16810 $auto$simplemap.cc:46:simplemap_not$16809 $auto$simplemap.cc:106:simplemap_bitop$16808 $auto$simplemap.cc:106:simplemap_bitop$16806 $auto$simplemap.cc:106:simplemap_bitop$41241 $auto$simplemap.cc:298:simplemap_mux$41248 $auto$simplemap.cc:157:simplemap_reduce$37036 $auto$simplemap.cc:106:simplemap_bitop$16811 $auto$simplemap.cc:298:simplemap_mux$37367 $auto$simplemap.cc:157:simplemap_reduce$37345 $auto$simplemap.cc:106:simplemap_bitop$37346 $auto$simplemap.cc:106:simplemap_bitop$16478 $auto$ff.cc:266:slice$22670 $auto$simplemap.cc:157:simplemap_reduce$18058 $auto$simplemap.cc:106:simplemap_bitop$16425 $auto$simplemap.cc:106:simplemap_bitop$16423 $auto$simplemap.cc:106:simplemap_bitop$16911 $auto$ff.cc:266:slice$22769 $auto$simplemap.cc:157:simplemap_reduce$19111 $auto$simplemap.cc:106:simplemap_bitop$16514 $auto$simplemap.cc:157:simplemap_reduce$33076 $auto$simplemap.cc:106:simplemap_bitop$33070 $auto$simplemap.cc:298:simplemap_mux$21400 $auto$ff.cc:266:slice$22724 $auto$simplemap.cc:46:simplemap_not$16831 $auto$simplemap.cc:106:simplemap_bitop$41280 $auto$simplemap.cc:298:simplemap_mux$41295 $auto$simplemap.cc:298:simplemap_mux$33068 $auto$simplemap.cc:157:simplemap_reduce$33078 $auto$simplemap.cc:298:simplemap_mux$33087 $auto$simplemap.cc:106:simplemap_bitop$41054 $auto$simplemap.cc:106:simplemap_bitop$16852 $auto$simplemap.cc:106:simplemap_bitop$16851 $auto$simplemap.cc:106:simplemap_bitop$16835 $auto$simplemap.cc:106:simplemap_bitop$16834 $auto$simplemap.cc:46:simplemap_not$16833 $auto$simplemap.cc:106:simplemap_bitop$16832 $auto$simplemap.cc:106:simplemap_bitop$16830 $auto$simplemap.cc:106:simplemap_bitop$41240 $auto$simplemap.cc:298:simplemap_mux$41255 $auto$simplemap.cc:157:simplemap_reduce$33094 $auto$simplemap.cc:106:simplemap_bitop$33071 $auto$simplemap.cc:106:simplemap_bitop$16577 $auto$ff.cc:266:slice$22721 $auto$simplemap.cc:157:simplemap_reduce$19129 $auto$simplemap.cc:106:simplemap_bitop$16522 $auto$simplemap.cc:106:simplemap_bitop$16513 $auto$simplemap.cc:106:simplemap_bitop$16922 $auto$ff.cc:266:slice$22820 $auto$simplemap.cc:157:simplemap_reduce$18055 $auto$simplemap.cc:106:simplemap_bitop$16615 $auto$simplemap.cc:46:simplemap_not$16855 $auto$simplemap.cc:157:simplemap_reduce$41285 $auto$simplemap.cc:157:simplemap_reduce$41283 $auto$simplemap.cc:106:simplemap_bitop$41279 $auto$simplemap.cc:298:simplemap_mux$41302 $auto$simplemap.cc:106:simplemap_bitop$33527 $auto$simplemap.cc:106:simplemap_bitop$16674 $auto$ff.cc:266:slice$22772 $auto$simplemap.cc:298:simplemap_mux$33506 $auto$simplemap.cc:157:simplemap_reduce$33531 $auto$simplemap.cc:157:simplemap_reduce$33529 $auto$simplemap.cc:298:simplemap_mux$33536 $auto$simplemap.cc:157:simplemap_reduce$41057 $auto$simplemap.cc:106:simplemap_bitop$41053 $auto$simplemap.cc:106:simplemap_bitop$16876 $auto$simplemap.cc:106:simplemap_bitop$16875 $auto$simplemap.cc:106:simplemap_bitop$16859 $auto$simplemap.cc:106:simplemap_bitop$16858 $auto$simplemap.cc:46:simplemap_not$16857 $auto$simplemap.cc:106:simplemap_bitop$16856 $auto$simplemap.cc:106:simplemap_bitop$16854 $auto$simplemap.cc:157:simplemap_reduce$41245 $auto$simplemap.cc:157:simplemap_reduce$41243 $auto$simplemap.cc:106:simplemap_bitop$41239 $auto$simplemap.cc:298:simplemap_mux$41262 $auto$simplemap.cc:157:simplemap_reduce$33543 $auto$simplemap.cc:106:simplemap_bitop$33526 $auto$simplemap.cc:298:simplemap_mux$21290 $auto$ff.cc:266:slice$22775 $auto$simplemap.cc:157:simplemap_reduce$18075 $auto$simplemap.cc:106:simplemap_bitop$16616 $auto$simplemap.cc:106:simplemap_bitop$16614 $auto$simplemap.cc:106:simplemap_bitop$16938 $auto$ff.cc:266:slice$22829 $auto$simplemap.cc:157:simplemap_reduce$16427 $auto$simplemap.cc:106:simplemap_bitop$16710 $auto$simplemap.cc:157:simplemap_reduce$34058 $auto$simplemap.cc:106:simplemap_bitop$34039 $auto$simplemap.cc:298:simplemap_mux$21146 $auto$ff.cc:266:slice$22826 $auto$simplemap.cc:46:simplemap_not$16879 $auto$simplemap.cc:46:simplemap_not$16767 $auto$simplemap.cc:298:simplemap_mux$21076 $auto$simplemap.cc:298:simplemap_mux$41278 $auto$simplemap.cc:298:simplemap_mux$41309 $auto$simplemap.cc:298:simplemap_mux$34021 $auto$simplemap.cc:157:simplemap_reduce$34060 $auto$simplemap.cc:298:simplemap_mux$34065 $auto$simplemap.cc:106:simplemap_bitop$16900 $auto$simplemap.cc:106:simplemap_bitop$16899 $auto$simplemap.cc:106:simplemap_bitop$16883 $auto$simplemap.cc:106:simplemap_bitop$16882 $auto$simplemap.cc:46:simplemap_not$16881 $auto$simplemap.cc:106:simplemap_bitop$16880 $auto$simplemap.cc:106:simplemap_bitop$16878 $auto$simplemap.cc:298:simplemap_mux$21077 $auto$simplemap.cc:298:simplemap_mux$41238 $auto$simplemap.cc:298:simplemap_mux$41269 $auto$simplemap.cc:157:simplemap_reduce$34072 $auto$simplemap.cc:106:simplemap_bitop$34048 $auto$simplemap.cc:106:simplemap_bitop$16762 $auto$ff.cc:266:slice$22823 $auto$simplemap.cc:157:simplemap_reduce$16579 $auto$simplemap.cc:106:simplemap_bitop$16711 $auto$simplemap.cc:106:simplemap_bitop$16709 $auto$simplemap.cc:106:simplemap_bitop$16950 $auto$simplemap.cc:106:simplemap_bitop$16764 $auto$simplemap.cc:298:simplemap_mux$21071 $auto$simplemap.cc:106:simplemap_bitop$16964 $auto$simplemap.cc:106:simplemap_bitop$16963 $auto$simplemap.cc:46:simplemap_not$16962 $auto$simplemap.cc:106:simplemap_bitop$16768 $auto$simplemap.cc:106:simplemap_bitop$16766 $auto$simplemap.cc:46:simplemap_not$16765 $auto$simplemap.cc:298:simplemap_mux$21078 $auto$simplemap.cc:298:simplemap_mux$41052 $auto$simplemap.cc:157:simplemap_reduce$41059 $auto$simplemap.cc:106:simplemap_bitop$41055 $auto$simplemap.cc:106:simplemap_bitop$16828 $auto$simplemap.cc:106:simplemap_bitop$16827
Found an SCC: $auto$opt_expr.cc:617:replace_const_cells$44452 $auto$ff.cc:266:slice$22896 $auto$ff.cc:266:slice$22895 $auto$simplemap.cc:227:simplemap_lognot$19085 $auto$simplemap.cc:157:simplemap_reduce$19083 $auto$simplemap.cc:157:simplemap_reduce$19081 $auto$opt_expr.cc:617:replace_const_cells$44266 $auto$ff.cc:266:slice$22894 $auto$simplemap.cc:157:simplemap_reduce$15387
Found an SCC: $auto$simplemap.cc:256:simplemap_logbin$24602 $auto$ff.cc:266:slice$24940 $auto$simplemap.cc:157:simplemap_reduce$19009 $auto$simplemap.cc:256:simplemap_logbin$24601
Found an SCC: $auto$ff.cc:266:slice$23505 $auto$ff.cc:266:slice$23519 $auto$ff.cc:266:slice$23521 $auto$ff.cc:266:slice$23523 $auto$simplemap.cc:198:logic_reduce$16172 $auto$ff.cc:266:slice$23524 $auto$ff.cc:266:slice$23526 $auto$ff.cc:266:slice$23527 $auto$ff.cc:266:slice$23529 $auto$simplemap.cc:198:logic_reduce$16163 $auto$ff.cc:266:slice$23506 $auto$ff.cc:266:slice$23507 $auto$simplemap.cc:198:logic_reduce$16176 $auto$simplemap.cc:198:logic_reduce$16164 $auto$ff.cc:266:slice$23508 $auto$ff.cc:266:slice$23509 $auto$simplemap.cc:198:logic_reduce$16165 $auto$ff.cc:266:slice$23510 $auto$ff.cc:266:slice$23511 $auto$simplemap.cc:198:logic_reduce$16183 $auto$simplemap.cc:198:logic_reduce$16177 $auto$simplemap.cc:198:logic_reduce$16166 $auto$ff.cc:266:slice$23512 $auto$ff.cc:266:slice$23513 $auto$simplemap.cc:198:logic_reduce$16167 $auto$ff.cc:266:slice$23514 $auto$ff.cc:266:slice$23515 $auto$simplemap.cc:198:logic_reduce$16178 $auto$simplemap.cc:198:logic_reduce$16168 $auto$ff.cc:266:slice$23516 $auto$ff.cc:266:slice$23517 $auto$simplemap.cc:198:logic_reduce$16169 $auto$ff.cc:266:slice$23518 $auto$simplemap.cc:198:logic_reduce$16187 $auto$simplemap.cc:198:logic_reduce$16184 $auto$simplemap.cc:198:logic_reduce$16179 $auto$simplemap.cc:198:logic_reduce$16170 $auto$ff.cc:266:slice$23520 $auto$simplemap.cc:198:logic_reduce$16180 $auto$simplemap.cc:198:logic_reduce$16171 $auto$ff.cc:266:slice$23522 $auto$simplemap.cc:198:logic_reduce$16173 $auto$ff.cc:266:slice$23525 $auto$simplemap.cc:227:simplemap_lognot$16191 $auto$simplemap.cc:198:logic_reduce$16190 $auto$simplemap.cc:198:logic_reduce$16188 $auto$simplemap.cc:198:logic_reduce$16185 $auto$simplemap.cc:198:logic_reduce$16181 $auto$simplemap.cc:198:logic_reduce$16174 $auto$ff.cc:266:slice$23528 $auto$simplemap.cc:157:simplemap_reduce$14746
Found an SCC: $auto$ff.cc:266:slice$22914 $auto$ff.cc:266:slice$22923 $auto$simplemap.cc:198:logic_reduce$16378 $auto$ff.cc:266:slice$22922 $auto$ff.cc:266:slice$22921 $auto$simplemap.cc:198:logic_reduce$16377 $auto$ff.cc:266:slice$22920 $auto$ff.cc:266:slice$22919 $auto$simplemap.cc:198:logic_reduce$16381 $auto$simplemap.cc:198:logic_reduce$16376 $auto$ff.cc:266:slice$22918 $auto$ff.cc:266:slice$22917 $auto$simplemap.cc:198:logic_reduce$16375 $auto$ff.cc:266:slice$22916 $auto$simplemap.cc:227:simplemap_lognot$16386 $auto$simplemap.cc:198:logic_reduce$16385 $auto$simplemap.cc:198:logic_reduce$16383 $auto$simplemap.cc:198:logic_reduce$16380 $auto$simplemap.cc:198:logic_reduce$16374 $auto$ff.cc:266:slice$22915 $auto$simplemap.cc:157:simplemap_reduce$15365
Found an SCC: $auto$ff.cc:266:slice$22530 $auto$simplemap.cc:46:simplemap_not$19207 $auto$simplemap.cc:106:simplemap_bitop$15400 $auto$simplemap.cc:46:simplemap_not$15399 $auto$simplemap.cc:106:simplemap_bitop$15398 $auto$simplemap.cc:298:simplemap_mux$20251 $auto$ff.cc:266:slice$22528 FD1S3BX_1
Found 11 SCCs in module colorlight_i5.
Found 11 SCCs.

4.43.7. Executing ABC9_OPS pass (helper functions for ABC9).

4.43.8. Executing TECHMAP pass (map to technology primitives).

4.43.8.1. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

4.43.8.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~170 debug messages>

4.43.9. Executing OPT pass (performing simple optimizations).

4.43.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Optimizing module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Optimizing module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.

4.43.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF'.
Finding identical cells in module `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF'.
Finding identical cells in module `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4'.
Removed a total of 0 cells.

4.43.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.43.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
  Optimizing cells in module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
  Optimizing cells in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Performed a total of 0 changes.

4.43.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF'.
Finding identical cells in module `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF'.
Finding identical cells in module `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4'.
Removed a total of 0 cells.

4.43.9.6. Executing OPT_DFF pass (perform DFF optimizations).

4.43.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF..
Finding unused cells or wires in module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF..
Finding unused cells or wires in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4..

4.43.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Optimizing module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Optimizing module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.

4.43.9.9. Finished fast OPT passes. (There is nothing left to do.)

4.43.10. Executing TECHMAP pass (map to technology primitives).

4.43.10.1. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/abc9_map.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/abc9_map.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/abc9_map.v
Successfully finished Verilog frontend.

4.43.10.2. Continuing TECHMAP pass.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Using template $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF for cells of type $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4 for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
No more expansions possible.
<suppressed ~145 debug messages>

4.43.11. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/abc9_model.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/abc9_model.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/abc9_model.v
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

4.43.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

4.43.13. Executing ABC9_OPS pass (helper functions for ABC9).

4.43.14. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

4.43.15. Executing TECHMAP pass (map to technology primitives).

4.43.15.1. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

4.43.15.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using extmapper simplemap for cells of type $not.
Using template $paramod\LUT2\INIT=4'1010 for cells of type LUT2.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using template $paramod\LUT4\INIT=16'1001011010101010 for cells of type LUT4.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~209 debug messages>

4.43.16. Executing OPT pass (performing simple optimizations).

4.43.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~18 debug messages>

4.43.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.43.16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.43.16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.43.16.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.43.16.6. Executing OPT_DFF pass (perform DFF optimizations).

4.43.16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

4.43.16.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.43.16.9. Rerunning OPT passes. (Maybe there is more to do..)

4.43.16.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.43.16.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.43.16.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.43.16.13. Executing OPT_DFF pass (perform DFF optimizations).

4.43.16.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.43.16.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.43.16.16. Finished fast OPT passes. (There is nothing left to do.)

4.43.17. Executing AIGMAP pass (map logic to AIG).
Module colorlight_i5: replaced 18 cells with 120 new cells, skipped 39 cells.
  replaced 3 cell types:
      14 $_MUX_
       2 $_OR_
       2 $_XOR_
  not replaced 3 cell types:
       4 $_AND_
       4 $_NOT_
      31 $specify2

4.43.18. Executing AIGMAP pass (map logic to AIG).
Module colorlight_i5: replaced 8202 cells with 48830 new cells, skipped 6848 cells.
  replaced 4 cell types:
    4913 $_MUX_
      49 $_ORNOT_
    2796 $_OR_
     444 $_XOR_
  not replaced 18 cell types:
    2089 $_AND_
    1038 $_NOT_
       1 $__ABC9_SCC_BREAKER
       3 $scopeinfo
    2998 TRELLIS_FF
      34 TRELLIS_IO
      51 DP16KD
       4 MULT18X18D
       1 EHXPLLL
       1 USRMCLK
       1 ODDRX1F
     346 $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C
      24 $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4
     115 $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF
     115 $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp
       1 $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp
      24 $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp
       2 $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF

4.43.18.1. Executing ABC9_OPS pass (helper functions for ABC9).

4.43.18.2. Executing ABC9_OPS pass (helper functions for ABC9).

4.43.18.3. Executing XAIGER backend.
<suppressed ~11 debug messages>
Extracted 21005 AND gates and 59342 wires from module `colorlight_i5' to a netlist network with 4135 inputs and 3663 outputs.

4.43.18.4. Executing ABC9_EXE pass (technology mapping using ABC9).

4.43.18.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   4135/   3663  and =   17568  lev =   35 (2.96)  mem = 0.39 MB  box = 486  bb = 140
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   4135/   3663  and =   23259  lev =   29 (2.20)  mem = 0.46 MB  ch = 3019  box = 486  bb = 140
ABC: cst =       0  cls =   2767  lit =    3019  unused =   22858  proof =     0
ABC: + &if -W 300 -v 
ABC: K = 7. Memory (bytes): Truth =    0. Cut =   64. Obj =  148. Set =  672. CutMin = no
ABC: Node =   23259.  Ch =  2767.  Total mem =    5.61 MB. Peak cut mem =    0.39 MB.
ABC: P:  Del = 4178.00.  Ar =   19470.0.  Edge =    24575.  Cut =   273274.  T =     0.07 sec
ABC: P:  Del = 4178.00.  Ar =   19118.0.  Edge =    24227.  Cut =   267300.  T =     0.07 sec
ABC: P:  Del = 4178.00.  Ar =    8172.0.  Edge =    19981.  Cut =   535277.  T =     0.12 sec
ABC: F:  Del = 4177.00.  Ar =    6083.0.  Edge =    17860.  Cut =   460719.  T =     0.12 sec
ABC: A:  Del = 4176.00.  Ar =    5842.0.  Edge =    16367.  Cut =   434473.  T =     0.16 sec
ABC: A:  Del = 4176.00.  Ar =    5805.0.  Edge =    16310.  Cut =   445275.  T =     0.16 sec
ABC: Total time =     0.70 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =   4135/   3663  and =   16238  lev =   25 (2.27)  mem = 0.38 MB  box = 484  bb = 140
ABC: Mapping (K=7)  :  lut =   4395  edge =   16054  lev =    9 (1.12)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   25  mem = 0.20 MB
ABC: LUT = 4395 : 2=725 16.5 %  3=1138 25.9 %  4=1620 36.9 %  5=816 18.6 %  6=42 1.0 %  7=54 1.2 %  Ave = 3.65
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 3.74 seconds, total: 3.74 seconds

4.43.18.6. Executing AIGER frontend.
<suppressed ~15610 debug messages>
Removed 25133 unused cells and 38116 unused wires.

4.43.18.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     4447
ABC RESULTS:   $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C cells:      344
ABC RESULTS:   $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp cells:      115
ABC RESULTS:   $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp cells:        1
ABC RESULTS:   $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp cells:       24
ABC RESULTS:           input signals:      540
ABC RESULTS:          output signals:      985
Removing temp directory.

4.43.19. Executing TECHMAP pass (map to technology primitives).

4.43.19.1. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/abc9_unmap.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

4.43.19.2. Continuing TECHMAP pass.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Using template $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF for cells of type $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using template $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp for cells of type $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4 for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp.
Using template $paramod\$__ABC9_SCC_BREAKER\WIDTH=32'00000000000000000000000000001100 for cells of type $__ABC9_SCC_BREAKER.
No more expansions possible.
<suppressed ~649 debug messages>
Removed 924 unused cells and 66576 unused wires.

4.44. Executing TECHMAP pass (map to technology primitives).

4.44.1. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.44.2. Continuing TECHMAP pass.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$20f3f4b8e32f8a8b038b0056872dc94926194798\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod$83c1b6108170249166239e09804c5f4542556524\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$0d3ac82cf5b8a192d5ff4c23e3143360366ae882\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$346842b88e407bf40d83dc890111dffae3530202\$lut for cells of type $lut.
Using template $paramod$cffc8d1fa08931a41971712dc3d39cc5818fb4bc\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$fca001e3e0b52158a872e76e56c01ec10dfbb1de\$lut for cells of type $lut.
Using template $paramod$576843ec5da9d065ef43831af18f1bac63825d80\$lut for cells of type $lut.
Using template $paramod$a511f425a16be7369933baa8c17a62ec61a7d7bf\$lut for cells of type $lut.
Using template $paramod$6b7c9c56fc2a32a479d463d5f3b0d3f4673b67f1\$lut for cells of type $lut.
Using template $paramod$b45e5cb971154e30a797eecb0461619c3eeae12d\$lut for cells of type $lut.
Using template $paramod$ba7c22fadfbf9ee7abcb895a21403114111dd201\$lut for cells of type $lut.
Using template $paramod$1a64f21ea15b05b7fc930804a66f6689ebbd6394\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod$6a34cd5b50e324824168b4186d0b04ba5e83b039\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$debd9b669717840687fe3e52f7822c4b59921848\$lut for cells of type $lut.
Using template $paramod$8d41622da0aa87c171e3ad24745637a8e540bedc\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod$8c6802e65e14ab445c74f27c533018cb0a641194\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod$3f122121c5eaa570a824a1c24525d1ead02f9d59\$lut for cells of type $lut.
Using template $paramod$ef621a45f12cfbce183ce3c31c0251e2104a98f0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$b416010b8dd690dc4c45e6470961ba35b081abaf\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001010 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$4976b5f7a7b9f6e596e742c7d9dd919d8c62448f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$7d7d10d01ad0b0f84c295373b1fe3864889e6539\$lut for cells of type $lut.
Using template $paramod$d315acbf930db7c20b3f4ac2dad3b7982b1f437c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$2ec6422db00d358fc7469efce6208bffbc8521cd\$lut for cells of type $lut.
Using template $paramod$0ae7705354ab4bfd071e2551e0df024a40a698f7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000101 for cells of type $lut.
Using template $paramod$6be53ab59e0a69757fc32adb071ddcb64e8c87b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod$97208951e215f90b4f6395abe0e3212702ec5317\$lut for cells of type $lut.
Using template $paramod$94cac50d1bd1ce1a3a6aebd1662e23b5be8abe07\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$87cad75e5228984b6c2387055450005570b7eea8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$e134ec2a47a2462a591072e65d34fb15b81c90e0\$lut for cells of type $lut.
Using template $paramod$1578333f1a5078051b84dbcbad362e8087bf5284\$lut for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$7491e7206ae8c682d288373efe06a43b67c277cf\$lut for cells of type $lut.
Using template $paramod$b83f4a21de67066a01d67e0f01738171ee1ff3d8\$lut for cells of type $lut.
Using template $paramod$34d8179c3f4e5c9b014184678126740a73fec819\$lut for cells of type $lut.
Using template $paramod$114cec172d8a99287ecce5b94f20863d32d39458\$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod$f9e6b8c8bbaa4b164a91075c553341d15958d0ba\$lut for cells of type $lut.
Using template $paramod$4bc24ec794e24eb04010f8c8e3d62378a3ea7bd1\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod$e46703b423a661cd7d311c41833ea655969702cc\$lut for cells of type $lut.
Using template $paramod$b55f45c6dc20e6c434e3ecfaac16a92e424cd4fe\$lut for cells of type $lut.
Using template $paramod$620586420e818d3afa7e5b51fcf19f5c6ea83ad4\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$891d17c049ef97ffbed57a5d4edf3f9e83d4f776\$lut for cells of type $lut.
Using template $paramod$b2192df6f90569fea4015d0a6658bdc192199f95\$lut for cells of type $lut.
Using template $paramod$e019cb14313283ce60b57907d30cf3eefa00a93d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$ba07846b1e706d3eb2010a528b0f0417e3645924\$lut for cells of type $lut.
Using template $paramod$d0e491e5050f8c06ceb795486affe6966c7741f6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$b1680225cc6a5792caa95f54b8b3218fae21705d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$f2af9c41cd1eb521f8d58b93256a449a017e74c3\$lut for cells of type $lut.
Using template $paramod$b43cdd6ca89f8faa7ea02c4f2b202cefaf655ede\$lut for cells of type $lut.
Using template $paramod$b0671b49e1f2a990b311ec9b2a7ade24d0451cee\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$fdcae86fcfd036c1880a04306ae771a9d7579c31\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$097592bb16245531f0716c5ddb18d7090f9c7d9d\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$2bbec90035bea8ace991b30dd6d61930d1c61b49\$lut for cells of type $lut.
Using template $paramod$3cbeb0c9c05219076d15c80ba61981b72b36edc5\$lut for cells of type $lut.
Using template $paramod$3a85cae28c5fd35e528eb8d8926ebcec25d340cb\$lut for cells of type $lut.
Using template $paramod$c90081297ef9b4cd4e0c881349fd936d79594da6\$lut for cells of type $lut.
Using template $paramod$2978a73989be3e1278af72b9db666c30fa0ff85b\$lut for cells of type $lut.
Using template $paramod$d79e8c7f0cb3bd049a34d82ec5fe688d444e5a52\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000111 for cells of type $lut.
Using template $paramod$3fa2c0c7c5b627eb96459909f2ad868d65e6ac08\$lut for cells of type $lut.
Using template $paramod$7425d6b117f514d343b9172026ed9ca0b449e677\$lut for cells of type $lut.
Using template $paramod$62068df6e5d05af597cb5d6516b3ccdf992fe51a\$lut for cells of type $lut.
Using template $paramod$3977c724a41263594792e11f1b6eae2f6b247db9\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$7e9df0afb32b76fe5fce0691b8752aca650057fa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$994d90e9e38bc4b3e41611c486bc42235dc97a88\$lut for cells of type $lut.
Using template $paramod$d9e4880baa4c75c985d9d2a667d3bcda2cc5da98\$lut for cells of type $lut.
Using template $paramod$95427e439e019d00b121527388a68895ca3738b1\$lut for cells of type $lut.
Using template $paramod$8b499d5b2c3580065a20fb03cf4c8c252395af7d\$lut for cells of type $lut.
Using template $paramod$88badb7f9824e3ceb3c8779ca09e3818b540f168\$lut for cells of type $lut.
Using template $paramod$d7455ad343353a4667615f6b03c59ec6b741e265\$lut for cells of type $lut.
Using template $paramod$cbb92ac2b76e791bc2a92bb9b9f70eab5194196a\$lut for cells of type $lut.
Using template $paramod$5d11fa5a723777f6e4ec1f977abf350e7db23a19\$lut for cells of type $lut.
Using template $paramod$24c5ea0aec41ae6ba7a430097101b6d6733bd632\$lut for cells of type $lut.
Using template $paramod$8ae9867d85ed83dc9a1e23ef77c299a94c886494\$lut for cells of type $lut.
Using template $paramod$3f330f3f236f8a0c8630b339a705c122dda8a3af\$lut for cells of type $lut.
Using template $paramod$de04cb9fed08da92a34d101e5e82912c17d40d8e\$lut for cells of type $lut.
Using template $paramod$45ba4a6366327f37846e6ac21a38bf61356e3037\$lut for cells of type $lut.
Using template $paramod$81ec95f050ffd47f45b0a0d3869012cd21c2f3fa\$lut for cells of type $lut.
Using template $paramod$2a5a96f00acde675d093013f0ab80ff4c02c5905\$lut for cells of type $lut.
Using template $paramod$20d76b8deb3530e72461aafa0917e952ed06d0b7\$lut for cells of type $lut.
Using template $paramod$8b30f8ae1df347f150cd528299b5ef60294a8f20\$lut for cells of type $lut.
Using template $paramod$dd1e8f183ce10c5bd206bcba182fc34224377992\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod$e0286d7bdebdb6346cb367bb1962e01892ba2e32\$lut for cells of type $lut.
Using template $paramod$437ca9af262f64019cadac579075421f72b75c2c\$lut for cells of type $lut.
Using template $paramod$bc441b42568eb756c230c03305bfd6e870f6d575\$lut for cells of type $lut.
Using template $paramod$3e7f4fc10d8b12ce9e4135a18d4bfeb9d5d324a4\$lut for cells of type $lut.
Using template $paramod$bdcb440348a3de952db4f7b6acdf219cf9d35178\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101110 for cells of type $lut.
Using template $paramod$01b636f2759ab594c2741266b3c22685988e291c\$lut for cells of type $lut.
Using template $paramod$3702268f692b8bf258e428f65d3bca4e1f76d98b\$lut for cells of type $lut.
Using template $paramod$f5dff8a05e3a92926f9f458498d2ada7c81b52e3\$lut for cells of type $lut.
Using template $paramod$59848369e5f408d15e0c8c710ff689c98ce02999\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$9c65fdfac74256c2eb67dd209b598e25d1f0a099\$lut for cells of type $lut.
Using template $paramod$fe89c52e83c5b0456317806a3190c48a5e8494e5\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$70f68cc10fbeada9b6fa90c3bb75475e348ca467\$lut for cells of type $lut.
Using template $paramod$ffc2ea81a65101fbef8a332deddf112494d27163\$lut for cells of type $lut.
Using template $paramod$833582361e14b3ee2e66ad676022ab35d7aa7e28\$lut for cells of type $lut.
Using template $paramod$7c0c958e927437390cb58f1395b98e0852db607c\$lut for cells of type $lut.
Using template $paramod$109987d365962408493bd7b1942d41daf77ce03a\$lut for cells of type $lut.
Using template $paramod$233fbc92387086e52d615daac174cde64ececd91\$lut for cells of type $lut.
Using template $paramod$d0f8e9e00b83cb69742e69fe894a4d457c015e6a\$lut for cells of type $lut.
Using template $paramod$1241d759e3df4cac11dc7c99c36b0d1b07f7a673\$lut for cells of type $lut.
Using template $paramod$5c7d886f3b88971ac55fed4bca034a87bf180f7d\$lut for cells of type $lut.
Using template $paramod$234fd643079033ba0cbc98ff572df9b7b7a0dc86\$lut for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d\$lut for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704\$lut for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7\$lut for cells of type $lut.
Using template $paramod$a6597eda4608f36e684c1dd07ed552fcbec112b2\$lut for cells of type $lut.
Using template $paramod$b37e62d0dd2269ea691d26c59bccb55e4d588045\$lut for cells of type $lut.
Using template $paramod$8494168726d27c2200605afcf1fb7470bf987857\$lut for cells of type $lut.
Using template $paramod$e85cc0e3d28ae591110b658d121f79c029b60cf3\$lut for cells of type $lut.
Using template $paramod$31ea2d6383111ae9716c91ed706836a45d1a3ea3\$lut for cells of type $lut.
Using template $paramod$f2572bd04939189aaa86d3f24d7686c9392b7e1b\$lut for cells of type $lut.
Using template $paramod$5502a85110dbca29ac631107f0b0635e7fade476\$lut for cells of type $lut.
Using template $paramod$93d76e007098c6f6075be768abeacda4627e26ab\$lut for cells of type $lut.
Using template $paramod$137b61c8589fa863fc01a909a97d90db9cbca85e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$55899bbc3890f7f279cb176a0b0f1c9447266c71\$lut for cells of type $lut.
Using template $paramod$2e37a29808ea9d028852cbc67bbcbc7bc127b77a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$19451f719aa4a75f15cb977ed4212a1c1a1550e9\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$03b4181d05f7ae07b9b6819e3830b0bd064a4efc\$lut for cells of type $lut.
Using template $paramod$33b72718c79847c9c03c134c7bec663dbf06983b\$lut for cells of type $lut.
Using template $paramod$4d7dc822e6ac78c7574e16060f5e26124cddca40\$lut for cells of type $lut.
Using template $paramod$de73b83cce39a83c553afc2ab42b0047ab478702\$lut for cells of type $lut.
Using template $paramod$292bcc9fbb09931f31d28f3f2a496969096984cb\$lut for cells of type $lut.
Using template $paramod$c4fe0d52e4fa3d649d75cb9587992cb08e44f263\$lut for cells of type $lut.
Using template $paramod$bd0298e928d6291932aa1289138297058508c5fc\$lut for cells of type $lut.
Using template $paramod$fa21b383fa5ec76836a183aedef638429ee498e8\$lut for cells of type $lut.
Using template $paramod$865395c0228487a64a8e4011cecafc2c64b79f2b\$lut for cells of type $lut.
Using template $paramod$ddc6f4fe74ed36832c5cee6594285c38523f3d9c\$lut for cells of type $lut.
Using template $paramod$d7ebeaef7104bab98c2de3262f04b026b127e6ce\$lut for cells of type $lut.
Using template $paramod$3d195e6340fb4ccd83ff22df2e0bf19795a9b4e7\$lut for cells of type $lut.
Using template $paramod$8f05ccf5c6dea013219df3c40de29317b3797113\$lut for cells of type $lut.
Using template $paramod$dd091041be455612934bb13bfe851569d81ed6b5\$lut for cells of type $lut.
Using template $paramod$f65af1b660a013aeaba9a5dc41e6bdede642e3c3\$lut for cells of type $lut.
Using template $paramod$d82e3ce0992c2c9ee304d5e3733d06acec3d4e5a\$lut for cells of type $lut.
Using template $paramod$e573d4f5d898ce1e797fd4273b9ce714ae7ac606\$lut for cells of type $lut.
Using template $paramod$14d08574042e9593cc9dbe0f366373b5453b40bb\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$626c926c090c24ceb89df275614206a0a54168a8\$lut for cells of type $lut.
Using template $paramod$9eed22699c2653b52e395b92910215456ca209e1\$lut for cells of type $lut.
Using template $paramod$a91998539962f6c4bec47253b5bf080590c44aac\$lut for cells of type $lut.
Using template $paramod$c685a6e5e211287be351ac5f1078c1501564ce89\$lut for cells of type $lut.
Using template $paramod$198ae61dff4885e01c93b382d73199ad952d22d0\$lut for cells of type $lut.
Using template $paramod$8b29f4905c2628785388e46039cf221ae52768fd\$lut for cells of type $lut.
Using template $paramod$8ea8ee6be7365513f4b996d36cb2f500937a2ce7\$lut for cells of type $lut.
Using template $paramod$9e504bf3fce2bbc736e9304657ca33aee9b7f973\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110010 for cells of type $lut.
Using template $paramod$7eded28cf8cfe7a69014ba3ea568d667a5cb22d7\$lut for cells of type $lut.
Using template $paramod$16096a0bf5c2d5f6e34dc1b768a3621267caa721\$lut for cells of type $lut.
Using template $paramod$f3324f22fc22dc53b216c55163b2de2612cec5c9\$lut for cells of type $lut.
Using template $paramod$db08fd84fb3c4d6a41eaec6adfffe445fb7eb17f\$lut for cells of type $lut.
Using template $paramod$7f34de9a5fc1c84937c0f5b1acb4e3fbf3876b8a\$lut for cells of type $lut.
Using template $paramod$504d627b7f107c5f6e5c95ac43c2135d313086e7\$lut for cells of type $lut.
Using template $paramod$b1ad3aa394426898eee56afdd1a015c08b8ec3ca\$lut for cells of type $lut.
Using template $paramod$e4e236f5d87adab2d26629f18d75463d3c8a5ec9\$lut for cells of type $lut.
Using template $paramod$728e616c918eb05878d70b2bb240e381ea2847b9\$lut for cells of type $lut.
Using template $paramod$9bfe1886af55ab8065e0fb6a586fb9a29caf058d\$lut for cells of type $lut.
Using template $paramod$17fd36fab32bce162e5828682c2ba9fa7f9e273b\$lut for cells of type $lut.
Using template $paramod$369624b024132c6d54ca5ca0dec0683515f4f203\$lut for cells of type $lut.
Using template $paramod$cf93df6a751c015d454aef52e32716809f254f3e\$lut for cells of type $lut.
Using template $paramod$48b09552ba0097182cd529f736c34b5281d34ff5\$lut for cells of type $lut.
Using template $paramod$88a87efc6ec598e3a7111cf89c678a11ce45f868\$lut for cells of type $lut.
Using template $paramod$a94920e137a1d383e450283994a8db9026d43bad\$lut for cells of type $lut.
Using template $paramod$048d747237dc7c0c9b3ac38b28fd102440b9c369\$lut for cells of type $lut.
Using template $paramod$f6fd960e4368c1f6d1027db9420ab563e324b665\$lut for cells of type $lut.
Using template $paramod$ddace04fba544e6adc4cdda6a50048ddd7c111af\$lut for cells of type $lut.
Using template $paramod$1c66da18bf7aed653286f13fe79389462296035e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$ac8cc7a57937c534ca8f2a10083f65205e6cb978\$lut for cells of type $lut.
Using template $paramod$4a64757471aad6a67e9e46d451aa72519078000b\$lut for cells of type $lut.
Using template $paramod$ca70a27d8d5dedb1902ce622d792211f3154a048\$lut for cells of type $lut.
Using template $paramod$49b4d47dab45283a5bca35b8996da0a3c24bef1f\$lut for cells of type $lut.
Using template $paramod$038e0c6bb407d70fb3d4b03becb2402bb36ab4a0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110110 for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$65d5d5c1e01bf41ee659754efba932f3d99198e5\$lut for cells of type $lut.
Using template $paramod$5bbc8d49c3fc31cf6661312d1516e2aaafe308a4\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$e0913655c069712ef87e6387c2d5ad8b0ed6e571\$lut for cells of type $lut.
Using template $paramod$023d81f8bbdb3ccd8d2c8b51d310b3cdfd528ad9\$lut for cells of type $lut.
Using template $paramod$cae45ff85b946d8cfe295bf4feda7db55ee71cea\$lut for cells of type $lut.
Using template $paramod$36e8f6d2607cbff578694dd9e84b4e5745ac69cc\$lut for cells of type $lut.
Using template $paramod$e93ce32595d0b12409c83319432c41c3599e12e6\$lut for cells of type $lut.
Using template $paramod$53e3462453d571d93686de391da8175710cf9197\$lut for cells of type $lut.
Using template $paramod$68cb09a5d00037369a2af39e1778bf17484c020a\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$0ee0167fb5dd83bdfe7197fff23e2c7146c57037\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$4c9743149b535b5b1977d39ce2d3b030586458c0\$lut for cells of type $lut.
Using template $paramod$27e46ecdaf000916c194b8ff3ac57aa269d6a840\$lut for cells of type $lut.
Using template $paramod$6842b8b2a2a38d0fdb35de972b4ce1a464745b17\$lut for cells of type $lut.
Using template $paramod$9a582b26ac72558b4b8d34b9fac10efff27334ce\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod$af1ef731f566b3541481a4cd51a8a39a9c0807e9\$lut for cells of type $lut.
Using template $paramod$7d813eb49700f971f2635a434700eafdfa816bc3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$ec6c71d259df49ae0842190ffaff1179e43a8db4\$lut for cells of type $lut.
Using template $paramod$a988852add2bdce7c1dfac786401ba7c7bc832c1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101010 for cells of type $lut.
Using template $paramod$dd24d8e525309e501adcd3146c939ec8f54e3772\$lut for cells of type $lut.
Using template $paramod$796d43be0d5ca1d9099ec37567fa08b4b75a15ee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$e6f6c0e4217c8e5f63922112eeac136d98b65d10\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod$ca57639e2f2ad14b13358bd42b0244f79d98eff8\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$adb84e058b0f32ce56f004e6ffa19883ace75fc0\$lut for cells of type $lut.
Using template $paramod$20235ca863361fbc253329cfc7eeea38c77404dc\$lut for cells of type $lut.
Using template $paramod$d76edc10344198fdbbc083cbc9765a888a1f48f2\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$3352694b384c9431624f23558a71f71f407f37f8\$lut for cells of type $lut.
Using template $paramod$beae4210b922fc9ba2fcc4008a7474b475e38c50\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod$240307bbace6557f3d46ac64c87ca4d697801fc3\$lut for cells of type $lut.
Using template $paramod$7c7a71fa5837027b1cccb613fecd982e836a2a37\$lut for cells of type $lut.
Using template $paramod$8cac5452d526045503c5864c3a1dac0121c7053e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000100 for cells of type $lut.
Using template $paramod$f019b2c602ecd9ed4136572df2723ed58884f4db\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$8ea7e96c9556fff2dbe0a738ec8929f23569fe1b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$556f1f8248d46fa51b5b76abd5030284b37d6d0e\$lut for cells of type $lut.
Using template $paramod$9a20e5eb914da7530de8ea5af782be66b9acb237\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$3c112951430b895d1cd4f9b2d3bc8eafec4b6a3f\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$b27efe94af524608e2c158786bdf6c13e4c8b578\$lut for cells of type $lut.
Using template $paramod$93785b9c731eec5233cca020cc98b38141190c08\$lut for cells of type $lut.
Using template $paramod$94d2f1f461ef911482e15efdba185521de732c99\$lut for cells of type $lut.
Using template $paramod$648ce166957c5dcd8d75538f2838aff3c0361793\$lut for cells of type $lut.
Using template $paramod$d980e96aaa8fd1a44dd0a77b7b61a6fcf6e1f9d5\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$4da2968a38813be585b46e20e9ee8670b201e6eb\$lut for cells of type $lut.
Using template $paramod$258201f04b856f6860c1ebb44e7e07e9c9670745\$lut for cells of type $lut.
Using template $paramod$fa67bc369d6bf59edc102e00e9ac9ae5427d9ea0\$lut for cells of type $lut.
Using template $paramod$6af1cc63f5f1a29e0831841d508d8c51df9851c5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$f6dd2600e2b9d6fc9bb6f79343466a6f2921b030\$lut for cells of type $lut.
Using template $paramod$04c0d0ec3cfefc07c72f9354ed04757001f0f844\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111010 for cells of type $lut.
Using template $paramod$98162d862d449f7c67182f5a43cdfe4123defff8\$lut for cells of type $lut.
Using template $paramod$4fc683fe8779e32938ce6cbb339b9412cc81bf36\$lut for cells of type $lut.
Using template $paramod$aea822f95ccd4b6aac4e08d291d9001f4393fb57\$lut for cells of type $lut.
Using template $paramod$8512f4fb47fa9596f76cdbe5b407a5b54df368e7\$lut for cells of type $lut.
Using template $paramod$e3e4230bb990723642112b292aa705ee0cbad0d4\$lut for cells of type $lut.
Using template $paramod$480d3b9fc7c6a57575657fd8f0dc2a86c4cc650e\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$b2e8d279775d333b39e310bd45fd5952acdde290\$lut for cells of type $lut.
Using template $paramod$bdd0743498c1b082701359850a99d6fbd624c0dd\$lut for cells of type $lut.
Using template $paramod$33e58adf67c6b686a154c9ce8ebbc4b04b8cabc5\$lut for cells of type $lut.
Using template $paramod$aa65dcc7cafeed72bfa6c4e97a1ec57f3aed0864\$lut for cells of type $lut.
Using template $paramod$a1d56211abfa1aaa7a2cc9b3a3197892923d914b\$lut for cells of type $lut.
Using template $paramod$ecda9c0007b37384fe52c3126869ca159afdeca7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$a547a3c4ca1ef7398e87dcebcc370c63937cf52a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110011 for cells of type $lut.
Using template $paramod$b4e9ea3921e02bce0d630933f106608ba1bed76e\$lut for cells of type $lut.
Using template $paramod$eb5fbd1b65e62545447a20e380b5162190426002\$lut for cells of type $lut.
Using template $paramod$7ccb46ee9b56c39e0a7d82a185b08cb026e04fbc\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$35059585e93e18989247e13034fd6a1ce4de9957\$lut for cells of type $lut.
Using template $paramod$526e4703e3f9e5bf75da836fd3d4410dd76747a6\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$531ed7466e94d2bbc4d9d6f4212f31f57349ee71\$lut for cells of type $lut.
Using template $paramod$01a094e3a22c5b0eaa66f01f6adf434b3ba350ff\$lut for cells of type $lut.
Using template $paramod$034a69dd110db95ee917f313eafd6833fc6595f9\$lut for cells of type $lut.
Using template $paramod$13c037841aa411926d9990648f0105f78eeab125\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$e01a027fedb28671a20c130493a89c7afd4e87d3\$lut for cells of type $lut.
Using template $paramod$5afdc7428159757eedf89ce514f7efa32b31c8e7\$lut for cells of type $lut.
Using template $paramod$0ed9ea592dc2102b3d3d44d44c36090bf9578302\$lut for cells of type $lut.
Using template $paramod$ef79e974b2525c439b8f4ddf9adeedf31bf9c1ea\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$63dfb5d507c3c0842cdb02014ffa50dbe5770b84\$lut for cells of type $lut.
Using template $paramod$a743caf801766df40bcc22d49baa12a0bdc2f7fe\$lut for cells of type $lut.
Using template $paramod$e06fc603a2ca8613ce515c43c8d66ab418a421db\$lut for cells of type $lut.
Using template $paramod$c900d4d55bf91b52572a196f6d5213204a6eb199\$lut for cells of type $lut.
Using template $paramod$16773ebb5e5d8dbce266b8a86bb4af4574d61ffd\$lut for cells of type $lut.
Using template $paramod$eeea089431e54644147af2c573dc3d2eca0e3b09\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$a197ef6f3b51d411ae3e5b42b5d77a606c4fb11a\$lut for cells of type $lut.
Using template $paramod$9fcf2314b06bf8475a41a06506d87acad1afbbaf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$e3df860dd5fd28bee45a6250384fe5acf4782962\$lut for cells of type $lut.
Using template $paramod$adc0b354bb960519a616db7423a6274fc380540e\$lut for cells of type $lut.
Using template $paramod$732e1780b927811a5c042d297e1a8e86e2cb3916\$lut for cells of type $lut.
Using template $paramod$aada4a496a3d13867e5cfef1e2de1b5420571c8f\$lut for cells of type $lut.
Using template $paramod$c6101a78fa11ae74ecb05f6f65fffb4ca90ec9a3\$lut for cells of type $lut.
Using template $paramod$717aa2356b817d19014aa188ddd39acca93d7af0\$lut for cells of type $lut.
Using template $paramod$97108e3cc0d0482a6e72e932e86430aa2177750b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$66f4e42f6ecc06064dc14df2d3ed673c4ae6d667\$lut for cells of type $lut.
Using template $paramod$dfb2ed29c38b311f8a6e3515e4be552cc8799229\$lut for cells of type $lut.
Using template $paramod$ba7b4568c306470a7f204c239212739869e234a1\$lut for cells of type $lut.
Using template $paramod$c3e907ce119237dae9cf86af6c990187395403d1\$lut for cells of type $lut.
Using template $paramod$62e34d236b5cf9e50e7481784c0097067a15fba4\$lut for cells of type $lut.
Using template $paramod$7a66ec648e549c578f7db2440c484ce0b5b3efde\$lut for cells of type $lut.
Using template $paramod$4f6d28e836e246fb789aa193b6a56ef9f9c4aee3\$lut for cells of type $lut.
Using template $paramod$b12c06dcea4e94212d81ae51560e40391ac83400\$lut for cells of type $lut.
Using template $paramod$281d7d2f622df4f002cd717126ffd4e322f859a2\$lut for cells of type $lut.
Using template $paramod$66666cc9990e27949dc3e97b114719658aa04b73\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$e48900e6416c0940d0bb569f6e8b7c4fb547bfeb\$lut for cells of type $lut.
Using template $paramod$7db6523764815a508f9ad937ea7e0e7fd120f972\$lut for cells of type $lut.
Using template $paramod$234997bee759301806c8ada31f0c044884c8f8c5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110001 for cells of type $lut.
Using template $paramod$c8f16510db975553c8b0be1064e8f5234175f8a8\$lut for cells of type $lut.
Using template $paramod$b9ae2725032d016e61ed1b354a201a6f6dd7b642\$lut for cells of type $lut.
Using template $paramod$9e394303e290a474880b56f98766417009256d93\$lut for cells of type $lut.
Using template $paramod$a6ef2a845efd4ff0d96bc4fd2f06cc3516fa63ff\$lut for cells of type $lut.
Using template $paramod$1b48bc962a0c1e178183f21032378372adc5e26c\$lut for cells of type $lut.
Using template $paramod$6961918e3564ac9ead822ba7e0287e436372f86a\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$37c9af120c85145419565a9ccf4ceb7397fbbe92\$lut for cells of type $lut.
Using template $paramod$2b29ccbd5fb8b9c557f92ddec1023c75686f32ae\$lut for cells of type $lut.
Using template $paramod$f3ada871809f362efd8eb0c4fb952bb5c98f0750\$lut for cells of type $lut.
Using template $paramod$5348912da867a611a8088b6b8b27a62d65f1de6e\$lut for cells of type $lut.
Using template $paramod$dc41a956c02896bb314b3585a99557a5e53688a4\$lut for cells of type $lut.
Using template $paramod$018d71a0fe325d6362687fe53ac13dd6340e400d\$lut for cells of type $lut.
Using template $paramod$50894202314fbebcaf852cfb3490ac837da66fc6\$lut for cells of type $lut.
Using template $paramod$84abafac600770dbecbd08e858f90b0a8d019d50\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101001 for cells of type $lut.
Using template $paramod$3d7168c8134c4765b84a7b86d5ef7e1e65bbf4a0\$lut for cells of type $lut.
Using template $paramod$221832ea6a41a3208cd6f3411a952b5811695f4c\$lut for cells of type $lut.
Using template $paramod$fc529edbc71a004b65c9955f02c9b8bcfef67f84\$lut for cells of type $lut.
Using template $paramod$5995d6d099b139e85f99f4dc922eeb853038f669\$lut for cells of type $lut.
Using template $paramod$56e6d8a28a52006bb4e50e077743f0a2163235af\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011100 for cells of type $lut.
Using template $paramod$f2c7724a377078ae43fd5553a51bddaa7059bce8\$lut for cells of type $lut.
Using template $paramod$9f61a62ea9b4c4ab99e3d781964f1f08f4c3febd\$lut for cells of type $lut.
Using template $paramod$2014354416722209de7d48370ab008bc2278a034\$lut for cells of type $lut.
Using template $paramod$b75445e6f12ca134b548f1a334e47ff103467810\$lut for cells of type $lut.
Using template $paramod$a39e9b040c600be8b32ed3010c751970388c7358\$lut for cells of type $lut.
Using template $paramod$448496cb53eb7c1242b5786d67bd117d88f563fb\$lut for cells of type $lut.
Using template $paramod$81018019865ce3c4ae4ecb45a20b7a601d39d0c8\$lut for cells of type $lut.
Using template $paramod$28c0cbe87b33f5243d9d17bf8da3dd9a7a40ef6c\$lut for cells of type $lut.
Using template $paramod$9cf976b4f3a576aa2cd6b51304cf5de7fc836fbd\$lut for cells of type $lut.
Using template $paramod$7bcf5f70986487920c848507d659d29b9546545c\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001110 for cells of type $lut.
Using template $paramod$2d5bc20486d975ad93935a66efca425d6df3f432\$lut for cells of type $lut.
Using template $paramod$fb4ed309581bcd972f41afa8566ae8b9812c7f6c\$lut for cells of type $lut.
Using template $paramod$0060e504cbf1ead01b0885048ef09f16908a5104\$lut for cells of type $lut.
Using template $paramod$a0e540ca32874b087a28efa558ce7da5f775408f\$lut for cells of type $lut.
Using template $paramod$b56552b15644de250f928c7e882226531acd70c9\$lut for cells of type $lut.
Using template $paramod$58df2c605746858c7e53492c8f57d6f1fafa12d2\$lut for cells of type $lut.
Using template $paramod$16894c241be5ea1f024e9339dea788b4dbe184ae\$lut for cells of type $lut.
Using template $paramod$c328927aeeb38d9f70efc10a4d50825d27e90396\$lut for cells of type $lut.
Using template $paramod$cf1c015d69d1e8a3c36b834026091a6aa8cc5fd4\$lut for cells of type $lut.
Using template $paramod$38f99122beccecdd149b7046512ebfc78260e3db\$lut for cells of type $lut.
Using template $paramod$239081b1531d84a8a5bcf44e8905df542d8d240e\$lut for cells of type $lut.
Using template $paramod$7e46ff8e52f2fa4e656d9bd34c85231d9a7ff529\$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$df929792afd0bebf101a124ee890c12e0fed6a8d\$lut for cells of type $lut.
Using template $paramod$039b07627574dfdff09389bd8d1f8578fe650c68\$lut for cells of type $lut.
Using template $paramod$4f885685dad0f4b3e324e9c13364f17ead36f4ec\$lut for cells of type $lut.
Using template $paramod$bd1d1a363c4994eeff85d6986fb97ff57f5f6978\$lut for cells of type $lut.
Using template $paramod$7c3833e617307006af30409ed68b65a011a1121e\$lut for cells of type $lut.
Using template $paramod$53b0705ce7a1c0f264afde9f490d5b4f3eadaad5\$lut for cells of type $lut.
Using template $paramod$0e0591ac27b6559d44b4716b35daaa57c6cc835e\$lut for cells of type $lut.
Using template $paramod$7cd0cf62cc140f865700f26f54f033d590d7d790\$lut for cells of type $lut.
Using template $paramod$b10362b71f0fae22c5be855d27fcefe2e81551bf\$lut for cells of type $lut.
Using template $paramod$7f1c52278eddb3d70b5a9ca9e97f0a9d36d85ce5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011011 for cells of type $lut.
Using template $paramod$366b24b1b7f97168084763dbbda4416d4b1365f2\$lut for cells of type $lut.
Using template $paramod$3416dacc8eaab1f89b3d6b7398df3da766d29ef2\$lut for cells of type $lut.
Using template $paramod$db8d333bf66c0cdffe51960a4478272318cfbbaa\$lut for cells of type $lut.
Using template $paramod$b6bb18ff3e5a9500284c7210e5e627f51b996e88\$lut for cells of type $lut.
Using template $paramod$fdedd19dd1883b25683e1d1c7b5fa3ce3cfed468\$lut for cells of type $lut.
Using template $paramod$2c01c78b93f77b5e79eae85526677e695be05a34\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001000 for cells of type $lut.
Using template $paramod$be6ac5828ef34873154e44fd05a2dbaadc4bbfbd\$lut for cells of type $lut.
Using template $paramod$66cfa457f3bf0a90e11a4f3cf9336b993db8c18a\$lut for cells of type $lut.
Using template $paramod$c07d61aaf1d93e15249de987e8fd0ca391dbd52a\$lut for cells of type $lut.
Using template $paramod$32d5e33653b1af5e07878ff9d1fbf472a4ba5140\$lut for cells of type $lut.
Using template $paramod$d546db88fc169832512e499a9cdf9a41b89ab74e\$lut for cells of type $lut.
Using template $paramod$3008ba77923dfba37407169746c329b8dde4fed3\$lut for cells of type $lut.
Using template $paramod$8e64abf71950cadd6d9191a8679a3fefbca805a8\$lut for cells of type $lut.
Using template $paramod$8fd8efe0a495790cc9ddc97266933ea8a8cd7b45\$lut for cells of type $lut.
Using template $paramod$0b91cc8d7a37d3f17092c95aa8e0bb704161daf4\$lut for cells of type $lut.
Using template $paramod$0d39012f3c4378b4edd36f7fb77b53b1520315fa\$lut for cells of type $lut.
Using template $paramod$50e6320fb0791733099959f1de1288f8b993f236\$lut for cells of type $lut.
Using template $paramod$4a8554d0a765102353ca9705f6a3cc329f4379e7\$lut for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$e197e162644f13ba3d6def1b385f7543969ee569\$lut for cells of type $lut.
Using template $paramod$6f5c6c80c53f236c5ab44a91a089d012b1109cb2\$lut for cells of type $lut.
Using template $paramod$cba3b01c44031fc5104a4a287afaf982bceb67c6\$lut for cells of type $lut.
Using template $paramod$1386676ffd991b1cc3b13987271a2878ed8315a5\$lut for cells of type $lut.
Using template $paramod$a4640096cbef09c4ef8613155a589c40164ac034\$lut for cells of type $lut.
Using template $paramod$1bb2fc47b457abe7e28b98cfa3441b6432237f90\$lut for cells of type $lut.
Using template $paramod$5b5755730b9a53f6c50cca29ba2f99d7e0bc0fe6\$lut for cells of type $lut.
Using template $paramod$9a6dd4ade5155328254b56c204046aa5d03d4faf\$lut for cells of type $lut.
Using template $paramod$b8a1dfc365df3cd87322d6dce07324b5af17e1fc\$lut for cells of type $lut.
Using template $paramod$4fd3428c4b8b1accf8f8fb4bb88555a2b5fa688d\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$fc72f68bd196d85d1962521b6a47788f5682bad2\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$1850f1a81242d47ba0eb5fb3eac1922b18bd2e8c\$lut for cells of type $lut.
Using template $paramod$890b0c2fdb5819135cd7dcee2d58e9b1ceeebd62\$lut for cells of type $lut.
Using template $paramod$6c91ae3a46af0968bc4fd50dd319118c3f00dd6f\$lut for cells of type $lut.
Using template $paramod$9a648365d2030291ac5b66a1e85c2ac259abdc84\$lut for cells of type $lut.
Using template $paramod$df29fe9e6d6d694a9cc5697e4251bf7d8cd4d8e4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101010 for cells of type $lut.
Using template $paramod$73961e64a9a3705cd013023cb21f79ed83d32869\$lut for cells of type $lut.
Using template $paramod$325e90edf97670f9dea57833ae1f51a5e8bcddea\$lut for cells of type $lut.
Using template $paramod$6f149f4a0a4acdd39ef1c1fa3a4f5a4dfd75ed22\$lut for cells of type $lut.
Using template $paramod$77e84a95de327cb7a160a4a265e5e41ab6080ebc\$lut for cells of type $lut.
Using template $paramod$fa45f28daf300aaa781ee4b9baa5ce968b1d8c66\$lut for cells of type $lut.
Using template $paramod$6bf2caa40fb1acb49d1a3518d072e0f81faf3832\$lut for cells of type $lut.
Using template $paramod$524d26b5acba81ed0c69b2e019112d754605a694\$lut for cells of type $lut.
Using template $paramod$88749511f996aab8cf4603fc89f9f5f5f4c4ab59\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$a6098368ed1721643265f33d18eefb699bf26092\$lut for cells of type $lut.
Using template $paramod$cdfb4ce36e9b97ab980954e4bd7262833a7086a8\$lut for cells of type $lut.
Using template $paramod$ba7f31f246a278c41fa0648a6e0512f63185dec0\$lut for cells of type $lut.
Using template $paramod$2fd7bfe0c6351a400ebd96beff2d804d49af26b0\$lut for cells of type $lut.
Using template $paramod$3c753f68d0c15338e412a4acdbc252063d436258\$lut for cells of type $lut.
Using template $paramod$22dec7e8c4f4b1c3e62879fa2207e0c39047bbd3\$lut for cells of type $lut.
Using template $paramod$7200bed8616c6f5d5ca69d47ac54ec3553819ea6\$lut for cells of type $lut.
Using template $paramod$8869f92de2e7ca616085c7bbc655e528554b3132\$lut for cells of type $lut.
Using template $paramod$47c21ed260206bae3c8f3c62dd9f416abc06ccf4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001101 for cells of type $lut.
Using template $paramod$a77849451992f3d5f2f38e08db94b07433b8076e\$lut for cells of type $lut.
Using template $paramod$23c77cbf9f37322cb0fd161a8ebaaf97fb311128\$lut for cells of type $lut.
Using template $paramod$165be24785e4097ccfb74473951770165dd92dfc\$lut for cells of type $lut.
Using template $paramod$ad6f9404e5a0b6c5cb31de225545ba343a866e20\$lut for cells of type $lut.
Using template $paramod$ddc5d581b256597cc9e631df72c95ea089f928d6\$lut for cells of type $lut.
Using template $paramod$140d68005997b0a8915c38dcde88595f8800481e\$lut for cells of type $lut.
Using template $paramod$7bba97d58a35bcb4c546bf5700f2b674231eb5bd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110010 for cells of type $lut.
Using template $paramod$5041d08ee69cc2a83f5594f731912bf2cca817d7\$lut for cells of type $lut.
Using template $paramod$ceb0afe191023db14e3a4db560e7b1061cac70fc\$lut for cells of type $lut.
Using template $paramod$2900072a7f8fca62b540fd009e67703b7d2d1fde\$lut for cells of type $lut.
Using template $paramod$2505a06a24e242a8c02701e4f9fa60ebbc49163d\$lut for cells of type $lut.
Using template $paramod$01c9a9e46e71cc818aa413ee1f3bb45fc675d1b5\$lut for cells of type $lut.
Using template $paramod$fc35a39fedf42ea8b0283083dd8ffab5b5de9325\$lut for cells of type $lut.
Using template $paramod$3c28c19c4d28e97a965581bb41ab74af801958b3\$lut for cells of type $lut.
Using template $paramod$15d3dd50cc31557057274aea687fe2a8296cd155\$lut for cells of type $lut.
Using template $paramod$e6a488add0b5a2d742e2ae29f62ce7616e04271d\$lut for cells of type $lut.
Using template $paramod$f747d54e1c552a8e1ec84eeba290de53b40d2baf\$lut for cells of type $lut.
Using template $paramod$f2eb79c39ebb491523afc78d2af354df9964ff6f\$lut for cells of type $lut.
Using template $paramod$90bf02bfbc9ec8907e9d716c05e921b93d4705fd\$lut for cells of type $lut.
Using template $paramod$8f8f3ed0dfbd822273417c0b66ef033f29ee6b95\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod$7c95eb9ffb3745d144aa54b7ec4727e30f2a505a\$lut for cells of type $lut.
Using template $paramod$2aa716f9a4c5591c2aa6059f9b8a14d113f28078\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod$b676fccf42e72efbdbcfe839219bb1b887c9eabb\$lut for cells of type $lut.
Using template $paramod$3c33c131de06201a8f1ee1a9d2c4d348ca5fc4b5\$lut for cells of type $lut.
Using template $paramod$30f4da6ff0d10c116990e5fb74d5fd3e137d77f7\$lut for cells of type $lut.
Using template $paramod$8ff3d524673c7c83b13f597b6329d7bcdb2309c2\$lut for cells of type $lut.
Using template $paramod$b6643f2b8be198b31e211be85869de0b9ec2194c\$lut for cells of type $lut.
Using template $paramod$15efa44280f2a77bf023b68f95d9df5681d9dd99\$lut for cells of type $lut.
Using template $paramod$b009a0fae8aa5fc053a3b4418ccbf60a5eb404de\$lut for cells of type $lut.
Using template $paramod$07b26daddb349fa7d4dc98e6cbed1202aec08ca0\$lut for cells of type $lut.
Using template $paramod$deac6d25415b6a91b98754358b5ae59b254fd06d\$lut for cells of type $lut.
Using template $paramod$b878d636a8aef297866bacfdf74f76f2f8306191\$lut for cells of type $lut.
Using template $paramod$7b733f5b3466ec911060896fccc5c2626cbe3d64\$lut for cells of type $lut.
Using template $paramod$6a16a920eec2599773cd5c505a189a84202f876a\$lut for cells of type $lut.
Using template $paramod$4834046533425f54583d6bd31e49deb63455e1a5\$lut for cells of type $lut.
Using template $paramod$f28aede8a07a53ff316cc6f8627c7d8a2337a88a\$lut for cells of type $lut.
Using template $paramod$f7c513d7fb312b4781d125043c91e24f75281b19\$lut for cells of type $lut.
Using template $paramod$3881642a72e5ab0c4cd6ff96b1a69c88bcbbee8f\$lut for cells of type $lut.
Using template $paramod$f00c05041270394f87113db0be50ec9e2eaaa463\$lut for cells of type $lut.
Using template $paramod$b287726797d0722f64e731f1134f7c05af8f1578\$lut for cells of type $lut.
Using template $paramod$694c95659b447cef99dd4cdbd49b87dfd5f6c806\$lut for cells of type $lut.
Using template $paramod$2a4b250d89be3556c74aa0e719a4f6242369d42f\$lut for cells of type $lut.
Using template $paramod$5670ef25890f6b626ee4d345034861c7c164cb83\$lut for cells of type $lut.
Using template $paramod$9cc51547ab44a72dd506ee5bb84a864365a103da\$lut for cells of type $lut.
Using template $paramod$9749a72623ffeb0da03674bad641afecefb354e8\$lut for cells of type $lut.
Using template $paramod$82b7b9340b7d07106e6c7eeaf0b716c9c5294995\$lut for cells of type $lut.
Using template $paramod$4b9b235bc4444ff899bef0c648e4109b26737f1a\$lut for cells of type $lut.
Using template $paramod$b86d8edbc8b1d101a79459c2636585f5fe6312aa\$lut for cells of type $lut.
Using template $paramod$cef3d344f236016ad78f511d970c0ed55dc829c5\$lut for cells of type $lut.
Using template $paramod$7b38b1206b08baceb8a92835c1d520f9a8a37658\$lut for cells of type $lut.
Using template $paramod$211984b6a379dcd5539a44691df4cb719d9259d4\$lut for cells of type $lut.
Using template $paramod$18b22c584fd5ca35c7219f815a120671d8ca8d39\$lut for cells of type $lut.
Using template $paramod$f0b54a3d4ef11dc78f4444c1c5f7425059d621ad\$lut for cells of type $lut.
Using template $paramod$d6f96311d976cbc78cee1dfdbfb4d34e8e6bba56\$lut for cells of type $lut.
Using template $paramod$71d09d8354f5555fb54ab0bd4f3934a22c793990\$lut for cells of type $lut.
Using template $paramod$1fadd93de292f55ba5f23ce00d5578ee4fc64ac0\$lut for cells of type $lut.
Using template $paramod$992bdc10cff2c6edd722994f0e1044bc863f79f7\$lut for cells of type $lut.
Using template $paramod$ce23c8cef76b1a8b8b143bfa07ff3a4e4564b99e\$lut for cells of type $lut.
Using template $paramod$233b70872b0d11ad6386b65bc4d8864ac02395bb\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$adb3580ae7f1e000bff662054d4f52a48cec1e58\$lut for cells of type $lut.
Using template $paramod$78a8a4f97522a7586b41d9fd2c95eb2b8c85872b\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$75d5c453cca75cc7a7ca320c4fb7be0932b6aaa7\$lut for cells of type $lut.
Using template $paramod$d909494d67d7075f17a422f7cb5526f6d6564ea6\$lut for cells of type $lut.
Using template $paramod$3695d535bd5e07ddddab7096eefa3ec858c59e82\$lut for cells of type $lut.
Using template $paramod$0956ae6d8285fc68fb62797af2a54aeecdc80ded\$lut for cells of type $lut.
Using template $paramod$b4ea8084232bb9dc08605562c95dabca15da1928\$lut for cells of type $lut.
Using template $paramod$2382b0dd4cb27fd4312681c40a6dd179c2a7a26a\$lut for cells of type $lut.
Using template $paramod$71bb37e52ab07853763feaa9c5193910953bf062\$lut for cells of type $lut.
Using template $paramod$d366b5074f2f113953bf312b19a7d923f9cc2e44\$lut for cells of type $lut.
Using template $paramod$146877ebd5b43fc86c8b86959ea44aa1be1e0376\$lut for cells of type $lut.
Using template $paramod$ac0496fcebb0f2011b0bd8f43e25017a354391ee\$lut for cells of type $lut.
Using template $paramod$c47b4a6a89dc2f20e82f3a0fa8adca73da029604\$lut for cells of type $lut.
Using template $paramod$dcba541ad53a9873d71bfba6c13dc2a8e2a60a79\$lut for cells of type $lut.
Using template $paramod$38d8b27c161e02dc3f9b77b3b2801c31ff148e99\$lut for cells of type $lut.
Using template $paramod$3f517477fd1c206fcb922363786d192702cf0aac\$lut for cells of type $lut.
Using template $paramod$4c1dafd61a49bac7b9ed3ad088eb60b4aceb6b22\$lut for cells of type $lut.
Using template $paramod$946e4ba6cc6d5f643745e6b56089375901ce6d2c\$lut for cells of type $lut.
Using template $paramod$447ea476625e40a8fdea850c91e3c80570fb7f9f\$lut for cells of type $lut.
Using template $paramod$e412821338883e25f2e0d1a1d7fada158db69807\$lut for cells of type $lut.
Using template $paramod$7ea2352f8f054781a715aeddf3e67f1db65f005a\$lut for cells of type $lut.
Using template $paramod$fedcddf7a4357754b8c2c1b3c873f3560b924a39\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$90324435e10a07b360b8711f699a430db020a2f7\$lut for cells of type $lut.
Using template $paramod$44ec6ffb655fdee587463c2368a765540f0fb8b3\$lut for cells of type $lut.
Using template $paramod$51f09467e40de53c6edaa1074acf47337b836f7c\$lut for cells of type $lut.
Using template $paramod$0c051d83397849eb42a05264475ba40efb861eb2\$lut for cells of type $lut.
Using template $paramod$dd7c1583fe0ade167c7826c594e5d16b758a72fe\$lut for cells of type $lut.
Using template $paramod$05ac1639ab7543654a2476d11c1711de01f760e6\$lut for cells of type $lut.
Using template $paramod$0331e023d83b8009e60defb446ce9fa640b122c7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001001 for cells of type $lut.
Using template $paramod$5eb2943b6d2b97bbf5ee219b6040b79930719060\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$955fcca57ef1552e797200a476d8cda33a7fc2ca\$lut for cells of type $lut.
Using template $paramod$56e8d572d1af5106bd918f5db0f36dee425aeaa0\$lut for cells of type $lut.
Using template $paramod$2619a69bd2a279938bb91051087882188c4678ee\$lut for cells of type $lut.
Using template $paramod$872f1db9bd47f2c6fe2bbd1f52135ca9b398501a\$lut for cells of type $lut.
Using template $paramod$219b71aec9a19e7a27754ed85a7d6cdad9e5ec96\$lut for cells of type $lut.
Using template $paramod$cd35857a9ef9537eac3e33d18425da57e6c128cb\$lut for cells of type $lut.
Using template $paramod$3eb8805ccd6f91bad96dcbf190c2fb4f72f4634f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000110 for cells of type $lut.
Using template $paramod$c9994e2a733aa21e4bfe57075af37a9c5257c791\$lut for cells of type $lut.
Using template $paramod$52953750219effadf43093a566baf492fdd6b6c8\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$5f872c9adf48166ccb446244b149433048e35399\$lut for cells of type $lut.
Using template $paramod$1d9136337ff8b4c07dac57a83aed4e797b52a683\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001100 for cells of type $lut.
Using template $paramod$29fb0dcbea7e19908c494ce4a8a756b15e2a78b6\$lut for cells of type $lut.
Using template $paramod$6cf3af45e53e3262a3cbe3667dbe8957fd5e9d12\$lut for cells of type $lut.
Using template $paramod$55be522c0752d4f7a7de8051cb5089df2bf00873\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$25003f26a78bb2f583f23824f1e0b8cc16b88761\$lut for cells of type $lut.
Using template $paramod$c5fc75a3c76ca4b62ba5ce67ff8eaffd884835f1\$lut for cells of type $lut.
Using template $paramod$0f891ee84fac320f890afcf9c994c53a24cd31f9\$lut for cells of type $lut.
Using template $paramod$ae9ad9895dbe5573f9a5d15615847e7787d13d4d\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$3e2567160e4725c3bf2b431df851a279eadef589\$lut for cells of type $lut.
Using template $paramod$b33d93970f22483a5f9c7de8e357c06241c9728e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod$70254f3ca5002cd5d3fe8c766fa21483ca9b6f03\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101110 for cells of type $lut.
Using template $paramod$d94addeaa3429b111041f94ba3ffd3b8a384374e\$lut for cells of type $lut.
Using template $paramod$29249a0dd028383dbeac2bc2b6f651374779da88\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111011 for cells of type $lut.
Using template $paramod$bab0ea0d717fb03593996e2a9f716c39db2520fb\$lut for cells of type $lut.
Using template $paramod$02f8afd8ab3ea00559be39e5a9e481f7578b1902\$lut for cells of type $lut.
Using template $paramod$f13784ede300b12a5285177c86c7721a54cf9e12\$lut for cells of type $lut.
Using template $paramod$e6b62369302e1a57b32042fd2a7836dbed452325\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110111 for cells of type $lut.
Using template $paramod$0166258e25a172f602a25320a6bb185cfaa3b953\$lut for cells of type $lut.
Using template $paramod$bcd0ec8486cd042d1327ec39d9c0f6f57473bc07\$lut for cells of type $lut.
Using template $paramod$ee7954db7791f7dba0d0a60c296cfdde356f0714\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110101 for cells of type $lut.
Using template $paramod$968bbcc64da0b510b4577f17a4a470793a3617e9\$lut for cells of type $lut.
Using template $paramod$aa50bd38be55849f89622c3477d781e690147880\$lut for cells of type $lut.
Using template $paramod$c39bbcce81dae514aefd17dbc9fef8e011d41497\$lut for cells of type $lut.
Using template $paramod$39d55568ad0170e8760c856fa76db371d212e657\$lut for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod$d3ef775d74051461a926cf3dbea88367c8b79c76\$lut for cells of type $lut.
Using template $paramod$0fa6c93fee22246f217b8b1fb39f21b5cc1cdd4e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$32c48a69e3acd22031599a3593da71076425a763\$lut for cells of type $lut.
Using template $paramod$89ddbc2adee46e16a995ee97de1cb5a2b3106788\$lut for cells of type $lut.
Using template $paramod$819950977cea75abcdb6647b62839bb5d18f05bc\$lut for cells of type $lut.
Using template $paramod$9d1915f40715c7f715525567f7dfd63744c26c4a\$lut for cells of type $lut.
Using template $paramod$70030fad4752898f91dbdc976f7643d169393c6b\$lut for cells of type $lut.
Using template $paramod$3b6182c4bc0350d5da7b84188a6b825d92b6e0a5\$lut for cells of type $lut.
Using template $paramod$247b9f770cbc5fb75c0d8b7d5cd0d69ef97e8a15\$lut for cells of type $lut.
Using template $paramod$80f35fcb49489d430777ac738a54186f4cbc1b41\$lut for cells of type $lut.
Using template $paramod$87d995c9509899eb095b19b358f1d0ee4e974b2d\$lut for cells of type $lut.
Using template $paramod$433ab61f61715cd204bc13ff6f729cc0aa9f3659\$lut for cells of type $lut.
Using template $paramod$65ded9066c2ba0c381446d7e483a87d0bcfafbb2\$lut for cells of type $lut.
Using template $paramod$a59854b679c443f21a6748ea460109b8241cb007\$lut for cells of type $lut.
Using template $paramod$fbeae4d13c6561566bb87c819d405873ec370e64\$lut for cells of type $lut.
Using template $paramod$66f476b5322da6a457769f356c73a5789643c02f\$lut for cells of type $lut.
Using template $paramod$cfca0d60a5530b0ba2f6892ecc3e0931abb488df\$lut for cells of type $lut.
Using template $paramod$f3b603d1450c2c61ce732232fcb5fe1f2884aa83\$lut for cells of type $lut.
Using template $paramod$52d1236c5ee488ada471a707308b1d6c8d3bd293\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$59325520b3f64032858d4707227e9e2da57e394e\$lut for cells of type $lut.
Using template $paramod$9198ba8adc7fe03eaedb338cf6624c40039bd33d\$lut for cells of type $lut.
Using template $paramod$619b7c9a4d44585e10b42f7fb79b16304cca97c5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod$cf86ca487cf7d5432e8228acd6d0cf9a110d318a\$lut for cells of type $lut.
Using template $paramod$9441579a16c74c7a6aca6d3c7cedb737c3006a52\$lut for cells of type $lut.
Using template $paramod$5b4061d5ffadcb791c1e030ff6ae7d405ad13188\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101010 for cells of type $lut.
Using template $paramod$e211c3929b7c4a5a9666180a7619ec6dc9c22584\$lut for cells of type $lut.
Using template $paramod$f593e41ac7ca7d97d083fec8df6b3c2a3e6ac6d7\$lut for cells of type $lut.
Using template $paramod$47b2f5a9f58cb4be072657772748a1ab82d6819a\$lut for cells of type $lut.
Using template $paramod$17fd2250d4e11b22a5746c70a3b0da9151e81d25\$lut for cells of type $lut.
Using template $paramod$17c27ffdda03355f95b2ba5edc73ca082237c935\$lut for cells of type $lut.
Using template $paramod$0a9d71665f9cf069bd64b6e762e64f87925f6b25\$lut for cells of type $lut.
Using template $paramod$bdef8a4236b2618ef82ff6d08787d9d3dfc92d2b\$lut for cells of type $lut.
Using template $paramod$7eda405f71620bf5960fbd448a3cd259d608b76f\$lut for cells of type $lut.
Using template $paramod$03b33e8897154a3b6d1be647e0d321fa4c9d519b\$lut for cells of type $lut.
Using template $paramod$2bf796e0fd6e6f7f76aac424a34e617ed5d61822\$lut for cells of type $lut.
Using template $paramod$05b6787c758658d5653cbcfc28825b72ec71ed9f\$lut for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$f73b1ab8f1de4ec40ccc69dacd9275818ebb3669\$lut for cells of type $lut.
Using template $paramod$a8f554bb04e997796534a7dd766c8bb82563c4d4\$lut for cells of type $lut.
Using template $paramod$e3f61325c3fdf6321251bbc664d913fc8962ac29\$lut for cells of type $lut.
Using template $paramod$46654478f15cf9dcb3f92426e419e9c9f11a784e\$lut for cells of type $lut.
Using template $paramod$452071dd5b4d2cf3c491a87328b95851097aed44\$lut for cells of type $lut.
Using template $paramod$4979823a93d4b4bc12526d945e64a1a25e898d5a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$b66813d22eb1eddfce67db001b68f8ce23980556\$lut for cells of type $lut.
Using template $paramod$59eef270b28c66ba07a8e57f2a063623e8d43b8d\$lut for cells of type $lut.
Using template $paramod$f24761a1533aaf04c6ff27e5335bfc5d34174f68\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$d347749c4845db0c00bf65461d7b1877f279a8ba\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~13702 debug messages>

4.45. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in colorlight_i5.
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149626.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149625.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149624.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149623.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149622.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149621.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149620.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149472.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149470.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149419.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149418.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149382.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149372.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149372.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149372.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149372.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149372.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149351.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149351.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149351.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149351.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149351.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149351.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149266.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149266.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149266.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149266.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149266.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149263.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149263.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149251.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149251.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149251.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149251.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149251.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149251.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149240.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149240.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149240.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149240.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149240.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149222.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149219.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149219.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149219.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149219.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149219.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149213.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149201.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149184.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149184.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149184.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149184.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149184.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149184.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149180.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148712.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148712.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148712.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148712.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148707.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148707.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148707.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148707.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148707.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148707.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$9596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$9596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$9596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$9596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$9596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$148687$lut$auto$opt_dff.cc:272:make_patterns_logic$11274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$9370.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$8925.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut\VexRiscv.decode_RS1[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$8164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$5703.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148687$lut$auto$share.cc:669:make_supercell$11713.Y[30].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148687$lut$auto$share.cc:669:make_supercell$11713.Y[30].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$148687$lut$auto$share.cc:669:make_supercell$11713.Y[30].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$148687$lut$auto$share.cc:669:make_supercell$11713.Y[30].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$19837.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$19837.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$19837.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$19837.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$19837.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$148687$lut$auto$share.cc:669:make_supercell$11713.Y[26].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$148687$lut$auto$share.cc:669:make_supercell$11713.Y[26].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$18860.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148687$lut$auto$share.cc:669:make_supercell$11713.Y[22].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$17641.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$17641.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$17641.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$17641.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$17641.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$148687$lut$auto$share.cc:669:make_supercell$11713.Y[15].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$15787.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$15787.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$15787.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$15780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$15780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$15780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$15780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$15780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$15780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$15780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$15765.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$15765.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$15765.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$15765.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$15765.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$15765.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$15765.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$148687$lut\VexRiscv._zz_decode_RS2_2[15].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$15379.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$14668.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$14668.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$14660.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148687$lut\VexRiscv.decode_RS2[11].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$148687$lut\VexRiscv.decode_RS2[11].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$148687$lut\VexRiscv.decode_RS2[11].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149239.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut\VexRiscv.decode_RS2[10].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$148687$lut\VexRiscv.decode_RS2[10].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$148687$lut\VexRiscv.decode_RS2[10].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$13119.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut\VexRiscv._zz_decode_RS2_2[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$\mem$rdreg[0]$d[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$148687$lut\VexRiscv._zz_decode_RS2_2[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149379.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149397.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149444.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6154.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$6149.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$6025.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148846.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$7458.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$7300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$6935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$6935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$6848.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6782.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6725.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6598.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6561.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6509.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6476.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$5826.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$5687.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$5687.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$5687.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$5687.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$5687.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$5687.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$5687.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$5606.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$5577.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$5577.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$5577.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$5577.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$5536.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$5536.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$5536.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$5536.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$5396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$5396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$5396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$19991.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148953.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$19920.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148954.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$6633.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut\VexRiscv._zz_decode_RS2_2[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$19818.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$19534.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148976.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$19514.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$19504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$16957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$16957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$16944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$16944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$16944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$16249.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$16249.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$16230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$16230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$16230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$15045.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$15045.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$13972.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$13972.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$13972.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$13972.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$13972.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$13959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$13959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$13959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$13214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$13214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$13214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$13214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$13198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$13198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$13198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$13198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$13198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$13198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$11629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$11629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$11629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$10611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$10611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$10611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$10611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$10611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$10611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148978.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$6665.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut\VexRiscv._zz_decode_RS2_2[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$7075.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148984.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$19350.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$19320.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut\VexRiscv._zz_decode_RS2_2[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148991.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$19193.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148998.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$19104.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$18969.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149007.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148687$lut\VexRiscv._zz_decode_RS2_2[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$18800.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$18779.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6451.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut\VexRiscv._zz_decode_RS2_2[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$18593.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$18497.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut\VexRiscv._zz_decode_RS2_2[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$6656.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$18369.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149044.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$18210.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$18153.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149051.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut\VexRiscv._zz_decode_RS2_2[24].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$17873.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$17847.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$17616.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$17326.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$17218.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149100.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$13732.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$13732.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$13732.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$17196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$17196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$17183.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$17183.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$16567.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$16567.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$16091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$16084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$16084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$16084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$12048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$12048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$7062.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$7062.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$7062.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$7052.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$7052.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$7052.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$7052.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$7052.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$7052.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149104.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$16885.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$16606.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149129.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$16333.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149171.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149171.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149171.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149171.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149171.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$148687$lut\basesoc_adapted_interface_adr[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$\mem$rdreg[0]$d[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$10016.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$10035.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$10048.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$10132.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$10162.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$10236.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$10523.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$10545.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$12871.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$10611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$10611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$10689.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$10696.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$10696.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$10814.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$10814.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$10827.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$10924.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$10958.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$10973.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$11015.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$11037.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$11044.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$11044.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$11059.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$11275.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$11326.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut\VexRiscv._zz_decode_RS2_2[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$11620.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$11629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$11705.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$11715.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$11715.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$11872.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$11943.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$11987.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$11987.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148883.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$12048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$12130.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$12130.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$12186.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$12225.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$12262.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$12305.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$12305.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$12393.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$12447.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$12457.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$12457.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$12562.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148979.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$12648.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$12648.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$12672.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$12792.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$12814.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$12871.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$12962.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$13007.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$13007.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$13099.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$13109.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$13119.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$13123.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$13146.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$13178.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$13198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$13214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$13285.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$13311.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$13311.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$13384.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$13411.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$13439.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$13471.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$13568.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$13568.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$13583.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$13664.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$13723.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$13732.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$13737.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$13788.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$13808.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$13808.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$13821.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$13868.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$13888.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$13214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$13959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$13972.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$13972.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut\VexRiscv.decode_RS1[9].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$14066.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$14091.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$14091.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$14103.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$14155.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$14177.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$14296.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$14296.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$14316.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$14328.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$13964.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$14361.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$14328.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$14377.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$14461.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$14489.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$14588.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$14588.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$14615.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$14640.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$14640.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$14650.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$14660.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$14703.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$14720.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$14804.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$14804.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$14861.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$14903.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut\basesoc_adapted_interface_adr[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$14965.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$15045.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$15045.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$15106.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$15116.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$15116.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$15160.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$15160.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$15202.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$15270.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$15301.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$15325.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$15379.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$15383.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$15405.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$15449.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$15586.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$15624.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$15654.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$15668.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$15678.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$15678.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$15765.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$15780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$15897.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$15919.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$15941.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149162.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$15971.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$15998.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$16063.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$15770.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$16084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$16091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$16144.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$16144.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$16230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$16236.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$16249.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$16249.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$auto$share.cc:669:make_supercell$11713.Y[17].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$16278.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$16295.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$16333.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149142.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$16423.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149140.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$16440.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$16554.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$16567.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$16567.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$16606.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$16640.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$16640.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149124.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$16735.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$16735.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$16790.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$16838.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$16859.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$16885.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149114.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$16944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$16957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$16957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$16982.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$17019.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$17019.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$17082.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$17152.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$16091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$17183.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$17183.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$17196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$17196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$17218.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149099.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$17310.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$17326.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149082.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$17352.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$17389.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$17439.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$17439.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$17466.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$17564.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$17585.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$17616.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149078.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$17641.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149075.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$17725.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$17725.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$17732.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149066.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$17843.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$17854.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$17854.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$17873.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149063.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149059.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$17915.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$18010.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$18077.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$18086.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$6545.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149050.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$18139.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$18153.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149048.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$18205.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$18273.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$18273.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$18300.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149040.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$18492.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$18339.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$18355.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$18369.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149036.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149027.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$18537.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$18537.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$18564.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$18588.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149025.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$18622.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$18631.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149022.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$18731.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$18731.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$18774.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$18800.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149013.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$18815.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$18884.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$18893.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$6760.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149009.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$18964.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149006.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$18989.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$18989.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$19104.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148997.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$19124.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$19315.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$19141.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$6570.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$19193.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148993.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$19229.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$19229.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$19238.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$19263.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148989.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$19287.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148986.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$19345.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$19360.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$19427.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$19436.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$19514.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$19529.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148975.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$19580.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$19587.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$19587.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$19609.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148970.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148964.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$19729.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$19736.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$19736.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$19758.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148960.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$19818.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148956.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$19837.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$19876.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$19866.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$19881.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$19915.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$19949.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$19965.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$19991.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$20018.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$20018.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$20045.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$20066.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$20097.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148947.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148942.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$20803.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$5396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$5482.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$5493.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$5510.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$5536.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$5543.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$5555.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$5606.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$5606.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$5653.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$5687.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$5760.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$5826.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$5812.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$5826.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$auto$abc9_ops.cc:595:break_scc$50652.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$15941.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$5906.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$5931.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$5936.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$5975.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$5995.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$148687$lut\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_decode.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$6109.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$6136.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6145.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$6154.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$6163.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149171.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$6312.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$6324.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$6365.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$6386.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$6404.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6404.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$6416.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6439.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6439.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$6451.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$18641.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6476.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6485.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6485.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6509.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6518.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6518.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6545.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$18096.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6561.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6570.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6586.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$6598.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6607.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6607.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6624.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6633.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6624.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6656.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6665.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$19446.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6689.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6689.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6705.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6705.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6725.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6734.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6734.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6751.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6760.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$18903.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6751.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6782.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6791.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6791.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6815.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6815.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6829.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6848.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6857.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6857.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6879.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6879.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$6892.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6904.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$6935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6944.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149168.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$6981.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$7052.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$7062.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$7119.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$7142.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$7165.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$7223.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$7268.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$7274.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$7289.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$7300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$7300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$7336.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$7464.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148853.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$7704.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$7792.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149167.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$7819.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$7866.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$8027.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$8126.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$8133.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$8164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$8201.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$8236.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$8251.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$8269.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$8292.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$8366.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$8399.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$8414.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$8435.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$15961.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$15971.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$8566.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$8593.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$8636.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$8683.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$8269.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$8893.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$8908.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$9049.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$9108.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$9231.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$9299.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$9342.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$9370.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$9375.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$9375.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$9415.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$9422.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$9483.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$9498.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$9527.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$auto$opt_dff.cc:272:make_patterns_logic$11274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$9596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$9596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148687$lut$auto$opt_dff.cc:272:make_patterns_logic$11254.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$9803.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$9813.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$9911.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$9939.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$9954.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$9976.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$10027.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$and$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:5731$1210_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$auto$opt_dff.cc:272:make_patterns_logic$11162.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$auto$opt_dff.cc:272:make_patterns_logic$11234.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$auto$opt_dff.cc:272:make_patterns_logic$11274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$auto$opt_dff.cc:272:make_patterns_logic$45420.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$procmux$6165_Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$auto$share.cc:669:make_supercell$11713.Y[30].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$148687$lut$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5128$3323_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$flatten\VexRiscv.$procmux$4948_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$not$/home/alan/Documentos/fpga/build/colorlight_i5/gateware/colorlight_i5.v:6539$1396_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$procmux$6165_Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$12248.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut\VexRiscv.IBusCachedPlugin_cache.io_mem_cmd_fire.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut\VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$14211.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$14878.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$15466.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$13621.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$auto$share.cc:669:make_supercell$11713.Y[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$\mem$rdreg[0]$d[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut\VexRiscv.dataCache_1.io_mem_cmd_valid.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut\VexRiscv.dataCache_1.stage0_dataColisions.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut\VexRiscv.decode_RS2[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut\VexRiscv.decode_IS_DIV.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut\VexRiscv.decode_RS2[10].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut\VexRiscv.decode_RS2[11].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149531.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149458.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut\VexRiscv._zz_decode_RS2_2[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut\VexRiscv._zz_decode_RS2_2[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$12770.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$15654.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$auto$share.cc:669:make_supercell$11713.Y[22].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$11808.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$13439.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$procmux$7483.B_AND_S[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$14103.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$10847.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut\basesoc_adapted_interface_adr[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut\basesoc_adapted_interface_adr[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$13203.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148687$lut$auto$share.cc:669:make_supercell$11713.Y[26].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$procmux$7409.Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$9643.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut\basesoc_sdram_bankmachine2_do_read.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$14703.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$15301.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$auto$share.cc:669:make_supercell$11713.Y[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut\basesoc_uart_rx_fifo_do_read.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$14528.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$13046.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$8663.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$7274.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$14002.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut\socbushandler_master[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148707.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148712.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148712.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148726.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$9053.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$8931.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148760.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149172.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148787.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6154.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148849.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148862.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148871.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148876.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148883.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$148687$lut$aiger148686$7006.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$20159.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148942.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148947.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148948.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148951.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148951.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148956.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148960.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148962.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148964.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$19678.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148970.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$19630.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148973.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148976.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148977.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148979.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$19333.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148988.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148989.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148991.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148993.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148996.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148997.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148998.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149005.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149007.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$18940.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149011.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149011.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149012.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149013.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149016.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149017.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149020.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149020.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$18678.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149026.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149027.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149030.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149033.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149033.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$18426.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149036.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149040.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149041.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$18182.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149048.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149049.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149050.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$17960.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149059.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149063.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149066.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$17783.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149070.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149070.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149075.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149078.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149081.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149081.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149082.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149086.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149091.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149091.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$17292.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149099.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149103.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149103.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149104.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$17067.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149108.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149110.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$16921.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149114.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149116.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149116.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149123.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149124.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$16690.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149126.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149128.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149128.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149129.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149136.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149136.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149140.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$16379.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149142.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149145.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149145.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149153.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$16024.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149160.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149162.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149167.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149168.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$15829.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149171.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149172.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149179.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149180.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149181.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149181.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149184.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149185.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149185.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149187.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149188.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149188.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149193.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149193.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149201.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149202.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148687$lut$aiger148686$15096.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149210.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149210.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149213.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149215.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149219.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149219.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149222.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149223.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149223.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149229.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149229.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149231.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149231.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149233.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149233.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149240.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149240.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149245.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149245.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149247.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149247.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149249.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149249.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149251.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149253.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149253.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149264.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149266.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149266.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149268.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149268.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149270.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149270.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149274.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149274.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149282.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149283.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149286.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149286.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149289.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149293.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149293.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149297.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149303.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149303.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149307.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149307.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149309.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149310.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149311.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149312.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149319.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149312.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149322.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149323.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149323.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149327.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149331.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149332.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149334.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149334.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149336.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149336.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149338.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149340.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149340.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149345.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149347.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149347.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149351.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149352.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149352.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149581.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149358.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149358.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149360.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149362.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149365.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149366.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149367.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149368.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149368.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149372.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149372.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149375.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149375.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149380.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149382.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149383.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149387.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149391.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149392.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149392.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149394.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149402.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149418.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149419.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149428.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149436.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149442.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149442.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149460.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149470.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149472.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149479.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149483.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149492.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149492.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149500.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149502.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149503.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149510.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149536.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148687$lut$aiger148686$6416.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6892.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148687$lut$aiger148686$6829.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149582.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149583.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149627.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
Removed 0 unused cells and 9733 unused wires.

4.46. Executing AUTONAME pass.
Renamed 16048 objects in module colorlight_i5 (1528 iterations).
<suppressed ~16048 debug messages>

4.47. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `colorlight_i5'. Setting top module to colorlight_i5.

4.47.1. Analyzing design hierarchy..
Top module:  \colorlight_i5

4.47.2. Analyzing design hierarchy..
Top module:  \colorlight_i5
Removed 0 unused modules.

4.48. Printing statistics.

=== colorlight_i5 ===

        +----------Local Count, excluding submodules.
        | 
     7799 wires
    34657 wire bits
     7799 public wires
    34657 public wire bits
       22 ports
       64 port bits
       95 cells
        3   $scopeinfo
       51   DP16KD
        1   EHXPLLL
        4   MULT18X18D
        1   ODDRX1F
       34   TRELLIS_IO
        1   USRMCLK
    10590 submodules
      344   CCU2C
      204   L6MUX21
     5786   LUT4
     1117   PFUMX
       24   TRELLIS_DPR16X4
     3115   TRELLIS_FF

=== design hierarchy ===

        +----------Count including submodules.
        | 
       95 colorlight_i5

        +----------Count including submodules.
        | 
     7799 wires
    34657 wire bits
     7799 public wires
    34657 public wire bits
       22 ports
       64 port bits
        - memories
        - memory bits
        - processes
       95 cells
        3   $scopeinfo
       51   DP16KD
        1   EHXPLLL
        4   MULT18X18D
        1   ODDRX1F
       34   TRELLIS_IO
        1   USRMCLK
    10590 submodules
      344   CCU2C
      204   L6MUX21
     5786   LUT4
     1117   PFUMX
       24   TRELLIS_DPR16X4
     3115   TRELLIS_FF

4.49. Executing CHECK pass (checking for obvious problems).
Checking module colorlight_i5...
Found and reported 0 problems.

5. Executing JSON backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: c1f1eaf9a9, CPU: user 29.07s system 0.48s, MEM: 701.07 MB peak
Yosys 0.57+263 (git sha1 637665c9d, clang++ 18.1.8 -fPIC -O3)
Time spent: 30% 1x autoname (10 sec), 12% 11x techmap (4 sec), ...
