{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484231102276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484231102277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 12 09:25:02 2017 " "Processing started: Thu Jan 12 09:25:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484231102277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484231102277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off System6801 -c wb_cyclone_cpu68 " "Command: quartus_map --read_settings_files=on --write_settings_files=off System6801 -c wb_cyclone_cpu68" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484231102278 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1484231102642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cyclone_devkit/wb_cyclone_cpu68.vhd 3 1 " "Found 3 design units, including 1 entities, in source file cyclone_devkit/wb_cyclone_cpu68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_local_pkg " "Found design unit 1: my_local_pkg" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231103185 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 wb_cyclone_cpu68-bhv_wb_cyclone_cpu68 " "Found design unit 2: wb_cyclone_cpu68-bhv_wb_cyclone_cpu68" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231103185 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cyclone_cpu68 " "Found entity 1: wb_cyclone_cpu68" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231103185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484231103185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms/wb_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file roms/wb_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_rom-bhv_wb_rom " "Found design unit 1: wb_rom-bhv_wb_rom" {  } { { "roms/wb_rom.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/roms/wb_rom.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231103192 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_rom " "Found entity 1: wb_rom" {  } { { "roms/wb_rom.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/roms/wb_rom.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231103192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484231103192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms/wb_lpm_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file roms/wb_lpm_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_lpm_rom-bhv_wb_lpm_rom " "Found design unit 1: wb_lpm_rom-bhv_wb_lpm_rom" {  } { { "roms/wb_lpm_rom.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/roms/wb_lpm_rom.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231103197 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_lpm_rom " "Found entity 1: wb_lpm_rom" {  } { { "roms/wb_lpm_rom.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/roms/wb_lpm_rom.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231103197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484231103197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rams/wb_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rams/wb_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_ram-bhv_wb_ram " "Found design unit 1: wb_ram-bhv_wb_ram" {  } { { "rams/wb_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_ram.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231103203 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_ram " "Found entity 1: wb_ram" {  } { { "rams/wb_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_ram.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231103203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484231103203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rams/wb_lpm_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rams/wb_lpm_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_lpm_ram-bhv_wb_lpm_ram " "Found design unit 1: wb_lpm_ram-bhv_wb_lpm_ram" {  } { { "rams/wb_lpm_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_lpm_ram.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231103207 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_lpm_ram " "Found entity 1: wb_lpm_ram" {  } { { "rams/wb_lpm_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_lpm_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231103207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484231103207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniuart/acia/wb_acia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniuart/acia/wb_acia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_acia-bhv_wb_acia " "Found design unit 1: wb_acia-bhv_wb_acia" {  } { { "miniUart/acia/wb_acia.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/wb_acia.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231103212 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_acia " "Found entity 1: wb_acia" {  } { { "miniUart/acia/wb_acia.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/wb_acia.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231103212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484231103212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniuart/acia/txunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniuart/acia/txunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TxUnit-Behaviour " "Found design unit 1: TxUnit-Behaviour" {  } { { "miniUart/acia/txunit.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/txunit.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231103217 ""} { "Info" "ISGN_ENTITY_NAME" "1 TxUnit " "Found entity 1: TxUnit" {  } { { "miniUart/acia/txunit.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/txunit.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231103217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484231103217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniuart/acia/rxunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniuart/acia/rxunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RxUnit-Behaviour " "Found design unit 1: RxUnit-Behaviour" {  } { { "miniUart/acia/rxunit.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/rxunit.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231103222 ""} { "Info" "ISGN_ENTITY_NAME" "1 RxUnit " "Found entity 1: RxUnit" {  } { { "miniUart/acia/rxunit.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/rxunit.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231103222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484231103222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniuart/acia/miniuart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniuart/acia/miniuart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 miniUART-uart " "Found design unit 1: miniUART-uart" {  } { { "miniUart/acia/miniuart.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/miniuart.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231103227 ""} { "Info" "ISGN_ENTITY_NAME" "1 miniUART " "Found entity 1: miniUART" {  } { { "miniUart/acia/miniuart.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/miniuart.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231103227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484231103227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniuart/acia/clkunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniuart/acia/clkunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkUnit-Behaviour " "Found design unit 1: ClkUnit-Behaviour" {  } { { "miniUart/acia/clkunit.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/clkunit.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231103230 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkUnit " "Found entity 1: ClkUnit" {  } { { "miniUart/acia/clkunit.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/clkunit.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231103230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484231103230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ioport/wb_ioport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ioport/wb_ioport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_ioport-bhv_wb_ioport " "Found design unit 1: wb_ioport-bhv_wb_ioport" {  } { { "ioport/wb_ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/wb_ioport.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231103234 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_ioport " "Found entity 1: wb_ioport" {  } { { "ioport/wb_ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/wb_ioport.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231103234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484231103234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ioport/ioport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ioport/ioport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ioport-ioport_arch " "Found design unit 1: ioport-ioport_arch" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231103237 ""} { "Info" "ISGN_ENTITY_NAME" "1 ioport " "Found entity 1: ioport" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231103237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484231103237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu01/wb_cpu01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu01/wb_cpu01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu01-bhv_wb_cpu01 " "Found design unit 1: wb_cpu01-bhv_wb_cpu01" {  } { { "cpu01/wb_cpu01.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01/wb_cpu01.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231103241 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu01 " "Found entity 1: wb_cpu01" {  } { { "cpu01/wb_cpu01.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01/wb_cpu01.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231103241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484231103241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu01/cpu01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu01/cpu01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu01-CPU_ARCH " "Found design unit 1: cpu01-CPU_ARCH" {  } { { "cpu01/cpu01.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01/cpu01.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231103250 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu01 " "Found entity 1: cpu01" {  } { { "cpu01/cpu01.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01/cpu01.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231103250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484231103250 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wb_cyclone_cpu68 " "Elaborating entity \"wb_cyclone_cpu68\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1484231103482 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RTSn wb_cyclone_cpu68.vhd(341) " "Verilog HDL or VHDL warning at wb_cyclone_cpu68.vhd(341): object \"RTSn\" assigned a value but never read" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 341 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484231103487 "|wb_cyclone_cpu68"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nReset wb_cyclone_cpu68.vhd(620) " "VHDL Process Statement warning at wb_cyclone_cpu68.vhd(620): signal \"nReset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 620 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484231103487 "|wb_cyclone_cpu68"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "FSE_A\[1..0\] wb_cyclone_cpu68.vhd(81) " "Using initial value X (don't care) for net \"FSE_A\[1..0\]\" at wb_cyclone_cpu68.vhd(81)" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484231103487 "|wb_cyclone_cpu68"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_cpu01 wb_cpu01:cpu " "Elaborating entity \"wb_cpu01\" for hierarchy \"wb_cpu01:cpu\"" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "cpu" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231103490 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_alu wb_cpu01.vhd(88) " "Verilog HDL or VHDL warning at wb_cpu01.vhd(88): object \"test_alu\" assigned a value but never read" {  } { { "cpu01/wb_cpu01.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01/wb_cpu01.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484231103492 "|wb_cyclone_cpu68|wb_cpu01:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_cc wb_cpu01.vhd(89) " "Verilog HDL or VHDL warning at wb_cpu01.vhd(89): object \"test_cc\" assigned a value but never read" {  } { { "cpu01/wb_cpu01.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01/wb_cpu01.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484231103492 "|wb_cyclone_cpu68|wb_cpu01:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu01 wb_cpu01:cpu\|cpu01:cpu0 " "Elaborating entity \"cpu01\" for hierarchy \"wb_cpu01:cpu\|cpu01:cpu0\"" {  } { { "cpu01/wb_cpu01.vhd" "cpu0" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01/wb_cpu01.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231103495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_lpm_rom wb_lpm_rom:rom " "Elaborating entity \"wb_lpm_rom\" for hierarchy \"wb_lpm_rom:rom\"" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "rom" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231103510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM wb_lpm_rom:rom\|LPM_ROM:rom0 " "Elaborating entity \"LPM_ROM\" for hierarchy \"wb_lpm_rom:rom\|LPM_ROM:rom0\"" {  } { { "roms/wb_lpm_rom.vhd" "rom0" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/roms/wb_lpm_rom.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231103557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_lpm_rom:rom\|LPM_ROM:rom0 " "Elaborated megafunction instantiation \"wb_lpm_rom:rom\|LPM_ROM:rom0\"" {  } { { "roms/wb_lpm_rom.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/roms/wb_lpm_rom.vhd" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484231103559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_lpm_rom:rom\|LPM_ROM:rom0 " "Instantiated megafunction \"wb_lpm_rom:rom\|LPM_ROM:rom0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231103560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 11 " "Parameter \"LPM_WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231103560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231103560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231103560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231103560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE cpu01mon.hex " "Parameter \"LPM_FILE\" = \"cpu01mon.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231103560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231103560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY CYCLONE " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"CYCLONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231103560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231103560 ""}  } { { "roms/wb_lpm_rom.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/roms/wb_lpm_rom.vhd" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484231103560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom wb_lpm_rom:rom\|LPM_ROM:rom0\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"wb_lpm_rom:rom\|LPM_ROM:rom0\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231103640 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_lpm_rom:rom\|LPM_ROM:rom0\|altrom:srom wb_lpm_rom:rom\|LPM_ROM:rom0 " "Elaborated megafunction instantiation \"wb_lpm_rom:rom\|LPM_ROM:rom0\|altrom:srom\", which is child of megafunction instantiation \"wb_lpm_rom:rom\|LPM_ROM:rom0\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "roms/wb_lpm_rom.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/roms/wb_lpm_rom.vhd" 69 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231103643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_lpm_rom:rom\|LPM_ROM:rom0\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"wb_lpm_rom:rom\|LPM_ROM:rom0\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231103706 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_lpm_rom:rom\|LPM_ROM:rom0\|altrom:srom\|altsyncram:rom_block wb_lpm_rom:rom\|LPM_ROM:rom0 " "Elaborated megafunction instantiation \"wb_lpm_rom:rom\|LPM_ROM:rom0\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"wb_lpm_rom:rom\|LPM_ROM:rom0\"" {  } { { "altrom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "roms/wb_lpm_rom.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/roms/wb_lpm_rom.vhd" 69 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231103744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1j01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1j01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1j01 " "Found entity 1: altsyncram_1j01" {  } { { "db/altsyncram_1j01.tdf" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/db/altsyncram_1j01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231103863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484231103863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1j01 wb_lpm_rom:rom\|LPM_ROM:rom0\|altrom:srom\|altsyncram:rom_block\|altsyncram_1j01:auto_generated " "Elaborating entity \"altsyncram_1j01\" for hierarchy \"wb_lpm_rom:rom\|LPM_ROM:rom0\|altrom:srom\|altsyncram:rom_block\|altsyncram_1j01:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231103865 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "cpu01mon.hex " "Byte addressed memory initialization file \"cpu01mon.hex\" was read in the word-addressed format" {  } { { "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Quartus II" 0 -1 1484231103871 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "cpu01mon.hex 64 10 " "Width of data items in \"cpu01mon.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 64 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 cpu01mon.hex " "Data at line (1) of memory initialization file \"cpu01mon.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" 1 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1484231103876 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 cpu01mon.hex " "Data at line (2) of memory initialization file \"cpu01mon.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1484231103876 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 cpu01mon.hex " "Data at line (3) of memory initialization file \"cpu01mon.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1484231103876 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 cpu01mon.hex " "Data at line (4) of memory initialization file \"cpu01mon.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1484231103876 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 cpu01mon.hex " "Data at line (5) of memory initialization file \"cpu01mon.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1484231103876 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 cpu01mon.hex " "Data at line (6) of memory initialization file \"cpu01mon.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1484231103876 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 cpu01mon.hex " "Data at line (7) of memory initialization file \"cpu01mon.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1484231103876 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 cpu01mon.hex " "Data at line (8) of memory initialization file \"cpu01mon.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1484231103876 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 cpu01mon.hex " "Data at line (9) of memory initialization file \"cpu01mon.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1484231103876 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 cpu01mon.hex " "Data at line (10) of memory initialization file \"cpu01mon.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1484231103876 ""}  } { { "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Quartus II" 0 -1 1484231103876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_lpm_ram wb_lpm_ram:bram " "Elaborating entity \"wb_lpm_ram\" for hierarchy \"wb_lpm_ram:bram\"" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "bram" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231103928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram\"" {  } { { "rams/wb_lpm_ram.vhd" "\\gen:0:ram" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_lpm_ram.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231104043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram " "Elaborated megafunction instantiation \"wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram\"" {  } { { "rams/wb_lpm_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_lpm_ram.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484231104061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram " "Instantiated megafunction \"wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231104062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 7 " "Parameter \"LPM_WIDTHAD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231104062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231104062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231104062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231104062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231104062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE UNUSED " "Parameter \"LPM_FILE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231104062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231104062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231104062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY CYCLONE " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"CYCLONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231104062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231104062 ""}  } { { "rams/wb_lpm_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_lpm_ram.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484231104062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231104125 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV GX device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV GX devices " "Assertion warning: altram does not support Cyclone IV GX device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV GX devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "rams/wb_lpm_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_lpm_ram.vhd" 76 0 0 } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 388 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1484231104135 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram\|altram:sram wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram " "Elaborated megafunction instantiation \"wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram\|altram:sram\", which is child of megafunction instantiation \"wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "rams/wb_lpm_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_lpm_ram.vhd" 76 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231104169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231104198 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram\|altram:sram\|altsyncram:ram_block wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram " "Elaborated megafunction instantiation \"wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "rams/wb_lpm_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_lpm_ram.vhd" 76 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231104229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1t71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1t71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1t71 " "Found entity 1: altsyncram_1t71" {  } { { "db/altsyncram_1t71.tdf" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/db/altsyncram_1t71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484231104330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484231104330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1t71 wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_1t71:auto_generated " "Elaborating entity \"altsyncram_1t71\" for hierarchy \"wb_lpm_ram:bram\|LPM_RAM_DQ:\\gen:0:ram\|altram:sram\|altsyncram:ram_block\|altsyncram_1t71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231104332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_ram wb_ram:dram " "Elaborating entity \"wb_ram\" for hierarchy \"wb_ram:dram\"" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "dram" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231104362 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ioe wb_ram.vhd(64) " "Verilog HDL or VHDL warning at wb_ram.vhd(64): object \"ioe\" assigned a value but never read" {  } { { "rams/wb_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_ram.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484231104363 "|wb_cyclone_cpu68|wb_ram:dram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_ioport wb_ioport:pio0 " "Elaborating entity \"wb_ioport\" for hierarchy \"wb_ioport:pio0\"" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "pio0" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231104385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ioport wb_ioport:pio0\|ioport:portx0 " "Elaborating entity \"ioport\" for hierarchy \"wb_ioport:pio0\|ioport:portx0\"" {  } { { "ioport/wb_ioport.vhd" "portx0" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/wb_ioport.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231104401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_acia wb_acia:uart0 " "Elaborating entity \"wb_acia\" for hierarchy \"wb_acia:uart0\"" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "uart0" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231104425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniUART wb_acia:uart0\|miniUART:my_uart " "Elaborating entity \"miniUART\" for hierarchy \"wb_acia:uart0\|miniUART:my_uart\"" {  } { { "miniUart/acia/wb_acia.vhd" "my_uart" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/wb_acia.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231104436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkUnit wb_acia:uart0\|miniUART:my_uart\|ClkUnit:ClkDiv " "Elaborating entity \"ClkUnit\" for hierarchy \"wb_acia:uart0\|miniUART:my_uart\|ClkUnit:ClkDiv\"" {  } { { "miniUart/acia/miniuart.vhd" "ClkDiv" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/miniuart.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231104454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TxUnit wb_acia:uart0\|miniUART:my_uart\|TxUnit:TxDev " "Elaborating entity \"TxUnit\" for hierarchy \"wb_acia:uart0\|miniUART:my_uart\|TxUnit:TxDev\"" {  } { { "miniUart/acia/miniuart.vhd" "TxDev" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/miniuart.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231104474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RxUnit wb_acia:uart0\|miniUART:my_uart\|RxUnit:RxDev " "Elaborating entity \"RxUnit\" for hierarchy \"wb_acia:uart0\|miniUART:my_uart\|RxUnit:RxDev\"" {  } { { "miniUart/acia/miniuart.vhd" "RxDev" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/miniuart.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484231104498 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wb_lpm_rom:rom\|lpm_rom:rom0\|otri\[7\] " "Converted tri-state buffer \"wb_lpm_rom:rom\|lpm_rom:rom0\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1484231104957 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wb_lpm_rom:rom\|lpm_rom:rom0\|otri\[6\] " "Converted tri-state buffer \"wb_lpm_rom:rom\|lpm_rom:rom0\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1484231104957 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wb_lpm_rom:rom\|lpm_rom:rom0\|otri\[5\] " "Converted tri-state buffer \"wb_lpm_rom:rom\|lpm_rom:rom0\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1484231104957 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wb_lpm_rom:rom\|lpm_rom:rom0\|otri\[4\] " "Converted tri-state buffer \"wb_lpm_rom:rom\|lpm_rom:rom0\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1484231104957 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wb_lpm_rom:rom\|lpm_rom:rom0\|otri\[3\] " "Converted tri-state buffer \"wb_lpm_rom:rom\|lpm_rom:rom0\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1484231104957 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wb_lpm_rom:rom\|lpm_rom:rom0\|otri\[2\] " "Converted tri-state buffer \"wb_lpm_rom:rom\|lpm_rom:rom0\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1484231104957 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wb_lpm_rom:rom\|lpm_rom:rom0\|otri\[1\] " "Converted tri-state buffer \"wb_lpm_rom:rom\|lpm_rom:rom0\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1484231104957 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wb_lpm_rom:rom\|lpm_rom:rom0\|otri\[0\] " "Converted tri-state buffer \"wb_lpm_rom:rom\|lpm_rom:rom0\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1484231104957 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1484231104957 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PROTO2_IO\[39\] " "Inserted always-enabled tri-state buffer between \"PROTO2_IO\[39\]\" and its non-tri-state driver." {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1484231107538 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1484231107538 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[0\] " "Bidir \"PROTO2_IO\[0\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[1\] " "Bidir \"PROTO2_IO\[1\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[2\] " "Bidir \"PROTO2_IO\[2\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[3\] " "Bidir \"PROTO2_IO\[3\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[4\] " "Bidir \"PROTO2_IO\[4\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[5\] " "Bidir \"PROTO2_IO\[5\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[6\] " "Bidir \"PROTO2_IO\[6\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[7\] " "Bidir \"PROTO2_IO\[7\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[8\] " "Bidir \"PROTO2_IO\[8\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[9\] " "Bidir \"PROTO2_IO\[9\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[10\] " "Bidir \"PROTO2_IO\[10\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[11\] " "Bidir \"PROTO2_IO\[11\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[12\] " "Bidir \"PROTO2_IO\[12\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[13\] " "Bidir \"PROTO2_IO\[13\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[14\] " "Bidir \"PROTO2_IO\[14\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[15\] " "Bidir \"PROTO2_IO\[15\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[16\] " "Bidir \"PROTO2_IO\[16\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[17\] " "Bidir \"PROTO2_IO\[17\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[18\] " "Bidir \"PROTO2_IO\[18\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[19\] " "Bidir \"PROTO2_IO\[19\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[20\] " "Bidir \"PROTO2_IO\[20\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[21\] " "Bidir \"PROTO2_IO\[21\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[22\] " "Bidir \"PROTO2_IO\[22\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[23\] " "Bidir \"PROTO2_IO\[23\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[24\] " "Bidir \"PROTO2_IO\[24\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[25\] " "Bidir \"PROTO2_IO\[25\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[26\] " "Bidir \"PROTO2_IO\[26\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[27\] " "Bidir \"PROTO2_IO\[27\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[28\] " "Bidir \"PROTO2_IO\[28\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[29\] " "Bidir \"PROTO2_IO\[29\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[30\] " "Bidir \"PROTO2_IO\[30\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[31\] " "Bidir \"PROTO2_IO\[31\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[32\] " "Bidir \"PROTO2_IO\[32\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[33\] " "Bidir \"PROTO2_IO\[33\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[34\] " "Bidir \"PROTO2_IO\[34\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[35\] " "Bidir \"PROTO2_IO\[35\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[36\] " "Bidir \"PROTO2_IO\[36\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[37\] " "Bidir \"PROTO2_IO\[37\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[38\] " "Bidir \"PROTO2_IO\[38\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PROTO2_IO\[40\] " "Bidir \"PROTO2_IO\[40\]\" has no driver" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484231107538 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1484231107538 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ram:dram\|ram_dat\[0\] DAT_I " "Converted the fan-out from the tri-state buffer \"wb_ram:dram\|ram_dat\[0\]\" to the node \"DAT_I\" into an OR gate" {  } { { "rams/wb_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_ram.vhd" 49 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231107561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ioport:pio0\|ioport:portx0\|port_io\[0\] wb_ioport:pio0\|ioport:portx0\|data_out " "Converted the fan-out from the tri-state buffer \"wb_ioport:pio0\|ioport:portx0\|port_io\[0\]\" to the node \"wb_ioport:pio0\|ioport:portx0\|data_out\" into an OR gate" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231107561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ioport:pio0\|ioport:portx1\|port_io\[0\] wb_ioport:pio0\|ioport:portx1\|data_out " "Converted the fan-out from the tri-state buffer \"wb_ioport:pio0\|ioport:portx1\|port_io\[0\]\" to the node \"wb_ioport:pio0\|ioport:portx1\|data_out\" into an OR gate" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231107561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ram:dram\|ram_dat\[1\] DAT_I " "Converted the fan-out from the tri-state buffer \"wb_ram:dram\|ram_dat\[1\]\" to the node \"DAT_I\" into an OR gate" {  } { { "rams/wb_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_ram.vhd" 49 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231107561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ioport:pio0\|ioport:portx0\|port_io\[1\] wb_ioport:pio0\|ioport:portx0\|data_out " "Converted the fan-out from the tri-state buffer \"wb_ioport:pio0\|ioport:portx0\|port_io\[1\]\" to the node \"wb_ioport:pio0\|ioport:portx0\|data_out\" into an OR gate" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231107561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ioport:pio0\|ioport:portx1\|port_io\[1\] wb_ioport:pio0\|ioport:portx1\|data_out " "Converted the fan-out from the tri-state buffer \"wb_ioport:pio0\|ioport:portx1\|port_io\[1\]\" to the node \"wb_ioport:pio0\|ioport:portx1\|data_out\" into an OR gate" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231107561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ram:dram\|ram_dat\[2\] DAT_I " "Converted the fan-out from the tri-state buffer \"wb_ram:dram\|ram_dat\[2\]\" to the node \"DAT_I\" into an OR gate" {  } { { "rams/wb_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_ram.vhd" 49 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231107561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ioport:pio0\|ioport:portx0\|port_io\[2\] wb_ioport:pio0\|ioport:portx0\|data_out " "Converted the fan-out from the tri-state buffer \"wb_ioport:pio0\|ioport:portx0\|port_io\[2\]\" to the node \"wb_ioport:pio0\|ioport:portx0\|data_out\" into an OR gate" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231107561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ioport:pio0\|ioport:portx1\|port_io\[2\] wb_ioport:pio0\|ioport:portx1\|data_out " "Converted the fan-out from the tri-state buffer \"wb_ioport:pio0\|ioport:portx1\|port_io\[2\]\" to the node \"wb_ioport:pio0\|ioport:portx1\|data_out\" into an OR gate" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231107561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ram:dram\|ram_dat\[3\] DAT_I " "Converted the fan-out from the tri-state buffer \"wb_ram:dram\|ram_dat\[3\]\" to the node \"DAT_I\" into an OR gate" {  } { { "rams/wb_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_ram.vhd" 49 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231107561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ioport:pio0\|ioport:portx0\|port_io\[3\] wb_ioport:pio0\|ioport:portx0\|data_out " "Converted the fan-out from the tri-state buffer \"wb_ioport:pio0\|ioport:portx0\|port_io\[3\]\" to the node \"wb_ioport:pio0\|ioport:portx0\|data_out\" into an OR gate" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231107561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ioport:pio0\|ioport:portx1\|port_io\[3\] wb_ioport:pio0\|ioport:portx1\|data_out " "Converted the fan-out from the tri-state buffer \"wb_ioport:pio0\|ioport:portx1\|port_io\[3\]\" to the node \"wb_ioport:pio0\|ioport:portx1\|data_out\" into an OR gate" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231107561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ram:dram\|ram_dat\[4\] DAT_I " "Converted the fan-out from the tri-state buffer \"wb_ram:dram\|ram_dat\[4\]\" to the node \"DAT_I\" into an OR gate" {  } { { "rams/wb_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_ram.vhd" 49 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231107561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ioport:pio0\|ioport:portx0\|port_io\[4\] wb_ioport:pio0\|ioport:portx0\|data_out " "Converted the fan-out from the tri-state buffer \"wb_ioport:pio0\|ioport:portx0\|port_io\[4\]\" to the node \"wb_ioport:pio0\|ioport:portx0\|data_out\" into an OR gate" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231107561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ioport:pio0\|ioport:portx1\|port_io\[4\] wb_ioport:pio0\|ioport:portx1\|data_out " "Converted the fan-out from the tri-state buffer \"wb_ioport:pio0\|ioport:portx1\|port_io\[4\]\" to the node \"wb_ioport:pio0\|ioport:portx1\|data_out\" into an OR gate" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231107561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ram:dram\|ram_dat\[5\] DAT_I " "Converted the fan-out from the tri-state buffer \"wb_ram:dram\|ram_dat\[5\]\" to the node \"DAT_I\" into an OR gate" {  } { { "rams/wb_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_ram.vhd" 49 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231107561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ioport:pio0\|ioport:portx0\|port_io\[5\] wb_ioport:pio0\|ioport:portx0\|data_out " "Converted the fan-out from the tri-state buffer \"wb_ioport:pio0\|ioport:portx0\|port_io\[5\]\" to the node \"wb_ioport:pio0\|ioport:portx0\|data_out\" into an OR gate" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231107561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ioport:pio0\|ioport:portx1\|port_io\[5\] wb_ioport:pio0\|ioport:portx1\|data_out " "Converted the fan-out from the tri-state buffer \"wb_ioport:pio0\|ioport:portx1\|port_io\[5\]\" to the node \"wb_ioport:pio0\|ioport:portx1\|data_out\" into an OR gate" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231107561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ram:dram\|ram_dat\[6\] DAT_I " "Converted the fan-out from the tri-state buffer \"wb_ram:dram\|ram_dat\[6\]\" to the node \"DAT_I\" into an OR gate" {  } { { "rams/wb_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_ram.vhd" 49 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231107561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ioport:pio0\|ioport:portx0\|port_io\[6\] wb_ioport:pio0\|ioport:portx0\|data_out " "Converted the fan-out from the tri-state buffer \"wb_ioport:pio0\|ioport:portx0\|port_io\[6\]\" to the node \"wb_ioport:pio0\|ioport:portx0\|data_out\" into an OR gate" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231107561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ioport:pio0\|ioport:portx1\|port_io\[6\] wb_ioport:pio0\|ioport:portx1\|data_out " "Converted the fan-out from the tri-state buffer \"wb_ioport:pio0\|ioport:portx1\|port_io\[6\]\" to the node \"wb_ioport:pio0\|ioport:portx1\|data_out\" into an OR gate" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231107561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ram:dram\|ram_dat\[7\] DAT_I " "Converted the fan-out from the tri-state buffer \"wb_ram:dram\|ram_dat\[7\]\" to the node \"DAT_I\" into an OR gate" {  } { { "rams/wb_ram.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_ram.vhd" 49 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231107561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ioport:pio0\|ioport:portx0\|port_io\[7\] wb_ioport:pio0\|ioport:portx0\|data_out " "Converted the fan-out from the tri-state buffer \"wb_ioport:pio0\|ioport:portx0\|port_io\[7\]\" to the node \"wb_ioport:pio0\|ioport:portx0\|data_out\" into an OR gate" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231107561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wb_ioport:pio0\|ioport:portx1\|port_io\[7\] wb_ioport:pio0\|ioport:portx1\|data_out " "Converted the fan-out from the tri-state buffer \"wb_ioport:pio0\|ioport:portx1\|port_io\[7\]\" to the node \"wb_ioport:pio0\|ioport:portx1\|data_out\" into an OR gate" {  } { { "ioport/ioport.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1484231107561 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1484231107561 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "PROTO2_IO\[39\]~synth " "Node \"PROTO2_IO\[39\]~synth\"" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484231109403 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1484231109403 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FSE_A\[0\] GND " "Pin \"FSE_A\[0\]\" is stuck at GND" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231109403 "|wb_cyclone_cpu68|FSE_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSE_A\[1\] GND " "Pin \"FSE_A\[1\]\" is stuck at GND" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231109403 "|wb_cyclone_cpu68|FSE_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSE_A\[17\] GND " "Pin \"FSE_A\[17\]\" is stuck at GND" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231109403 "|wb_cyclone_cpu68|FSE_A[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSE_A\[18\] GND " "Pin \"FSE_A\[18\]\" is stuck at GND" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231109403 "|wb_cyclone_cpu68|FSE_A[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSE_A\[19\] GND " "Pin \"FSE_A\[19\]\" is stuck at GND" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231109403 "|wb_cyclone_cpu68|FSE_A[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSE_A\[20\] GND " "Pin \"FSE_A\[20\]\" is stuck at GND" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231109403 "|wb_cyclone_cpu68|FSE_A[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSE_A\[21\] GND " "Pin \"FSE_A\[21\]\" is stuck at GND" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231109403 "|wb_cyclone_cpu68|FSE_A[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSE_A\[22\] GND " "Pin \"FSE_A\[22\]\" is stuck at GND" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231109403 "|wb_cyclone_cpu68|FSE_A[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_BE_N\[1\] VCC " "Pin \"SRAM_BE_N\[1\]\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231109403 "|wb_cyclone_cpu68|SRAM_BE_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_BE_N\[2\] VCC " "Pin \"SRAM_BE_N\[2\]\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231109403 "|wb_cyclone_cpu68|SRAM_BE_N[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_BE_N\[3\] VCC " "Pin \"SRAM_BE_N\[3\]\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231109403 "|wb_cyclone_cpu68|SRAM_BE_N[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TXD\[2\] VCC " "Pin \"TXD\[2\]\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231109403 "|wb_cyclone_cpu68|TXD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTS\[1\] VCC " "Pin \"RTS\[1\]\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231109403 "|wb_cyclone_cpu68|RTS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_CS_N VCC " "Pin \"FLASH_CS_N\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231109403 "|wb_cyclone_cpu68|FLASH_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_OE_N VCC " "Pin \"FLASH_OE_N\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231109403 "|wb_cyclone_cpu68|FLASH_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_RW_N VCC " "Pin \"FLASH_RW_N\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231109403 "|wb_cyclone_cpu68|FLASH_RW_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_BE_N\[0\] VCC " "Pin \"ENET_BE_N\[0\]\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231109403 "|wb_cyclone_cpu68|ENET_BE_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_BE_N\[1\] VCC " "Pin \"ENET_BE_N\[1\]\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231109403 "|wb_cyclone_cpu68|ENET_BE_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_BE_N\[2\] VCC " "Pin \"ENET_BE_N\[2\]\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231109403 "|wb_cyclone_cpu68|ENET_BE_N[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_BE_N\[3\] VCC " "Pin \"ENET_BE_N\[3\]\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231109403 "|wb_cyclone_cpu68|ENET_BE_N[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_ADS_N VCC " "Pin \"ENET_ADS_N\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231109403 "|wb_cyclone_cpu68|ENET_ADS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_AEN VCC " "Pin \"ENET_AEN\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231109403 "|wb_cyclone_cpu68|ENET_AEN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CYCLE_N VCC " "Pin \"ENET_CYCLE_N\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231109403 "|wb_cyclone_cpu68|ENET_CYCLE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_DATACS_N VCC " "Pin \"ENET_DATACS_N\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231109403 "|wb_cyclone_cpu68|ENET_DATACS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_IOR_N VCC " "Pin \"ENET_IOR_N\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231109403 "|wb_cyclone_cpu68|ENET_IOR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_IOW_N VCC " "Pin \"ENET_IOW_N\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231109403 "|wb_cyclone_cpu68|ENET_IOW_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_LDEV_N VCC " "Pin \"ENET_LDEV_N\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231109403 "|wb_cyclone_cpu68|ENET_LDEV_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_W_R_N VCC " "Pin \"ENET_W_R_N\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231109403 "|wb_cyclone_cpu68|ENET_W_R_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DTR\[1\] VCC " "Pin \"DTR\[1\]\" is stuck at VCC" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484231109403 "|wb_cyclone_cpu68|DTR[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1484231109403 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1484231109701 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1484231112431 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1484231112709 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484231112709 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RXD\[2\] " "No output dependent on input pin \"RXD\[2\]\"" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484231112889 "|wb_cyclone_cpu68|RXD[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CTS\[1\] " "No output dependent on input pin \"CTS\[1\]\"" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484231112889 "|wb_cyclone_cpu68|CTS[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FLASH_RY_BY_N " "No output dependent on input pin \"FLASH_RY_BY_N\"" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484231112889 "|wb_cyclone_cpu68|FLASH_RY_BY_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_LCLK " "No output dependent on input pin \"ENET_LCLK\"" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 107 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484231112889 "|wb_cyclone_cpu68|ENET_LCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI\[1\] " "No output dependent on input pin \"RI\[1\]\"" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484231112889 "|wb_cyclone_cpu68|RI[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DCD\[1\] " "No output dependent on input pin \"DCD\[1\]\"" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484231112889 "|wb_cyclone_cpu68|DCD[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DSR\[1\] " "No output dependent on input pin \"DSR\[1\]\"" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484231112889 "|wb_cyclone_cpu68|DSR[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1484231112889 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1794 " "Implemented 1794 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1484231112890 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1484231112890 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "105 " "Implemented 105 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1484231112890 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1614 " "Implemented 1614 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1484231112890 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1484231112890 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1484231112890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 137 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 137 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "558 " "Peak virtual memory: 558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484231112925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 12 09:25:12 2017 " "Processing ended: Thu Jan 12 09:25:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484231112925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484231112925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484231112925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484231112925 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484231114975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484231114977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 12 09:25:14 2017 " "Processing started: Thu Jan 12 09:25:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484231114977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1484231114977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off System6801 -c wb_cyclone_cpu68 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off System6801 -c wb_cyclone_cpu68" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1484231114977 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1484231115086 ""}
{ "Info" "0" "" "Project  = System6801" {  } {  } 0 0 "Project  = System6801" 0 0 "Fitter" 0 0 1484231115086 ""}
{ "Info" "0" "" "Revision = wb_cyclone_cpu68" {  } {  } 0 0 "Revision = wb_cyclone_cpu68" 0 0 "Fitter" 0 0 1484231115086 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1484231115191 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "wb_cyclone_cpu68 EP4CGX30CF23C6 " "Automatically selected device EP4CGX30CF23C6 for design wb_cyclone_cpu68" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1484231115416 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1484231115416 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1484231115466 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1484231115466 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1484231115865 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1484231115901 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75CF23C6 " "Device EP4CGX75CF23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1484231116323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50CF23C6 " "Device EP4CGX50CF23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1484231116323 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1484231116323 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AB3 " "Pin ~ALTERA_NCEO~ is reserved at location AB3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 3328 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484231116329 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K4 " "Pin ~ALTERA_DATA0~ is reserved at location K4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 3330 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484231116329 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 3332 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484231116329 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ J4 " "Pin ~ALTERA_NCSO~ is reserved at location J4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 3334 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484231116329 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D3 " "Pin ~ALTERA_DCLK~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 3336 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484231116329 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1484231116329 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1484231116331 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1484231116341 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "164 164 " "No exact pin location assignment(s) for 164 pins of 164 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[0\] " "Pin FSE_A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[0] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[1\] " "Pin FSE_A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[2\] " "Pin FSE_A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[2] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[3\] " "Pin FSE_A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[3] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[4\] " "Pin FSE_A\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[4] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[5\] " "Pin FSE_A\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[5] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[6\] " "Pin FSE_A\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[6] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[7\] " "Pin FSE_A\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[7] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[8\] " "Pin FSE_A\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[8] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[9\] " "Pin FSE_A\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[9] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[10\] " "Pin FSE_A\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[10] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[11\] " "Pin FSE_A\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[11] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[12\] " "Pin FSE_A\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[12] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[13\] " "Pin FSE_A\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[13] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[14\] " "Pin FSE_A\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[14] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[15\] " "Pin FSE_A\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[15] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[16\] " "Pin FSE_A\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[16] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[17\] " "Pin FSE_A\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[17] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[18\] " "Pin FSE_A\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[18] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[19\] " "Pin FSE_A\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[19] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[20\] " "Pin FSE_A\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[20] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[21\] " "Pin FSE_A\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[21] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[22\] " "Pin FSE_A\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[22] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_BE_N\[0\] " "Pin SRAM_BE_N\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_BE_N[0] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 83 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_BE_N[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_BE_N\[1\] " "Pin SRAM_BE_N\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_BE_N[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 83 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_BE_N[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_BE_N\[2\] " "Pin SRAM_BE_N\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_BE_N[2] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 83 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_BE_N[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_BE_N\[3\] " "Pin SRAM_BE_N\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_BE_N[3] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 83 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_BE_N[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_WE_N " "Pin SRAM_WE_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_WE_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 84 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_CS_N " "Pin SRAM_CS_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_CS_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 85 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_CS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_OE_N " "Pin SRAM_OE_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_OE_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 86 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_OE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TXD\[1\] " "Pin TXD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TXD[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 89 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TXD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TXD\[2\] " "Pin TXD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TXD[2] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 89 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TXD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RXD\[2\] " "Pin RXD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RXD[2] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 90 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RXD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RTS\[1\] " "Pin RTS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RTS[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 91 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RTS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTS\[1\] " "Pin CTS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CTS[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 92 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CTS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FLASH_CS_N " "Pin FLASH_CS_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FLASH_CS_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 95 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_CS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FLASH_OE_N " "Pin FLASH_OE_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FLASH_OE_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 96 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_OE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FLASH_RW_N " "Pin FLASH_RW_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FLASH_RW_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 97 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_RW_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FLASH_RY_BY_N " "Pin FLASH_RY_BY_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FLASH_RY_BY_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 98 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_RY_BY_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_BE_N\[0\] " "Pin ENET_BE_N\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_BE_N[0] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 100 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_BE_N[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_BE_N\[1\] " "Pin ENET_BE_N\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_BE_N[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 100 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_BE_N[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_BE_N\[2\] " "Pin ENET_BE_N\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_BE_N[2] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 100 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_BE_N[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_BE_N\[3\] " "Pin ENET_BE_N\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_BE_N[3] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 100 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_BE_N[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_ADS_N " "Pin ENET_ADS_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_ADS_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 101 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_ADS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_AEN " "Pin ENET_AEN not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_AEN } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 102 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_AEN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_CYCLE_N " "Pin ENET_CYCLE_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_CYCLE_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 103 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_CYCLE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_DATACS_N " "Pin ENET_DATACS_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATACS_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 104 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATACS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_IOR_N " "Pin ENET_IOR_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_IOR_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 105 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_IOR_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_IOW_N " "Pin ENET_IOW_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_IOW_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 106 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_IOW_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_LCLK " "Pin ENET_LCLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_LCLK } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_LCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_LDEV_N " "Pin ENET_LDEV_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_LDEV_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 108 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_LDEV_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_W_R_N " "Pin ENET_W_R_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_W_R_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 109 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_W_R_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RI\[1\] " "Pin RI\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RI[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 111 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCD\[1\] " "Pin DCD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DCD[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 112 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DCD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DSR\[1\] " "Pin DSR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DSR[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 113 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DSR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DTR\[1\] " "Pin DTR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DTR[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 114 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DTR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[0\] " "Pin PROTO2_IO\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[0] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[1\] " "Pin PROTO2_IO\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[2\] " "Pin PROTO2_IO\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[2] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[3\] " "Pin PROTO2_IO\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[3] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[4\] " "Pin PROTO2_IO\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[4] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[5\] " "Pin PROTO2_IO\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[5] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[6\] " "Pin PROTO2_IO\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[6] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[7\] " "Pin PROTO2_IO\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[7] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[8\] " "Pin PROTO2_IO\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[8] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[9\] " "Pin PROTO2_IO\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[9] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[10\] " "Pin PROTO2_IO\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[10] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[11\] " "Pin PROTO2_IO\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[11] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[12\] " "Pin PROTO2_IO\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[12] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[13\] " "Pin PROTO2_IO\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[13] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[14\] " "Pin PROTO2_IO\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[14] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[15\] " "Pin PROTO2_IO\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[15] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[16\] " "Pin PROTO2_IO\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[16] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[17\] " "Pin PROTO2_IO\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[17] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[18\] " "Pin PROTO2_IO\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[18] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[19\] " "Pin PROTO2_IO\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[19] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[20\] " "Pin PROTO2_IO\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[20] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[21\] " "Pin PROTO2_IO\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[21] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[22\] " "Pin PROTO2_IO\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[22] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[23\] " "Pin PROTO2_IO\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[23] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[24\] " "Pin PROTO2_IO\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[24] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[25\] " "Pin PROTO2_IO\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[25] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[26\] " "Pin PROTO2_IO\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[26] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[27\] " "Pin PROTO2_IO\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[27] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[28\] " "Pin PROTO2_IO\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[28] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[29\] " "Pin PROTO2_IO\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[29] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[30\] " "Pin PROTO2_IO\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[30] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[31\] " "Pin PROTO2_IO\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[31] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[32\] " "Pin PROTO2_IO\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[32] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[33\] " "Pin PROTO2_IO\[33\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[33] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[34\] " "Pin PROTO2_IO\[34\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[34] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[35\] " "Pin PROTO2_IO\[35\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[35] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[36\] " "Pin PROTO2_IO\[36\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[36] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[37\] " "Pin PROTO2_IO\[37\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[37] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[38\] " "Pin PROTO2_IO\[38\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[38] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[40\] " "Pin PROTO2_IO\[40\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[40] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[0\] " "Pin FSE_D\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[0] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[1\] " "Pin FSE_D\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[2\] " "Pin FSE_D\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[2] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[3\] " "Pin FSE_D\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[3] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[4\] " "Pin FSE_D\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[4] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[5\] " "Pin FSE_D\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[5] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[6\] " "Pin FSE_D\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[6] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[7\] " "Pin FSE_D\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[7] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[8\] " "Pin FSE_D\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[8] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[9\] " "Pin FSE_D\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[9] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[10\] " "Pin FSE_D\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[10] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[11\] " "Pin FSE_D\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[11] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[12\] " "Pin FSE_D\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[12] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[13\] " "Pin FSE_D\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[13] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[14\] " "Pin FSE_D\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[14] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[15\] " "Pin FSE_D\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[15] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[16\] " "Pin FSE_D\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[16] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[17\] " "Pin FSE_D\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[17] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[18\] " "Pin FSE_D\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[18] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[19\] " "Pin FSE_D\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[19] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[20\] " "Pin FSE_D\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[20] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[21\] " "Pin FSE_D\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[21] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[22\] " "Pin FSE_D\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[22] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[23\] " "Pin FSE_D\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[23] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[24\] " "Pin FSE_D\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[24] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[25\] " "Pin FSE_D\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[25] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[26\] " "Pin FSE_D\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[26] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[27\] " "Pin FSE_D\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[27] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[28\] " "Pin FSE_D\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[28] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[29\] " "Pin FSE_D\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[29] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[30\] " "Pin FSE_D\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[30] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[31\] " "Pin FSE_D\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[31] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7_Segment\[0\] " "Pin Display_7_Segment\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Display_7_Segment[0] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7_Segment[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7_Segment\[1\] " "Pin Display_7_Segment\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Display_7_Segment[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7_Segment[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7_Segment\[2\] " "Pin Display_7_Segment\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Display_7_Segment[2] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7_Segment[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7_Segment\[3\] " "Pin Display_7_Segment\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Display_7_Segment[3] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7_Segment[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7_Segment\[4\] " "Pin Display_7_Segment\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Display_7_Segment[4] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7_Segment[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7_Segment\[5\] " "Pin Display_7_Segment\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Display_7_Segment[5] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7_Segment[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7_Segment\[6\] " "Pin Display_7_Segment\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Display_7_Segment[6] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7_Segment[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7_Segment\[7\] " "Pin Display_7_Segment\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Display_7_Segment[7] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7_Segment[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7_Segment\[8\] " "Pin Display_7_Segment\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Display_7_Segment[8] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7_Segment[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7_Segment\[9\] " "Pin Display_7_Segment\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Display_7_Segment[9] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7_Segment[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7_Segment\[10\] " "Pin Display_7_Segment\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Display_7_Segment[10] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7_Segment[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7_Segment\[11\] " "Pin Display_7_Segment\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Display_7_Segment[11] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7_Segment[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7_Segment\[12\] " "Pin Display_7_Segment\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Display_7_Segment[12] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7_Segment[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7_Segment\[13\] " "Pin Display_7_Segment\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Display_7_Segment[13] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7_Segment[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7_Segment\[14\] " "Pin Display_7_Segment\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Display_7_Segment[14] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7_Segment[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7_Segment\[15\] " "Pin Display_7_Segment\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Display_7_Segment[15] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7_Segment[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PORT2_IO\[0\] " "Pin PORT2_IO\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PORT2_IO[0] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 119 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PORT2_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PORT2_IO\[1\] " "Pin PORT2_IO\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PORT2_IO[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 119 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PORT2_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PORT2_IO\[2\] " "Pin PORT2_IO\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PORT2_IO[2] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 119 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PORT2_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PORT2_IO\[3\] " "Pin PORT2_IO\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PORT2_IO[3] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 119 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PORT2_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PORT2_IO\[4\] " "Pin PORT2_IO\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PORT2_IO[4] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 119 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PORT2_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PORT2_IO\[5\] " "Pin PORT2_IO\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PORT2_IO[5] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 119 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PORT2_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PORT2_IO\[6\] " "Pin PORT2_IO\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PORT2_IO[6] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 119 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PORT2_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PORT2_IO\[7\] " "Pin PORT2_IO\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PORT2_IO[7] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 119 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PORT2_IO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PORT3_IO\[0\] " "Pin PORT3_IO\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PORT3_IO[0] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 120 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PORT3_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PORT3_IO\[1\] " "Pin PORT3_IO\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PORT3_IO[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 120 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PORT3_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PORT3_IO\[2\] " "Pin PORT3_IO\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PORT3_IO[2] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 120 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PORT3_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PORT3_IO\[3\] " "Pin PORT3_IO\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PORT3_IO[3] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 120 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PORT3_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PORT3_IO\[4\] " "Pin PORT3_IO\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PORT3_IO[4] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 120 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PORT3_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PORT3_IO\[5\] " "Pin PORT3_IO\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PORT3_IO[5] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 120 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PORT3_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PORT3_IO\[6\] " "Pin PORT3_IO\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PORT3_IO[6] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 120 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PORT3_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PORT3_IO\[7\] " "Pin PORT3_IO\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PORT3_IO[7] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 120 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PORT3_IO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[39\] " "Pin PROTO2_IO\[39\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[39] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PLD_CLEAR_N " "Pin PLD_CLEAR_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PLD_CLEAR_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 126 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLD_CLEAR_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PLD_CLOCKINPUT\[1\] " "Pin PLD_CLOCKINPUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PLD_CLOCKINPUT[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLD_CLOCKINPUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RXD\[1\] " "Pin RXD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RXD[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 90 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RXD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231117239 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1484231117239 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wb_cyclone_cpu68.sdc " "Synopsys Design Constraints File file not found: 'wb_cyclone_cpu68.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1484231118050 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1484231118051 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1484231118068 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1484231118069 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1484231118070 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLD_CLOCKINPUT\[1\]~input (placed in PIN N11 (CLKIO13, DIFFCLK_7n, REFCLK2n)) " "Automatically promoted node PLD_CLOCKINPUT\[1\]~input (placed in PIN N11 (CLKIO13, DIFFCLK_7n, REFCLK2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1484231118218 ""}  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLD_CLOCKINPUT[1]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 3322 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484231118218 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SysClk  " "Automatically promoted node SysClk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1484231118218 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PROTO2_IO\[39\]~output " "Destination node PROTO2_IO\[39\]~output" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[39]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 2953 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484231118218 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SysClk~1 " "Destination node SysClk~1" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 597 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SysClk~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 2216 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484231118218 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1484231118218 ""}  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 597 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SysClk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 1069 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484231118218 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLD_CLEAR_N~input (placed in PIN M11 (CLKIO12, DIFFCLK_7p, REFCLK2p)) " "Automatically promoted node PLD_CLEAR_N~input (placed in PIN M11 (CLKIO12, DIFFCLK_7p, REFCLK2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1484231118218 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SysClk~1 " "Destination node SysClk~1" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 597 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SysClk~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 2216 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484231118218 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkcntr~0 " "Destination node clkcntr~0" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 595 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkcntr~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 2561 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484231118218 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkcntr~1 " "Destination node clkcntr~1" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 595 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkcntr~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 2562 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484231118218 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkcntr~2 " "Destination node clkcntr~2" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 595 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkcntr~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 2563 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484231118218 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1484231118218 ""}  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 126 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLD_CLEAR_N~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 3321 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484231118218 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1484231119070 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1484231119072 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1484231119073 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1484231119076 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1484231119079 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1484231119081 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1484231119081 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1484231119083 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1484231119956 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1484231119959 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1484231119959 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "162 unused 2.5V 8 49 105 " "Number of I/O pins in group: 162 (unused VREF, 2.5V VCCIO, 8 input, 49 output, 105 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1484231119965 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1484231119965 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1484231119965 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484231119967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484231119967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 45 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484231119967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484231119967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484231119967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 45 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484231119967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 49 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484231119967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 49 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484231119967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 46 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484231119967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484231119967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 44 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484231119967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 0 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484231119967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484231119967 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1484231119967 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1484231119967 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484231120134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1484231124731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484231125491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1484231125513 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1484231132329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484231132329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1484231133275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X35_Y11 X45_Y21 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X35_Y11 to location X45_Y21" {  } { { "loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X35_Y11 to location X45_Y21"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X35_Y11 to location X45_Y21"} 35 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1484231137250 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1484231137250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484231141185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1484231141188 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1484231141188 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.40 " "Total time spent on timing analysis during the Fitter is 2.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1484231141268 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1484231141389 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1484231142330 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1484231142457 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1484231143200 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484231144048 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PLD_CLEAR_N 2.5 V M11 " "Pin PLD_CLEAR_N uses I/O standard 2.5 V at M11" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PLD_CLEAR_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 126 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLD_CLEAR_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PLD_CLOCKINPUT\[1\] 2.5 V N11 " "Pin PLD_CLOCKINPUT\[1\] uses I/O standard 2.5 V at N11" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PLD_CLOCKINPUT[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLD_CLOCKINPUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1484231144878 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1484231144878 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "65 " "Following 65 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[0\] a permanently disabled " "Pin PROTO2_IO\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[0] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[1\] a permanently disabled " "Pin PROTO2_IO\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[2\] a permanently disabled " "Pin PROTO2_IO\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[2] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[3\] a permanently disabled " "Pin PROTO2_IO\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[3] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[4\] a permanently disabled " "Pin PROTO2_IO\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[4] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[5\] a permanently disabled " "Pin PROTO2_IO\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[5] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[6\] a permanently disabled " "Pin PROTO2_IO\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[6] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[7\] a permanently disabled " "Pin PROTO2_IO\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[7] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[8\] a permanently disabled " "Pin PROTO2_IO\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[8] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[9\] a permanently disabled " "Pin PROTO2_IO\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[9] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[10\] a permanently disabled " "Pin PROTO2_IO\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[10] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[11\] a permanently disabled " "Pin PROTO2_IO\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[11] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[12\] a permanently disabled " "Pin PROTO2_IO\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[12] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[13\] a permanently disabled " "Pin PROTO2_IO\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[13] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[14\] a permanently disabled " "Pin PROTO2_IO\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[14] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[15\] a permanently disabled " "Pin PROTO2_IO\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[15] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[16\] a permanently disabled " "Pin PROTO2_IO\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[16] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[17\] a permanently disabled " "Pin PROTO2_IO\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[17] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[18\] a permanently disabled " "Pin PROTO2_IO\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[18] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[19\] a permanently disabled " "Pin PROTO2_IO\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[19] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[20\] a permanently disabled " "Pin PROTO2_IO\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[20] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[21\] a permanently disabled " "Pin PROTO2_IO\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[21] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[22\] a permanently disabled " "Pin PROTO2_IO\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[22] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[23\] a permanently disabled " "Pin PROTO2_IO\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[23] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[24\] a permanently disabled " "Pin PROTO2_IO\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[24] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[25\] a permanently disabled " "Pin PROTO2_IO\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[25] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[26\] a permanently disabled " "Pin PROTO2_IO\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[26] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[27\] a permanently disabled " "Pin PROTO2_IO\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[27] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[28\] a permanently disabled " "Pin PROTO2_IO\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[28] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[29\] a permanently disabled " "Pin PROTO2_IO\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[29] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[30\] a permanently disabled " "Pin PROTO2_IO\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[30] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[31\] a permanently disabled " "Pin PROTO2_IO\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[31] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[32\] a permanently disabled " "Pin PROTO2_IO\[32\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[32] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[33\] a permanently disabled " "Pin PROTO2_IO\[33\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[33] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[34\] a permanently disabled " "Pin PROTO2_IO\[34\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[34] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[35\] a permanently disabled " "Pin PROTO2_IO\[35\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[35] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[36\] a permanently disabled " "Pin PROTO2_IO\[36\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[36] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[37\] a permanently disabled " "Pin PROTO2_IO\[37\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[37] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[38\] a permanently disabled " "Pin PROTO2_IO\[38\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[38] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[40\] a permanently disabled " "Pin PROTO2_IO\[40\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[40] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[8\] a permanently disabled " "Pin FSE_D\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[8] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[9\] a permanently disabled " "Pin FSE_D\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[9] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[10\] a permanently disabled " "Pin FSE_D\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[10] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[11\] a permanently disabled " "Pin FSE_D\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[11] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[12\] a permanently disabled " "Pin FSE_D\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[12] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[13\] a permanently disabled " "Pin FSE_D\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[13] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[14\] a permanently disabled " "Pin FSE_D\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[14] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[15\] a permanently disabled " "Pin FSE_D\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[15] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[16\] a permanently disabled " "Pin FSE_D\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[16] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[17\] a permanently disabled " "Pin FSE_D\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[17] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[18\] a permanently disabled " "Pin FSE_D\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[18] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[19\] a permanently disabled " "Pin FSE_D\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[19] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[20\] a permanently disabled " "Pin FSE_D\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[20] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[21\] a permanently disabled " "Pin FSE_D\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[21] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[22\] a permanently disabled " "Pin FSE_D\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[22] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[23\] a permanently disabled " "Pin FSE_D\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[23] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[24\] a permanently disabled " "Pin FSE_D\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[24] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[25\] a permanently disabled " "Pin FSE_D\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[25] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[26\] a permanently disabled " "Pin FSE_D\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[26] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[27\] a permanently disabled " "Pin FSE_D\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[27] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[28\] a permanently disabled " "Pin FSE_D\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[28] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[29\] a permanently disabled " "Pin FSE_D\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[29] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[30\] a permanently disabled " "Pin FSE_D\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[30] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[31\] a permanently disabled " "Pin FSE_D\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[31] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[39\] a permanently enabled " "Pin PROTO2_IO\[39\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[39] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231144878 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1484231144878 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/output_files/wb_cyclone_cpu68.fit.smsg " "Generated suppressed messages file C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/output_files/wb_cyclone_cpu68.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1484231145187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "886 " "Peak virtual memory: 886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484231146064 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 12 09:25:46 2017 " "Processing ended: Thu Jan 12 09:25:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484231146064 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484231146064 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484231146064 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1484231146064 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1484231147769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484231147770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 12 09:25:47 2017 " "Processing started: Thu Jan 12 09:25:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484231147770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1484231147770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off System6801 -c wb_cyclone_cpu68 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off System6801 -c wb_cyclone_cpu68" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1484231147770 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1484231152010 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1484231152085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484231153328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 12 09:25:53 2017 " "Processing ended: Thu Jan 12 09:25:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484231153328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484231153328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484231153328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1484231153328 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1484231153951 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1484231155003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484231155004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 12 09:25:54 2017 " "Processing started: Thu Jan 12 09:25:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484231155004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484231155004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta System6801 -c wb_cyclone_cpu68 " "Command: quartus_sta System6801 -c wb_cyclone_cpu68" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484231155005 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1484231155117 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1484231155308 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1484231155366 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1484231155366 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wb_cyclone_cpu68.sdc " "Synopsys Design Constraints File file not found: 'wb_cyclone_cpu68.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1484231155939 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1484231155940 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SysClk SysClk " "create_clock -period 1.000 -name SysClk SysClk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484231155946 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PLD_CLOCKINPUT\[1\] PLD_CLOCKINPUT\[1\] " "create_clock -period 1.000 -name PLD_CLOCKINPUT\[1\] PLD_CLOCKINPUT\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484231155946 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484231155946 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1484231156260 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1484231156261 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1484231156262 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1484231156278 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1484231156410 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1484231156410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.145 " "Worst-case setup slack is -12.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231156415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231156415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.145     -2767.146 SysClk  " "  -12.145     -2767.146 SysClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231156415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.527        -0.683 PLD_CLOCKINPUT\[1\]  " "   -0.527        -0.683 PLD_CLOCKINPUT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231156415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484231156415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.275 " "Worst-case hold slack is -0.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231156430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231156430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.275        -0.275 PLD_CLOCKINPUT\[1\]  " "   -0.275        -0.275 PLD_CLOCKINPUT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231156430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330         0.000 SysClk  " "    0.330         0.000 SysClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231156430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484231156430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.875 " "Worst-case recovery slack is -0.875" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231156436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231156436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.875       -42.580 SysClk  " "   -0.875       -42.580 SysClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231156436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484231156436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.708 " "Worst-case removal slack is 0.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231156441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231156441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.708         0.000 SysClk  " "    0.708         0.000 SysClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231156441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484231156441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231156447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231156447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -7.000 PLD_CLOCKINPUT\[1\]  " "   -3.000        -7.000 PLD_CLOCKINPUT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231156447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174      -420.870 SysClk  " "   -2.174      -420.870 SysClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231156447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484231156447 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1484231156633 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1484231156749 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1484231157760 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1484231157947 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1484231157977 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1484231157977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.901 " "Worst-case setup slack is -10.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231157983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231157983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.901     -2458.641 SysClk  " "  -10.901     -2458.641 SysClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231157983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.372        -0.372 PLD_CLOCKINPUT\[1\]  " "   -0.372        -0.372 PLD_CLOCKINPUT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231157983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484231157983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.184 " "Worst-case hold slack is -0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231157999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231157999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.184        -0.184 PLD_CLOCKINPUT\[1\]  " "   -0.184        -0.184 PLD_CLOCKINPUT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231157999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289         0.000 SysClk  " "    0.289         0.000 SysClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231157999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484231157999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.672 " "Worst-case recovery slack is -0.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231158008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231158008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.672       -30.859 SysClk  " "   -0.672       -30.859 SysClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231158008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484231158008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.636 " "Worst-case removal slack is 0.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231158019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231158019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.636         0.000 SysClk  " "    0.636         0.000 SysClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231158019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484231158019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231158031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231158031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -7.000 PLD_CLOCKINPUT\[1\]  " "   -3.000        -7.000 PLD_CLOCKINPUT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231158031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174      -420.870 SysClk  " "   -2.174      -420.870 SysClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231158031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484231158031 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1484231158260 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1484231158614 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1484231158624 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1484231158624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.561 " "Worst-case setup slack is -6.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231158632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231158632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.561     -1457.563 SysClk  " "   -6.561     -1457.563 SysClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231158632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147         0.000 PLD_CLOCKINPUT\[1\]  " "    0.147         0.000 PLD_CLOCKINPUT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231158632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484231158632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.300 " "Worst-case hold slack is -0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231158651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231158651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.300        -0.300 PLD_CLOCKINPUT\[1\]  " "   -0.300        -0.300 PLD_CLOCKINPUT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231158651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168         0.000 SysClk  " "    0.168         0.000 SysClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231158651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484231158651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.091 " "Worst-case recovery slack is -0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231158661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231158661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091        -2.912 SysClk  " "   -0.091        -2.912 SysClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231158661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484231158661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.384 " "Worst-case removal slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231158671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231158671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384         0.000 SysClk  " "    0.384         0.000 SysClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231158671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484231158671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231158681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231158681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -7.056 PLD_CLOCKINPUT\[1\]  " "   -3.000        -7.056 PLD_CLOCKINPUT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231158681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -415.000 SysClk  " "   -1.000      -415.000 SysClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484231158681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484231158681 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1484231159640 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1484231159642 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "522 " "Peak virtual memory: 522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484231159825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 12 09:25:59 2017 " "Processing ended: Thu Jan 12 09:25:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484231159825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484231159825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484231159825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484231159825 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 149 s " "Quartus II Full Compilation was successful. 0 errors, 149 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484231160718 ""}
