{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625543095016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625543095016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul  5 20:44:54 2021 " "Processing started: Mon Jul  5 20:44:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625543095016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1625543095016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off universal_computer -c universal_computer --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off universal_computer -c universal_computer --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1625543095017 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1625543095199 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1625543095199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "universal_computer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file universal_computer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 universal_computer-behavorial " "Found design unit 1: universal_computer-behavorial" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625543101590 ""} { "Info" "ISGN_ENTITY_NAME" "1 universal_computer " "Found entity 1: universal_computer" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625543101590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625543101590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brute_force_universal_element.vhd 2 1 " "Found 2 design units, including 1 entities, in source file brute_force_universal_element.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 brute_force_universal_element-behavorial " "Found design unit 1: brute_force_universal_element-behavorial" {  } { { "brute_force_universal_element.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/brute_force_universal_element.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625543101591 ""} { "Info" "ISGN_ENTITY_NAME" "1 brute_force_universal_element " "Found entity 1: brute_force_universal_element" {  } { { "brute_force_universal_element.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/brute_force_universal_element.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625543101591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625543101591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tent_universal_element.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tent_universal_element.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tent_universal_element-behavorial " "Found design unit 1: tent_universal_element-behavorial" {  } { { "tent_universal_element.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/tent_universal_element.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625543101592 ""} { "Info" "ISGN_ENTITY_NAME" "1 tent_universal_element " "Found entity 1: tent_universal_element" {  } { { "tent_universal_element.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/tent_universal_element.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625543101592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625543101592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "universal_gate_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file universal_gate_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 universal_gate_testbench-behavorial " "Found design unit 1: universal_gate_testbench-behavorial" {  } { { "universal_gate_testbench.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_gate_testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625543101593 ""} { "Info" "ISGN_ENTITY_NAME" "1 universal_gate_testbench " "Found entity 1: universal_gate_testbench" {  } { { "universal_gate_testbench.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_gate_testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625543101593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625543101593 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "universal_computer " "Elaborating entity \"universal_computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1625543101679 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "gate_sel_and universal_computer.vhd(39) " "VHDL Signal Declaration warning at universal_computer.vhd(39): used explicit default value for signal \"gate_sel_and\" because signal was never assigned a value" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625543101680 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "gate_sel_or universal_computer.vhd(40) " "VHDL Signal Declaration warning at universal_computer.vhd(40): used explicit default value for signal \"gate_sel_or\" because signal was never assigned a value" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625543101680 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "gate_sel_xor universal_computer.vhd(41) " "VHDL Signal Declaration warning at universal_computer.vhd(41): used explicit default value for signal \"gate_sel_xor\" because signal was never assigned a value" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625543101680 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gate_sel_xor universal_computer.vhd(64) " "VHDL Process Statement warning at universal_computer.vhd(64): signal \"gate_sel_xor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625543101680 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gate_sel_and universal_computer.vhd(68) " "VHDL Process Statement warning at universal_computer.vhd(68): signal \"gate_sel_and\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625543101680 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gate_sel_xor universal_computer.vhd(72) " "VHDL Process Statement warning at universal_computer.vhd(72): signal \"gate_sel_xor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625543101680 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gate_sel_and universal_computer.vhd(76) " "VHDL Process Statement warning at universal_computer.vhd(76): signal \"gate_sel_and\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625543101680 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_vec universal_computer.vhd(78) " "VHDL Process Statement warning at universal_computer.vhd(78): signal \"out_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625543101680 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_vec universal_computer.vhd(79) " "VHDL Process Statement warning at universal_computer.vhd(79): signal \"out_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625543101680 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gate_sel_xor universal_computer.vhd(80) " "VHDL Process Statement warning at universal_computer.vhd(80): signal \"gate_sel_xor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625543101680 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_vec universal_computer.vhd(82) " "VHDL Process Statement warning at universal_computer.vhd(82): signal \"out_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625543101680 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_vec universal_computer.vhd(83) " "VHDL Process Statement warning at universal_computer.vhd(83): signal \"out_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625543101680 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gate_sel_and universal_computer.vhd(84) " "VHDL Process Statement warning at universal_computer.vhd(84): signal \"gate_sel_and\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625543101680 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_vec universal_computer.vhd(86) " "VHDL Process Statement warning at universal_computer.vhd(86): signal \"out_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625543101680 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_vec universal_computer.vhd(87) " "VHDL Process Statement warning at universal_computer.vhd(87): signal \"out_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625543101680 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gate_sel_or universal_computer.vhd(88) " "VHDL Process Statement warning at universal_computer.vhd(88): signal \"gate_sel_or\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625543101680 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gate_sel_and universal_computer.vhd(93) " "VHDL Process Statement warning at universal_computer.vhd(93): signal \"gate_sel_and\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625543101680 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_vec universal_computer.vhd(95) " "VHDL Process Statement warning at universal_computer.vhd(95): signal \"out_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625543101680 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gate_sel_and universal_computer.vhd(100) " "VHDL Process Statement warning at universal_computer.vhd(100): signal \"gate_sel_and\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625543101680 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gate_sel_and universal_computer.vhd(104) " "VHDL Process Statement warning at universal_computer.vhd(104): signal \"gate_sel_and\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625543101680 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gate_sel_and universal_computer.vhd(108) " "VHDL Process Statement warning at universal_computer.vhd(108): signal \"gate_sel_and\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625543101680 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gate_sel_and universal_computer.vhd(112) " "VHDL Process Statement warning at universal_computer.vhd(112): signal \"gate_sel_and\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625543101680 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_vec universal_computer.vhd(114) " "VHDL Process Statement warning at universal_computer.vhd(114): signal \"out_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625543101680 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_vec universal_computer.vhd(115) " "VHDL Process Statement warning at universal_computer.vhd(115): signal \"out_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625543101680 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gate_sel_xor universal_computer.vhd(116) " "VHDL Process Statement warning at universal_computer.vhd(116): signal \"gate_sel_xor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625543101680 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_vec universal_computer.vhd(118) " "VHDL Process Statement warning at universal_computer.vhd(118): signal \"out_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625543101680 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_vec universal_computer.vhd(119) " "VHDL Process Statement warning at universal_computer.vhd(119): signal \"out_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625543101680 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gate_sel_and universal_computer.vhd(120) " "VHDL Process Statement warning at universal_computer.vhd(120): signal \"gate_sel_and\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625543101680 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_vec universal_computer.vhd(122) " "VHDL Process Statement warning at universal_computer.vhd(122): signal \"out_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625543101680 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_vec universal_computer.vhd(123) " "VHDL Process Statement warning at universal_computer.vhd(123): signal \"out_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625543101680 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gate_sel_xor universal_computer.vhd(124) " "VHDL Process Statement warning at universal_computer.vhd(124): signal \"gate_sel_xor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625543101681 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_vec universal_computer.vhd(126) " "VHDL Process Statement warning at universal_computer.vhd(126): signal \"out_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625543101681 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_vec universal_computer.vhd(127) " "VHDL Process Statement warning at universal_computer.vhd(127): signal \"out_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625543101681 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gate_sel_and universal_computer.vhd(128) " "VHDL Process Statement warning at universal_computer.vhd(128): signal \"gate_sel_and\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625543101681 "|universal_computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_vec universal_computer.vhd(130) " "VHDL Process Statement warning at universal_computer.vhd(130): signal \"out_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "universal_computer.vhd" "" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625543101681 "|universal_computer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brute_force_universal_element brute_force_universal_element:\\gen_gates:0:tmp_gate " "Elaborating entity \"brute_force_universal_element\" for hierarchy \"brute_force_universal_element:\\gen_gates:0:tmp_gate\"" {  } { { "universal_computer.vhd" "\\gen_gates:0:tmp_gate" { Text "/mnt/data_disk/quartus_projects/universal_computers/universal_computer.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625543101681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "759 " "Peak virtual memory: 759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625543101751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul  5 20:45:01 2021 " "Processing ended: Mon Jul  5 20:45:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625543101751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625543101751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625543101751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1625543101751 ""}
