/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.38
Hash     : d0f8292
Date     : Jul 27 2024
Type     : Engineering
Log Time   : Mon Jul 29 07:44:18 2024 GMT
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.38
Hash     : d0f8292
Date     : Jul 27 2024
Type     : Engineering
Log Time   : Mon Jul 29 07:44:18 2024 GMT

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 f4ba13281, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/filt_ppi/run_1/synth_1_1/analysis/filt_ppi_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_FAB'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_FAB'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../../.././rtl/shift_register.v
Parsing Verilog input from `../../../../.././rtl/shift_register.v' to AST representation.
Generating RTLIL representation for module `\shift_register'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../../.././rtl/commutator.v
Parsing Verilog input from `../../../../.././rtl/commutator.v' to AST representation.
Generating RTLIL representation for module `\commutator'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../../.././rtl/ff.v
Parsing Verilog input from `../../../../.././rtl/ff.v' to AST representation.
Generating RTLIL representation for module `\ff'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../../.././rtl/mul_add.v
Parsing Verilog input from `../../../../.././rtl/mul_add.v' to AST representation.
Generating RTLIL representation for module `\mul_add'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v' to AST representation.
Generating RTLIL representation for module `\filt_ppi'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top filt_ppi' --

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \filt_ppi
Used module:     \commutator
Used module:         \ff
Used module:     \mul_add
Parameter \gp_data_width = 26

7.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ff'.
Parameter \gp_data_width = 26
Generating RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Reprocessing module commutator because instantiated module ff has become available.
Generating RTLIL representation for module `\commutator'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Reprocessing module mul_add because instantiated module $paramod\ff\gp_data_width=s32'00000000000000000000000000011010 has become available.
Generating RTLIL representation for module `\mul_add'.
Parameter \gp_ccw = 1'1
Parameter \gp_idata_width = 26
Parameter \gp_interpolation_factor = 30

7.3. Executing AST frontend in derive mode using pre-parsed AST for module `\commutator'.
Parameter \gp_ccw = 1'1
Parameter \gp_idata_width = 26
Parameter \gp_interpolation_factor = 30
Generating RTLIL representation for module `$paramod$0e331c7c90ad3726763abf3e262814a548d2f1c9\commutator'.
Parameter \gp_idata_width = 8
Parameter \gp_interpolation_factor = 30
Parameter \gp_coeff_length = 53
Parameter \gp_coeff_width = 16
Parameter \gp_tf_df = 1
Parameter \gp_ccw = 1
Parameter \gp_odata_width = 780

7.4. Executing AST frontend in derive mode using pre-parsed AST for module `\mul_add'.
Parameter \gp_idata_width = 8
Parameter \gp_interpolation_factor = 30
Parameter \gp_coeff_length = 53
Parameter \gp_coeff_width = 16
Parameter \gp_tf_df = 1
Parameter \gp_ccw = 1
Parameter \gp_odata_width = 780
Generating RTLIL representation for module `$paramod$5afc6f42acdb507628920e5ec7e5e14a6a69a4be\mul_add'.

7.5. Analyzing design hierarchy..
Top module:  \filt_ppi
Used module:     $paramod$0e331c7c90ad3726763abf3e262814a548d2f1c9\commutator
Used module:         \ff
Used module:     $paramod$5afc6f42acdb507628920e5ec7e5e14a6a69a4be\mul_add
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.

7.6. Analyzing design hierarchy..
Top module:  \filt_ppi
Used module:     $paramod$0e331c7c90ad3726763abf3e262814a548d2f1c9\commutator
Used module:         $paramod\ff\gp_data_width=s32'00000000000000000000000000011010
Used module:     $paramod$5afc6f42acdb507628920e5ec7e5e14a6a69a4be\mul_add

7.7. Analyzing design hierarchy..
Top module:  \filt_ppi
Used module:     $paramod$0e331c7c90ad3726763abf3e262814a548d2f1c9\commutator
Used module:         $paramod\ff\gp_data_width=s32'00000000000000000000000000011010
Used module:     $paramod$5afc6f42acdb507628920e5ec7e5e14a6a69a4be\mul_add
Removing unused module `\mul_add'.
Removing unused module `\commutator'.
Removing unused module `\ff'.
Removing unused module `\shift_register'.
Removed 4 unused modules.

Dumping file hier_info.json ...
 Process module "$paramod$0e331c7c90ad3726763abf3e262814a548d2f1c9\\commutator"
 Process module "$paramod$5afc6f42acdb507628920e5ec7e5e14a6a69a4be\\mul_add"
 Process module "$paramod\\ff\\gp_data_width=s32'00000000000000000000000000011010"
Dumping file port_info.json ...

End of script. Logfile hash: 10d790bfcd, CPU: user 0.35s system 0.02s, MEM: 17.62 MB peak
Yosys 0.38 (git sha1 f4ba13281, gcc 11.2.1 -fPIC -Os)
Time spent: 56% 1x hierarchy (0 sec), 41% 12x read_verilog (0 sec), ...
