/*
 * Copyright (c) 2019-2020 Nordic Semiconductor ASA
 *
 * SPDX-License-Identifier: Apache-2.0
 */
#include "de1353_cpuapp_common-pinctrl.dtsi"

/ {

	chosen {
		zephyr,console = &uart0;
		zephyr,shell-uart = &uart0;
		zephyr,uart-mcumgr = &uart0;
		zephyr,bt-mon-uart = &uart0;
		zephyr,bt-c2h-uart = &uart0;
		zephyr,bt-hci-rpmsg-ipc = &ipc0;
		zephyr,rs485 = &uart2;
	};

	zephyr,user {
		io-channels = <&adc 0>, <&adc 1>, <&adc 2>, <&adc 3>, <&adc 4>, <&adc 5>, <&adc 6>, <&adc 7>;
	};

	// GPIO
	gpio-pins {
		compatible = "gpio-keys";
		gpio3v3Enable: gpio_3v3_enable {
			gpios = <&gpio1 15 (GPIO_PULL_UP | GPIO_ACTIVE_HIGH)>;
			label = "P1.15 - 3V3_ENABLE";
		};
		gpioInterfacePower: gpio_interface_power {
			gpios = <&gpio1 5 (GPIO_ACTIVE_LOW)>;
			label = "P1.5 - Sensor_Interface_Power";
		};
		gpio_rs485_re: gpio_rs485_re {
			gpios = <&gpio1 12 (GPIO_ACTIVE_LOW)>;
			label = "P1.2 - RS485_RE";
		};
		gpio_rs485_de: gpio_rs485_de {
			gpios = <&gpio1 8 (GPIO_ACTIVE_HIGH)>;
			label = "P1.8 - RS485_DE";
		};
		gpio_en_pwr_save: gpio_en_pwr_save {
			gpios = <&gpio0 22 (GPIO_ACTIVE_LOW)>;
			label = "P0.22 - !EN_PWR_SAVE";
		};
	  };
	aliases {
		gpio-3v3-enable = &gpio3v3Enable;
		gpio-interface-power = &gpioInterfacePower;
		gpio-rs485-re = &gpio_rs485_re;
		gpio-rs485-de = &gpio_rs485_de;
		gpio-en-pwr-save = &gpio_en_pwr_save;
	};
	// PWM
	pwmleds {
		compatible = "pwm-leds";
		red_pwm_led: red_pwm_led {
			pwms = <&pwm0 0 PWM_MSEC(1) PWM_POLARITY_NORMAL>;
		};
		green_pwm_led: green_pwm_led {
			pwms = <&pwm0 1 PWM_MSEC(1) PWM_POLARITY_NORMAL>;
		};
		blue_pwm_led: blue_pwm_led {
			pwms = <&pwm0 2 PWM_MSEC(1) PWM_POLARITY_NORMAL>;
		};
	};
  	aliases {
		red-pwm-led = &red_pwm_led;
		green-pwm-led = &green_pwm_led;
		blue-pwm-led = &blue_pwm_led;
	};

	buttons {
		compatible = "gpio-keys";
		button0: button_0 {
			gpios = <&gpio0 24 (GPIO_PULL_UP | GPIO_ACTIVE_LOW)>;
			label = "Push button 1";
		};
	};

	/* These aliases are provided for compatibility with samples */
	aliases {
		sw0 = &button0;
	};
};

&adc {
	status = "okay";
};

&gpiote {
	status = "okay";
};

&gpio0 {
	status = "okay";
};

&gpio1 {
	status = "okay";
};

&i2c3 {
	compatible = "nordic,nrf-twim";
	status = "okay";
	pinctrl-0 = <&i2c3_default>;
	pinctrl-1 = <&i2c3_sleep>;
	pinctrl-names = "default", "sleep";

	fuel_gauge: lc709204f@B {
		compatible = "onnn,lc709204f";
		status = "okay";
		reg = <0x0B>;
		apa = <0x1A1A>;			//250mA --> 24:0x18 + (33:0x21-24:0x18) x (250-200)/(500-200) = 25,5:0x1A
		thermistor = <10000>;	//10K
		mode = <0x1>;			//temperature measurement with external thermistors on TSENSE1
		profile = <0x01>;		//Nominal/Rated Voltage: 3,7V and Charging Voltage: 4,2V
		empty_voltage = <3000>;	//cell end-voltage
	};

	lm75: lm75@48 {
		compatible = "lm75";
		reg = <0x48 >;
		label = "LM75";
	};
};

&uart0 {
	status = "okay";
	current-speed = <115200>;
	pinctrl-0 = <&uart0_default>;
	pinctrl-1 = <&uart0_sleep>;
	pinctrl-names = "default", "sleep";
};

&uart2 {
	status = "okay";
	current-speed = <115200>;
	pinctrl-0 = <&uart1_default>;
	pinctrl-1 = <&uart1_sleep>;
	pinctrl-names = "default", "sleep";
};

&pwm0 {
	status = "okay";
	pinctrl-0 = <&pwm0_default>;
	pinctrl-1 = <&pwm0_sleep>;
	pinctrl-names = "default", "sleep";
};

&spi1 {
	status = "okay";
	compatible = "nordic,nrf-spim";
	cs-gpios = <&gpio0 12 GPIO_ACTIVE_LOW>;
	pinctrl-0 = <&spi1_default>;
	pinctrl-1 = <&spi1_sleep>;
	pinctrl-names = "default", "sleep";
	clock-frequency = <1000000>;
	mcp3201: mcp3201@0 {
		compatible = "microchip,mcp3201";
		#io-channel-cells = <1>;
		reg = <0x0 >;
		spi-max-frequency = <1000000>;
	};
};

&qspi {
	status = "okay";
	pinctrl-0 = <&qspi_default>;
	pinctrl-1 = <&qspi_sleep>;
	pinctrl-names = "default", "sleep";
	mx25r64: mx25r6435f@0 {
		compatible = "nordic,qspi-nor";
		reg = <0>;
		/* MX25R64 supports only pp and pp4io */
		/* Thingy:53 supports only pp and pp2o options */
		writeoc = "pp";
		/* MX25R64 supports all readoc options */
		/* Thingy:53 supports only fastread and read2io options */
		readoc = "read2io";
		sck-frequency = <8000000>;
		jedec-id = [c2 28 17];
		sfdp-bfp = [
			e5 20 f1 ff  ff ff ff 03  44 eb 08 6b  08 3b 04 bb
			ee ff ff ff  ff ff 00 ff  ff ff 00 ff  0c 20 0f 52
			10 d8 00 ff  23 72 f5 00  82 ed 04 cc  44 83 68 44
			30 b0 30 b0  f7 c4 d5 5c  00 be 29 ff  f0 d0 ff ff
		];
		size = <67108864>;
		has-dpd;
		t-enter-dpd = <10000>;
		t-exit-dpd = <35000>;
	};
};

&flash0 {

	partitions {
		compatible = "fixed-partitions";
		#address-cells = <1>;
		#size-cells = <1>;

		boot_partition: partition@0 {
			label = "mcuboot";
			reg = <0x00000000 0x00010000>;
		};
		slot0_partition: partition@10000 {
			label = "image-0";
		};
		slot0_ns_partition: partition@50000 {
			label = "image-0-nonsecure";
		};
		slot1_partition: partition@80000 {
			label = "image-1";
		};
		slot1_ns_partition: partition@c0000 {
			label = "image-1-nonsecure";
		};
		scratch_partition: partition@f0000 {
			label = "image-scratch";
			reg = <0x000f0000 0xa000>;
		};
		settings_storage: partition@fa000 {
			label = "settings_storage";
			reg = <0x000fa000 DT_SIZE_K(4)>; // 8 KB
		};
		device_storage: partition@fe000 {
			label = "device_storage";
			reg = <0x000fa000 DT_SIZE_K(4)>; // 8 KB
		};
	};
};

/ {

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		sram0_image: image@20000000 {
			/* Zephyr image(s) memory */
		};

		sram0_s: image_s@20000000 {
			/* Secure image memory */
		};

		sram0_ns: image_ns@20040000 {
			/* Non-Secure image memory */
		};
	};
};

/* Include partition configuration file */
#include "de1353_cpuapp_partition_conf.dts"
