Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto a0d7ef929e0b4e94966009b837033021 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot UART_TEST_behav xil_defaultlib.UART_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.COUNTER_FOR_BAUD(N=9,M=326)
Compiling module xil_defaultlib.UART_RX(D_BIT=8,SB_TICK=16)
Compiling module xil_defaultlib.UART_TX(D_BIT=8,SB_TICK=16)
Compiling module xil_defaultlib.fifo(B=8,W=15)
Compiling module xil_defaultlib.UART_TOP
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.UART_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot UART_TEST_behav
