Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon May  4 13:55:04 2020
| Host         : DESKTOP-E4CP06Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_wrapper_control_sets_placed.rpt
| Design       : test_wrapper
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   227 |
|    Minimum number of control sets                        |   227 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   416 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   227 |
| >= 0 to < 4        |    20 |
| >= 4 to < 6        |    22 |
| >= 6 to < 8        |    12 |
| >= 8 to < 10       |   107 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     0 |
| >= 16              |    57 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             423 |          149 |
| No           | No                    | Yes                    |              33 |           11 |
| No           | Yes                   | No                     |             444 |          185 |
| Yes          | No                    | No                     |            1037 |          290 |
| Yes          | No                    | Yes                    |              17 |           10 |
| Yes          | Yes                   | No                     |            2478 |          891 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                           |                                                                                              Enable Signal                                                                                             |                                                              Set/Reset Signal                                                              | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/force_lock0                                                                                                                                 | test_i/mdm_1/U0/MDM_Core_I1/dbgreg_unlocked                                                                                                |                1 |              1 |
|  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0    |                1 |              1 |
|  test_i/mdm_1/U0/Use_E2.BSCAN_I/UPDATE                           |                                                                                                                                                                                                        | test_i/mdm_1/U0/update_reset                                                                                                               |                1 |              1 |
|  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 |                1 |              1 |
|  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.dbgreg_CAPTURE_reg                                                                                                                       | test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/sel_with_scan_reset                                                                     |                1 |              1 |
|  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                 |                1 |              1 |
|  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/force_lock0                                                                                                                                 | test_i/mdm_1/U0/MDM_Core_I1/dbgreg_force_lock                                                                                              |                1 |              1 |
| ~test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                             |                1 |              1 |
|  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 |                                                                                                                                                                                                        | test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/data_cmd_reset                                                                  |                1 |              1 |
| ~test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 |                                                                                                                                                                                                        | test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                           |                1 |              1 |
|  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0 |                1 |              1 |
|  test_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                        | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                 |                1 |              1 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           |                                                                                                                                            |                1 |              1 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                  |                                                                                                                                            |                1 |              1 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                 |                                                                                                                                            |                1 |              2 |
|  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                         |                1 |              2 |
|  test_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                             |                                                                                                                                                                                                        | test_i/mdm_1/U0/Use_E2.BSCAN_I/busy_with_scan_reset                                                                                        |                2 |              2 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                     |                                                                                                                                            |                1 |              2 |
|  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 |                                                                                                                                                                                                        |                                                                                                                                            |                2 |              3 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/lmb_state                                                                                                                                                  | test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                    |                1 |              3 |
|  test_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                        | test_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                |                1 |              4 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                      | test_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                1 |              4 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | test_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              4 |
|  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | test_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | test_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                       |                                                                                                                                            |                1 |              4 |
|  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | test_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                               | test_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |
| ~test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 |                                                                                                                                                                                                        | test_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/mdm_1/U0/MDM_Core_I1/FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_2_n_0                                                                                                                         | test_i/mdm_1/U0/MDM_Core_I1/Functional_Reset                                                                                               |                1 |              4 |
|  test_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                        | test_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                          |                2 |              4 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                               | test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                        |                1 |              4 |
|  test_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                        | test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0         |                1 |              4 |
|  test_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                        | test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0     |                2 |              4 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                 | test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                    |                2 |              5 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                      |                                                                                                                                            |                1 |              5 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.shift_index[0]_i_1_n_0                                                                                                                                  | test_i/mdm_1/U0/MDM_Core_I1/Functional_Reset                                                                                               |                2 |              5 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                     | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              5 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/data_Exists_I_reg_0                                                                                                                    | test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                    |                2 |              5 |
|  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                            |                3 |              5 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/len[4]_i_1_n_0                                                                                                                                             | test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                    |                2 |              5 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                   | test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                    |                1 |              5 |
|  test_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                        | test_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                               |                3 |              5 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/master_data_exists                                                                                                                      | test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                    |                2 |              5 |
|  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[7][0]                                                                                                                 |                                                                                                                                            |                1 |              6 |
|  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.dbgreg_CAPTURE_reg[0]                                                                                                    |                                                                                                                                            |                2 |              6 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/lmb_len                                                                                                                                                    | test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                    |                2 |              6 |
|  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.dbgreg_CAPTURE_reg_0[1]                                                                                                  |                                                                                                                                            |                2 |              6 |
|  test_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                        | test_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                2 |              6 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/pad_inst/state                                                                                                                        | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/pad_inst/state[7]_i_1_n_0                                                 |                2 |              6 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | test_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |
|  test_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                        | test_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                2 |              6 |
|  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_0[0]                                                                                                                      |                                                                                                                                            |                2 |              7 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                       | test_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                           |                2 |              7 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                     | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                1 |              7 |
|  test_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                        | test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                        |                3 |              7 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                5 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                5 |              8 |
|  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[3].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0] |                                                                                                                                            |                7 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                                                             | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                3 |              8 |
|  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0] |                                                                                                                                            |                7 |              8 |
|  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0] |                                                                                                                                            |                7 |              8 |
|  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[2].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0] |                                                                                                                                            |                7 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                             | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                            |                2 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                             | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                4 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                              | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                             | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                6 |              8 |
|  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                        |                                                                                                                                            |                2 |              8 |
| ~test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                            |                2 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/p_1_in__0[7]                                                                                                                                     | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                4 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                             | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                4 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                              | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                3 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                             | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                5 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                              | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                4 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                             | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                             | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                4 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/p_1_in__0[23]                                                                                                                                    | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                3 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                             | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                3 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                             | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                6 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                              | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                             | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                             | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                7 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                              | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/p_1_in__0[15]                                                                                                                                    | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                3 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                             | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                3 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                             | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                4 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/p_1_in__0[31]                                                                                                                                    | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                             | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                4 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                             | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                             | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                5 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/pad_inst/en_pad                                                                                                                       | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/pad_inst/reset_round_counter                                              |                3 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                 | test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                        |                2 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                            | test_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                3 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/slv_reg0[15]_i_1_n_0                                                                    |                1 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/slv_reg0[15]_i_1_n_0                                                                    |                2 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                 | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/slv_reg0[15]_i_1_n_0                                                                    |                3 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/slv_reg0[15]_i_1_n_0                                                                    |                3 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                              | test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]              |                2 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/slv_reg0[15]_i_1_n_0                                                                    |                2 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/slv_reg0[15]_i_1_n_0                                                                    |                2 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/slv_reg0[15]_i_1_n_0                                                                    |                2 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/slv_reg0[15]_i_1_n_0                                                                    |                1 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                3 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/slv_reg0[15]_i_1_n_0                                                                    |                1 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                 | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/slv_reg0[15]_i_1_n_0                                                                    |                1 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/slv_reg0[15]_i_1_n_0                                                                    |                1 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                 | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/slv_reg0[15]_i_1_n_0                                                                    |                1 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/p_1_in[7]                                                                                                                                           | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/slv_reg0[15]_i_1_n_0                                                                    |                1 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/p_1_in[23]                                                                                                                                          | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/slv_reg0[15]_i_1_n_0                                                                    |                1 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/p_1_in[15]                                                                                                                                          | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/slv_reg0[15]_i_1_n_0                                                                    |                2 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/p_1_in[31]                                                                                                                                          | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/slv_reg0[15]_i_1_n_0                                                                    |                1 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                            |                1 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                            |                1 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                4 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                6 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                3 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                3 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                6 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                             | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                4 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                4 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                             | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                3 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                3 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                             | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                3 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                6 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                             | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                3 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                             | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                3 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                4 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                5 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                              | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                3 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                                                             | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                                                             | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                3 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                                                             | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                3 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                3 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                5 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                4 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                6 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                4 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                4 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                5 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                             | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                4 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                4 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                7 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                4 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                             | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                4 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                6 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0                                                                                                                             | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                4 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                                                            | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                             | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                3 |              8 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/state                                                                                                                                 | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sha256_reset                                                              |                3 |              9 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | test_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                3 |              9 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.bit_cnt[0]_i_1_n_0                                                                                                                                      | test_i/mdm_1/U0/MDM_Core_I1/Functional_Reset                                                                                               |                6 |              9 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                        |                                                                                                                                            |                5 |              9 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                            |                                                                                                                                            |                6 |              9 |
|  test_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                        | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/slv_reg0[15]_i_1_n_0                                                                    |                4 |             10 |
|  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.dbgreg_CAPTURE_reg_0[0]                                                                                                  |                                                                                                                                            |                4 |             10 |
|  test_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                        | test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                    |                4 |             10 |
|  test_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                        | test_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                5 |             11 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                            |                                                                                                                                            |                4 |             12 |
|  test_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                        | test_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                4 |             12 |
|  test_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                        | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |                5 |             12 |
|  test_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                        | test_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                4 |             12 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                      |                                                                                                                                            |                2 |             12 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                   | test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             16 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                              |                6 |             17 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | test_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                4 |             19 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                         | test_i/mdm_1/U0/MDM_Core_I1/Functional_Reset                                                                                               |                7 |             20 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                9 |             22 |
|  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      |                                                                                                                                                                                                        | test_i/mdm_1/U0/MDM_Core_I1/shift_n_reset                                                                                                  |                4 |             23 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                             | test_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |               10 |             27 |
|  test_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                        | test_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                          |                8 |             27 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                       | test_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |                6 |             28 |
|  test_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                        | test_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |               11 |             31 |
|  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                            |                9 |             32 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                     | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |               17 |             32 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/Addr_Counters[1].FDRE_I/CI                                                                                                             |                                                                                                                                            |                8 |             32 |
|  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/E[0]                                                                                                                                    |                                                                                                                                            |                5 |             32 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                        |                                                                                                                                            |                9 |             32 |
|  test_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                        | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                         |               13 |             32 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                9 |             32 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0[0]                                                                              | test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             32 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                       |               21 |             32 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                       |               17 |             32 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                          | test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             32 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[1].FDRE_I/CI                                                                                                              |                                                                                                                                            |                9 |             32 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                    | test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             32 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/slv_reg_rden__0                                                                                                                                     | test_i/led_axi_0/inst/led_axi_v1_0_LED_IO_AXI_inst/slv_reg0[15]_i_1_n_0                                                                    |               15 |             32 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/pad_inst/en_pad                                                                                                                       |                                                                                                                                            |               13 |             32 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                          | test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                        |                9 |             32 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | test_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                9 |             33 |
|  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdo_reg                                                                                                                                                     |                                                                                                                                            |               10 |             34 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                |                                                                                                                                            |                7 |             34 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         |                                                                                                                                            |                8 |             34 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                     |                                                                                                                                            |                9 |             34 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                            |                8 |             35 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                            |                9 |             35 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                   |               14 |             36 |
|  test_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                        | test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                    |               13 |             37 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0                                                                                                                          | test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                    |               11 |             39 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                            |                                                                                                                                            |               12 |             40 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                          |                                                                                                                                            |               11 |             40 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                            |                9 |             40 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                            |               10 |             40 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/M_AXI_AWADDR[31]_i_2_n_0                                                                                                                                   | test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                    |                9 |             43 |
|  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.dbgreg_CAPTURE_reg                                                                                                                       |                                                                                                                                            |               13 |             50 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/en_cur_block_counter                                                                                                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sha256_reset                                                              |               14 |             55 |
|  test_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                        | test_i/mdm_1/U0/MDM_Core_I1/Functional_Reset                                                                                               |               28 |             56 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                  |               27 |             63 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                            |                                                                                                                                            |                8 |             64 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                            |                                                                                                                                            |               10 |             75 |
|  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      |                                                                                                                                                                                                        |                                                                                                                                            |               36 |             90 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               42 |            115 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[11]                                                                                                                               |                                                                                                                                            |               16 |            128 |
|  test_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                        | test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               70 |            154 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_control_delays/delay_reg[0][1]_0[1]                                                                                               |                                                                                                                                            |               49 |            224 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                 | test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |              111 |            234 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hash_control_delays/delay_reg[1][1]_1[0]                                                                                              | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hash_control_delays/delay_reg[1][1]_0                                     |               64 |            256 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_control_delays/delay_reg[1][1]_0[1]                                                                                              |                                                                                                                                            |               68 |            256 |
|  test_i/clk_wiz_1/inst/clk_out1                                  | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg3                                                                                                                                         | test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                  |               93 |            309 |
|  test_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                        |                                                                                                                                            |              116 |            350 |
+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


