read_verilog <<EOF
module test(input [1:0] a, input b, output o);
  assign o = a & b;
endmodule
EOF

# Write output to file instead of stdout
write_lakeroad file.egg
