{
    "code": "```verilog\nmodule TopModule (\n    input logic clk,    // Clock signal\n    input logic d,      // Data input\n    input logic r,      // Synchronous reset\n    output logic q      // Flip-flop output\n);\n\n    always @(posedge clk) begin\n        if (r) begin\n            q <= 1'b0;    // Reset output to 0\n        end else begin\n            q <= d;       // Capture data input\n        end\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}