-- ------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\zynqRadioHWSWLTEMIBDetectorRFSoC2x2\LTE_MIB_H_ip_src_Front_End_FIR_Decimation
-- Created: 2022-05-23 17:26:47
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- ------------------------------------------------------------
-- 
-- 
-- ------------------------------------------------------------
-- 
-- Module: LTE_MIB_H_ip_src_Front_End_FIR_Decimation
-- Source Path: /LTE_MIB_H_ip_src_Front_End_FIR_Decimation
-- 
-- ------------------------------------------------------------
-- 
-- HDL Implementation    : Fully parallel
-- Multipliers           : 68


LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
USE IEEE.numeric_std.ALL;

ENTITY LTE_MIB_H_ip_src_Front_End_FIR_Decimation IS
   PORT( clk                             :   IN    std_logic; 
         enb_1_1_1                       :   IN    std_logic; 
         reset_x                         :   IN    std_logic; 
         LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_re:   IN    std_logic_vector(15 DOWNTO 0); -- sfix16_En15
         LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_im:   IN    std_logic_vector(15 DOWNTO 0); -- sfix16_En15
         LTE_MIB_H_ip_src_Front_End_FIR_Decimation_out_re:   OUT   std_logic_vector(15 DOWNTO 0); -- sfix16_En15
         LTE_MIB_H_ip_src_Front_End_FIR_Decimation_out_im:   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
         );

END LTE_MIB_H_ip_src_Front_End_FIR_Decimation;


----------------------------------------------------------------
--Module Architecture: LTE_MIB_H_ip_src_Front_End_FIR_Decimation
----------------------------------------------------------------
ARCHITECTURE rtl OF LTE_MIB_H_ip_src_Front_End_FIR_Decimation IS
  -- Local Functions
  -- Type Definitions
  TYPE delay_pipeline_type IS ARRAY (NATURAL range <>) OF signed(36 DOWNTO 0); -- sfix37_En31
  -- Constants
  CONSTANT coeffphase1_1                  : signed(15 DOWNTO 0) := to_signed(96, 16); -- sfix16_En16
  CONSTANT coeffphase1_2                  : signed(15 DOWNTO 0) := to_signed(-185, 16); -- sfix16_En16
  CONSTANT coeffphase1_3                  : signed(15 DOWNTO 0) := to_signed(-72, 16); -- sfix16_En16
  CONSTANT coeffphase1_4                  : signed(15 DOWNTO 0) := to_signed(589, 16); -- sfix16_En16
  CONSTANT coeffphase1_5                  : signed(15 DOWNTO 0) := to_signed(-1446, 16); -- sfix16_En16
  CONSTANT coeffphase1_6                  : signed(15 DOWNTO 0) := to_signed(2214, 16); -- sfix16_En16
  CONSTANT coeffphase1_7                  : signed(15 DOWNTO 0) := to_signed(-2180, 16); -- sfix16_En16
  CONSTANT coeffphase1_8                  : signed(15 DOWNTO 0) := to_signed(-269, 16); -- sfix16_En16
  CONSTANT coeffphase1_9                  : signed(15 DOWNTO 0) := to_signed(24711, 16); -- sfix16_En16
  CONSTANT coeffphase1_10                 : signed(15 DOWNTO 0) := to_signed(12940, 16); -- sfix16_En16
  CONSTANT coeffphase1_11                 : signed(15 DOWNTO 0) := to_signed(-5293, 16); -- sfix16_En16
  CONSTANT coeffphase1_12                 : signed(15 DOWNTO 0) := to_signed(1984, 16); -- sfix16_En16
  CONSTANT coeffphase1_13                 : signed(15 DOWNTO 0) := to_signed(-171, 16); -- sfix16_En16
  CONSTANT coeffphase1_14                 : signed(15 DOWNTO 0) := to_signed(-586, 16); -- sfix16_En16
  CONSTANT coeffphase1_15                 : signed(15 DOWNTO 0) := to_signed(610, 16); -- sfix16_En16
  CONSTANT coeffphase1_16                 : signed(15 DOWNTO 0) := to_signed(-399, 16); -- sfix16_En16
  CONSTANT coeffphase1_17                 : signed(15 DOWNTO 0) := to_signed(71, 16); -- sfix16_En16
  CONSTANT coeffphase2_1                  : signed(15 DOWNTO 0) := to_signed(71, 16); -- sfix16_En16
  CONSTANT coeffphase2_2                  : signed(15 DOWNTO 0) := to_signed(-399, 16); -- sfix16_En16
  CONSTANT coeffphase2_3                  : signed(15 DOWNTO 0) := to_signed(610, 16); -- sfix16_En16
  CONSTANT coeffphase2_4                  : signed(15 DOWNTO 0) := to_signed(-586, 16); -- sfix16_En16
  CONSTANT coeffphase2_5                  : signed(15 DOWNTO 0) := to_signed(-171, 16); -- sfix16_En16
  CONSTANT coeffphase2_6                  : signed(15 DOWNTO 0) := to_signed(1984, 16); -- sfix16_En16
  CONSTANT coeffphase2_7                  : signed(15 DOWNTO 0) := to_signed(-5293, 16); -- sfix16_En16
  CONSTANT coeffphase2_8                  : signed(15 DOWNTO 0) := to_signed(12940, 16); -- sfix16_En16
  CONSTANT coeffphase2_9                  : signed(15 DOWNTO 0) := to_signed(24711, 16); -- sfix16_En16
  CONSTANT coeffphase2_10                 : signed(15 DOWNTO 0) := to_signed(-269, 16); -- sfix16_En16
  CONSTANT coeffphase2_11                 : signed(15 DOWNTO 0) := to_signed(-2180, 16); -- sfix16_En16
  CONSTANT coeffphase2_12                 : signed(15 DOWNTO 0) := to_signed(2214, 16); -- sfix16_En16
  CONSTANT coeffphase2_13                 : signed(15 DOWNTO 0) := to_signed(-1446, 16); -- sfix16_En16
  CONSTANT coeffphase2_14                 : signed(15 DOWNTO 0) := to_signed(589, 16); -- sfix16_En16
  CONSTANT coeffphase2_15                 : signed(15 DOWNTO 0) := to_signed(-72, 16); -- sfix16_En16
  CONSTANT coeffphase2_16                 : signed(15 DOWNTO 0) := to_signed(-185, 16); -- sfix16_En16
  CONSTANT coeffphase2_17                 : signed(15 DOWNTO 0) := to_signed(96, 16); -- sfix16_En16

  -- Signals
  SIGNAL cur_count                        : unsigned(1 DOWNTO 0); -- ufix2
  SIGNAL phase_0                          : std_logic; -- boolean
  SIGNAL input_mux_re                     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_mux_im                     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re                : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_im                : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL product_phase1_1_re              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_1_im              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_1_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_1_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_1_pipe               : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase1_1_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase1_1_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_1_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_1_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_1_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_2_re              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_2_im              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_2_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_2_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_3_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_3_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_2_pipe               : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase1_2_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase1_2_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_2_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_2_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_2_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_3_re              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_3_im              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_4_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_4_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_5_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_5_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_3_pipe               : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase1_3_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase1_3_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_3_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_3_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_3_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_4_re              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_4_im              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_6_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_6_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_7_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_7_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_4_pipe               : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase1_4_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase1_4_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_4_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_4_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_4_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_5_re              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_5_im              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_8_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_8_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_9_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_9_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_5_pipe               : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase1_5_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase1_5_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_5_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_5_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_5_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_6_re              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_6_im              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_10_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_10_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_11_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_11_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_6_pipe               : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase1_6_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase1_6_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_6_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_6_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_6_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_7_re              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_7_im              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_12_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_12_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_13_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_13_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_7_pipe               : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase1_7_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase1_7_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_7_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_7_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_7_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_8_re              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_8_im              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_14_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_14_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_15_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_15_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_8_pipe               : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase1_8_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase1_8_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_8_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_8_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_8_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_9_re              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_9_im              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_16_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_16_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_17_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_17_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_9_pipe               : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase1_9_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase1_9_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_9_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_9_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_9_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_10_re             : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_10_im             : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_18_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_18_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_19_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_19_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_10_pipe              : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase1_10_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase1_10_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_10_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_10_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_10_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_11_re             : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_11_im             : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_20_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_20_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_21_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_21_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_11_pipe              : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase1_11_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase1_11_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_11_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_11_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_11_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_12_re             : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_12_im             : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_22_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_22_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_23_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_23_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_12_pipe              : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase1_12_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase1_12_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_12_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_12_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_12_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_13_re             : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_13_im             : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_24_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_24_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_25_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_25_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_13_pipe              : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase1_13_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase1_13_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_13_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_13_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_13_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_14_re             : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_14_im             : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_26_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_26_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_27_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_27_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_14_pipe              : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase1_14_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase1_14_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_14_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_14_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_14_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_15_re             : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_15_im             : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_28_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_28_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_29_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_29_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_15_pipe              : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase1_15_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase1_15_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_15_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_15_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_15_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_16_re             : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_16_im             : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_30_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_30_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_31_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_31_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_16_pipe              : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase1_16_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase1_16_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_16_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_16_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_16_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_17_re             : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_17_im             : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_32_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_32_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_33_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_33_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_17_pipe              : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase1_17_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase1_17_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_17_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_17_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase1_17_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_1_re              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_1_im              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL input_pipeline_re_pipe_re        : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_im        : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_1_re      : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_1_im      : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_1_pipe               : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase2_1_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase2_1_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_1_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_1_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_1_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_2_re              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_2_im              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL input_pipeline_re_pipe_2_re      : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_2_im      : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_3_re      : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_3_im      : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_2_pipe               : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase2_2_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase2_2_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_2_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_2_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_2_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_3_re              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_3_im              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL input_pipeline_re_pipe_4_re      : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_4_im      : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_5_re      : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_5_im      : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_3_pipe               : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase2_3_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase2_3_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_3_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_3_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_3_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_4_re              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_4_im              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL input_pipeline_re_pipe_6_re      : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_6_im      : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_7_re      : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_7_im      : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_4_pipe               : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase2_4_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase2_4_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_4_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_4_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_4_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_5_re              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_5_im              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL input_pipeline_re_pipe_8_re      : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_8_im      : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_9_re      : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_9_im      : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_5_pipe               : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase2_5_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase2_5_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_5_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_5_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_5_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_6_re              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_6_im              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL input_pipeline_re_pipe_10_re     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_10_im     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_11_re     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_11_im     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_6_pipe               : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase2_6_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase2_6_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_6_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_6_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_6_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_7_re              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_7_im              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL input_pipeline_re_pipe_12_re     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_12_im     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_13_re     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_13_im     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_7_pipe               : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase2_7_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase2_7_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_7_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_7_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_7_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_8_re              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_8_im              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL input_pipeline_re_pipe_14_re     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_14_im     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_15_re     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_15_im     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_8_pipe               : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase2_8_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase2_8_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_8_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_8_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_8_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_9_re              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_9_im              : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL input_pipeline_re_pipe_16_re     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_16_im     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_17_re     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_17_im     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_9_pipe               : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase2_9_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase2_9_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_9_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_9_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_9_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_10_re             : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_10_im             : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL input_pipeline_re_pipe_18_re     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_18_im     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_19_re     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_19_im     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_10_pipe              : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase2_10_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase2_10_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_10_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_10_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_10_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_11_re             : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_11_im             : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL input_pipeline_re_pipe_20_re     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_20_im     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_21_re     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_21_im     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_11_pipe              : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase2_11_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase2_11_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_11_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_11_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_11_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_12_re             : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_12_im             : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL input_pipeline_re_pipe_22_re     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_22_im     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_23_re     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_23_im     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_12_pipe              : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase2_12_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase2_12_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_12_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_12_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_12_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_13_re             : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_13_im             : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL input_pipeline_re_pipe_24_re     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_24_im     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_25_re     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_25_im     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_13_pipe              : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase2_13_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase2_13_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_13_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_13_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_13_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_14_re             : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_14_im             : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL input_pipeline_re_pipe_26_re     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_26_im     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_27_re     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_27_im     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_14_pipe              : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase2_14_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase2_14_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_14_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_14_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_14_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_15_re             : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_15_im             : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL input_pipeline_re_pipe_28_re     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_28_im     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_29_re     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_29_im     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_15_pipe              : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase2_15_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase2_15_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_15_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_15_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_15_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_16_re             : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_16_im             : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL input_pipeline_re_pipe_30_re     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_30_im     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_31_re     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_31_im     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_16_pipe              : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase2_16_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase2_16_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_16_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_16_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_16_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_17_re             : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_17_im             : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL input_pipeline_re_pipe_32_re     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_32_im     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_33_re     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_pipe_33_im     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_17_pipe              : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL coeffphase2_17_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En16
  SIGNAL product_phase2_17_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_17_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_17_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL product_phase2_17_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En31
  SIGNAL polyadd_1_re                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL polyadd_1_im                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast                         : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_1                       : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp                         : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_2                       : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_3                       : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_1                       : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL polyadd_2_re                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL polyadd_2_im                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_4                       : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_5                       : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_2                       : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_6                       : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_7                       : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_3                       : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL polyadd_3_re                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL polyadd_3_im                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_8                       : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_9                       : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_4                       : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_10                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_11                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_5                       : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL polyadd_4_re                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL polyadd_4_im                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_12                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_13                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_6                       : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_14                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_15                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_7                       : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL polyadd_5_re                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL polyadd_5_im                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_16                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_17                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_8                       : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_18                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_19                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_9                       : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL polyadd_6_re                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL polyadd_6_im                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_20                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_21                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_10                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_22                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_23                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_11                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL polyadd_7_re                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL polyadd_7_im                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_24                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_25                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_12                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_26                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_27                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_13                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL polyadd_8_re                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL polyadd_8_im                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_28                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_29                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_14                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_30                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_31                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_15                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL polyadd_9_re                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL polyadd_9_im                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_32                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_33                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_16                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_34                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_35                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_17                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL polyadd_10_re                    : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL polyadd_10_im                    : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_36                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_37                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_18                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_38                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_39                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_19                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL polyadd_11_re                    : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL polyadd_11_im                    : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_40                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_41                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_20                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_42                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_43                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_21                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL polyadd_12_re                    : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL polyadd_12_im                    : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_44                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_45                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_22                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_46                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_47                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_23                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL polyadd_13_re                    : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL polyadd_13_im                    : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_48                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_49                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_24                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_50                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_51                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_25                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL polyadd_14_re                    : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL polyadd_14_im                    : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_52                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_53                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_26                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_54                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_55                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_27                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL polyadd_15_re                    : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL polyadd_15_im                    : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_56                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_57                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_28                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_58                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_59                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_29                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL polyadd_16_re                    : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL polyadd_16_im                    : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_60                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_61                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_30                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_62                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_63                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_31                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL polyadd_17_re                    : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL polyadd_17_im                    : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_64                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_65                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_32                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_66                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_67                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_33                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL delay_pipeline_re                : delay_pipeline_type(0 TO 15); -- sfix37_En31
  SIGNAL delay_pipeline_im                : delay_pipeline_type(0 TO 15); -- sfix37_En31
  SIGNAL sumvector_re                     : delay_pipeline_type(0 TO 15); -- sfix37_En31
  SIGNAL sumvector_im                     : delay_pipeline_type(0 TO 15); -- sfix37_En31
  SIGNAL finalsum_re                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL finalsum_im                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_68                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_69                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_34                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_70                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_71                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_35                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_72                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_73                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_36                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_74                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_75                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_37                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_76                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_77                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_38                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_78                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_79                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_39                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_80                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_81                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_40                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_82                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_83                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_41                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_84                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_85                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_42                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_86                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_87                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_43                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_88                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_89                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_44                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_90                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_91                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_45                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_92                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_93                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_46                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_94                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_95                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_47                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_96                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_97                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_48                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_98                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_99                      : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_49                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_100                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_101                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_50                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_102                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_103                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_51                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_104                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_105                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_52                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_106                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_107                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_53                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_108                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_109                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_54                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_110                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_111                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_55                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_112                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_113                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_56                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_114                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_115                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_57                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_116                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_117                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_58                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_118                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_119                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_59                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_120                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_121                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_60                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_122                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_123                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_61                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_124                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_125                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_62                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_126                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_127                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_63                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_128                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_129                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_64                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL add_cast_130                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_cast_131                     : signed(36 DOWNTO 0); -- sfix37_En31
  SIGNAL add_temp_65                      : signed(37 DOWNTO 0); -- sfix38_En31
  SIGNAL output_typeconvert_re            : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL output_typeconvert_im            : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL regout_re                        : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL regout_im                        : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL muxout_re                        : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL muxout_im                        : signed(15 DOWNTO 0); -- sfix16_En15


BEGIN

  -- Block Statements
  ce_output : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        cur_count <= to_unsigned(0, 2);
      ELSIF enb_1_1_1 = '1' THEN
        IF cur_count >= to_unsigned(1, 2) THEN
          cur_count <= to_unsigned(0, 2);
        ELSE
          cur_count <= cur_count + to_unsigned(1, 2);
        END IF;
      END IF;
    END IF; 
  END PROCESS ce_output;

  phase_0 <= '1' WHEN cur_count = to_unsigned(0, 2) AND enb_1_1_1 = '1' ELSE '0';

  --   ---------------- Input Registers ----------------

  input_mux_re <= signed(LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_re) WHEN ( cur_count = to_unsigned(1, 2) ) ELSE
                  input_pipeline_re;
  input_mux_im <= signed(LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_im) WHEN ( cur_count = to_unsigned(1, 2) ) ELSE
                  input_pipeline_im;
  input_pipeline_process1 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re <= (OTHERS => '0');
        input_pipeline_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        input_pipeline_re <= input_mux_re;
        input_pipeline_im <= input_mux_im;
      END IF;
    END IF; 
  END PROCESS input_pipeline_process1;

  LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re <= signed(LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_re);
  LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_im <= signed(LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_im);

  temp_process1 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_im <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_1_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_1_im <= (OTHERS => '0');
        coeffphase1_1_pipe <= (OTHERS => '0');
        coeffphase1_1_pipe_1 <= (OTHERS => '0');
        product_phase1_1_re_pipe_re <= (OTHERS => '0');
        product_phase1_1_re_pipe_im <= (OTHERS => '0');
        product_phase1_1_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_1_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_im;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_1_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_1_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_im;
        coeffphase1_1_pipe <= coeffphase1_1;
        coeffphase1_1_pipe_1 <= coeffphase1_1_pipe;

        product_phase1_1_re_pipe_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_1_re * coeffphase1_1_pipe_1;
        product_phase1_1_re_pipe_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_1_im * coeffphase1_1_pipe_1;

        product_phase1_1_re_pipe_1_re <= product_phase1_1_re_pipe_re;
        product_phase1_1_re_pipe_1_im <= product_phase1_1_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process1;

  product_phase1_1_re <= product_phase1_1_re_pipe_1_re;
  product_phase1_1_im <= product_phase1_1_re_pipe_1_im;

  temp_process2 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_2_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_2_im <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_3_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_3_im <= (OTHERS => '0');
        coeffphase1_2_pipe <= (OTHERS => '0');
        coeffphase1_2_pipe_1 <= (OTHERS => '0');
        product_phase1_2_re_pipe_re <= (OTHERS => '0');
        product_phase1_2_re_pipe_im <= (OTHERS => '0');
        product_phase1_2_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_2_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_2_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_2_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_im;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_3_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_2_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_3_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_2_im;
        coeffphase1_2_pipe <= coeffphase1_2;
        coeffphase1_2_pipe_1 <= coeffphase1_2_pipe;

        product_phase1_2_re_pipe_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_3_re * coeffphase1_2_pipe_1;
        product_phase1_2_re_pipe_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_3_im * coeffphase1_2_pipe_1;

        product_phase1_2_re_pipe_1_re <= product_phase1_2_re_pipe_re;
        product_phase1_2_re_pipe_1_im <= product_phase1_2_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process2;

  product_phase1_2_re <= product_phase1_2_re_pipe_1_re;
  product_phase1_2_im <= product_phase1_2_re_pipe_1_im;

  temp_process3 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_4_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_4_im <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_5_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_5_im <= (OTHERS => '0');
        coeffphase1_3_pipe <= (OTHERS => '0');
        coeffphase1_3_pipe_1 <= (OTHERS => '0');
        product_phase1_3_re_pipe_re <= (OTHERS => '0');
        product_phase1_3_re_pipe_im <= (OTHERS => '0');
        product_phase1_3_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_3_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_4_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_4_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_im;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_5_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_4_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_5_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_4_im;
        coeffphase1_3_pipe <= coeffphase1_3;
        coeffphase1_3_pipe_1 <= coeffphase1_3_pipe;

        product_phase1_3_re_pipe_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_5_re * coeffphase1_3_pipe_1;
        product_phase1_3_re_pipe_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_5_im * coeffphase1_3_pipe_1;

        product_phase1_3_re_pipe_1_re <= product_phase1_3_re_pipe_re;
        product_phase1_3_re_pipe_1_im <= product_phase1_3_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process3;

  product_phase1_3_re <= product_phase1_3_re_pipe_1_re;
  product_phase1_3_im <= product_phase1_3_re_pipe_1_im;

  temp_process4 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_6_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_6_im <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_7_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_7_im <= (OTHERS => '0');
        coeffphase1_4_pipe <= (OTHERS => '0');
        coeffphase1_4_pipe_1 <= (OTHERS => '0');
        product_phase1_4_re_pipe_re <= (OTHERS => '0');
        product_phase1_4_re_pipe_im <= (OTHERS => '0');
        product_phase1_4_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_4_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_6_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_6_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_im;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_7_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_6_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_7_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_6_im;
        coeffphase1_4_pipe <= coeffphase1_4;
        coeffphase1_4_pipe_1 <= coeffphase1_4_pipe;

        product_phase1_4_re_pipe_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_7_re * coeffphase1_4_pipe_1;
        product_phase1_4_re_pipe_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_7_im * coeffphase1_4_pipe_1;

        product_phase1_4_re_pipe_1_re <= product_phase1_4_re_pipe_re;
        product_phase1_4_re_pipe_1_im <= product_phase1_4_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process4;

  product_phase1_4_re <= product_phase1_4_re_pipe_1_re;
  product_phase1_4_im <= product_phase1_4_re_pipe_1_im;

  temp_process5 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_8_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_8_im <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_9_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_9_im <= (OTHERS => '0');
        coeffphase1_5_pipe <= (OTHERS => '0');
        coeffphase1_5_pipe_1 <= (OTHERS => '0');
        product_phase1_5_re_pipe_re <= (OTHERS => '0');
        product_phase1_5_re_pipe_im <= (OTHERS => '0');
        product_phase1_5_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_5_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_8_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_8_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_im;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_9_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_8_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_9_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_8_im;
        coeffphase1_5_pipe <= coeffphase1_5;
        coeffphase1_5_pipe_1 <= coeffphase1_5_pipe;

        product_phase1_5_re_pipe_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_9_re * coeffphase1_5_pipe_1;
        product_phase1_5_re_pipe_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_9_im * coeffphase1_5_pipe_1;

        product_phase1_5_re_pipe_1_re <= product_phase1_5_re_pipe_re;
        product_phase1_5_re_pipe_1_im <= product_phase1_5_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process5;

  product_phase1_5_re <= product_phase1_5_re_pipe_1_re;
  product_phase1_5_im <= product_phase1_5_re_pipe_1_im;

  temp_process6 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_10_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_10_im <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_11_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_11_im <= (OTHERS => '0');
        coeffphase1_6_pipe <= (OTHERS => '0');
        coeffphase1_6_pipe_1 <= (OTHERS => '0');
        product_phase1_6_re_pipe_re <= (OTHERS => '0');
        product_phase1_6_re_pipe_im <= (OTHERS => '0');
        product_phase1_6_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_6_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_10_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_10_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_im;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_11_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_10_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_11_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_10_im;
        coeffphase1_6_pipe <= coeffphase1_6;
        coeffphase1_6_pipe_1 <= coeffphase1_6_pipe;

        product_phase1_6_re_pipe_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_11_re * coeffphase1_6_pipe_1;
        product_phase1_6_re_pipe_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_11_im * coeffphase1_6_pipe_1;

        product_phase1_6_re_pipe_1_re <= product_phase1_6_re_pipe_re;
        product_phase1_6_re_pipe_1_im <= product_phase1_6_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process6;

  product_phase1_6_re <= product_phase1_6_re_pipe_1_re;
  product_phase1_6_im <= product_phase1_6_re_pipe_1_im;

  temp_process7 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_12_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_12_im <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_13_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_13_im <= (OTHERS => '0');
        coeffphase1_7_pipe <= (OTHERS => '0');
        coeffphase1_7_pipe_1 <= (OTHERS => '0');
        product_phase1_7_re_pipe_re <= (OTHERS => '0');
        product_phase1_7_re_pipe_im <= (OTHERS => '0');
        product_phase1_7_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_7_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_12_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_12_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_im;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_13_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_12_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_13_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_12_im;
        coeffphase1_7_pipe <= coeffphase1_7;
        coeffphase1_7_pipe_1 <= coeffphase1_7_pipe;

        product_phase1_7_re_pipe_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_13_re * coeffphase1_7_pipe_1;
        product_phase1_7_re_pipe_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_13_im * coeffphase1_7_pipe_1;

        product_phase1_7_re_pipe_1_re <= product_phase1_7_re_pipe_re;
        product_phase1_7_re_pipe_1_im <= product_phase1_7_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process7;

  product_phase1_7_re <= product_phase1_7_re_pipe_1_re;
  product_phase1_7_im <= product_phase1_7_re_pipe_1_im;

  temp_process8 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_14_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_14_im <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_15_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_15_im <= (OTHERS => '0');
        coeffphase1_8_pipe <= (OTHERS => '0');
        coeffphase1_8_pipe_1 <= (OTHERS => '0');
        product_phase1_8_re_pipe_re <= (OTHERS => '0');
        product_phase1_8_re_pipe_im <= (OTHERS => '0');
        product_phase1_8_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_8_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_14_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_14_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_im;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_15_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_14_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_15_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_14_im;
        coeffphase1_8_pipe <= coeffphase1_8;
        coeffphase1_8_pipe_1 <= coeffphase1_8_pipe;

        product_phase1_8_re_pipe_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_15_re * coeffphase1_8_pipe_1;
        product_phase1_8_re_pipe_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_15_im * coeffphase1_8_pipe_1;

        product_phase1_8_re_pipe_1_re <= product_phase1_8_re_pipe_re;
        product_phase1_8_re_pipe_1_im <= product_phase1_8_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process8;

  product_phase1_8_re <= product_phase1_8_re_pipe_1_re;
  product_phase1_8_im <= product_phase1_8_re_pipe_1_im;

  temp_process9 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_16_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_16_im <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_17_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_17_im <= (OTHERS => '0');
        coeffphase1_9_pipe <= (OTHERS => '0');
        coeffphase1_9_pipe_1 <= (OTHERS => '0');
        product_phase1_9_re_pipe_re <= (OTHERS => '0');
        product_phase1_9_re_pipe_im <= (OTHERS => '0');
        product_phase1_9_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_9_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_16_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_16_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_im;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_17_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_16_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_17_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_16_im;
        coeffphase1_9_pipe <= coeffphase1_9;
        coeffphase1_9_pipe_1 <= coeffphase1_9_pipe;

        product_phase1_9_re_pipe_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_17_re * coeffphase1_9_pipe_1;
        product_phase1_9_re_pipe_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_17_im * coeffphase1_9_pipe_1;

        product_phase1_9_re_pipe_1_re <= product_phase1_9_re_pipe_re;
        product_phase1_9_re_pipe_1_im <= product_phase1_9_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process9;

  product_phase1_9_re <= product_phase1_9_re_pipe_1_re;
  product_phase1_9_im <= product_phase1_9_re_pipe_1_im;

  temp_process10 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_18_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_18_im <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_19_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_19_im <= (OTHERS => '0');
        coeffphase1_10_pipe <= (OTHERS => '0');
        coeffphase1_10_pipe_1 <= (OTHERS => '0');
        product_phase1_10_re_pipe_re <= (OTHERS => '0');
        product_phase1_10_re_pipe_im <= (OTHERS => '0');
        product_phase1_10_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_10_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_18_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_18_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_im;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_19_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_18_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_19_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_18_im;
        coeffphase1_10_pipe <= coeffphase1_10;
        coeffphase1_10_pipe_1 <= coeffphase1_10_pipe;

        product_phase1_10_re_pipe_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_19_re * coeffphase1_10_pipe_1;
        product_phase1_10_re_pipe_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_19_im * coeffphase1_10_pipe_1;

        product_phase1_10_re_pipe_1_re <= product_phase1_10_re_pipe_re;
        product_phase1_10_re_pipe_1_im <= product_phase1_10_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process10;

  product_phase1_10_re <= product_phase1_10_re_pipe_1_re;
  product_phase1_10_im <= product_phase1_10_re_pipe_1_im;

  temp_process11 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_20_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_20_im <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_21_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_21_im <= (OTHERS => '0');
        coeffphase1_11_pipe <= (OTHERS => '0');
        coeffphase1_11_pipe_1 <= (OTHERS => '0');
        product_phase1_11_re_pipe_re <= (OTHERS => '0');
        product_phase1_11_re_pipe_im <= (OTHERS => '0');
        product_phase1_11_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_11_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_20_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_20_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_im;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_21_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_20_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_21_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_20_im;
        coeffphase1_11_pipe <= coeffphase1_11;
        coeffphase1_11_pipe_1 <= coeffphase1_11_pipe;

        product_phase1_11_re_pipe_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_21_re * coeffphase1_11_pipe_1;
        product_phase1_11_re_pipe_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_21_im * coeffphase1_11_pipe_1;

        product_phase1_11_re_pipe_1_re <= product_phase1_11_re_pipe_re;
        product_phase1_11_re_pipe_1_im <= product_phase1_11_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process11;

  product_phase1_11_re <= product_phase1_11_re_pipe_1_re;
  product_phase1_11_im <= product_phase1_11_re_pipe_1_im;

  temp_process12 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_22_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_22_im <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_23_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_23_im <= (OTHERS => '0');
        coeffphase1_12_pipe <= (OTHERS => '0');
        coeffphase1_12_pipe_1 <= (OTHERS => '0');
        product_phase1_12_re_pipe_re <= (OTHERS => '0');
        product_phase1_12_re_pipe_im <= (OTHERS => '0');
        product_phase1_12_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_12_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_22_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_22_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_im;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_23_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_22_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_23_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_22_im;
        coeffphase1_12_pipe <= coeffphase1_12;
        coeffphase1_12_pipe_1 <= coeffphase1_12_pipe;

        product_phase1_12_re_pipe_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_23_re * coeffphase1_12_pipe_1;
        product_phase1_12_re_pipe_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_23_im * coeffphase1_12_pipe_1;

        product_phase1_12_re_pipe_1_re <= product_phase1_12_re_pipe_re;
        product_phase1_12_re_pipe_1_im <= product_phase1_12_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process12;

  product_phase1_12_re <= product_phase1_12_re_pipe_1_re;
  product_phase1_12_im <= product_phase1_12_re_pipe_1_im;

  temp_process13 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_24_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_24_im <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_25_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_25_im <= (OTHERS => '0');
        coeffphase1_13_pipe <= (OTHERS => '0');
        coeffphase1_13_pipe_1 <= (OTHERS => '0');
        product_phase1_13_re_pipe_re <= (OTHERS => '0');
        product_phase1_13_re_pipe_im <= (OTHERS => '0');
        product_phase1_13_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_13_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_24_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_24_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_im;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_25_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_24_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_25_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_24_im;
        coeffphase1_13_pipe <= coeffphase1_13;
        coeffphase1_13_pipe_1 <= coeffphase1_13_pipe;

        product_phase1_13_re_pipe_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_25_re * coeffphase1_13_pipe_1;
        product_phase1_13_re_pipe_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_25_im * coeffphase1_13_pipe_1;

        product_phase1_13_re_pipe_1_re <= product_phase1_13_re_pipe_re;
        product_phase1_13_re_pipe_1_im <= product_phase1_13_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process13;

  product_phase1_13_re <= product_phase1_13_re_pipe_1_re;
  product_phase1_13_im <= product_phase1_13_re_pipe_1_im;

  temp_process14 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_26_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_26_im <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_27_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_27_im <= (OTHERS => '0');
        coeffphase1_14_pipe <= (OTHERS => '0');
        coeffphase1_14_pipe_1 <= (OTHERS => '0');
        product_phase1_14_re_pipe_re <= (OTHERS => '0');
        product_phase1_14_re_pipe_im <= (OTHERS => '0');
        product_phase1_14_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_14_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_26_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_26_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_im;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_27_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_26_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_27_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_26_im;
        coeffphase1_14_pipe <= coeffphase1_14;
        coeffphase1_14_pipe_1 <= coeffphase1_14_pipe;

        product_phase1_14_re_pipe_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_27_re * coeffphase1_14_pipe_1;
        product_phase1_14_re_pipe_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_27_im * coeffphase1_14_pipe_1;

        product_phase1_14_re_pipe_1_re <= product_phase1_14_re_pipe_re;
        product_phase1_14_re_pipe_1_im <= product_phase1_14_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process14;

  product_phase1_14_re <= product_phase1_14_re_pipe_1_re;
  product_phase1_14_im <= product_phase1_14_re_pipe_1_im;

  temp_process15 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_28_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_28_im <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_29_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_29_im <= (OTHERS => '0');
        coeffphase1_15_pipe <= (OTHERS => '0');
        coeffphase1_15_pipe_1 <= (OTHERS => '0');
        product_phase1_15_re_pipe_re <= (OTHERS => '0');
        product_phase1_15_re_pipe_im <= (OTHERS => '0');
        product_phase1_15_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_15_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_28_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_28_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_im;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_29_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_28_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_29_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_28_im;
        coeffphase1_15_pipe <= coeffphase1_15;
        coeffphase1_15_pipe_1 <= coeffphase1_15_pipe;

        product_phase1_15_re_pipe_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_29_re * coeffphase1_15_pipe_1;
        product_phase1_15_re_pipe_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_29_im * coeffphase1_15_pipe_1;

        product_phase1_15_re_pipe_1_re <= product_phase1_15_re_pipe_re;
        product_phase1_15_re_pipe_1_im <= product_phase1_15_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process15;

  product_phase1_15_re <= product_phase1_15_re_pipe_1_re;
  product_phase1_15_im <= product_phase1_15_re_pipe_1_im;

  temp_process16 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_30_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_30_im <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_31_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_31_im <= (OTHERS => '0');
        coeffphase1_16_pipe <= (OTHERS => '0');
        coeffphase1_16_pipe_1 <= (OTHERS => '0');
        product_phase1_16_re_pipe_re <= (OTHERS => '0');
        product_phase1_16_re_pipe_im <= (OTHERS => '0');
        product_phase1_16_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_16_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_30_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_30_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_im;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_31_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_30_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_31_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_30_im;
        coeffphase1_16_pipe <= coeffphase1_16;
        coeffphase1_16_pipe_1 <= coeffphase1_16_pipe;

        product_phase1_16_re_pipe_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_31_re * coeffphase1_16_pipe_1;
        product_phase1_16_re_pipe_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_31_im * coeffphase1_16_pipe_1;

        product_phase1_16_re_pipe_1_re <= product_phase1_16_re_pipe_re;
        product_phase1_16_re_pipe_1_im <= product_phase1_16_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process16;

  product_phase1_16_re <= product_phase1_16_re_pipe_1_re;
  product_phase1_16_im <= product_phase1_16_re_pipe_1_im;

  temp_process17 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_32_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_32_im <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_33_re <= (OTHERS => '0');
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_33_im <= (OTHERS => '0');
        coeffphase1_17_pipe <= (OTHERS => '0');
        coeffphase1_17_pipe_1 <= (OTHERS => '0');
        product_phase1_17_re_pipe_re <= (OTHERS => '0');
        product_phase1_17_re_pipe_im <= (OTHERS => '0');
        product_phase1_17_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_17_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_32_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_32_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_im;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_33_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_32_re;
        LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_33_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_32_im;
        coeffphase1_17_pipe <= coeffphase1_17;
        coeffphase1_17_pipe_1 <= coeffphase1_17_pipe;

        product_phase1_17_re_pipe_re <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_33_re * coeffphase1_17_pipe_1;
        product_phase1_17_re_pipe_im <= LTE_MIB_H_ip_src_Front_End_FIR_Decimation_in_regtype_re_pipe_33_im * coeffphase1_17_pipe_1;

        product_phase1_17_re_pipe_1_re <= product_phase1_17_re_pipe_re;
        product_phase1_17_re_pipe_1_im <= product_phase1_17_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process17;

  product_phase1_17_re <= product_phase1_17_re_pipe_1_re;
  product_phase1_17_im <= product_phase1_17_re_pipe_1_im;

  temp_process18 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_pipe_re <= (OTHERS => '0');
        input_pipeline_re_pipe_im <= (OTHERS => '0');
        input_pipeline_re_pipe_1_re <= (OTHERS => '0');
        input_pipeline_re_pipe_1_im <= (OTHERS => '0');
        coeffphase2_1_pipe <= (OTHERS => '0');
        coeffphase2_1_pipe_1 <= (OTHERS => '0');
        product_phase2_1_re_pipe_re <= (OTHERS => '0');
        product_phase2_1_re_pipe_im <= (OTHERS => '0');
        product_phase2_1_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_1_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        input_pipeline_re_pipe_re <= input_pipeline_re;
        input_pipeline_re_pipe_im <= input_pipeline_im;
        input_pipeline_re_pipe_1_re <= input_pipeline_re_pipe_re;
        input_pipeline_re_pipe_1_im <= input_pipeline_re_pipe_im;
        coeffphase2_1_pipe <= coeffphase2_1;
        coeffphase2_1_pipe_1 <= coeffphase2_1_pipe;

        product_phase2_1_re_pipe_re <= input_pipeline_re_pipe_1_re * coeffphase2_1_pipe_1;
        product_phase2_1_re_pipe_im <= input_pipeline_re_pipe_1_im * coeffphase2_1_pipe_1;

        product_phase2_1_re_pipe_1_re <= product_phase2_1_re_pipe_re;
        product_phase2_1_re_pipe_1_im <= product_phase2_1_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process18;

  product_phase2_1_re <= product_phase2_1_re_pipe_1_re;
  product_phase2_1_im <= product_phase2_1_re_pipe_1_im;

  temp_process19 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_pipe_2_re <= (OTHERS => '0');
        input_pipeline_re_pipe_2_im <= (OTHERS => '0');
        input_pipeline_re_pipe_3_re <= (OTHERS => '0');
        input_pipeline_re_pipe_3_im <= (OTHERS => '0');
        coeffphase2_2_pipe <= (OTHERS => '0');
        coeffphase2_2_pipe_1 <= (OTHERS => '0');
        product_phase2_2_re_pipe_re <= (OTHERS => '0');
        product_phase2_2_re_pipe_im <= (OTHERS => '0');
        product_phase2_2_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_2_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        input_pipeline_re_pipe_2_re <= input_pipeline_re;
        input_pipeline_re_pipe_2_im <= input_pipeline_im;
        input_pipeline_re_pipe_3_re <= input_pipeline_re_pipe_2_re;
        input_pipeline_re_pipe_3_im <= input_pipeline_re_pipe_2_im;
        coeffphase2_2_pipe <= coeffphase2_2;
        coeffphase2_2_pipe_1 <= coeffphase2_2_pipe;

        product_phase2_2_re_pipe_re <= input_pipeline_re_pipe_3_re * coeffphase2_2_pipe_1;
        product_phase2_2_re_pipe_im <= input_pipeline_re_pipe_3_im * coeffphase2_2_pipe_1;

        product_phase2_2_re_pipe_1_re <= product_phase2_2_re_pipe_re;
        product_phase2_2_re_pipe_1_im <= product_phase2_2_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process19;

  product_phase2_2_re <= product_phase2_2_re_pipe_1_re;
  product_phase2_2_im <= product_phase2_2_re_pipe_1_im;

  temp_process20 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_pipe_4_re <= (OTHERS => '0');
        input_pipeline_re_pipe_4_im <= (OTHERS => '0');
        input_pipeline_re_pipe_5_re <= (OTHERS => '0');
        input_pipeline_re_pipe_5_im <= (OTHERS => '0');
        coeffphase2_3_pipe <= (OTHERS => '0');
        coeffphase2_3_pipe_1 <= (OTHERS => '0');
        product_phase2_3_re_pipe_re <= (OTHERS => '0');
        product_phase2_3_re_pipe_im <= (OTHERS => '0');
        product_phase2_3_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_3_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        input_pipeline_re_pipe_4_re <= input_pipeline_re;
        input_pipeline_re_pipe_4_im <= input_pipeline_im;
        input_pipeline_re_pipe_5_re <= input_pipeline_re_pipe_4_re;
        input_pipeline_re_pipe_5_im <= input_pipeline_re_pipe_4_im;
        coeffphase2_3_pipe <= coeffphase2_3;
        coeffphase2_3_pipe_1 <= coeffphase2_3_pipe;

        product_phase2_3_re_pipe_re <= input_pipeline_re_pipe_5_re * coeffphase2_3_pipe_1;
        product_phase2_3_re_pipe_im <= input_pipeline_re_pipe_5_im * coeffphase2_3_pipe_1;

        product_phase2_3_re_pipe_1_re <= product_phase2_3_re_pipe_re;
        product_phase2_3_re_pipe_1_im <= product_phase2_3_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process20;

  product_phase2_3_re <= product_phase2_3_re_pipe_1_re;
  product_phase2_3_im <= product_phase2_3_re_pipe_1_im;

  temp_process21 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_pipe_6_re <= (OTHERS => '0');
        input_pipeline_re_pipe_6_im <= (OTHERS => '0');
        input_pipeline_re_pipe_7_re <= (OTHERS => '0');
        input_pipeline_re_pipe_7_im <= (OTHERS => '0');
        coeffphase2_4_pipe <= (OTHERS => '0');
        coeffphase2_4_pipe_1 <= (OTHERS => '0');
        product_phase2_4_re_pipe_re <= (OTHERS => '0');
        product_phase2_4_re_pipe_im <= (OTHERS => '0');
        product_phase2_4_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_4_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        input_pipeline_re_pipe_6_re <= input_pipeline_re;
        input_pipeline_re_pipe_6_im <= input_pipeline_im;
        input_pipeline_re_pipe_7_re <= input_pipeline_re_pipe_6_re;
        input_pipeline_re_pipe_7_im <= input_pipeline_re_pipe_6_im;
        coeffphase2_4_pipe <= coeffphase2_4;
        coeffphase2_4_pipe_1 <= coeffphase2_4_pipe;

        product_phase2_4_re_pipe_re <= input_pipeline_re_pipe_7_re * coeffphase2_4_pipe_1;
        product_phase2_4_re_pipe_im <= input_pipeline_re_pipe_7_im * coeffphase2_4_pipe_1;

        product_phase2_4_re_pipe_1_re <= product_phase2_4_re_pipe_re;
        product_phase2_4_re_pipe_1_im <= product_phase2_4_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process21;

  product_phase2_4_re <= product_phase2_4_re_pipe_1_re;
  product_phase2_4_im <= product_phase2_4_re_pipe_1_im;

  temp_process22 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_pipe_8_re <= (OTHERS => '0');
        input_pipeline_re_pipe_8_im <= (OTHERS => '0');
        input_pipeline_re_pipe_9_re <= (OTHERS => '0');
        input_pipeline_re_pipe_9_im <= (OTHERS => '0');
        coeffphase2_5_pipe <= (OTHERS => '0');
        coeffphase2_5_pipe_1 <= (OTHERS => '0');
        product_phase2_5_re_pipe_re <= (OTHERS => '0');
        product_phase2_5_re_pipe_im <= (OTHERS => '0');
        product_phase2_5_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_5_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        input_pipeline_re_pipe_8_re <= input_pipeline_re;
        input_pipeline_re_pipe_8_im <= input_pipeline_im;
        input_pipeline_re_pipe_9_re <= input_pipeline_re_pipe_8_re;
        input_pipeline_re_pipe_9_im <= input_pipeline_re_pipe_8_im;
        coeffphase2_5_pipe <= coeffphase2_5;
        coeffphase2_5_pipe_1 <= coeffphase2_5_pipe;

        product_phase2_5_re_pipe_re <= input_pipeline_re_pipe_9_re * coeffphase2_5_pipe_1;
        product_phase2_5_re_pipe_im <= input_pipeline_re_pipe_9_im * coeffphase2_5_pipe_1;

        product_phase2_5_re_pipe_1_re <= product_phase2_5_re_pipe_re;
        product_phase2_5_re_pipe_1_im <= product_phase2_5_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process22;

  product_phase2_5_re <= product_phase2_5_re_pipe_1_re;
  product_phase2_5_im <= product_phase2_5_re_pipe_1_im;

  temp_process23 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_pipe_10_re <= (OTHERS => '0');
        input_pipeline_re_pipe_10_im <= (OTHERS => '0');
        input_pipeline_re_pipe_11_re <= (OTHERS => '0');
        input_pipeline_re_pipe_11_im <= (OTHERS => '0');
        coeffphase2_6_pipe <= (OTHERS => '0');
        coeffphase2_6_pipe_1 <= (OTHERS => '0');
        product_phase2_6_re_pipe_re <= (OTHERS => '0');
        product_phase2_6_re_pipe_im <= (OTHERS => '0');
        product_phase2_6_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_6_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        input_pipeline_re_pipe_10_re <= input_pipeline_re;
        input_pipeline_re_pipe_10_im <= input_pipeline_im;
        input_pipeline_re_pipe_11_re <= input_pipeline_re_pipe_10_re;
        input_pipeline_re_pipe_11_im <= input_pipeline_re_pipe_10_im;
        coeffphase2_6_pipe <= coeffphase2_6;
        coeffphase2_6_pipe_1 <= coeffphase2_6_pipe;

        product_phase2_6_re_pipe_re <= input_pipeline_re_pipe_11_re * coeffphase2_6_pipe_1;
        product_phase2_6_re_pipe_im <= input_pipeline_re_pipe_11_im * coeffphase2_6_pipe_1;

        product_phase2_6_re_pipe_1_re <= product_phase2_6_re_pipe_re;
        product_phase2_6_re_pipe_1_im <= product_phase2_6_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process23;

  product_phase2_6_re <= product_phase2_6_re_pipe_1_re;
  product_phase2_6_im <= product_phase2_6_re_pipe_1_im;

  temp_process24 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_pipe_12_re <= (OTHERS => '0');
        input_pipeline_re_pipe_12_im <= (OTHERS => '0');
        input_pipeline_re_pipe_13_re <= (OTHERS => '0');
        input_pipeline_re_pipe_13_im <= (OTHERS => '0');
        coeffphase2_7_pipe <= (OTHERS => '0');
        coeffphase2_7_pipe_1 <= (OTHERS => '0');
        product_phase2_7_re_pipe_re <= (OTHERS => '0');
        product_phase2_7_re_pipe_im <= (OTHERS => '0');
        product_phase2_7_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_7_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        input_pipeline_re_pipe_12_re <= input_pipeline_re;
        input_pipeline_re_pipe_12_im <= input_pipeline_im;
        input_pipeline_re_pipe_13_re <= input_pipeline_re_pipe_12_re;
        input_pipeline_re_pipe_13_im <= input_pipeline_re_pipe_12_im;
        coeffphase2_7_pipe <= coeffphase2_7;
        coeffphase2_7_pipe_1 <= coeffphase2_7_pipe;

        product_phase2_7_re_pipe_re <= input_pipeline_re_pipe_13_re * coeffphase2_7_pipe_1;
        product_phase2_7_re_pipe_im <= input_pipeline_re_pipe_13_im * coeffphase2_7_pipe_1;

        product_phase2_7_re_pipe_1_re <= product_phase2_7_re_pipe_re;
        product_phase2_7_re_pipe_1_im <= product_phase2_7_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process24;

  product_phase2_7_re <= product_phase2_7_re_pipe_1_re;
  product_phase2_7_im <= product_phase2_7_re_pipe_1_im;

  temp_process25 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_pipe_14_re <= (OTHERS => '0');
        input_pipeline_re_pipe_14_im <= (OTHERS => '0');
        input_pipeline_re_pipe_15_re <= (OTHERS => '0');
        input_pipeline_re_pipe_15_im <= (OTHERS => '0');
        coeffphase2_8_pipe <= (OTHERS => '0');
        coeffphase2_8_pipe_1 <= (OTHERS => '0');
        product_phase2_8_re_pipe_re <= (OTHERS => '0');
        product_phase2_8_re_pipe_im <= (OTHERS => '0');
        product_phase2_8_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_8_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        input_pipeline_re_pipe_14_re <= input_pipeline_re;
        input_pipeline_re_pipe_14_im <= input_pipeline_im;
        input_pipeline_re_pipe_15_re <= input_pipeline_re_pipe_14_re;
        input_pipeline_re_pipe_15_im <= input_pipeline_re_pipe_14_im;
        coeffphase2_8_pipe <= coeffphase2_8;
        coeffphase2_8_pipe_1 <= coeffphase2_8_pipe;

        product_phase2_8_re_pipe_re <= input_pipeline_re_pipe_15_re * coeffphase2_8_pipe_1;
        product_phase2_8_re_pipe_im <= input_pipeline_re_pipe_15_im * coeffphase2_8_pipe_1;

        product_phase2_8_re_pipe_1_re <= product_phase2_8_re_pipe_re;
        product_phase2_8_re_pipe_1_im <= product_phase2_8_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process25;

  product_phase2_8_re <= product_phase2_8_re_pipe_1_re;
  product_phase2_8_im <= product_phase2_8_re_pipe_1_im;

  temp_process26 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_pipe_16_re <= (OTHERS => '0');
        input_pipeline_re_pipe_16_im <= (OTHERS => '0');
        input_pipeline_re_pipe_17_re <= (OTHERS => '0');
        input_pipeline_re_pipe_17_im <= (OTHERS => '0');
        coeffphase2_9_pipe <= (OTHERS => '0');
        coeffphase2_9_pipe_1 <= (OTHERS => '0');
        product_phase2_9_re_pipe_re <= (OTHERS => '0');
        product_phase2_9_re_pipe_im <= (OTHERS => '0');
        product_phase2_9_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_9_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        input_pipeline_re_pipe_16_re <= input_pipeline_re;
        input_pipeline_re_pipe_16_im <= input_pipeline_im;
        input_pipeline_re_pipe_17_re <= input_pipeline_re_pipe_16_re;
        input_pipeline_re_pipe_17_im <= input_pipeline_re_pipe_16_im;
        coeffphase2_9_pipe <= coeffphase2_9;
        coeffphase2_9_pipe_1 <= coeffphase2_9_pipe;

        product_phase2_9_re_pipe_re <= input_pipeline_re_pipe_17_re * coeffphase2_9_pipe_1;
        product_phase2_9_re_pipe_im <= input_pipeline_re_pipe_17_im * coeffphase2_9_pipe_1;

        product_phase2_9_re_pipe_1_re <= product_phase2_9_re_pipe_re;
        product_phase2_9_re_pipe_1_im <= product_phase2_9_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process26;

  product_phase2_9_re <= product_phase2_9_re_pipe_1_re;
  product_phase2_9_im <= product_phase2_9_re_pipe_1_im;

  temp_process27 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_pipe_18_re <= (OTHERS => '0');
        input_pipeline_re_pipe_18_im <= (OTHERS => '0');
        input_pipeline_re_pipe_19_re <= (OTHERS => '0');
        input_pipeline_re_pipe_19_im <= (OTHERS => '0');
        coeffphase2_10_pipe <= (OTHERS => '0');
        coeffphase2_10_pipe_1 <= (OTHERS => '0');
        product_phase2_10_re_pipe_re <= (OTHERS => '0');
        product_phase2_10_re_pipe_im <= (OTHERS => '0');
        product_phase2_10_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_10_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        input_pipeline_re_pipe_18_re <= input_pipeline_re;
        input_pipeline_re_pipe_18_im <= input_pipeline_im;
        input_pipeline_re_pipe_19_re <= input_pipeline_re_pipe_18_re;
        input_pipeline_re_pipe_19_im <= input_pipeline_re_pipe_18_im;
        coeffphase2_10_pipe <= coeffphase2_10;
        coeffphase2_10_pipe_1 <= coeffphase2_10_pipe;

        product_phase2_10_re_pipe_re <= input_pipeline_re_pipe_19_re * coeffphase2_10_pipe_1;
        product_phase2_10_re_pipe_im <= input_pipeline_re_pipe_19_im * coeffphase2_10_pipe_1;

        product_phase2_10_re_pipe_1_re <= product_phase2_10_re_pipe_re;
        product_phase2_10_re_pipe_1_im <= product_phase2_10_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process27;

  product_phase2_10_re <= product_phase2_10_re_pipe_1_re;
  product_phase2_10_im <= product_phase2_10_re_pipe_1_im;

  temp_process28 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_pipe_20_re <= (OTHERS => '0');
        input_pipeline_re_pipe_20_im <= (OTHERS => '0');
        input_pipeline_re_pipe_21_re <= (OTHERS => '0');
        input_pipeline_re_pipe_21_im <= (OTHERS => '0');
        coeffphase2_11_pipe <= (OTHERS => '0');
        coeffphase2_11_pipe_1 <= (OTHERS => '0');
        product_phase2_11_re_pipe_re <= (OTHERS => '0');
        product_phase2_11_re_pipe_im <= (OTHERS => '0');
        product_phase2_11_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_11_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        input_pipeline_re_pipe_20_re <= input_pipeline_re;
        input_pipeline_re_pipe_20_im <= input_pipeline_im;
        input_pipeline_re_pipe_21_re <= input_pipeline_re_pipe_20_re;
        input_pipeline_re_pipe_21_im <= input_pipeline_re_pipe_20_im;
        coeffphase2_11_pipe <= coeffphase2_11;
        coeffphase2_11_pipe_1 <= coeffphase2_11_pipe;

        product_phase2_11_re_pipe_re <= input_pipeline_re_pipe_21_re * coeffphase2_11_pipe_1;
        product_phase2_11_re_pipe_im <= input_pipeline_re_pipe_21_im * coeffphase2_11_pipe_1;

        product_phase2_11_re_pipe_1_re <= product_phase2_11_re_pipe_re;
        product_phase2_11_re_pipe_1_im <= product_phase2_11_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process28;

  product_phase2_11_re <= product_phase2_11_re_pipe_1_re;
  product_phase2_11_im <= product_phase2_11_re_pipe_1_im;

  temp_process29 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_pipe_22_re <= (OTHERS => '0');
        input_pipeline_re_pipe_22_im <= (OTHERS => '0');
        input_pipeline_re_pipe_23_re <= (OTHERS => '0');
        input_pipeline_re_pipe_23_im <= (OTHERS => '0');
        coeffphase2_12_pipe <= (OTHERS => '0');
        coeffphase2_12_pipe_1 <= (OTHERS => '0');
        product_phase2_12_re_pipe_re <= (OTHERS => '0');
        product_phase2_12_re_pipe_im <= (OTHERS => '0');
        product_phase2_12_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_12_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        input_pipeline_re_pipe_22_re <= input_pipeline_re;
        input_pipeline_re_pipe_22_im <= input_pipeline_im;
        input_pipeline_re_pipe_23_re <= input_pipeline_re_pipe_22_re;
        input_pipeline_re_pipe_23_im <= input_pipeline_re_pipe_22_im;
        coeffphase2_12_pipe <= coeffphase2_12;
        coeffphase2_12_pipe_1 <= coeffphase2_12_pipe;

        product_phase2_12_re_pipe_re <= input_pipeline_re_pipe_23_re * coeffphase2_12_pipe_1;
        product_phase2_12_re_pipe_im <= input_pipeline_re_pipe_23_im * coeffphase2_12_pipe_1;

        product_phase2_12_re_pipe_1_re <= product_phase2_12_re_pipe_re;
        product_phase2_12_re_pipe_1_im <= product_phase2_12_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process29;

  product_phase2_12_re <= product_phase2_12_re_pipe_1_re;
  product_phase2_12_im <= product_phase2_12_re_pipe_1_im;

  temp_process30 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_pipe_24_re <= (OTHERS => '0');
        input_pipeline_re_pipe_24_im <= (OTHERS => '0');
        input_pipeline_re_pipe_25_re <= (OTHERS => '0');
        input_pipeline_re_pipe_25_im <= (OTHERS => '0');
        coeffphase2_13_pipe <= (OTHERS => '0');
        coeffphase2_13_pipe_1 <= (OTHERS => '0');
        product_phase2_13_re_pipe_re <= (OTHERS => '0');
        product_phase2_13_re_pipe_im <= (OTHERS => '0');
        product_phase2_13_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_13_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        input_pipeline_re_pipe_24_re <= input_pipeline_re;
        input_pipeline_re_pipe_24_im <= input_pipeline_im;
        input_pipeline_re_pipe_25_re <= input_pipeline_re_pipe_24_re;
        input_pipeline_re_pipe_25_im <= input_pipeline_re_pipe_24_im;
        coeffphase2_13_pipe <= coeffphase2_13;
        coeffphase2_13_pipe_1 <= coeffphase2_13_pipe;

        product_phase2_13_re_pipe_re <= input_pipeline_re_pipe_25_re * coeffphase2_13_pipe_1;
        product_phase2_13_re_pipe_im <= input_pipeline_re_pipe_25_im * coeffphase2_13_pipe_1;

        product_phase2_13_re_pipe_1_re <= product_phase2_13_re_pipe_re;
        product_phase2_13_re_pipe_1_im <= product_phase2_13_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process30;

  product_phase2_13_re <= product_phase2_13_re_pipe_1_re;
  product_phase2_13_im <= product_phase2_13_re_pipe_1_im;

  temp_process31 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_pipe_26_re <= (OTHERS => '0');
        input_pipeline_re_pipe_26_im <= (OTHERS => '0');
        input_pipeline_re_pipe_27_re <= (OTHERS => '0');
        input_pipeline_re_pipe_27_im <= (OTHERS => '0');
        coeffphase2_14_pipe <= (OTHERS => '0');
        coeffphase2_14_pipe_1 <= (OTHERS => '0');
        product_phase2_14_re_pipe_re <= (OTHERS => '0');
        product_phase2_14_re_pipe_im <= (OTHERS => '0');
        product_phase2_14_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_14_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        input_pipeline_re_pipe_26_re <= input_pipeline_re;
        input_pipeline_re_pipe_26_im <= input_pipeline_im;
        input_pipeline_re_pipe_27_re <= input_pipeline_re_pipe_26_re;
        input_pipeline_re_pipe_27_im <= input_pipeline_re_pipe_26_im;
        coeffphase2_14_pipe <= coeffphase2_14;
        coeffphase2_14_pipe_1 <= coeffphase2_14_pipe;

        product_phase2_14_re_pipe_re <= input_pipeline_re_pipe_27_re * coeffphase2_14_pipe_1;
        product_phase2_14_re_pipe_im <= input_pipeline_re_pipe_27_im * coeffphase2_14_pipe_1;

        product_phase2_14_re_pipe_1_re <= product_phase2_14_re_pipe_re;
        product_phase2_14_re_pipe_1_im <= product_phase2_14_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process31;

  product_phase2_14_re <= product_phase2_14_re_pipe_1_re;
  product_phase2_14_im <= product_phase2_14_re_pipe_1_im;

  temp_process32 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_pipe_28_re <= (OTHERS => '0');
        input_pipeline_re_pipe_28_im <= (OTHERS => '0');
        input_pipeline_re_pipe_29_re <= (OTHERS => '0');
        input_pipeline_re_pipe_29_im <= (OTHERS => '0');
        coeffphase2_15_pipe <= (OTHERS => '0');
        coeffphase2_15_pipe_1 <= (OTHERS => '0');
        product_phase2_15_re_pipe_re <= (OTHERS => '0');
        product_phase2_15_re_pipe_im <= (OTHERS => '0');
        product_phase2_15_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_15_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        input_pipeline_re_pipe_28_re <= input_pipeline_re;
        input_pipeline_re_pipe_28_im <= input_pipeline_im;
        input_pipeline_re_pipe_29_re <= input_pipeline_re_pipe_28_re;
        input_pipeline_re_pipe_29_im <= input_pipeline_re_pipe_28_im;
        coeffphase2_15_pipe <= coeffphase2_15;
        coeffphase2_15_pipe_1 <= coeffphase2_15_pipe;

        product_phase2_15_re_pipe_re <= input_pipeline_re_pipe_29_re * coeffphase2_15_pipe_1;
        product_phase2_15_re_pipe_im <= input_pipeline_re_pipe_29_im * coeffphase2_15_pipe_1;

        product_phase2_15_re_pipe_1_re <= product_phase2_15_re_pipe_re;
        product_phase2_15_re_pipe_1_im <= product_phase2_15_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process32;

  product_phase2_15_re <= product_phase2_15_re_pipe_1_re;
  product_phase2_15_im <= product_phase2_15_re_pipe_1_im;

  temp_process33 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_pipe_30_re <= (OTHERS => '0');
        input_pipeline_re_pipe_30_im <= (OTHERS => '0');
        input_pipeline_re_pipe_31_re <= (OTHERS => '0');
        input_pipeline_re_pipe_31_im <= (OTHERS => '0');
        coeffphase2_16_pipe <= (OTHERS => '0');
        coeffphase2_16_pipe_1 <= (OTHERS => '0');
        product_phase2_16_re_pipe_re <= (OTHERS => '0');
        product_phase2_16_re_pipe_im <= (OTHERS => '0');
        product_phase2_16_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_16_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        input_pipeline_re_pipe_30_re <= input_pipeline_re;
        input_pipeline_re_pipe_30_im <= input_pipeline_im;
        input_pipeline_re_pipe_31_re <= input_pipeline_re_pipe_30_re;
        input_pipeline_re_pipe_31_im <= input_pipeline_re_pipe_30_im;
        coeffphase2_16_pipe <= coeffphase2_16;
        coeffphase2_16_pipe_1 <= coeffphase2_16_pipe;

        product_phase2_16_re_pipe_re <= input_pipeline_re_pipe_31_re * coeffphase2_16_pipe_1;
        product_phase2_16_re_pipe_im <= input_pipeline_re_pipe_31_im * coeffphase2_16_pipe_1;

        product_phase2_16_re_pipe_1_re <= product_phase2_16_re_pipe_re;
        product_phase2_16_re_pipe_1_im <= product_phase2_16_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process33;

  product_phase2_16_re <= product_phase2_16_re_pipe_1_re;
  product_phase2_16_im <= product_phase2_16_re_pipe_1_im;

  temp_process34 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_pipe_32_re <= (OTHERS => '0');
        input_pipeline_re_pipe_32_im <= (OTHERS => '0');
        input_pipeline_re_pipe_33_re <= (OTHERS => '0');
        input_pipeline_re_pipe_33_im <= (OTHERS => '0');
        coeffphase2_17_pipe <= (OTHERS => '0');
        coeffphase2_17_pipe_1 <= (OTHERS => '0');
        product_phase2_17_re_pipe_re <= (OTHERS => '0');
        product_phase2_17_re_pipe_im <= (OTHERS => '0');
        product_phase2_17_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_17_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_1_1 = '1' THEN
        input_pipeline_re_pipe_32_re <= input_pipeline_re;
        input_pipeline_re_pipe_32_im <= input_pipeline_im;
        input_pipeline_re_pipe_33_re <= input_pipeline_re_pipe_32_re;
        input_pipeline_re_pipe_33_im <= input_pipeline_re_pipe_32_im;
        coeffphase2_17_pipe <= coeffphase2_17;
        coeffphase2_17_pipe_1 <= coeffphase2_17_pipe;

        product_phase2_17_re_pipe_re <= input_pipeline_re_pipe_33_re * coeffphase2_17_pipe_1;
        product_phase2_17_re_pipe_im <= input_pipeline_re_pipe_33_im * coeffphase2_17_pipe_1;

        product_phase2_17_re_pipe_1_re <= product_phase2_17_re_pipe_re;
        product_phase2_17_re_pipe_1_im <= product_phase2_17_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process34;

  product_phase2_17_re <= product_phase2_17_re_pipe_1_re;
  product_phase2_17_im <= product_phase2_17_re_pipe_1_im;

  add_cast <= resize(product_phase1_1_re, 37);
  add_cast_1 <= resize(product_phase2_1_re, 37);
  add_temp <= resize(add_cast, 38) + resize(add_cast_1, 38);
  polyadd_1_re <= add_temp(36 DOWNTO 0);

  add_cast_2 <= resize(product_phase1_1_im, 37);
  add_cast_3 <= resize(product_phase2_1_im, 37);
  add_temp_1 <= resize(add_cast_2, 38) + resize(add_cast_3, 38);
  polyadd_1_im <= add_temp_1(36 DOWNTO 0);

  add_cast_4 <= resize(product_phase1_2_re, 37);
  add_cast_5 <= resize(product_phase2_2_re, 37);
  add_temp_2 <= resize(add_cast_4, 38) + resize(add_cast_5, 38);
  polyadd_2_re <= add_temp_2(36 DOWNTO 0);

  add_cast_6 <= resize(product_phase1_2_im, 37);
  add_cast_7 <= resize(product_phase2_2_im, 37);
  add_temp_3 <= resize(add_cast_6, 38) + resize(add_cast_7, 38);
  polyadd_2_im <= add_temp_3(36 DOWNTO 0);

  add_cast_8 <= resize(product_phase1_3_re, 37);
  add_cast_9 <= resize(product_phase2_3_re, 37);
  add_temp_4 <= resize(add_cast_8, 38) + resize(add_cast_9, 38);
  polyadd_3_re <= add_temp_4(36 DOWNTO 0);

  add_cast_10 <= resize(product_phase1_3_im, 37);
  add_cast_11 <= resize(product_phase2_3_im, 37);
  add_temp_5 <= resize(add_cast_10, 38) + resize(add_cast_11, 38);
  polyadd_3_im <= add_temp_5(36 DOWNTO 0);

  add_cast_12 <= resize(product_phase1_4_re, 37);
  add_cast_13 <= resize(product_phase2_4_re, 37);
  add_temp_6 <= resize(add_cast_12, 38) + resize(add_cast_13, 38);
  polyadd_4_re <= add_temp_6(36 DOWNTO 0);

  add_cast_14 <= resize(product_phase1_4_im, 37);
  add_cast_15 <= resize(product_phase2_4_im, 37);
  add_temp_7 <= resize(add_cast_14, 38) + resize(add_cast_15, 38);
  polyadd_4_im <= add_temp_7(36 DOWNTO 0);

  add_cast_16 <= resize(product_phase1_5_re, 37);
  add_cast_17 <= resize(product_phase2_5_re, 37);
  add_temp_8 <= resize(add_cast_16, 38) + resize(add_cast_17, 38);
  polyadd_5_re <= add_temp_8(36 DOWNTO 0);

  add_cast_18 <= resize(product_phase1_5_im, 37);
  add_cast_19 <= resize(product_phase2_5_im, 37);
  add_temp_9 <= resize(add_cast_18, 38) + resize(add_cast_19, 38);
  polyadd_5_im <= add_temp_9(36 DOWNTO 0);

  add_cast_20 <= resize(product_phase1_6_re, 37);
  add_cast_21 <= resize(product_phase2_6_re, 37);
  add_temp_10 <= resize(add_cast_20, 38) + resize(add_cast_21, 38);
  polyadd_6_re <= add_temp_10(36 DOWNTO 0);

  add_cast_22 <= resize(product_phase1_6_im, 37);
  add_cast_23 <= resize(product_phase2_6_im, 37);
  add_temp_11 <= resize(add_cast_22, 38) + resize(add_cast_23, 38);
  polyadd_6_im <= add_temp_11(36 DOWNTO 0);

  add_cast_24 <= resize(product_phase1_7_re, 37);
  add_cast_25 <= resize(product_phase2_7_re, 37);
  add_temp_12 <= resize(add_cast_24, 38) + resize(add_cast_25, 38);
  polyadd_7_re <= add_temp_12(36 DOWNTO 0);

  add_cast_26 <= resize(product_phase1_7_im, 37);
  add_cast_27 <= resize(product_phase2_7_im, 37);
  add_temp_13 <= resize(add_cast_26, 38) + resize(add_cast_27, 38);
  polyadd_7_im <= add_temp_13(36 DOWNTO 0);

  add_cast_28 <= resize(product_phase1_8_re, 37);
  add_cast_29 <= resize(product_phase2_8_re, 37);
  add_temp_14 <= resize(add_cast_28, 38) + resize(add_cast_29, 38);
  polyadd_8_re <= add_temp_14(36 DOWNTO 0);

  add_cast_30 <= resize(product_phase1_8_im, 37);
  add_cast_31 <= resize(product_phase2_8_im, 37);
  add_temp_15 <= resize(add_cast_30, 38) + resize(add_cast_31, 38);
  polyadd_8_im <= add_temp_15(36 DOWNTO 0);

  add_cast_32 <= resize(product_phase1_9_re, 37);
  add_cast_33 <= resize(product_phase2_9_re, 37);
  add_temp_16 <= resize(add_cast_32, 38) + resize(add_cast_33, 38);
  polyadd_9_re <= add_temp_16(36 DOWNTO 0);

  add_cast_34 <= resize(product_phase1_9_im, 37);
  add_cast_35 <= resize(product_phase2_9_im, 37);
  add_temp_17 <= resize(add_cast_34, 38) + resize(add_cast_35, 38);
  polyadd_9_im <= add_temp_17(36 DOWNTO 0);

  add_cast_36 <= resize(product_phase1_10_re, 37);
  add_cast_37 <= resize(product_phase2_10_re, 37);
  add_temp_18 <= resize(add_cast_36, 38) + resize(add_cast_37, 38);
  polyadd_10_re <= add_temp_18(36 DOWNTO 0);

  add_cast_38 <= resize(product_phase1_10_im, 37);
  add_cast_39 <= resize(product_phase2_10_im, 37);
  add_temp_19 <= resize(add_cast_38, 38) + resize(add_cast_39, 38);
  polyadd_10_im <= add_temp_19(36 DOWNTO 0);

  add_cast_40 <= resize(product_phase1_11_re, 37);
  add_cast_41 <= resize(product_phase2_11_re, 37);
  add_temp_20 <= resize(add_cast_40, 38) + resize(add_cast_41, 38);
  polyadd_11_re <= add_temp_20(36 DOWNTO 0);

  add_cast_42 <= resize(product_phase1_11_im, 37);
  add_cast_43 <= resize(product_phase2_11_im, 37);
  add_temp_21 <= resize(add_cast_42, 38) + resize(add_cast_43, 38);
  polyadd_11_im <= add_temp_21(36 DOWNTO 0);

  add_cast_44 <= resize(product_phase1_12_re, 37);
  add_cast_45 <= resize(product_phase2_12_re, 37);
  add_temp_22 <= resize(add_cast_44, 38) + resize(add_cast_45, 38);
  polyadd_12_re <= add_temp_22(36 DOWNTO 0);

  add_cast_46 <= resize(product_phase1_12_im, 37);
  add_cast_47 <= resize(product_phase2_12_im, 37);
  add_temp_23 <= resize(add_cast_46, 38) + resize(add_cast_47, 38);
  polyadd_12_im <= add_temp_23(36 DOWNTO 0);

  add_cast_48 <= resize(product_phase1_13_re, 37);
  add_cast_49 <= resize(product_phase2_13_re, 37);
  add_temp_24 <= resize(add_cast_48, 38) + resize(add_cast_49, 38);
  polyadd_13_re <= add_temp_24(36 DOWNTO 0);

  add_cast_50 <= resize(product_phase1_13_im, 37);
  add_cast_51 <= resize(product_phase2_13_im, 37);
  add_temp_25 <= resize(add_cast_50, 38) + resize(add_cast_51, 38);
  polyadd_13_im <= add_temp_25(36 DOWNTO 0);

  add_cast_52 <= resize(product_phase1_14_re, 37);
  add_cast_53 <= resize(product_phase2_14_re, 37);
  add_temp_26 <= resize(add_cast_52, 38) + resize(add_cast_53, 38);
  polyadd_14_re <= add_temp_26(36 DOWNTO 0);

  add_cast_54 <= resize(product_phase1_14_im, 37);
  add_cast_55 <= resize(product_phase2_14_im, 37);
  add_temp_27 <= resize(add_cast_54, 38) + resize(add_cast_55, 38);
  polyadd_14_im <= add_temp_27(36 DOWNTO 0);

  add_cast_56 <= resize(product_phase1_15_re, 37);
  add_cast_57 <= resize(product_phase2_15_re, 37);
  add_temp_28 <= resize(add_cast_56, 38) + resize(add_cast_57, 38);
  polyadd_15_re <= add_temp_28(36 DOWNTO 0);

  add_cast_58 <= resize(product_phase1_15_im, 37);
  add_cast_59 <= resize(product_phase2_15_im, 37);
  add_temp_29 <= resize(add_cast_58, 38) + resize(add_cast_59, 38);
  polyadd_15_im <= add_temp_29(36 DOWNTO 0);

  add_cast_60 <= resize(product_phase1_16_re, 37);
  add_cast_61 <= resize(product_phase2_16_re, 37);
  add_temp_30 <= resize(add_cast_60, 38) + resize(add_cast_61, 38);
  polyadd_16_re <= add_temp_30(36 DOWNTO 0);

  add_cast_62 <= resize(product_phase1_16_im, 37);
  add_cast_63 <= resize(product_phase2_16_im, 37);
  add_temp_31 <= resize(add_cast_62, 38) + resize(add_cast_63, 38);
  polyadd_16_im <= add_temp_31(36 DOWNTO 0);

  add_cast_64 <= resize(product_phase1_17_re, 37);
  add_cast_65 <= resize(product_phase2_17_re, 37);
  add_temp_32 <= resize(add_cast_64, 38) + resize(add_cast_65, 38);
  polyadd_17_re <= add_temp_32(36 DOWNTO 0);

  add_cast_66 <= resize(product_phase1_17_im, 37);
  add_cast_67 <= resize(product_phase2_17_im, 37);
  add_temp_33 <= resize(add_cast_66, 38) + resize(add_cast_67, 38);
  polyadd_17_im <= add_temp_33(36 DOWNTO 0);

  Delay_Pipeline_process : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        delay_pipeline_re <= (OTHERS => (OTHERS => '0'));
        delay_pipeline_im <= (OTHERS => (OTHERS => '0'));
      ELSIF phase_0 = '1' THEN
        delay_pipeline_re(0 TO 15) <= sumvector_re(0 TO 15);
        delay_pipeline_im(0 TO 15) <= sumvector_im(0 TO 15);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_process;

  add_cast_68 <= polyadd_1_re;
  add_cast_69 <= delay_pipeline_re(0);
  add_temp_34 <= resize(add_cast_68, 38) + resize(add_cast_69, 38);
  finalsum_re <= add_temp_34(36 DOWNTO 0);

  add_cast_70 <= polyadd_1_im;
  add_cast_71 <= delay_pipeline_im(0);
  add_temp_35 <= resize(add_cast_70, 38) + resize(add_cast_71, 38);
  finalsum_im <= add_temp_35(36 DOWNTO 0);

  add_cast_72 <= polyadd_2_re;
  add_cast_73 <= delay_pipeline_re(1);
  add_temp_36 <= resize(add_cast_72, 38) + resize(add_cast_73, 38);
  sumvector_re(0) <= add_temp_36(36 DOWNTO 0);

  add_cast_74 <= polyadd_2_im;
  add_cast_75 <= delay_pipeline_im(1);
  add_temp_37 <= resize(add_cast_74, 38) + resize(add_cast_75, 38);
  sumvector_im(0) <= add_temp_37(36 DOWNTO 0);

  add_cast_76 <= polyadd_3_re;
  add_cast_77 <= delay_pipeline_re(2);
  add_temp_38 <= resize(add_cast_76, 38) + resize(add_cast_77, 38);
  sumvector_re(1) <= add_temp_38(36 DOWNTO 0);

  add_cast_78 <= polyadd_3_im;
  add_cast_79 <= delay_pipeline_im(2);
  add_temp_39 <= resize(add_cast_78, 38) + resize(add_cast_79, 38);
  sumvector_im(1) <= add_temp_39(36 DOWNTO 0);

  add_cast_80 <= polyadd_4_re;
  add_cast_81 <= delay_pipeline_re(3);
  add_temp_40 <= resize(add_cast_80, 38) + resize(add_cast_81, 38);
  sumvector_re(2) <= add_temp_40(36 DOWNTO 0);

  add_cast_82 <= polyadd_4_im;
  add_cast_83 <= delay_pipeline_im(3);
  add_temp_41 <= resize(add_cast_82, 38) + resize(add_cast_83, 38);
  sumvector_im(2) <= add_temp_41(36 DOWNTO 0);

  add_cast_84 <= polyadd_5_re;
  add_cast_85 <= delay_pipeline_re(4);
  add_temp_42 <= resize(add_cast_84, 38) + resize(add_cast_85, 38);
  sumvector_re(3) <= add_temp_42(36 DOWNTO 0);

  add_cast_86 <= polyadd_5_im;
  add_cast_87 <= delay_pipeline_im(4);
  add_temp_43 <= resize(add_cast_86, 38) + resize(add_cast_87, 38);
  sumvector_im(3) <= add_temp_43(36 DOWNTO 0);

  add_cast_88 <= polyadd_6_re;
  add_cast_89 <= delay_pipeline_re(5);
  add_temp_44 <= resize(add_cast_88, 38) + resize(add_cast_89, 38);
  sumvector_re(4) <= add_temp_44(36 DOWNTO 0);

  add_cast_90 <= polyadd_6_im;
  add_cast_91 <= delay_pipeline_im(5);
  add_temp_45 <= resize(add_cast_90, 38) + resize(add_cast_91, 38);
  sumvector_im(4) <= add_temp_45(36 DOWNTO 0);

  add_cast_92 <= polyadd_7_re;
  add_cast_93 <= delay_pipeline_re(6);
  add_temp_46 <= resize(add_cast_92, 38) + resize(add_cast_93, 38);
  sumvector_re(5) <= add_temp_46(36 DOWNTO 0);

  add_cast_94 <= polyadd_7_im;
  add_cast_95 <= delay_pipeline_im(6);
  add_temp_47 <= resize(add_cast_94, 38) + resize(add_cast_95, 38);
  sumvector_im(5) <= add_temp_47(36 DOWNTO 0);

  add_cast_96 <= polyadd_8_re;
  add_cast_97 <= delay_pipeline_re(7);
  add_temp_48 <= resize(add_cast_96, 38) + resize(add_cast_97, 38);
  sumvector_re(6) <= add_temp_48(36 DOWNTO 0);

  add_cast_98 <= polyadd_8_im;
  add_cast_99 <= delay_pipeline_im(7);
  add_temp_49 <= resize(add_cast_98, 38) + resize(add_cast_99, 38);
  sumvector_im(6) <= add_temp_49(36 DOWNTO 0);

  add_cast_100 <= polyadd_9_re;
  add_cast_101 <= delay_pipeline_re(8);
  add_temp_50 <= resize(add_cast_100, 38) + resize(add_cast_101, 38);
  sumvector_re(7) <= add_temp_50(36 DOWNTO 0);

  add_cast_102 <= polyadd_9_im;
  add_cast_103 <= delay_pipeline_im(8);
  add_temp_51 <= resize(add_cast_102, 38) + resize(add_cast_103, 38);
  sumvector_im(7) <= add_temp_51(36 DOWNTO 0);

  add_cast_104 <= polyadd_10_re;
  add_cast_105 <= delay_pipeline_re(9);
  add_temp_52 <= resize(add_cast_104, 38) + resize(add_cast_105, 38);
  sumvector_re(8) <= add_temp_52(36 DOWNTO 0);

  add_cast_106 <= polyadd_10_im;
  add_cast_107 <= delay_pipeline_im(9);
  add_temp_53 <= resize(add_cast_106, 38) + resize(add_cast_107, 38);
  sumvector_im(8) <= add_temp_53(36 DOWNTO 0);

  add_cast_108 <= polyadd_11_re;
  add_cast_109 <= delay_pipeline_re(10);
  add_temp_54 <= resize(add_cast_108, 38) + resize(add_cast_109, 38);
  sumvector_re(9) <= add_temp_54(36 DOWNTO 0);

  add_cast_110 <= polyadd_11_im;
  add_cast_111 <= delay_pipeline_im(10);
  add_temp_55 <= resize(add_cast_110, 38) + resize(add_cast_111, 38);
  sumvector_im(9) <= add_temp_55(36 DOWNTO 0);

  add_cast_112 <= polyadd_12_re;
  add_cast_113 <= delay_pipeline_re(11);
  add_temp_56 <= resize(add_cast_112, 38) + resize(add_cast_113, 38);
  sumvector_re(10) <= add_temp_56(36 DOWNTO 0);

  add_cast_114 <= polyadd_12_im;
  add_cast_115 <= delay_pipeline_im(11);
  add_temp_57 <= resize(add_cast_114, 38) + resize(add_cast_115, 38);
  sumvector_im(10) <= add_temp_57(36 DOWNTO 0);

  add_cast_116 <= polyadd_13_re;
  add_cast_117 <= delay_pipeline_re(12);
  add_temp_58 <= resize(add_cast_116, 38) + resize(add_cast_117, 38);
  sumvector_re(11) <= add_temp_58(36 DOWNTO 0);

  add_cast_118 <= polyadd_13_im;
  add_cast_119 <= delay_pipeline_im(12);
  add_temp_59 <= resize(add_cast_118, 38) + resize(add_cast_119, 38);
  sumvector_im(11) <= add_temp_59(36 DOWNTO 0);

  add_cast_120 <= polyadd_14_re;
  add_cast_121 <= delay_pipeline_re(13);
  add_temp_60 <= resize(add_cast_120, 38) + resize(add_cast_121, 38);
  sumvector_re(12) <= add_temp_60(36 DOWNTO 0);

  add_cast_122 <= polyadd_14_im;
  add_cast_123 <= delay_pipeline_im(13);
  add_temp_61 <= resize(add_cast_122, 38) + resize(add_cast_123, 38);
  sumvector_im(12) <= add_temp_61(36 DOWNTO 0);

  add_cast_124 <= polyadd_15_re;
  add_cast_125 <= delay_pipeline_re(14);
  add_temp_62 <= resize(add_cast_124, 38) + resize(add_cast_125, 38);
  sumvector_re(13) <= add_temp_62(36 DOWNTO 0);

  add_cast_126 <= polyadd_15_im;
  add_cast_127 <= delay_pipeline_im(14);
  add_temp_63 <= resize(add_cast_126, 38) + resize(add_cast_127, 38);
  sumvector_im(13) <= add_temp_63(36 DOWNTO 0);

  add_cast_128 <= polyadd_16_re;
  add_cast_129 <= delay_pipeline_re(15);
  add_temp_64 <= resize(add_cast_128, 38) + resize(add_cast_129, 38);
  sumvector_re(14) <= add_temp_64(36 DOWNTO 0);

  add_cast_130 <= polyadd_16_im;
  add_cast_131 <= delay_pipeline_im(15);
  add_temp_65 <= resize(add_cast_130, 38) + resize(add_cast_131, 38);
  sumvector_im(14) <= add_temp_65(36 DOWNTO 0);

  sumvector_re(15) <= polyadd_17_re;
  sumvector_im(15) <= polyadd_17_im;

  output_typeconvert_re <= finalsum_re(31 DOWNTO 16);
  output_typeconvert_im <= finalsum_im(31 DOWNTO 16);

  DataHoldRegister_process : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        regout_re <= (OTHERS => '0');
        regout_im <= (OTHERS => '0');
      ELSIF phase_0 = '1' THEN
        regout_re <= output_typeconvert_re;
        regout_im <= output_typeconvert_im;
      END IF;
    END IF; 
  END PROCESS DataHoldRegister_process;

  muxout_re <= output_typeconvert_re WHEN ( phase_0 = '1' ) ELSE
               regout_re;
  muxout_im <= output_typeconvert_im WHEN ( phase_0 = '1' ) ELSE
               regout_im;
  -- Assignment Statements
  LTE_MIB_H_ip_src_Front_End_FIR_Decimation_out_re <= std_logic_vector(muxout_re);
  LTE_MIB_H_ip_src_Front_End_FIR_Decimation_out_im <= std_logic_vector(muxout_im);
END rtl;
