Circuit 2: Common Source Amplifier

Objective: Design a single-stage common source amplifier with specified voltage gain

Specifications:
- Supply voltage: VDD = 1.8V
- Bias current: ID = 100μA
- Voltage gain: |Av| ≥ 20dB (≥10 V/V)
- Load resistance: RL = 10kΩ
- Load capacitance: CL = 1pF
- Input signal: Small signal, 1mV amplitude
- Frequency of interest: 1kHz
- Temperature: 27°C
- Process corner: Typical

Success Criteria: |Av| ≥ 20dB at 1kHz with ID = 100μA ± 20%

General Conditions:
- Process: GF 180nm CMOS
- Supply voltage tolerance: ±5%
- Simulation: DC + AC analysis
- All transistor widths ≥ 0.22μm
- All transistor lengths ≥ 0.18μm
- SPICE simulator: NGSPICE