Analysis & Synthesis report for tankgame2
Thu Dec  5 12:19:17 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |tank_control|current_state
  9. Logic Cells Representing Combinational Loops
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Post-Synthesis Netlist Statistics for Top Partition
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                            ;
+------------------------------------+----------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec  5 12:19:17 2024              ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Standard Edition ;
; Revision Name                      ; tankgame2                                          ;
; Top-level Entity Name              ; tank_control                                       ;
; Family                             ; Cyclone IV E                                       ;
; Total logic elements               ; 218                                                ;
;     Total combinational functions  ; 185                                                ;
;     Dedicated logic registers      ; 67                                                 ;
; Total registers                    ; 67                                                 ;
; Total pins                         ; 135                                                ;
; Total virtual pins                 ; 0                                                  ;
; Total memory bits                  ; 0                                                  ;
; Embedded Multiplier 9-bit elements ; 0                                                  ;
; Total PLLs                         ; 0                                                  ;
+------------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; tank_control       ; tankgame2          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                 ;
+--------------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                                                                      ; Library ;
+--------------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../final_project v2/game_library.vhd ; yes             ; User VHDL File  ; C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v2/game_library.vhd ;         ;
; ../final_project v2/tank_const.vhd   ; yes             ; User VHDL File  ; C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v2/tank_const.vhd   ;         ;
; tank_control.vhd                     ; yes             ; User VHDL File  ; C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v3/tank_control.vhd ;         ;
+--------------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 218       ;
;                                             ;           ;
; Total combinational functions               ; 185       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 52        ;
;     -- 3 input functions                    ; 44        ;
;     -- <=2 input functions                  ; 89        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 93        ;
;     -- arithmetic mode                      ; 92        ;
;                                             ;           ;
; Total registers                             ; 67        ;
;     -- Dedicated logic registers            ; 67        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 135       ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 67        ;
; Total fan-out                               ; 916       ;
; Average fan-out                             ; 1.75      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                       ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name  ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+--------------+
; |tank_control              ; 185 (185)           ; 67 (67)                   ; 0           ; 0            ; 0       ; 0         ; 135  ; 0            ; |tank_control       ; tank_control ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tank_control|current_state                                                                                                                      ;
+--------------------------+--------------------+-------------------+-------------------+-------------------------+--------------------------+---------------------+
; Name                     ; current_state.done ; current_state.win ; current_state.die ; current_state.move_left ; current_state.move_right ; current_state.start ;
+--------------------------+--------------------+-------------------+-------------------+-------------------------+--------------------------+---------------------+
; current_state.start      ; 0                  ; 0                 ; 0                 ; 0                       ; 0                        ; 0                   ;
; current_state.move_right ; 0                  ; 0                 ; 0                 ; 0                       ; 1                        ; 1                   ;
; current_state.move_left  ; 0                  ; 0                 ; 0                 ; 1                       ; 0                        ; 1                   ;
; current_state.die        ; 0                  ; 0                 ; 1                 ; 0                       ; 0                        ; 1                   ;
; current_state.win        ; 0                  ; 1                 ; 0                 ; 0                       ; 0                        ; 1                   ;
; current_state.done       ; 1                  ; 0                 ; 0                 ; 0                       ; 0                        ; 1                   ;
+--------------------------+--------------------+-------------------+-------------------+-------------------------+--------------------------+---------------------+


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; tank_next_pos~62                                       ;    ;
; tank_next_pos~63                                       ;    ;
; tank_next_pos~64                                       ;    ;
; tank_next_pos~65                                       ;    ;
; tank_next_pos~66                                       ;    ;
; tank_next_pos~67                                       ;    ;
; tank_next_pos~68                                       ;    ;
; tank_next_pos~69                                       ;    ;
; tank_next_pos~70                                       ;    ;
; tank_next_pos~71                                       ;    ;
; tank_next_pos~72                                       ;    ;
; tank_next_pos~73                                       ;    ;
; tank_next_pos~74                                       ;    ;
; tank_next_pos~75                                       ;    ;
; tank_next_pos~76                                       ;    ;
; tank_next_pos~77                                       ;    ;
; tank_next_pos~78                                       ;    ;
; tank_next_pos~79                                       ;    ;
; tank_next_pos~80                                       ;    ;
; tank_next_pos~81                                       ;    ;
; tank_next_pos~82                                       ;    ;
; tank_next_pos~83                                       ;    ;
; tank_next_pos~84                                       ;    ;
; tank_next_pos~85                                       ;    ;
; tank_next_pos~86                                       ;    ;
; tank_next_pos~87                                       ;    ;
; tank_next_pos~88                                       ;    ;
; tank_next_pos~89                                       ;    ;
; tank_next_pos~90                                       ;    ;
; tank_next_pos~91                                       ;    ;
; tank_next_pos~92                                       ;    ;
; tank_next_pos~93                                       ;    ;
; tank_next_pos~94                                       ;    ;
; tank_next_pos~95                                       ;    ;
; tank_next_pos~96                                       ;    ;
; tank_next_pos~97                                       ;    ;
; tank_next_pos~98                                       ;    ;
; tank_next_pos~99                                       ;    ;
; tank_next_pos~100                                      ;    ;
; tank_next_pos~101                                      ;    ;
; tank_next_pos~102                                      ;    ;
; tank_next_pos~103                                      ;    ;
; tank_next_pos~104                                      ;    ;
; tank_next_pos~105                                      ;    ;
; tank_next_pos~106                                      ;    ;
; tank_next_pos~107                                      ;    ;
; tank_next_pos~108                                      ;    ;
; tank_next_pos~109                                      ;    ;
; tank_next_pos~110                                      ;    ;
; tank_next_pos~111                                      ;    ;
; tank_next_pos~112                                      ;    ;
; tank_next_pos~113                                      ;    ;
; tank_next_pos~114                                      ;    ;
; tank_next_pos~115                                      ;    ;
; tank_next_pos~116                                      ;    ;
; tank_next_pos~117                                      ;    ;
; tank_next_pos~118                                      ;    ;
; tank_next_pos~119                                      ;    ;
; Add0~0                                                 ;    ;
; Add0~1                                                 ;    ;
; Add0~2                                                 ;    ;
; Add0~3                                                 ;    ;
; Number of logic cells representing combinational loops ; 62 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; tank_display~reg0                     ; Stuck at VCC due to stuck port data_in ;
; current_state.die                     ; Lost fanout                            ;
; current_state.win                     ; Lost fanout                            ;
; current_state.done                    ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 4 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 67    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 67    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |tank_control|Selector24   ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |tank_control|Selector1    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 135                         ;
; cycloneiii_ff         ; 67                          ;
;     CLR               ; 65                          ;
;     ENA CLR           ; 2                           ;
; cycloneiii_lcell_comb ; 186                         ;
;     arith             ; 92                          ;
;         2 data inputs ; 86                          ;
;         3 data inputs ; 6                           ;
;     normal            ; 94                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         3 data inputs ; 38                          ;
;         4 data inputs ; 52                          ;
;                       ;                             ;
; Max LUT depth         ; 7.10                        ;
; Average LUT depth     ; 4.10                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition
    Info: Processing started: Thu Dec  5 12:18:58 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tankgame2 -c tankgame2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/joshu/onedrive/documents/masters-northwestern/masters_fall/ce-355/final_tank_game_2/final_tank_game/finalproject-ce355/miniprojects/ps2/ps2.vhd
    Info (12022): Found design unit 1: ps2-structural File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/miniprojects/ps2/ps2.vhd Line: 19
    Info (12023): Found entity 1: ps2 File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/miniprojects/ps2/ps2.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/joshu/onedrive/documents/masters-northwestern/masters_fall/ce-355/final_tank_game_2/final_tank_game/finalproject-ce355/miniprojects/ps2/oneshot.vhd
    Info (12022): Found design unit 1: oneshot-dd File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/miniprojects/ps2/oneshot.vhd Line: 14
    Info (12023): Found entity 1: oneshot File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/miniprojects/ps2/oneshot.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/joshu/onedrive/documents/masters-northwestern/masters_fall/ce-355/final_tank_game_2/final_tank_game/finalproject-ce355/miniprojects/ps2/keyboard.vhd
    Info (12022): Found design unit 1: keyboard-a File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/miniprojects/ps2/keyboard.vhd Line: 14
    Info (12023): Found entity 1: keyboard File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/miniprojects/ps2/keyboard.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/joshu/onedrive/documents/masters-northwestern/masters_fall/ce-355/final_tank_game_2/final_tank_game/finalproject-ce355/miniprojects/mini_project_vga/vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-behavioral File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/miniprojects/Mini_project_vga/vga_sync.vhd Line: 16
    Info (12023): Found entity 1: VGA_SYNC File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/miniprojects/Mini_project_vga/vga_sync.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/joshu/onedrive/documents/masters-northwestern/masters_fall/ce-355/final_tank_game_2/final_tank_game/finalproject-ce355/miniprojects/mini_project_vga/colorrom.vhd
    Info (12022): Found design unit 1: colorrom-SYN File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/miniprojects/Mini_project_vga/colorROM.vhd Line: 52
    Info (12023): Found entity 1: colorROM File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/miniprojects/Mini_project_vga/colorROM.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/joshu/onedrive/documents/masters-northwestern/masters_fall/ce-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v2/tank_location.vhd
    Info (12022): Found design unit 1: tank_location-behavioral File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v2/tank_location.vhd Line: 22
    Info (12023): Found entity 1: tank_location File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v2/tank_location.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/joshu/onedrive/documents/masters-northwestern/masters_fall/ce-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v2/pll_counter.vhd
    Info (12022): Found design unit 1: pll_counter-behavioral File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v2/pll_counter.vhd Line: 13
    Info (12023): Found entity 1: pll_counter File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v2/pll_counter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/joshu/onedrive/documents/masters-northwestern/masters_fall/ce-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v2/pixelgenerator.vhd
    Info (12022): Found design unit 1: pixelGenerator-behavioral File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v2/pixelGenerator.vhd Line: 27
    Info (12023): Found entity 1: pixelGenerator File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v2/pixelGenerator.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/joshu/onedrive/documents/masters-northwestern/masters_fall/ce-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v2/leddcd.vhd
    Info (12022): Found design unit 1: leddcd-data_flow File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v2/leddcd.vhd Line: 12
    Info (12023): Found entity 1: leddcd File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v2/leddcd.vhd Line: 5
Info (12021): Found 2 design units, including 0 entities, in source file /users/joshu/onedrive/documents/masters-northwestern/masters_fall/ce-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v2/game_library.vhd
    Info (12022): Found design unit 1: game_library File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v2/game_library.vhd Line: 4
    Info (12022): Found design unit 2: game_library-body File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v2/game_library.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/joshu/onedrive/documents/masters-northwestern/masters_fall/ce-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v2/de2lcd.vhd
    Info (12022): Found design unit 1: de2lcd-a File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v2/de2lcd.vhd Line: 15
    Info (12023): Found entity 1: de2lcd File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v2/de2lcd.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/joshu/onedrive/documents/masters-northwestern/masters_fall/ce-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v2/bullet_location.vhd
    Info (12022): Found design unit 1: bullet_location-behavioral File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v2/bullet_location.vhd Line: 20
    Info (12023): Found entity 1: bullet_location File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v2/bullet_location.vhd Line: 7
Info (12021): Found 2 design units, including 0 entities, in source file /users/joshu/onedrive/documents/masters-northwestern/masters_fall/ce-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v2/tank_const.vhd
    Info (12022): Found design unit 1: tank_const File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v2/tank_const.vhd Line: 6
    Info (12022): Found design unit 2: tank_const-body File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v2/tank_const.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file tankgame2.vhd
    Info (12022): Found design unit 1: tankgame2-structure File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd Line: 45
    Info (12023): Found entity 1: tankgame2 File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file tank_control.vhd
    Info (12022): Found design unit 1: tank_control-fsm File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v3/tank_control.vhd Line: 17
    Info (12023): Found entity 1: tank_control File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v3/tank_control.vhd Line: 7
Info (12127): Elaborating entity "tank_control" for the top level hierarchy
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "tank_display" is stuck at VCC File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v3/tank_control.vhd Line: 12
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register tank_next_pos_out[1][0]~reg0 will power up to Low File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v3/tank_control.vhd Line: 30
    Critical Warning (18010): Register tank_next_pos_out[1][31]~reg0 will power up to Low File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v3/tank_control.vhd Line: 30
    Critical Warning (18010): Register tank_next_pos_out[0][0]~reg0 will power up to Low File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v3/tank_control.vhd Line: 30
    Critical Warning (18010): Register tank_next_pos_out[0][31]~reg0 will power up to Low File: C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/final_tank_game_2/final_tank_game/finalproject-ce355/final_project v3/tank_control.vhd Line: 30
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 385 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 70 input pins
    Info (21059): Implemented 65 output pins
    Info (21061): Implemented 250 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4841 megabytes
    Info: Processing ended: Thu Dec  5 12:19:17 2024
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:42


