<dec f='llvm/llvm/lib/Target/AVR/AVRISelLowering.h' l='104' type='bool llvm::AVRTargetLowering::getPostIndexedAddressParts(llvm::SDNode * N, llvm::SDNode * Op, llvm::SDValue &amp; Base, llvm::SDValue &amp; Offset, ISD::MemIndexedMode &amp; AM, llvm::SelectionDAG &amp; DAG) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3167' c='_ZNK4llvm14TargetLowering26getPostIndexedAddressPartsEPNS_6SDNodeES2_RNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE'/>
<def f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='887' ll='932' type='bool llvm::AVRTargetLowering::getPostIndexedAddressParts(llvm::SDNode * N, llvm::SDNode * Op, llvm::SDValue &amp; Base, llvm::SDValue &amp; Offset, ISD::MemIndexedMode &amp; AM, llvm::SelectionDAG &amp; DAG) const'/>
<doc f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='884'>/// Returns true by value, base pointer and
/// offset pointer and addressing mode by reference if this node can be
/// combined with a load / store to form a post-indexed load / store.</doc>
