// Seed: 2753883345
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0] id_9;
  integer id_10;
  assign id_9[1'b0] = 1'b0;
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1
    , id_8,
    input wor id_2,
    input wor id_3,
    output wor id_4,
    output uwire id_5,
    output supply1 id_6
);
  wire id_9;
  class id_10;
    int id_11;
    int id_12;
  endclass : id_13
  module_0(
      id_11, id_11, id_8, id_12, id_11, id_12, id_9, id_12
  );
  wire id_14;
  initial begin
    deassign id_1;
  end
endmodule
