Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Aug  7 12:57:38 2018
| Host         : WYU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FPGA_Top_control_sets_placed.rpt
| Design       : FPGA_Top
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   907 |
| Unused register locations in slices containing registers |  3153 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |          105 |
|      2 |           76 |
|      3 |           32 |
|      4 |          226 |
|      5 |           10 |
|      6 |           19 |
|      7 |           13 |
|      8 |           22 |
|      9 |            4 |
|     10 |            8 |
|     11 |           13 |
|     12 |           14 |
|     14 |            4 |
|     15 |            4 |
|    16+ |          357 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4691 |         1387 |
| No           | No                    | Yes                    |             950 |          381 |
| No           | Yes                   | No                     |            1256 |          476 |
| Yes          | No                    | No                     |            3104 |          956 |
| Yes          | No                    | Yes                    |            7562 |         2505 |
| Yes          | Yes                   | No                     |             836 |          195 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                          |                                                                                                            Enable Signal                                                                                                            |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ClockGenerator/Clk                                             | Command/OTAqPPEnable/CommandOut[0]_i_1__23_n_0                                                                                                                                                                                      | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/WidlarPPEnable/CommandOut[0]_i_1__22_n_0                                                                                                                                                                                    | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              1 |
|  MicrorocChain2/MicrorocDaq/AutoDaqControl/AutoDaq_UsbStartStop |                                                                                                                                                                                                                                     | MicrorocChain2/MicrorocDaq/AutoDaqControl/StartRising_i_2_n_0                                                                                                                                                                           |                1 |              1 |
|  MicrorocChain2/MicrorocDaq/AutoDaqControl/OnceEnd              |                                                                                                                                                                                                                                     | CommonControlSignalGenerator/RamReadDoneDetect/ResetEndReadout_n_reg_inv_n_0                                                                                                                                                            |                1 |              1 |
|  MicrorocChain1/MicrorocDaq/SlaveDaqControl/SlaveDaq_Start      |                                                                                                                                                                                                                                     | MicrorocChain1/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv_n_0                                                                                                                                                                         |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/SweepDacStepValue3to0/CommandOut[3]_i_1__37_n_0                                                                                                                                                                             | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/LowGainShaperPPEnable/CommandOut[0]_i_1__27_n_0                                                                                                                                                                             | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              1 |
|  MicrorocChain1/MicrorocDaq/AutoDaqControl/AutoDaq_UsbStartStop |                                                                                                                                                                                                                                     | MicrorocChain1/MicrorocDaq/AutoDaqControl/StartRising_i_2_n_0                                                                                                                                                                           |                1 |              1 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/AdcStartDelayTimeSet/CommandOut[3]_i_1__36_n_0                                                                                                                                                                              | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              1 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  MicrorocChain1/MicrorocDaq/AutoDaqControl/OnceEnd              |                                                                                                                                                                                                                                     | CommonControlSignalGenerator/RamReadDoneDetect/ResetEndReadout_n_reg_inv_n_0                                                                                                                                                            |                1 |              1 |
|  MicrorocChain1/ReadOnChipRam/CLK                               |                                                                                                                                                                                                                                     | MicrorocChain1/MicrorocDaq/SlaveDaqControl/MicrorocHit_i_2_n_0                                                                                                                                                                          |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/OTAqEnable/CommandOut[0]_i_1__9_n_0                                                                                                                                                                                         | ClockGenerator/MicrorocDiscriminator2PPEnable_Output_reg[2]                                                                                                                                                                             |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/PreAmplifierPPEnable/CommandOut[0]_i_1__26_n_0                                                                                                                                                                              | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/ExternalTriggerEnable/CommandOut[0]_i_1__16_n_0                                                                                                                                                                             | ClockGenerator/MicrorocDiscriminator2PPEnable_Output_reg[2]                                                                                                                                                                             |                1 |              1 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/HoldDelaySet7to4/CommandOut[3]_i_1__27_n_0                                                                                                                                                                                  | ClockGenerator/CommandOut_reg[2]_0                                                                                                                                                                                                      |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/ExternalAdcStartStop/CommandOut[0]_i_1__0_n_0                                                                                                                                                                               | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut[0]_i_1__32_n_0                                                                                                                                                             | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              1 |
|  ClockGenerator/Clk5M                                           |                                                                                                                                                                                                                                     | ClockGenerator/InternalTrigger2_reg                                                                                                                                                                                                     |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/ReadoutChannelSelect/CommandOut[0]_i_1__20_n_0                                                                                                                                                                              | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              1 |
|  MicrorocChain4/MicrorocDaq/SlaveDaqControl/SlaveDaq_Start      |                                                                                                                                                                                                                                     | MicrorocChain4/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv_n_0                                                                                                                                                                         |                1 |              1 |
| ~ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                            |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/SlowControlOrReadScopeSelect/p_0_in                                                                                                                                                                                         | ClockGenerator/MicrorocDiscriminator2PPEnable_Output_reg[2]                                                                                                                                                                             |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/UnmaskAllChannelSet/CommandOut[0]_i_1__33_n_0                                                                                                                                                                               | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/SweepDacEndValue9to8/CommandOut[1]_i_1__11_n_0                                                                                                                                                                              | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              1 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                   | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  ClockGenerator/Clk                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  ClockGenerator/Clk                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  ClockGenerator/Clk                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/ShaperOutLowGainOrHighGain/CommandOut[0]_i_1__8_n_0                                                                                                                                                                         | ClockGenerator/MicrorocDiscriminator2PPEnable_Output_reg[2]                                                                                                                                                                             |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/SweepTestStartStopSet/CommandOut[0]_i_1__2_n_0                                                                                                                                                                              | ClockGenerator/MicrorocDiscriminator2PPEnable_Output_reg[2]                                                                                                                                                                             |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/HoldDelaySet3to0/CommandOut[3]_i_1__34_n_0                                                                                                                                                                                  | ClockGenerator/InternalTrigger2_reg                                                                                                                                                                                                     |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[11][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[47]                                                                                                                                                                                             |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/AdcDataNumberSet3to0/CommandOut[3]_i_1__29_n_0                                                                                                                                                                              | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/EndReadoutChannelSelect/CommandOut[0]_i_1__13_n_0                                                                                                                                                                           | ClockGenerator/MicrorocDiscriminator2PPEnable_Output_reg[2]                                                                                                                                                                             |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[53][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[171]                                                                                                                                                                                            |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/SweepDacStepValue7to4/CommandOut[3]_i_1__40_n_0                                                                                                                                                                             | ClockGenerator/CommandOut_reg[2]_0                                                                                                                                                                                                      |                1 |              1 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                 | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                 | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  MicrorocChain4/ReadOnChipRam/CLK                               |                                                                                                                                                                                                                                     | MicrorocChain4/MicrorocDaq/SlaveDaqControl/MicrorocHit_i_2_n_0                                                                                                                                                                          |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/SweepDacStepValue7to4/CommandOut[3]_i_1__40_n_0                                                                                                                                                                             | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              1 |
|  CommonControlSignalGenerator/HoldGen/TriggerDelayed__0         |                                                                                                                                                                                                                                     | CommonControlSignalGenerator/HoldGen/ResetHold_n_reg_inv_n_0                                                                                                                                                                            |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/GainBoostEnable/CommandOut[0]_i_1__7_n_0                                                                                                                                                                                    | ClockGenerator/MicrorocDiscriminator2PPEnable_Output_reg[2]                                                                                                                                                                             |                1 |              1 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  MicrorocChain4/MicrorocDaq/AutoDaqControl/AutoDaq_UsbStartStop |                                                                                                                                                                                                                                     | MicrorocChain4/MicrorocDaq/AutoDaqControl/StartRising_i_2_n_0                                                                                                                                                                           |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/TriggerOutputEnable/CommandOut[0]_i_1__15_n_0                                                                                                                                                                               | ClockGenerator/MicrorocDiscriminator2PPEnable_Output_reg[2]                                                                                                                                                                             |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[42][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[171]                                                                                                                                                                                            |                1 |              1 |
|  MicrorocChain4/MicrorocDaq/AutoDaqControl/OnceEnd              |                                                                                                                                                                                                                                     | CommonControlSignalGenerator/RamReadDoneDetect/ResetEndReadout_n_reg_inv_n_0                                                                                                                                                            |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/TriggerDelaySet/CommandOut[3]_i_1__16_n_0                                                                                                                                                                                   | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/HoldEnableSet/CommandOut[0]_i_1__35_n_0                                                                                                                                                                                     | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/TriggerDelaySet/CommandOut[3]_i_1__16_n_0                                                                                                                                                                                   | ClockGenerator/CommandOut_reg[2]_0                                                                                                                                                                                                      |                1 |              1 |
|  ClockGenerator/Clk5M                                           | MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/SerialDataout_i_1_n_0                                                                                                                                                      | MicrorocChain3/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[15]_0                                                                                                                                                          |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/AdcDataNumberSet3to0/CommandOut[3]_i_1__29_n_0                                                                                                                                                                              | ClockGenerator/InternalTrigger2_reg                                                                                                                                                                                                     |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/InternalRazSignalEnable/CommandOut[0]_i_1__11_n_0                                                                                                                                                                           | ClockGenerator/MicrorocDiscriminator2PPEnable_Output_reg[2]                                                                                                                                                                             |                1 |              1 |
|  ClockGenerator/Clk5M                                           | MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/SerialDataout_i_1_n_0                                                                                                                                                      | MicrorocChain2/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[15]_0                                                                                                                                                          |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/TriggerNor64OrDirectSelect/CommandOut[0]_i_1__10_n_0                                                                                                                                                                        | ClockGenerator/MicrorocDiscriminator2PPEnable_Output_reg[2]                                                                                                                                                                             |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/LvdsReceiverPPEnable/CommandOut[0]_i_1__25_n_0                                                                                                                                                                              | ClockGenerator/MicrorocDiscriminator2PPEnable_Output_reg[2]                                                                                                                                                                             |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[22][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[47]                                                                                                                                                                                             |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/TriggerCoincidenceSet/CommandOut[3]_i_1__28_n_0                                                                                                                                                                             | ClockGenerator/InternalTrigger2_reg                                                                                                                                                                                                     |                1 |              1 |
|  ClockGenerator/Clk5M                                           | MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/SerialDataout_i_1_n_0                                                                                                                                                      | MicrorocChain1/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[15]_0                                                                                                                                                          |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/DacPPEnable/CommandOut[0]_i_1__30_n_0                                                                                                                                                                                       | ClockGenerator/MicrorocDiscriminator2PPEnable_Output_reg[2]                                                                                                                                                                             |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/HoldDelaySet3to0/CommandOut[3]_i_1__34_n_0                                                                                                                                                                                  | ClockGenerator/CommandOut_reg[2]_0                                                                                                                                                                                                      |                1 |              1 |
|  ClockGenerator/Clk5M                                           | MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/SerialDataout_i_1_n_0                                                                                                                                                      | MicrorocChain4/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[15]_0                                                                                                                                                          |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/CkMux/CommandOut[0]_i_1__12_n_0                                                                                                                                                                                             | ClockGenerator/MicrorocDiscriminator2PPEnable_Output_reg[2]                                                                                                                                                                             |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/DiscriminatorPPEnable/CommandOut[0]_i_1__29_n_0                                                                                                                                                                             | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/BandGapPPEnable/CommandOut[0]_i_1__24_n_0                                                                                                                                                                                   | ClockGenerator/MicrorocDiscriminator2PPEnable_Output_reg[2]                                                                                                                                                                             |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/HighGainShaperPPEnable/CommandOut[0]_i_1__21_n_0                                                                                                                                                                            | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/Dac4bitPPEnable/CommandOut[0]_i_1__28_n_0                                                                                                                                                                                   | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/HoldDelaySet7to4/CommandOut[3]_i_1__27_n_0                                                                                                                                                                                  | ClockGenerator/InternalTrigger2_reg                                                                                                                                                                                                     |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/SweepDacStepValue3to0/CommandOut[3]_i_1__37_n_0                                                                                                                                                                             | ClockGenerator/CommandOut_reg[2]_0                                                                                                                                                                                                      |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/LatchedOrDirectOutput/CommandOut[0]_i_1__5_n_0                                                                                                                                                                              | ClockGenerator/MicrorocDiscriminator2PPEnable_Output_reg[2]                                                                                                                                                                             |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/ExternalRazSignalEnable/CommandOut[0]_i_1__17_n_0                                                                                                                                                                           | ClockGenerator/MicrorocDiscriminator2PPEnable_Output_reg[2]                                                                                                                                                                             |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/SweepDacEndValue9to8/CommandOut[1]_i_1__11_n_0                                                                                                                                                                              | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/SweepDacEndValue3to0/CommandOut[3]_i_1__41_n_0                                                                                                                                                                              | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/SweepDacEndValue3to0/CommandOut[3]_i_1__41_n_0                                                                                                                                                                              | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/SweepDacStartValue7to4/CommandOut[3]_i_1__42_n_0                                                                                                                                                                            | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/SweepDacStartValue3to0/CommandOut[3]_i_1__43_n_0                                                                                                                                                                            | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              1 |
| ~ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                             |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/CTestOrInputSelect/CommandOut[0]_i_1__36_n_0                                                                                                                                                                                | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/SingleOr64ChannelSelect/CommandOut[0]_i_1__37_n_0                                                                                                                                                                           | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              1 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | MicrorocChain4/ReadOnChipRam/FSM_sequential_CurrentState_reg[1]_0                                                                                                                                                                       |                1 |              1 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | MicrorocChain1/ReadOnChipRam/FSM_sequential_CurrentState_reg[1]_0                                                                                                                                                                       |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/DacEnable/CommandOut[0]_i_1__14_n_0                                                                                                                                                                                         | ClockGenerator/MicrorocDiscriminator2PPEnable_Output_reg[2]                                                                                                                                                                             |                1 |              1 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | MicrorocChain2/ReadOnChipRam/FSM_sequential_CurrentState_reg[1]_0                                                                                                                                                                       |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/BandGapEnable/CommandOut[0]_i_1__6_n_0                                                                                                                                                                                      | ClockGenerator/MicrorocDiscriminator2PPEnable_Output_reg[2]                                                                                                                                                                             |                1 |              1 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | MicrorocChain3/ReadOnChipRam/FSM_sequential_CurrentState_reg[1]_0                                                                                                                                                                       |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/StartReadoutChannelSelect/CommandOut[0]_i_1__18_n_0                                                                                                                                                                         | ClockGenerator/MicrorocDiscriminator2PPEnable_Output_reg[2]                                                                                                                                                                             |                1 |              1 |
|  MicrorocChain3/ReadOnChipRam/CLK                               |                                                                                                                                                                                                                                     | MicrorocChain3/MicrorocDaq/SlaveDaqControl/MicrorocHit_i_2_n_0                                                                                                                                                                          |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/LightLed/CommandOut[3]_i_1_n_0                                                                                                                                                                                              | ClockGenerator/InternalTrigger2_reg                                                                                                                                                                                                     |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/LightLed/CommandOut[3]_i_1_n_0                                                                                                                                                                                              | ClockGenerator/CommandOut_reg[2]_0                                                                                                                                                                                                      |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/DaqModeSelect/CommandOut[0]_i_1__34_n_0                                                                                                                                                                                     | ClockGenerator/InternalTrigger2_reg                                                                                                                                                                                                     |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/EnablePowerPulsingPin/CommandOut[0]_i_1__3_n_0                                                                                                                                                                              | ClockGenerator/InternalTrigger2_reg                                                                                                                                                                                                     |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/EndReadoutParameterGenerator/CommandOut[3]_i_1__1_n_0                                                                                                                                                                       | ClockGenerator/InternalTrigger2_reg                                                                                                                                                                                                     |                1 |              1 |
|  ClockGenerator/Clk                                             | Acquisition/MicrorocSCurveTest/SC_test_control/Test_Chn[5]_i_1_n_0                                                                                                                                                                  | ClockGenerator/EndReadout_reg                                                                                                                                                                                                           |                1 |              1 |
|  MicrorocChain2/ReadOnChipRam/CLK                               |                                                                                                                                                                                                                                     | MicrorocChain2/MicrorocDaq/SlaveDaqControl/MicrorocHit_i_2_n_0                                                                                                                                                                          |                1 |              1 |
|  MicrorocChain2/MicrorocDaq/SlaveDaqControl/SlaveDaq_Start      |                                                                                                                                                                                                                                     | MicrorocChain2/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv_n_0                                                                                                                                                                         |                1 |              1 |
|  MicrorocChain3/MicrorocDaq/AutoDaqControl/OnceEnd              |                                                                                                                                                                                                                                     | CommonControlSignalGenerator/RamReadDoneDetect/ResetEndReadout_n_reg_inv_n_0                                                                                                                                                            |                1 |              1 |
|  MicrorocChain3/MicrorocDaq/AutoDaqControl/AutoDaq_UsbStartStop |                                                                                                                                                                                                                                     | MicrorocChain3/MicrorocDaq/AutoDaqControl/StartRising_i_2_n_0                                                                                                                                                                           |                1 |              1 |
|  MicrorocChain3/MicrorocDaq/SlaveDaqControl/SlaveDaq_Start      |                                                                                                                                                                                                                                     | MicrorocChain3/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv_n_0                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  ClockGenerator/Clk                                             | Command/ExternalRazMode/CommandOut[1]_i_1__5_n_0                                                                                                                                                                                    | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              2 |
| ~ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                             |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/InternalRazSignalLenth/CommandOut[1]_i_1__3_n_0                                                                                                                                                                             | ClockGenerator/ChannelAdjust_Output_reg[509]                                                                                                                                                                                            |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/SweepDacStepValue9to8/CommandOut[1]_i_1__9_n_0                                                                                                                                                                              | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/HighGainShaperFeedbackSelect/CommandOut[1]_i_1__1_n_0                                                                                                                                                                       | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/SweepDacStepValue7to4/CommandOut[3]_i_1__40_n_0                                                                                                                                                                             | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/LowGainShaperFeedbackSelect/CommandOut[1]_i_1__0_n_0                                                                                                                                                                        | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/SweepDacStepValue3to0/CommandOut[3]_i_1__37_n_0                                                                                                                                                                             | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              2 |
|  Acquisition/AD9220Control/Ad9220Control/CLK                    | Acquisition/AD9220Control/DataDiscardCount_en                                                                                                                                                                                       | Acquisition/AD9220Control/AdcDataCount[7]_i_2_n_0                                                                                                                                                                                       |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/AdcDataNumberSet7to4/CommandOut[3]_i_1__35_n_0                                                                                                                                                                              | ClockGenerator/InternalTrigger2_reg                                                                                                                                                                                                     |                1 |              2 |
|  MicrorocChain1/MicrorocDaq/SlaveDaqControl/SingleStart         |                                                                                                                                                                                                                                     | MicrorocChain1/MicrorocDaq/SlaveDaqControl/START_ACQ_i_1_n_0                                                                                                                                                                            |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/AdcDataNumberSet3to0/CommandOut[3]_i_1__29_n_0                                                                                                                                                                              | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/TransmitOnChannelSelect/CommandOut[1]_i_1__2_n_0                                                                                                                                                                            | ClockGenerator/ChannelAdjust_Output_reg[509]                                                                                                                                                                                            |                1 |              2 |
|  MicrorocChain4/ConfigParameter_i_1_n_0                         |                                                                                                                                                                                                                                     | MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                |                1 |              2 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/SweepDacEndValue3to0/CommandOut[3]_i_1__41_n_0                                                                                                                                                                              | ClockGenerator/CommandOut_reg[2]_0                                                                                                                                                                                                      |                1 |              2 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/SweepDacStartValue9to8/CommandOut[1]_i_1__10_n_0                                                                                                                                                                            | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              2 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/CommandOut[1]_i_1_n_0                                                                                                                                                                                    | ClockGenerator/CommandOut_reg[1]_rep                                                                                                                                                                                                    |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/EndHoldTimeSet15to12/CommandOut[3]_i_1__30_n_0                                                                                                                                                                              | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              2 |
| ~ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                             |                2 |              2 |
|  ClockGenerator/Clk                                             | Command/MaskChannel5to4/CommandOut[1]_i_1__6_n_0                                                                                                                                                                                    | ClockGenerator/CommandOut_reg[2]_0                                                                                                                                                                                                      |                1 |              2 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | ClockGenerator/MicrorocDac2Vth_Output_reg[39]                                                                                                                                                                                           |                2 |              2 |
| ~ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                             |                1 |              2 |
| ~ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                             |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[1][3]_i_1_n_0                                                                                                                                                                                                       | ClockGenerator/ChannelAdjust_Output_reg[261]                                                                                                                                                                                            |                1 |              2 |
|  MicrorocChain4/MicrorocDaq/SlaveDaqControl/SingleStart         |                                                                                                                                                                                                                                     | MicrorocChain4/MicrorocDaq/SlaveDaqControl/START_ACQ_i_1_n_0                                                                                                                                                                            |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/CommandOut[1]_i_1_n_0                                                                                                                                                                                    | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[63][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[212]                                                                                                                                                                                            |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/Dac0Vth9to8/CommandOut[1]_i_1__12_n_0                                                                                                                                                                                       | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[1][3]_i_1_n_0                                                                                                                                                                                                       | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[63][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[509]                                                                                                                                                                                            |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/Dac2Vth9to8/CommandOut[1]_i_1__14_n_0                                                                                                                                                                                       | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[32][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[385]                                                                                                                                                                                            |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/LightLed/CommandOut[3]_i_1_n_0                                                                                                                                                                                              | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/EndHoldTimeSet15to12/CommandOut[3]_i_1__30_n_0                                                                                                                                                                              | ClockGenerator/InternalTrigger2_reg                                                                                                                                                                                                     |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/SetStartAcquisitionTime11to8/CommandOut[3]_i_1__11_n_0                                                                                                                                                                      | ClockGenerator/InternalTrigger2_reg                                                                                                                                                                                                     |                2 |              2 |
|  ClockGenerator/Clk                                             | Command/SetStartAcquisitionTime11to8/CommandOut[3]_i_1__11_n_0                                                                                                                                                                      | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                2 |              2 |
|  ClockGenerator/Clk                                             | Command/SetStartAcquisitionTime15to12/CommandOut[3]_i_1__10_n_0                                                                                                                                                                     | ClockGenerator/InternalTrigger2_reg                                                                                                                                                                                                     |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/SetStartAcquisitionTime15to12/CommandOut[3]_i_1__10_n_0                                                                                                                                                                     | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/TestSignalColumnSelect/CommandOut[2]_i_1__4_n_0                                                                                                                                                                             | ClockGenerator/CommandOut_reg[2]_0                                                                                                                                                                                                      |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/SetStartAcquisitionTime7to4/CommandOut[3]_i_1__12_n_0                                                                                                                                                                       | ClockGenerator/InternalTrigger2_reg                                                                                                                                                                                                     |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/SetStartAcquisitionTime7to4/CommandOut[3]_i_1__12_n_0                                                                                                                                                                       | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/SetStartAcquisitionTime3to0/CommandOut[3]_i_1__13_n_0                                                                                                                                                                       | ClockGenerator/InternalTrigger2_reg                                                                                                                                                                                                     |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/SetStartAcquisitionTime3to0/CommandOut[3]_i_1__13_n_0                                                                                                                                                                       | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[32][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[88]                                                                                                                                                                                             |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/HoldDelaySet3to0/CommandOut[3]_i_1__34_n_0                                                                                                                                                                                  | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/AdcDataNumberSet7to4/CommandOut[3]_i_1__35_n_0                                                                                                                                                                              | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/DataoutChannelSelect/CommandOut[1]_i_1__4_n_0                                                                                                                                                                               | ClockGenerator/ChannelAdjust_Output_reg[509]                                                                                                                                                                                            |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/TriggerDelaySet/CommandOut[3]_i_1__16_n_0                                                                                                                                                                                   | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              2 |
|  MicrorocChain1/ConfigParameter_i_1_n_0                         |                                                                                                                                                                                                                                     | MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                |                1 |              2 |
|  MicrorocChain2/MicrorocDaq/SlaveDaqControl/SingleStart         |                                                                                                                                                                                                                                     | MicrorocChain2/MicrorocDaq/SlaveDaqControl/START_ACQ_i_1_n_0                                                                                                                                                                            |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/SingleTestChannelSet5to4/CommandOut[1]_i_1__8_n_0                                                                                                                                                                           | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/Dac1Vth9to8/CommandOut[1]_i_1__13_n_0                                                                                                                                                                                       | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/EndHoldTimeSet7to4/CommandOut[3]_i_1__31_n_0                                                                                                                                                                                | ClockGenerator/InternalTrigger2_reg                                                                                                                                                                                                     |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/EndHoldTimeSet7to4/CommandOut[3]_i_1__31_n_0                                                                                                                                                                                | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              2 |
|  MicrorocChain3/MicrorocDaq/SlaveDaqControl/SingleStart         |                                                                                                                                                                                                                                     | MicrorocChain3/MicrorocDaq/SlaveDaqControl/START_ACQ_i_1_n_0                                                                                                                                                                            |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/EndHoldTimeSet11to8/CommandOut[3]_i_1__23_n_0                                                                                                                                                                               | ClockGenerator/InternalTrigger2_reg                                                                                                                                                                                                     |                1 |              2 |
|  MicrorocChain2/ConfigParameter_i_1_n_0                         |                                                                                                                                                                                                                                     | MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                |                1 |              2 |
|  MicrorocChain3/ConfigParameter_i_1_n_0                         |                                                                                                                                                                                                                                     | MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                |                1 |              2 |
|  CommandFifo32Depth_i_2_n_0                                     |                                                                                                                                                                                                                                     | Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                             |                1 |              2 |
|  CommandFifo32Depth_i_2_n_0                                     |                                                                                                                                                                                                                                     | UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                                                                                          |                2 |              2 |
|  CommandFifo32Depth_i_3_n_0                                     |                                                                                                                                                                                                                                     | Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                             |                1 |              2 |
|  CommandFifo32Depth_i_3_n_0                                     |                                                                                                                                                                                                                                     | Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                             |                1 |              2 |
|  CommandFifo32Depth_i_3_n_0                                     |                                                                                                                                                                                                                                     | Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                             |                1 |              2 |
|  CommandFifo32Depth_i_3_n_0                                     |                                                                                                                                                                                                                                     | Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                             |                1 |              2 |
|  CommandFifo32Depth_i_3_n_0                                     |                                                                                                                                                                                                                                     | Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                            |                1 |              2 |
|  CommandFifo32Depth_i_3_n_0                                     |                                                                                                                                                                                                                                     | UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                            |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/EndHoldTimeSet11to8/CommandOut[3]_i_1__23_n_0                                                                                                                                                                               | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/EndHoldTimeSet3to0/CommandOut[3]_i_1__24_n_0                                                                                                                                                                                | ClockGenerator/InternalTrigger2_reg                                                                                                                                                                                                     |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/EndHoldTimeSet3to0/CommandOut[3]_i_1__24_n_0                                                                                                                                                                                | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  ClockGenerator/Clk                                             | Command/HoldDelaySet7to4/CommandOut[3]_i_1__27_n_0                                                                                                                                                                                  | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              2 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                 |                1 |              3 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[42][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[385]                                                                                                                                                                                            |                1 |              3 |
|  ClockGenerator/Clk5M                                           |                                                                                                                                                                                                                                     | MicrorocChain2/ReadOnChipRam/FSM_sequential_CurrentState_reg[1]_0                                                                                                                                                                       |                1 |              3 |
|  ClockGenerator/Clk5M                                           |                                                                                                                                                                                                                                     | MicrorocChain3/ReadOnChipRam/FSM_sequential_CurrentState_reg[1]_0                                                                                                                                                                       |                2 |              3 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                 |                2 |              3 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[53][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[212]                                                                                                                                                                                            |                1 |              3 |
|  ClockGenerator/Clk                                             | Command/SweepDacStartValue7to4/CommandOut[3]_i_1__42_n_0                                                                                                                                                                            | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              3 |
|  ClockGenerator/IFCLK                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              3 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[11][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[261]                                                                                                                                                                                            |                1 |              3 |
|  ClockGenerator/IFCLK                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              3 |
|  ClockGenerator/Clk                                             | Command/SweepDacStartValue3to0/CommandOut[3]_i_1__43_n_0                                                                                                                                                                            | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              3 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  ClockGenerator/Clk5M                                           |                                                                                                                                                                                                                                     | MicrorocChain4/ReadOnChipRam/FSM_sequential_CurrentState_reg[1]_0                                                                                                                                                                       |                2 |              3 |
|  ClockGenerator/Clk                                             | Command/DiscriMaskSet/CommandOut[2]_i_1__2_n_0                                                                                                                                                                                      | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                1 |              3 |
|  ClockGenerator/IFCLK                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[22][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[88]                                                                                                                                                                                             |                1 |              3 |
|  ClockGenerator/Clk                                             | Command/TriggerToWriteSelect/CommandOut[2]_i_1__1_n_0                                                                                                                                                                               | ClockGenerator/ChannelAdjust_Output_reg[509]                                                                                                                                                                                            |                1 |              3 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | ClockGenerator/EndReadout_reg                                                                                                                                                                                                           |                3 |              3 |
|  ClockGenerator/Clk                                             | Command/AdcStartDelayTimeSet/CommandOut[3]_i_1__36_n_0                                                                                                                                                                              | ClockGenerator/CommandOut_reg[2]_0                                                                                                                                                                                                      |                1 |              3 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                 |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  ClockGenerator/Clk                                             | Command/TriggerCoincidenceSet/CommandOut[3]_i_1__28_n_0                                                                                                                                                                             | ClockGenerator/CommandOut_reg[2]_0                                                                                                                                                                                                      |                1 |              3 |
|  ClockGenerator/Clk5M                                           |                                                                                                                                                                                                                                     | MicrorocChain1/ReadOnChipRam/FSM_sequential_CurrentState_reg[1]_0                                                                                                                                                                       |                1 |              3 |
|  ClockGenerator/Clk                                             | Command/SelectSCurveTestAsic/CommandOut[2]_i_1_n_0                                                                                                                                                                                  | ClockGenerator/CommandOut_reg[2]_0                                                                                                                                                                                                      |                1 |              3 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                 |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  ClockGenerator/Clk                                             | Command/SetAsicNumber/CommandOut[2]_i_1__0_n_0                                                                                                                                                                                      | ClockGenerator/CommandOut_reg[2]_0                                                                                                                                                                                                      |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              3 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  ClockGenerator/Clk                                             | Command/EndReadoutParameterGenerator/CommandOut[3]_i_1__1_n_0                                                                                                                                                                       | ClockGenerator/CommandOut_reg[2]_0                                                                                                                                                                                                      |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[54][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[212]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[34][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[385]                                                                                                                                                                                            |                2 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[28][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[88]                                                                                                                                                                                             |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[9][3]_i_1_n_0                                                                                                                                                                                                       | ClockGenerator/ChannelAdjust_Output_reg[261]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[8][3]_i_1_n_0                                                                                                                                                                                                       | ClockGenerator/ChannelAdjust_Output_reg[261]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[7][3]_i_1_n_0                                                                                                                                                                                                       | ClockGenerator/ChannelAdjust_Output_reg[261]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[6][3]_i_1_n_0                                                                                                                                                                                                       | ClockGenerator/ChannelAdjust_Output_reg[261]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[61][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[212]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[47][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[171]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[35][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[385]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[62][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[212]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[19][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[47]                                                                                                                                                                                             |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[60][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[212]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[5][3]_i_1_n_0                                                                                                                                                                                                       | ClockGenerator/ChannelAdjust_Output_reg[261]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[33][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[385]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[2][3]_i_1_n_0                                                                                                                                                                                                       | ClockGenerator/ChannelAdjust_Output_reg[261]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[59][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[212]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[44][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[171]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[58][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[212]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[26][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[88]                                                                                                                                                                                             |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[25][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[88]                                                                                                                                                                                             |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[57][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[212]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[40][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[385]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[55][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[212]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[50][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[171]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[30][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[88]                                                                                                                                                                                             |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[23][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[88]                                                                                                                                                                                             |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/TriggerCountMaxSet3to0/CommandOut[3]_i_1__22_n_0                                                                                                                                                                            | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[41][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[385]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[24][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[88]                                                                                                                                                                                             |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[17][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[47]                                                                                                                                                                                             |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[52][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[171]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[46][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[171]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[16][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[47]                                                                                                                                                                                             |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[15][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[47]                                                                                                                                                                                             |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit                                                                                                                                                                                                                     | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[14][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[47]                                                                                                                                                                                             |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[13][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[47]                                                                                                                                                                                             |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[10][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[261]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[12][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[47]                                                                                                                                                                                             |                1 |              4 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                2 |              4 |
|  ClockGenerator/IFCLK                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              4 |
|  ClockGenerator/IFCLK                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              4 |
|  ClockGenerator/SyncClk                                         |                                                                                                                                                                                                                                     | ClockGenerator/InternalTrigger2_reg                                                                                                                                                                                                     |                2 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1__66_n_0                                                                                                                                                     |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1__67_n_0                                                                                                                                                     |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1__68_n_0                                                                                                                                                     |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/CounterMaxSet11to8/CommandOut[3]_i_1__18_n_0                                                                                                                                                                                | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/CounterMaxSet7to4/CommandOut[3]_i_1__15_n_0                                                                                                                                                                                 | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/CounterMaxSet15to12/CommandOut[3]_i_1__14_n_0                                                                                                                                                                               | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1__65_n_0                                                                                                                                                     |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/CounterMaxSet3to0/CommandOut[3]_i_1__19_n_0                                                                                                                                                                                 | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/TriggerCountMaxSet15to12/CommandOut[3]_i_1__20_n_0                                                                                                                                                                          | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/TriggerCountMaxSet11to8/CommandOut[3]_i_1__17_n_0                                                                                                                                                                           | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/TriggerCountMaxSet7to4/CommandOut[3]_i_1__21_n_0                                                                                                                                                                            | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/SingleTestChannelSet3to0/CommandOut[3]_i_1__39_n_0                                                                                                                                                                          | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/HoldTimeSet15to12/CommandOut[3]_i_1__25_n_0                                                                                                                                                                                 | ClockGenerator/InternalTrigger2_reg                                                                                                                                                                                                     |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                        |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/HoldTimeSet7to4/CommandOut[3]_i_1__26_n_0                                                                                                                                                                                   | ClockGenerator/InternalTrigger2_reg                                                                                                                                                                                                     |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/HoldTimeSet11to8/CommandOut[3]_i_1__32_n_0                                                                                                                                                                                  | ClockGenerator/InternalTrigger2_reg                                                                                                                                                                                                     |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/HoldTimeSet3to0/CommandOut[3]_i_1__33_n_0                                                                                                                                                                                   | ClockGenerator/InternalTrigger2_reg                                                                                                                                                                                                     |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/ExternalRazDelayTime/CommandOut[3]_i_1__2_n_0                                                                                                                                                                               | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                           |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1__44_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1__45_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1__46_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1__47_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/ReadScopeChannel7to4/CommandOut[3]_i_1__6_n_0                                                                                                                                                                               | ClockGenerator/CommandOut_reg[2]_0                                                                                                                                                                                                      |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/CTestChannel7to4/CommandOut[3]_i_1__7_n_0                                                                                                                                                                                   | ClockGenerator/CommandOut_reg[2]_0                                                                                                                                                                                                      |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1__48_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/ReadScopeChannel3to0/CommandOut[3]_i_1__4_n_0                                                                                                                                                                               | ClockGenerator/CommandOut_reg[2]_0                                                                                                                                                                                                      |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1__49_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/CTestChannel3to0/CommandOut[3]_i_1__8_n_0                                                                                                                                                                                   | ClockGenerator/CommandOut_reg[2]_0                                                                                                                                                                                                      |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1__50_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1__51_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1__52_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                           |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1__53_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                           |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1__43_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1__54_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1__55_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1__56_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1__57_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1__58_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1__59_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/SweepDacEndValue7to4/CommandOut[3]_i_1__38_n_0                                                                                                                                                                              | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                2 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1__60_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1__61_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1__62_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                           |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1__63_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1__64_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/RunningModeSelect/CommandOut[3]_i_1__44_n_0                                                                                                                                                                                 | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                           |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                           |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                           |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                                           |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                                                           |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                                                           |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/MaskSet/MicrorocChannelDiscriminatorMask_reg[0][0]                                                                                                                                                                          | ClockGenerator/CommandOut_reg[2]                                                                                                                                                                                                        |                2 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                                                           |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__0_n_0                                                                                                                                                                     |                1 |              4 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | ClockGenerator/All_Chn_Param_reg[2]                                                                                                                                                                                                     |                2 |              4 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | ClockGenerator/CPT_DATA_reg[63]                                                                                                                                                                                                         |                2 |              4 |
|  ClockGenerator/Clk                                             | Command/AcquisitionStartStopSet/CommandOut[3]_i_1__0_n_0                                                                                                                                                                            | ClockGenerator/InternalTrigger2_reg                                                                                                                                                                                                     |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[13]_i_1_n_0                                                                                                                                                                      |                2 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1__44_n_0                                                                                                                                                     |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/ChipID3to0/CommandOut[3]_i_1__5_n_0                                                                                                                                                                                         | ClockGenerator/ChannelAdjust_Output_reg[509]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/MaskChannel3to0/CommandOut[3]_i_1__9_n_0                                                                                                                                                                                    | ClockGenerator/CommandOut_reg[2]_0                                                                                                                                                                                                      |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/ChipID7to4/CommandOut[3]_i_1__3_n_0                                                                                                                                                                                         | ClockGenerator/ChannelAdjust_Output_reg[509]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                        |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                                                     |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                                                     |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1__43_n_0                                                                                                                                                     |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac0Vth7to4/CommandOut[3]_i_1__48_n_0                                                                                                                                                                                       | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac1Vth7to4/CommandOut[3]_i_1__46_n_0                                                                                                                                                                                       | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/Clk                                             | Acquisition/AD9220Control/AdcStartDelayCount_0                                                                                                                                                                                      | ClockGenerator/InternalTrigger2_reg                                                                                                                                                                                                     |                1 |              4 |
|  ClockGenerator/Clk                                             | Acquisition/AD9220Control/Ad9220Control/delay_cnt[3]_i_1_n_0                                                                                                                                                                        | ClockGenerator/InternalTrigger2_reg                                                                                                                                                                                                     |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac0Vth3to0/CommandOut[3]_i_1__45_n_0                                                                                                                                                                                       | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac1Vth3to0/CommandOut[3]_i_1__49_n_0                                                                                                                                                                                       | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac2Vth7to4/CommandOut[3]_i_1__50_n_0                                                                                                                                                                                       | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac2Vth3to0/CommandOut[3]_i_1__47_n_0                                                                                                                                                                                       | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                           |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/TestSignalColumnSelect/CommandOut[2]_i_1__4_n_0                                                                                                                                                                             | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                4 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                           |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/Clk                                             | Acquisition/MicrorocSCurveTest/SC_test_control/Wait_Tail_Cnt[3]_i_1_n_0                                                                                                                                                             | ClockGenerator/All_Chn_Param_reg[2]                                                                                                                                                                                                     |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                          |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                           |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                           |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                           |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                           |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                           |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                           |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                           |                1 |              4 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__0_n_0                                                                                                                                                                     |                1 |              4 |
|  ClockGenerator/Clk5M                                           | MicrorocChain3/ReadOnChipRam/DataCount                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              4 |
|  ClockGenerator/Clk5M                                           | MicrorocChain2/ReadOnChipRam/DataCount                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              4 |
|  ClockGenerator/Clk5M                                           | MicrorocChain1/ReadOnChipRam/DataCount                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              4 |
|  ClockGenerator/Clk5M                                           | MicrorocChain4/ReadOnChipRam/DataCount                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[3][3]_i_1_n_0                                                                                                                                                                                                       | ClockGenerator/ChannelAdjust_Output_reg[261]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[4][3]_i_1_n_0                                                                                                                                                                                                       | ClockGenerator/ChannelAdjust_Output_reg[261]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[36][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[385]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[38][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[385]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[49][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[171]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[27][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[88]                                                                                                                                                                                             |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[43][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[171]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[39][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[385]                                                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[37][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[385]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[18][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[47]                                                                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]                                                                                                                                                                |                2 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[29][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[88]                                                                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[21][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[47]                                                                                                                                                                                             |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[20][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[47]                                                                                                                                                                                             |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[48][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[171]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[45][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[171]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[31][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[88]                                                                                                                                                                                             |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[56][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[212]                                                                                                                                                                                            |                1 |              4 |
|  ClockGenerator/Clk                                             | Command/Dac4bit[51][3]_i_1_n_0                                                                                                                                                                                                      | ClockGenerator/ChannelAdjust_Output_reg[171]                                                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | ClockGenerator/MicrorocDiscriminator2PPEnable_Output_reg[2]                                                                                                                                                                             |                4 |              5 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/MicrorocReadRedundancy_Output_reg[3]                                                                                                                                                                     | ClockGenerator/MicrorocDac2Vth_Output_reg[39]                                                                                                                                                                                           |                3 |              5 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[514]_0                                                                                                                                               |                3 |              5 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[1]                                                                                                                                                                                                     | ClockGenerator/MicrorocCTestChannel_Output_reg[67]                                                                                                                                                                                      |                2 |              5 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/MicrorocReadRedundancy_Output_reg[2]                                                                                                                                                                     | ClockGenerator/MicrorocDac2Vth_Output_reg[39]                                                                                                                                                                                           |                3 |              5 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[514]_0                                                                                                                                               |                2 |              5 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[514]_0                                                                                                                                               |                4 |              5 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[514]_0                                                                                                                                               |                2 |              5 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              5 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[0]                                                                                                                                                                                                     | ClockGenerator/MicrorocCTestChannel_Output_reg[67]                                                                                                                                                                                      |                2 |              5 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[1]                                                                                                                                                                                                     | ClockGenerator/MicrorocChannelDiscriminatorMask_Output_reg[335]                                                                                                                                                                         |                2 |              6 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                3 |              6 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | ClockGenerator/CommandOut_reg[2]                                                                                                                                                                                                        |                3 |              6 |
|  ClockGenerator/Clk5M                                           | MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/ShiftDataCount[4]_i_1_n_0                                                                                                                                                  | MicrorocChain1/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[15]_0                                                                                                                                                          |                3 |              6 |
|  ClockGenerator/Clk5M                                           | MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftDataCount[4]_i_1_n_0                                                                                                                                                  | MicrorocChain2/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[15]_0                                                                                                                                                          |                2 |              6 |
|  ClockGenerator/Clk                                             | MicrorocChain1/SlowControlAndReadScope/ParameterGen/ShiftCount                                                                                                                                                                      | MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[514]_0                                                                                                                                               |                2 |              6 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | ClockGenerator/MicrorocCTestChannel_Output_reg[2]                                                                                                                                                                                       |                4 |              6 |
|  ClockGenerator/Clk                                             | MicrorocChain2/SlowControlAndReadScope/ParameterGen/ShiftCount                                                                                                                                                                      | MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[514]_0                                                                                                                                               |                2 |              6 |
|  ClockGenerator/Clk5M                                           | MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftDataCount[4]_i_1_n_0                                                                                                                                                  | MicrorocChain4/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[15]_0                                                                                                                                                          |                2 |              6 |
|  ClockGenerator/Clk                                             | MicrorocChain4/SlowControlAndReadScope/ParameterGen/ShiftCount                                                                                                                                                                      | MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[514]_0                                                                                                                                               |                3 |              6 |
|  ClockGenerator/Clk                                             | MicrorocChain3/SlowControlAndReadScope/ParameterGen/ShiftCount                                                                                                                                                                      | MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[514]_0                                                                                                                                               |                3 |              6 |
|  ClockGenerator/Clk                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/cntcmpsel_reg[1]                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/current_state_reg[0]                                                                                                                                                                    |                2 |              6 |
|  ClockGenerator/Clk                                             | CommonControlSignalGenerator/ExternalRazGen/sel                                                                                                                                                                                     | ClockGenerator/MicrorocCTestChannel_Output_reg[67]                                                                                                                                                                                      |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/cntcmpsel_reg[1]                                                                                                                                                                    | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/current_state_reg[0]                                                                                                                                                                    |                4 |              6 |
|  ClockGenerator/Clk                                             | Acquisition/MicrorocSCurveTest/SC_test_control/Test_Chn[5]_i_1_n_0                                                                                                                                                                  | ClockGenerator/CPT_DATA_reg[63]                                                                                                                                                                                                         |                3 |              6 |
|  ClockGenerator/Clk5M                                           | MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/ShiftDataCount[4]_i_1_n_0                                                                                                                                                  | MicrorocChain3/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[15]_0                                                                                                                                                          |                2 |              6 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[1]                                                                                                                                                                                                     | ClockGenerator/MicrorocChannelDiscriminatorMask_Output_reg[719]                                                                                                                                                                         |                2 |              7 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                           |                2 |              7 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                2 |              7 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/MicrorocReadRedundancy_Output_reg[2]                                                                                                                                                                     | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                5 |              7 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              7 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                           |                2 |              7 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              7 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[0]                                                                                                                                                                                                     | ClockGenerator/MicrorocChannelDiscriminatorMask_Output_reg[719]                                                                                                                                                                         |                3 |              7 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/MicrorocReadRedundancy_Output_reg[3]                                                                                                                                                                     | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                5 |              7 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                 | u_ila_1/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                           |                2 |              7 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                 | u_ila_1/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                           |                2 |              7 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                                              |                1 |              8 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                3 |              8 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                                              |                1 |              8 |
|  ClockGenerator/IFCLK                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              8 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/cntcmpsel_reg[1]                                                                                                                                                                    | u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                             |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/cntcmpsel_reg[1]                                                                                                                                                                    | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/SEQUENCER_STATE_O_reg[8]                                                                                                                        |                2 |              8 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | ClockGenerator/MicrorocDiscriminatorMaskInternal_reg[177]                                                                                                                                                                               |                3 |              8 |
|  ClockGenerator/Clk                                             | Acquisition/MicrorocSCurveTest/SC_test_control/Discri_Mask_Shift_reg[7]_0                                                                                                                                                           | ClockGenerator/EndReadout_reg                                                                                                                                                                                                           |                2 |              8 |
| ~ClockGenerator/Clk                                             | Acquisition/MicrorocSCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                  | Acquisition/MicrorocSCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                 |                2 |              8 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[1]                                                                                                                                                                                                     | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                7 |              8 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[0]                                                                                                                                                                                                     | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |                7 |              8 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[0]                                                                                                                                                                                                     | ClockGenerator/ChannelAdjust_Output_reg[836]                                                                                                                                                                                            |                2 |              8 |
|  ClockGenerator/Clk                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/cntcmpsel_reg[1]                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/SEQUENCER_STATE_O_reg[8]                                                                                                                        |                2 |              8 |
|  ClockGenerator/Clk                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/cntcmpsel_reg[1]                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                             |                1 |              8 |
| ~ClockGenerator/Clk                                             | Acquisition/MicrorocSCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                  | Acquisition/MicrorocSCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                 |                2 |              8 |
|  Acquisition/AD9220Control/Ad9220Control/CLK                    | Acquisition/AD9220Control/AdcDataCount_reg[7]_0                                                                                                                                                                                     | Acquisition/AD9220Control/AdcDataCount[7]_i_2_n_0                                                                                                                                                                                       |                2 |              8 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | ClockGenerator/MicrorocCTestChannel_Output_reg[6]                                                                                                                                                                                       |                3 |              9 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                           |                2 |              9 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                           |                2 |              9 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[1]                                                                                                                                                                                                     | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                6 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  ClockGenerator/Clk                                             | Acquisition/MicrorocSCurveTest/SC_test_control/Actual_10bit_DAC_Code[9]_i_1_n_0                                                                                                                                                     | ClockGenerator/CPT_DATA_reg[63]                                                                                                                                                                                                         |                3 |             10 |
| ~ClockGenerator/Clk                                             | Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                             | Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                            |                2 |             10 |
|  ClockGenerator/Clk                                             | Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_10bit_DAC_Out[9]_i_1_n_0                                                                                                                                                    | ClockGenerator/EndReadout_reg                                                                                                                                                                                                           |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[1]                                                                                                                                                                                                     | ClockGenerator/MicrorocCTestChannel_Output_reg[2]                                                                                                                                                                                       |                3 |             10 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[0]                                                                                                                                                                                                     | ClockGenerator/MicrorocLowGainShaperFeedbackSelect_Output_reg[0]                                                                                                                                                                        |                5 |             10 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[0]                                                                                                                                                                                                     | ClockGenerator/MicrorocCTestChannel_Output_reg[2]                                                                                                                                                                                       |                6 |             10 |
|  ClockGenerator/Clk5M                                           |                                                                                                                                                                                                                                     | MicrorocChain1/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[15]_0                                                                                                                                                          |                4 |             11 |
|  ClockGenerator/Clk5M                                           |                                                                                                                                                                                                                                     | MicrorocChain2/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[15]_0                                                                                                                                                          |                4 |             11 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             11 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             11 |
|  ClockGenerator/Clk5M                                           |                                                                                                                                                                                                                                     | MicrorocChain3/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[15]_0                                                                                                                                                          |                6 |             11 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]                                                                                                                                                                       |                6 |             11 |
|  ClockGenerator/Clk                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             11 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             11 |
|  ClockGenerator/Clk                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                2 |             11 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                             | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                3 |             11 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                             | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                3 |             11 |
|  ClockGenerator/Clk                                             | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             11 |
|  ClockGenerator/Clk5M                                           |                                                                                                                                                                                                                                     | MicrorocChain4/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[15]_0                                                                                                                                                          |                4 |             11 |
| ~ClockGenerator/Clk5M                                           | MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                 | MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  ClockGenerator/Clk                                             | MicrorocChain2/MicrorocDaq/SlaveDaqControl/DataEndCount[11]_i_1_n_0                                                                                                                                                                 | MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]_0                                                                                                                                                                   |                5 |             12 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                6 |             12 |
|  ClockGenerator/Clk                                             | MicrorocChain1/MicrorocDaq/SlaveDaqControl/DataEndCount[11]_i_1_n_0                                                                                                                                                                 | MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]_0                                                                                                                                                                   |                4 |             12 |
|  ClockGenerator/Clk                                             | MicrorocChain3/MicrorocDaq/SlaveDaqControl/DataEndCount[11]_i_1_n_0                                                                                                                                                                 | MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]_0                                                                                                                                                                   |                5 |             12 |
|  CommandFifo32Depth_i_3_n_0                                     |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             12 |
| ~ClockGenerator/Clk5M                                           | MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                 | MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                |                3 |             12 |
|  ClockGenerator/Clk                                             | MicrorocChain4/MicrorocDaq/SlaveDaqControl/DataEndCount[11]_i_1_n_0                                                                                                                                                                 | MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]_0                                                                                                                                                                   |                5 |             12 |
|  ClockGenerator/Clk                                             | Acquisition/AD9220Control/Ad9220Control/data[11]_i_1_n_0                                                                                                                                                                            | ClockGenerator/MicrorocCTestChannel_Output_reg[6]                                                                                                                                                                                       |                3 |             12 |
| ~ClockGenerator/Clk5M                                           | MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                 | MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                |                2 |             12 |
|  ClockGenerator/IFCLK                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  ClockGenerator/Clk5M                                           | ClockGenerator/E[0]                                                                                                                                                                                                                 | ClockGenerator/InternalTrigger2_reg                                                                                                                                                                                                     |                2 |             12 |
| ~ClockGenerator/Clk5M                                           | MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                 | MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                |                3 |             12 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                        | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]                                                                                                                                                                       |                3 |             14 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                5 |             14 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                                             |                7 |             14 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/MicrorocReadRedundancy_Output_reg[3]                                                                                                                                                                     | ClockGenerator/MicrorocChannelDiscriminatorMask_Output_reg[719]                                                                                                                                                                         |                6 |             14 |
|  ClockGenerator/Clk                                             | Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_1_n_0                                                                                                                                                   | ClockGenerator/MicrorocDiscriminatorMaskInternal_reg[177]                                                                                                                                                                               |                6 |             15 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                4 |             15 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                5 |             15 |
| ~ClockGenerator/IFCLK                                           | Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                             | Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                             |                3 |             15 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  ClockGenerator/Clk                                             | Acquisition/MicrorocSCurveTest/SC_test_control/SlowControlParameterLoadStart_Cnt[15]_i_1_n_0                                                                                                                                        | ClockGenerator/CPT_DATA_reg[63]                                                                                                                                                                                                         |                6 |             16 |
|  ClockGenerator/Clk                                             | Acquisition/MicrorocSCurveTest/SC_test_control/SCurveTestDataout[15]_i_1_n_0                                                                                                                                                        | ClockGenerator/MicrorocCTestChannel_Output_reg[6]                                                                                                                                                                                       |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                3 |             16 |
|  ClockGenerator/Clk                                             | Acquisition/MicrorocSCurveTest/SC_test_single/CPT_DATA[95]_i_1_n_0                                                                                                                                                                  | ClockGenerator/One_Channel_Done_reg                                                                                                                                                                                                     |                6 |             16 |
|  ClockGenerator/Clk                                             | Acquisition/MicrorocSCurveTest/SC_test_single/CPT_DATA[95]_i_1_n_0                                                                                                                                                                  | ClockGenerator/MicrorocCTestChannel_Output_reg[67]                                                                                                                                                                                      |                5 |             16 |
|  ClockGenerator/Clk                                             | Acquisition/MicrorocSCurveTest/SC_test_single/SCurve_Data[15]_i_1_n_0                                                                                                                                                               | ClockGenerator/MicrorocCTestChannel_Output_reg[67]                                                                                                                                                                                      |                4 |             16 |
|  ClockGenerator/Clk                                             | Acquisition/MicrorocSCurveTest/SC_test_single/Trigger2/CPT_TRIGGER[0]_i_1__0_n_0                                                                                                                                                    | Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[0]_0                                                                                                                                                             |                4 |             16 |
|  ClockGenerator/Clk                                             | Acquisition/MicrorocSCurveTest/SC_test_single/Trigger1/CPT_TRIGGER[0]_i_1_n_0                                                                                                                                                       | Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[0]_0                                                                                                                                                             |                4 |             16 |
|  ClockGenerator/Clk                                             | Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/sel                                                                                                                                                                          | Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[0]_0                                                                                                                                                             |                4 |             16 |
|  ClockGenerator/Clk                                             | Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CPT_TRIGGER[0]_i_1__1_n_0                                                                                                                                                    | Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[0]_0                                                                                                                                                             |                4 |             16 |
|  ClockGenerator/Clk                                             | Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CPT_PULSE_reg[15]_0                                                                                                                                                          | Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[0]_0                                                                                                                                                             |                4 |             16 |
|  ClockGenerator/Clk                                             | Acquisition/AcquisitionDataSwitcher/FSM_sequential_State[3]_i_1_n_0                                                                                                                                                                 | ClockGenerator/MicrorocCTestChannel_Output_reg[6]                                                                                                                                                                                       |                5 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  ClockGenerator/Clk                                             | Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CPT_PULSE_reg[15]_1                                                                                                                                                          | Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[0]_0                                                                                                                                                             |                4 |             16 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                         |                2 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                7 |             16 |
|  ClockGenerator/Clk                                             | MicrorocChain3/MicrorocDaq/SlaveDaqControl/DelayCount[15]_i_1_n_0                                                                                                                                                                   | MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]_0                                                                                                                                                                   |                4 |             16 |
|  ClockGenerator/Clk                                             | MicrorocChain3/MicrorocDaq/AutoDaqControl/delay_cnt_0                                                                                                                                                                               | MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]_0                                                                                                                                                                   |                3 |             16 |
|  ClockGenerator/Clk                                             | MicrorocChain2/SlowControlAndReadScope/ParameterGen/ExternalFifoData[15]_i_1__0_n_0                                                                                                                                                 | MicrorocChain2/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[15]_0                                                                                                                                                          |                5 |             16 |
|  ClockGenerator/Clk                                             | MicrorocChain2/MicrorocDaq/SlaveDaqControl/DelayCount[15]_i_1_n_0                                                                                                                                                                   | MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]_0                                                                                                                                                                   |                5 |             16 |
|  ClockGenerator/Clk                                             | MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_0                                                                                                                                                                               | MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]_0                                                                                                                                                                   |                3 |             16 |
|  ClockGenerator/Clk                                             | MicrorocChain1/SlowControlAndReadScope/ParameterGen/ExternalFifoData[15]_i_1__0_n_0                                                                                                                                                 | MicrorocChain1/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[15]_0                                                                                                                                                          |                8 |             16 |
|  ClockGenerator/Clk                                             | MicrorocChain1/MicrorocDaq/SlaveDaqControl/DelayCount[15]_i_1_n_0                                                                                                                                                                   | MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]_0                                                                                                                                                                   |                6 |             16 |
|  ClockGenerator/Clk                                             | MicrorocChain1/MicrorocDaq/AutoDaqControl/delay_cnt_0                                                                                                                                                                               | MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]_0                                                                                                                                                                   |                3 |             16 |
|  ClockGenerator/Clk                                             | MicrorocChain4/SlowControlAndReadScope/ParameterGen/ExternalFifoData[15]_i_1__0_n_0                                                                                                                                                 | MicrorocChain4/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[15]_0                                                                                                                                                          |                6 |             16 |
|  ClockGenerator/Clk5M                                           | MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/ShiftData[15]_i_1_n_0                                                                                                                                                      | MicrorocChain3/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[15]_0                                                                                                                                                          |                5 |             16 |
|  ClockGenerator/Clk5M                                           | MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData[15]_i_1_n_0                                                                                                                                                      | MicrorocChain2/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[15]_0                                                                                                                                                          |                5 |             16 |
|  ClockGenerator/Clk                                             | MicrorocChain4/MicrorocDaq/SlaveDaqControl/DelayCount[15]_i_1_n_0                                                                                                                                                                   | MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]_0                                                                                                                                                                   |                6 |             16 |
|  ClockGenerator/Clk                                             | MicrorocChain4/MicrorocDaq/AutoDaqControl/delay_cnt_0                                                                                                                                                                               | MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]_0                                                                                                                                                                   |                4 |             16 |
|  ClockGenerator/Clk5M                                           | MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/ShiftData[15]_i_1_n_0                                                                                                                                                      | MicrorocChain1/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[15]_0                                                                                                                                                          |                4 |             16 |
|  ClockGenerator/Clk5M                                           | MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData[15]_i_1_n_0                                                                                                                                                      | MicrorocChain4/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[15]_0                                                                                                                                                          |                5 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |
|  ClockGenerator/IFCLK                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             16 |
|  ClockGenerator/IFCLK                                           | usb_cy7c68013A/FSM_onehot_State_reg_n_0_[1]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             16 |
|  ClockGenerator/IFCLK                                           | usb_cy7c68013A/FSM_onehot_State[4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] |                                                                                                                                                                                                                                         |                2 |             16 |
|  ClockGenerator/Clk                                             | MicrorocChain3/SlowControlAndReadScope/ParameterGen/ExternalFifoData[15]_i_1__0_n_0                                                                                                                                                 | MicrorocChain3/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[15]_0                                                                                                                                                          |                5 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             16 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/MicrorocReadRedundancy_Output_reg[2]                                                                                                                                                                     | ClockGenerator/ChannelAdjust_Output_reg[706]                                                                                                                                                                                            |                6 |             16 |
|  ClockGenerator/Clk                                             | Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_1_n_0                                                                                                                                                   | ClockGenerator/MicrorocCTestChannel_Output_reg[67]                                                                                                                                                                                      |                6 |             17 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[1]                                                                                                                                                                                                     | ClockGenerator/MicrorocDiscriminator2PPEnable_Output_reg[2]                                                                                                                                                                             |               10 |             17 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[0]                                                                                                                                                                                                     | ClockGenerator/MicrorocDiscriminator2PPEnable_Output_reg[2]                                                                                                                                                                             |                9 |             17 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             17 |
|  ClockGenerator/IFCLK                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  ClockGenerator/Clk                                             | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             17 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | ClockGenerator/One_Channel_Done_reg                                                                                                                                                                                                     |                8 |             17 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             17 |
|  ClockGenerator/Clk                                             | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             17 |
|  ClockGenerator/Clk                                             | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             17 |
|  ClockGenerator/Clk                                             | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             17 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             17 |
|  ClockGenerator/IFCLK                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             17 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/MicrorocReadRedundancy_Output_reg[3]                                                                                                                                                                     | ClockGenerator/MicrorocDiscriminator2PPEnable_Output_reg[2]                                                                                                                                                                             |               11 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/MicrorocReadRedundancy_Output_reg[2]                                                                                                                                                                     | ClockGenerator/MicrorocDiscriminator2PPEnable_Output_reg[2]                                                                                                                                                                             |                7 |             18 |
|  ClockGenerator/Clk                                             | MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                 | MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                 |                3 |             18 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  ClockGenerator/Clk                                             | MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                 | MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                 |                3 |             18 |
|  ClockGenerator/Clk                                             | MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                 | MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                 |                4 |             18 |
|  ClockGenerator/Clk                                             | MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                 | MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                 |                5 |             18 |
|  ClockGenerator/IFCLK                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[0]                                                                                                                                                                                                     | ClockGenerator/ChannelAdjust_Output_reg[509]                                                                                                                                                                                            |                5 |             19 |
| ~ClockGenerator/Clk                                             | Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                             | Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                             |                4 |             20 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[1]                                                                                                                                                                                                     | ClockGenerator/MicrorocCTestChannel_Output_reg[6]                                                                                                                                                                                       |                4 |             20 |
| ~ClockGenerator/Clk                                             | Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                             | Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                             |                4 |             20 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[1]                                                                                                                                                                                                     | ClockGenerator/ChannelAdjust_Output_reg[509]                                                                                                                                                                                            |                8 |             20 |
| ~ClockGenerator/Clk                                             | Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                             | Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                             |                4 |             20 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]_0                                                                                                                                                   |                4 |             20 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]_0                                                                                                                                                   |                4 |             20 |
| ~ClockGenerator/Clk                                             | Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                             | Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                             |                4 |             20 |
| ~ClockGenerator/Clk                                             | Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                             | Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                             |                5 |             20 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[0]                                                                                                                                                                                                     | ClockGenerator/MicrorocCTestChannel_Output_reg[6]                                                                                                                                                                                       |                8 |             20 |
| ~ClockGenerator/Clk                                             | Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                             | Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                             |                4 |             20 |
| ~ClockGenerator/Clk                                             | Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                             | Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                             |                4 |             20 |
| ~ClockGenerator/Clk                                             | Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                             | Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                             |                3 |             20 |
|  ClockGenerator/Clk                                             | Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_1_n_0                                                                                                                                                   | ClockGenerator/InternalTrigger2_reg                                                                                                                                                                                                     |                7 |             23 |
|  MicrorocChain1/MicrorocDaq/SlaveDaqControl/SingleStart         | MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCount_en                                                                                                                                                                             | MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter[0]_i_2_n_0                                                                                                                                                                       |                6 |             24 |
|  ClockGenerator/IFCLK                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             24 |
|  MicrorocChain3/MicrorocDaq/SlaveDaqControl/SingleStart         | MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCount_en                                                                                                                                                                             | MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter[0]_i_2_n_0                                                                                                                                                                       |                6 |             24 |
|  ClockGenerator/Clk                                             | Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_1_n_0                                                                                                                                                   | ClockGenerator/CPT_DATA_reg[63]                                                                                                                                                                                                         |                7 |             24 |
|  MicrorocChain4/MicrorocDaq/SlaveDaqControl/SingleStart         | MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCount_en                                                                                                                                                                             | MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter[0]_i_2_n_0                                                                                                                                                                       |                6 |             24 |
|  MicrorocChain2/MicrorocDaq/SlaveDaqControl/SingleStart         | MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCount_en                                                                                                                                                                             | MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter[0]_i_2_n_0                                                                                                                                                                       |                6 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           |                                                                                                                                                                                                                                         |                3 |             24 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | ClockGenerator/InternalTrigger2_reg                                                                                                                                                                                                     |               12 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  ClockGenerator/SyncClk                                         |                                                                                                                                                                                                                                     | ClockGenerator/MicrorocCTestChannel_Output_reg[67]                                                                                                                                                                                      |                7 |             26 |
| ~ClockGenerator/IFCLK                                           | UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/p_8_out                                                                                                                                         | UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                                                                                          |                6 |             26 |
|  ClockGenerator/Clk                                             | MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift                                                                                                                                                      | MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[514]_0                                                                                                                                               |               11 |             28 |
|  ClockGenerator/IFCLK                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |
|  ClockGenerator/Clk                                             | MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift                                                                                                                                                      | MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[514]_0                                                                                                                                               |                9 |             28 |
|  ClockGenerator/Clk                                             | MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift                                                                                                                                                      | MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[514]_0                                                                                                                                               |                8 |             28 |
|  ClockGenerator/Clk                                             | MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift                                                                                                                                                      | MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[514]_0                                                                                                                                               |                9 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  ClockGenerator/SyncClk                                         |                                                                                                                                                                                                                                     | ClockGenerator/MicrorocDiscriminator2PPEnable_Output_reg[2]                                                                                                                                                                             |                8 |             30 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             31 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               13 |             32 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                        |                9 |             32 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                        |               12 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                8 |             32 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             33 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             33 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             33 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             33 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             33 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             33 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             33 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             33 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             33 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             33 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             33 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | ClockGenerator/MicrorocReadRedundancy_Output_reg[0]                                                                                                                                                                                     |               11 |             33 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | ClockGenerator/MicrorocCTestChannel_Output_reg[67]                                                                                                                                                                                      |               10 |             33 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             33 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             33 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             33 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               13 |             33 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             33 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             33 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             33 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             33 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             33 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             33 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             34 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             34 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             34 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             34 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             34 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             34 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             34 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             35 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |               17 |             35 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/MicrorocReadRedundancy_Output_reg[2]                                                                                                                                                                     | ClockGenerator/MicrorocCTestChannel_Output_reg[6]                                                                                                                                                                                       |               11 |             36 |
| ~ClockGenerator/Clk                                             | UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                            | UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                            |                7 |             39 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/MicrorocReadRedundancy_Output_reg[3]                                                                                                                                                                     | ClockGenerator/MicrorocCTestChannel_Output_reg[203]                                                                                                                                                                                     |               13 |             40 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[0]                                                                                                                                                                                                     | ClockGenerator/ChannelAdjust_Output_reg[261]                                                                                                                                                                                            |               10 |             41 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[0]                                                                                                                                                                                                     | ClockGenerator/ChannelAdjust_Output_reg[47]                                                                                                                                                                                             |               11 |             41 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[0]                                                                                                                                                                                                     | ClockGenerator/ChannelAdjust_Output_reg[171]                                                                                                                                                                                            |               12 |             41 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[1]                                                                                                                                                                                                     | ClockGenerator/ChannelAdjust_Output_reg[212]                                                                                                                                                                                            |                9 |             41 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[1]                                                                                                                                                                                                     | ClockGenerator/ChannelAdjust_Output_reg[47]                                                                                                                                                                                             |               18 |             41 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[1]                                                                                                                                                                                                     | ClockGenerator/ChannelAdjust_Output_reg[88]                                                                                                                                                                                             |               12 |             41 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[1]                                                                                                                                                                                                     | ClockGenerator/ChannelAdjust_Output_reg[171]                                                                                                                                                                                            |               14 |             41 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[0]                                                                                                                                                                                                     | ClockGenerator/ChannelAdjust_Output_reg[385]                                                                                                                                                                                            |               14 |             41 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[1]                                                                                                                                                                                                     | ClockGenerator/ChannelAdjust_Output_reg[261]                                                                                                                                                                                            |               10 |             42 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[0]                                                                                                                                                                                                     | ClockGenerator/ChannelAdjust_Output_reg[212]                                                                                                                                                                                            |               10 |             42 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[1]                                                                                                                                                                                                     | ClockGenerator/ChannelAdjust_Output_reg[385]                                                                                                                                                                                            |               13 |             42 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[0]                                                                                                                                                                                                     | ClockGenerator/ChannelAdjust_Output_reg[88]                                                                                                                                                                                             |               11 |             42 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[1]                                                                                                                                                                                                     | ClockGenerator/MicrorocDac2Vth_Output_reg[39]                                                                                                                                                                                           |                9 |             44 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               15 |             44 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[0]                                                                                                                                                                                                     | ClockGenerator/MicrorocDac2Vth_Output_reg[39]                                                                                                                                                                                           |               11 |             44 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[15]_0                                                                                                                                                       |               39 |             46 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             49 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             49 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             49 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             49 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             49 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             49 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             49 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             49 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             49 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             49 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             49 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             49 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             49 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             49 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             49 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             49 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             49 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             49 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             49 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             49 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             49 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             49 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             49 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             49 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             49 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             49 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             49 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             49 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             49 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             49 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             49 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             49 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             49 |
|  ClockGenerator/Clk                                             | MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift                                                                                                                                                      | MicrorocChain3/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[15]_0                                                                                                                                                          |               22 |             52 |
|  ClockGenerator/Clk                                             | MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift                                                                                                                                                      | MicrorocChain4/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[15]_0                                                                                                                                                          |               22 |             52 |
|  ClockGenerator/Clk                                             | MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift                                                                                                                                                      | MicrorocChain2/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[15]_0                                                                                                                                                          |               21 |             52 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |               18 |             52 |
|  ClockGenerator/Clk                                             | MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift                                                                                                                                                      | MicrorocChain1/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[15]_0                                                                                                                                                          |               21 |             52 |
|  ClockGenerator/Clk                                             | Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_1_n_0                                                                                                                                                   | ClockGenerator/All_Chn_Param_reg[2]                                                                                                                                                                                                     |               14 |             53 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/MicrorocReadRedundancy_Output_reg[3]                                                                                                                                                                     | ClockGenerator/MicrorocChannelDiscriminatorMask_Output_reg[512]                                                                                                                                                                         |               30 |             56 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]_0                                                                                                                                                                   |               36 |             58 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]_0                                                                                                                                                                   |               31 |             58 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]_0                                                                                                                                                                   |               27 |             58 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]_0                                                                                                                                                                   |               29 |             58 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[0]_0                                                                                                                                                             |               19 |             62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               24 |             63 |
|  ClockGenerator/Clk                                             | Acquisition/MicrorocSCurveTest/SC_test_control/Test_Chn[5]_i_1_n_0                                                                                                                                                                  | ClockGenerator/All_Chn_Param_reg[2]                                                                                                                                                                                                     |               12 |             63 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[1]                                                                                                                                                                                                     | ClockGenerator/MicrorocChannelDiscriminatorMask_Output_reg[130]                                                                                                                                                                         |               19 |             64 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |               16 |             64 |
|  ClockGenerator/Clk                                             | Acquisition/MicrorocSCurveTest/SC_test_single/CPT_DATA[95]_i_1_n_0                                                                                                                                                                  | ClockGenerator/CPT_DATA_reg[63]                                                                                                                                                                                                         |               24 |             64 |
|  ClockGenerator/Clk                                             | MicrorocChain4/SlowControlAndReadScope/ParameterGen/ReadScopeParameter_Shift                                                                                                                                                        | MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[514]_0                                                                                                                                               |               17 |             64 |
|  ClockGenerator/Clk                                             | MicrorocChain1/SlowControlAndReadScope/ParameterGen/ReadScopeParameter_Shift                                                                                                                                                        | MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[514]_0                                                                                                                                               |               17 |             64 |
|  ClockGenerator/Clk                                             | MicrorocChain2/SlowControlAndReadScope/ParameterGen/ReadScopeParameter_Shift                                                                                                                                                        | MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[514]_0                                                                                                                                               |               20 |             64 |
|  ClockGenerator/Clk                                             | MicrorocChain3/SlowControlAndReadScope/ParameterGen/ReadScopeParameter_Shift                                                                                                                                                        | MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[514]_0                                                                                                                                               |               22 |             64 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |               16 |             64 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |               16 |             64 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |               16 |             64 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[0]                                                                                                                                                                                                     | ClockGenerator/MicrorocChannelDiscriminatorMask_Output_reg[130]                                                                                                                                                                         |               18 |             64 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/MicrorocReadRedundancy_Output_reg[3]                                                                                                                                                                     | ClockGenerator/MicrorocCTestChannel_Output_reg[135]                                                                                                                                                                                     |               18 |             64 |
|  ClockGenerator/Clk                                             | Command/MaskSet/MicrorocChannelDiscriminatorMask_reg[0][0]                                                                                                                                                                          | ClockGenerator/ChannelAdjust_Output_reg[509]                                                                                                                                                                                            |               26 |             66 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |               33 |             66 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[1]                                                                                                                                                                                                     | ClockGenerator/MicrorocSlowControlOrReadScopeSelect_Output_reg[1]                                                                                                                                                                       |               19 |             66 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |               33 |             66 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[0]                                                                                                                                                                                                     | ClockGenerator/MicrorocSlowControlOrReadScopeSelect_Output_reg[0]                                                                                                                                                                       |               15 |             67 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/MicrorocReadRedundancy_Output_reg[2]                                                                                                                                                                     | ClockGenerator/MicrorocCTestChannel_Output_reg[135]                                                                                                                                                                                     |               23 |             68 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[15]_0                                                                                                                                                       |               51 |             70 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/MicrorocReadRedundancy_Output_reg[2]                                                                                                                                                                     | ClockGenerator/MicrorocChannelDiscriminatorMask_Output_reg[512]                                                                                                                                                                         |               32 |             74 |
|  ClockGenerator/Clk5M                                           |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               33 |             76 |
|  ClockGenerator/Clk                                             | Command/MaskSet/E[0]                                                                                                                                                                                                                | ClockGenerator/CommandOut_reg[2]_0                                                                                                                                                                                                      |               60 |             78 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/MicrorocReadRedundancy_Output_reg[2]                                                                                                                                                                     | ClockGenerator/MicrorocDac1Vth_Output_reg[24]                                                                                                                                                                                           |               22 |             86 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/MicrorocReadRedundancy_Output_reg[3]                                                                                                                                                                     | ClockGenerator/MicrorocDac1Vth_Output_reg[34]                                                                                                                                                                                           |               16 |             86 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/MicrorocReadRedundancy_Output_reg[2]                                                                                                                                                                     | ClockGenerator/MicrorocCTestChannel_Output_reg[203]                                                                                                                                                                                     |               32 |             88 |
|  ClockGenerator/Clk                                             | Acquisition/MicrorocSCurveTest/SC_test_control/FSM_onehot_State_reg_n_0_[6]                                                                                                                                                         | ClockGenerator/One_Channel_Done_reg                                                                                                                                                                                                     |               13 |             91 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               37 |             92 |
|  ClockGenerator/SyncClk                                         |                                                                                                                                                                                                                                     | ClockGenerator/MicrorocCTestChannel_Output_reg[2]                                                                                                                                                                                       |               25 |             98 |
|  ClockGenerator/Clk                                             | Acquisition/MicrorocSCurveTest/SC_test_control/FSM_onehot_State_reg_n_0_[6]                                                                                                                                                         | ClockGenerator/MicrorocDiscriminatorMaskInternal_reg[177]                                                                                                                                                                               |               19 |            101 |
|  ClockGenerator/SyncClk                                         |                                                                                                                                                                                                                                     | ClockGenerator/EndReadout_reg                                                                                                                                                                                                           |               28 |            102 |
|  ClockGenerator/IFCLK                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |               28 |            103 |
|  ClockGenerator/IFCLK                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |               27 |            103 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/MicrorocReadRedundancy_Output_reg[3]                                                                                                                                                                     | ClockGenerator/ChannelAdjust_Output_reg[706]                                                                                                                                                                                            |               28 |            112 |
|  ClockGenerator/Clk                                             | Command/MaskSet/E[0]                                                                                                                                                                                                                | ClockGenerator/CommandOut_reg[2]                                                                                                                                                                                                        |               90 |            114 |
| ~ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               32 |            115 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/MicrorocReadRedundancy_Output_reg[3]                                                                                                                                                                     | ClockGenerator/ChannelAdjust_Output_reg[836]                                                                                                                                                                                            |               33 |            120 |
|  ClockGenerator/Clk                                             | Command/MaskSet/MicrorocChannelDiscriminatorMask_reg[0][0]                                                                                                                                                                          | ClockGenerator/CommandOut_reg[1]_rep                                                                                                                                                                                                    |               41 |            122 |
|  ClockGenerator/Clk                                             | Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_1_n_0                                                                                                                                                   | ClockGenerator/MicrorocDiscriminatorMaskInternal_reg[53]                                                                                                                                                                                |               43 |            124 |
|  ClockGenerator/Clk                                             | MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift                                                                                                                                                      | MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[247]_i_2_n_0                                                                                                                                             |               38 |            128 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/MicrorocReadRedundancy_Output_reg[2]                                                                                                                                                                     | ClockGenerator/MicrorocChannelDiscriminatorMask_Output_reg[335]                                                                                                                                                                         |               32 |            128 |
|  ClockGenerator/Clk                                             | MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift                                                                                                                                                      | MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[255]_i_2_n_0                                                                                                                                             |               43 |            128 |
|  ClockGenerator/Clk                                             | MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift                                                                                                                                                      | MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[247]_i_2_n_0                                                                                                                                             |               42 |            128 |
|  ClockGenerator/Clk                                             | MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift                                                                                                                                                      | MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[511]_i_2_n_0                                                                                                                                             |               43 |            128 |
|  ClockGenerator/Clk                                             | MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift                                                                                                                                                      | MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[503]_i_2_n_0                                                                                                                                             |               46 |            128 |
|  ClockGenerator/Clk                                             | MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift                                                                                                                                                      | MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[247]_i_2_n_0                                                                                                                                             |               40 |            128 |
|  ClockGenerator/Clk                                             | MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift                                                                                                                                                      | MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[503]_i_2_n_0                                                                                                                                             |               41 |            128 |
|  ClockGenerator/Clk                                             | MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift                                                                                                                                                      | MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[511]_i_2_n_0                                                                                                                                             |               40 |            128 |
|  ClockGenerator/Clk                                             | MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift                                                                                                                                                      | MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[255]_i_2_n_0                                                                                                                                             |               43 |            128 |
|  ClockGenerator/Clk                                             | MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift                                                                                                                                                      | MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[255]_i_2_n_0                                                                                                                                             |               40 |            128 |
|  ClockGenerator/Clk                                             | MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift                                                                                                                                                      | MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[247]_i_2_n_0                                                                                                                                             |               38 |            128 |
|  ClockGenerator/Clk                                             | MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift                                                                                                                                                      | MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[511]_i_2_n_0                                                                                                                                             |               44 |            128 |
|  ClockGenerator/Clk                                             | MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift                                                                                                                                                      | MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[511]_i_2_n_0                                                                                                                                             |               40 |            128 |
|  ClockGenerator/Clk                                             | MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift                                                                                                                                                      | MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[503]_i_2_n_0                                                                                                                                             |               40 |            128 |
|  ClockGenerator/Clk                                             | MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift                                                                                                                                                      | MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[503]_i_2_n_0                                                                                                                                             |               41 |            128 |
|  ClockGenerator/Clk                                             | MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift                                                                                                                                                      | MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[255]_i_2_n_0                                                                                                                                             |               43 |            128 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/MicrorocReadRedundancy_Output_reg[2]                                                                                                                                                                     | ClockGenerator/ChannelAdjust_Output_reg[577]                                                                                                                                                                                            |               34 |            128 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[0]                                                                                                                                                                                                     | ClockGenerator/MicrorocChannelDiscriminatorMask_Output_reg[1]                                                                                                                                                                           |               36 |            128 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/E[1]                                                                                                                                                                                                     | ClockGenerator/MicrorocChannelDiscriminatorMask_Output_reg[200]                                                                                                                                                                         |               41 |            130 |
|  ClockGenerator/Clk                                             | Command/AsicChainSelectSet/MicrorocReadRedundancy_Output_reg[3]                                                                                                                                                                     | ClockGenerator/MicrorocChannelDiscriminatorMask_Output_reg[587]                                                                                                                                                                         |               40 |            132 |
| ~ClockGenerator/Clk5M                                           |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               65 |            192 |
| ~ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               59 |            207 |
|  ClockGenerator/Clk                                             |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              137 |            563 |
|  ClockGenerator/IFCLK                                           |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |             1070 |           3580 |
+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


