$date
	Sun Oct 23 06:14:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#887960
b1000 !
1"
#887962
b1000 &
b1000 %
1$
#887963
0"
#887966
b100 &
b100 %
#887970
b10 &
b10 %
#887974
b1 &
1#
b1 %
#887978
b0 &
b0 %
0#
0$
#1826169
b10111 !
1"
#1826170
b10111 &
b10111 %
1$
#1826171
0"
#1826174
b1000110 &
b1000110 %
#1826178
b100011 &
b100011 %
#1826182
b1101010 &
b1101010 %
#1826186
b110101 &
b110101 %
#1826190
b10100000 &
b10100000 %
#1826194
b1010000 &
b1010000 %
#1826198
b101000 &
b101000 %
#1826202
b10100 &
b10100 %
#1826206
b1010 &
b1010 %
#1826210
b101 &
b101 %
#1826214
b10000 &
b10000 %
#1826218
b1000 &
b1000 %
#1826222
b100 &
b100 %
#1826226
b10 &
b10 %
#1826230
b1 &
1#
b1 %
#1826234
b0 &
b0 %
0#
0$
#2874718
b1010 &
b1010 %
1$
b1010 !
1"
#2874719
0"
#2874722
b101 &
b101 %
#2874726
b10000 &
b10000 %
#2874730
b1000 &
b1000 %
#2874734
b100 &
b100 %
#2874738
b10 &
b10 %
#2874742
b1 &
1#
b1 %
#2874746
b0 &
b0 %
0#
0$
#4500012
