# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 3
attribute \src "dut.sv:2.1-7.10"
attribute \top 1
module \dff_styles
  attribute \src "dut.sv:3.7-3.10"
  wire input 1 \clk
  attribute \src "dut.sv:3.12-3.13"
  wire input 2 \d
  attribute \src "dut.sv:4.12-4.13"
  wire output 3 \q
  attribute \src "dut.sv:5.1-6.9"
  cell $dff $procdff$2
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \D \d
    connect \Q \q
    connect \CLK \clk
  end
end
