design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/projectweek2,lab2,RUN_2025.05.04_11.04.10,flow completed,0h0m53s0ms,0h0m38s0ms,81666.66666666667,0.0048,40833.333333333336,-1,49.1914,546.74,169,0,0,0,0,0,0,0,0,0,0,0,3873,1440,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2762456.0,0.0,30.27,25.06,2.49,0.0,0.0,259,282,4,27,0,0,0,263,5,0,23,11,46,37,12,15,19,8,11,159,34,0,66,196,455,2785.1712,3.09e-05,4.41e-05,8.48e-07,3.76e-05,5.61e-05,1.04e-09,4.08e-05,6.63e-05,1.54e-09,1.81,10.0,100.0,10.0,1,50,14.280,12.190,0.3,1,10,0.65,0,sky130_fd_sc_hd,AREA 0
