verilog work "../Sources/Main FPGA/calc_rsin_15_165_30.v"
