#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Dec  9 17:51:34 2022
# Process ID: 6760
# Current directory: C:/Users/nabil/OneDrive/Documents/Embedded Systems/project_3/project_3.runs/synth_1
# Command line: vivado.exe -log selsort.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source selsort.tcl
# Log file: C:/Users/nabil/OneDrive/Documents/Embedded Systems/project_3/project_3.runs/synth_1/selsort.vds
# Journal file: C:/Users/nabil/OneDrive/Documents/Embedded Systems/project_3/project_3.runs/synth_1\vivado.jou
# Running On: LAPTOP-2A0O93N9, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 16965 MB
#-----------------------------------------------------------
source selsort.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1040.094 ; gain = 154.625
Command: synth_design -top selsort -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14600
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1480.945 ; gain = 409.875
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'selsort' [C:/Users/nabil/OneDrive/Documents/Embedded Systems/Project Demo/FSMD-20221202T105840Z-001/FSMD/list_ch07_04_selsort_top.vhd:22]
INFO: [Synth 8-638] synthesizing module 'mod_m_counter' [C:/Users/nabil/OneDrive/Documents/Embedded Systems/Project Demo/FSMD-20221202T105840Z-001/FSMD/list_ch04_11_mod_m.vhd:17]
	Parameter N bound to: 9 - type: integer 
	Parameter M bound to: 326 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mod_m_counter' (0#1) [C:/Users/nabil/OneDrive/Documents/Embedded Systems/Project Demo/FSMD-20221202T105840Z-001/FSMD/list_ch04_11_mod_m.vhd:17]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [C:/Users/nabil/OneDrive/Documents/Embedded Systems/Project Demo/FSMD-20221202T105840Z-001/FSMD/list_ch07_01_uart_rx.vhd:18]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (0#1) [C:/Users/nabil/OneDrive/Documents/Embedded Systems/Project Demo/FSMD-20221202T105840Z-001/FSMD/list_ch07_01_uart_rx.vhd:18]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/Users/nabil/OneDrive/Documents/Embedded Systems/Project Demo/FSMD-20221202T105840Z-001/FSMD/list_ch07_03_uart_tx.vhd:20]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (0#1) [C:/Users/nabil/OneDrive/Documents/Embedded Systems/Project Demo/FSMD-20221202T105840Z-001/FSMD/list_ch07_03_uart_tx.vhd:20]
INFO: [Synth 8-638] synthesizing module 'xec_cnt' [C:/Users/nabil/OneDrive/Documents/Embedded Systems/Project Demo/FSMD-20221202T105840Z-001/FSMD/list_ch04_10_cnt_xec.vhd:15]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xec_cnt' (0#1) [C:/Users/nabil/OneDrive/Documents/Embedded Systems/Project Demo/FSMD-20221202T105840Z-001/FSMD/list_ch04_10_cnt_xec.vhd:15]
INFO: [Synth 8-638] synthesizing module 'xilinx_one_port_ram_sync' [C:/Users/nabil/OneDrive/Documents/Embedded Systems/Project Demo/FSMD-20221202T105840Z-001/FSMD/list_ch11_01_x_ram.vhd:18]
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xilinx_one_port_ram_sync' (0#1) [C:/Users/nabil/OneDrive/Documents/Embedded Systems/Project Demo/FSMD-20221202T105840Z-001/FSMD/list_ch11_01_x_ram.vhd:18]
INFO: [Synth 8-638] synthesizing module 'xreg' [C:/Users/nabil/OneDrive/Documents/Embedded Systems/Project Demo/FSMD-20221202T105840Z-001/FSMD/list_ch04_10_xreg.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'xreg' (0#1) [C:/Users/nabil/OneDrive/Documents/Embedded Systems/Project Demo/FSMD-20221202T105840Z-001/FSMD/list_ch04_10_xreg.vhd:17]
INFO: [Synth 8-638] synthesizing module 'ctr_path' [C:/Users/nabil/OneDrive/Documents/Embedded Systems/Project Demo/FSMD-20221202T105840Z-001/FSMD/list_ch05_01_02_fsm.vhd:22]
WARNING: [Synth 8-614] signal 'cvr_value' is read in the process but is not in the sensitivity list [C:/Users/nabil/OneDrive/Documents/Embedded Systems/Project Demo/FSMD-20221202T105840Z-001/FSMD/list_ch05_01_02_fsm.vhd:38]
WARNING: [Synth 8-614] signal 'icr_value' is read in the process but is not in the sensitivity list [C:/Users/nabil/OneDrive/Documents/Embedded Systems/Project Demo/FSMD-20221202T105840Z-001/FSMD/list_ch05_01_02_fsm.vhd:38]
WARNING: [Synth 8-614] signal 'fvr_value' is read in the process but is not in the sensitivity list [C:/Users/nabil/OneDrive/Documents/Embedded Systems/Project Demo/FSMD-20221202T105840Z-001/FSMD/list_ch05_01_02_fsm.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ctr_path' (0#1) [C:/Users/nabil/OneDrive/Documents/Embedded Systems/Project Demo/FSMD-20221202T105840Z-001/FSMD/list_ch05_01_02_fsm.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'selsort' (0#1) [C:/Users/nabil/OneDrive/Documents/Embedded Systems/Project Demo/FSMD-20221202T105840Z-001/FSMD/list_ch07_04_selsort_top.vhd:22]
WARNING: [Synth 8-3848] Net ld_cvr in module/entity selsort does not have driver. [C:/Users/nabil/OneDrive/Documents/Embedded Systems/Project Demo/FSMD-20221202T105840Z-001/FSMD/list_ch07_04_selsort_top.vhd:27]
WARNING: [Synth 8-7129] Port lec_value[7] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port lec_value[6] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port lec_value[5] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port lec_value[4] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port lec_value[3] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port lec_value[2] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port lec_value[1] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port lec_value[0] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port tec_value[7] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port tec_value[6] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port tec_value[5] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port tec_value[4] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port tec_value[3] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port tec_value[2] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port tec_value[1] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port tec_value[0] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port sec_value[7] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port sec_value[6] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port sec_value[5] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port sec_value[4] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port sec_value[3] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port sec_value[2] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port sec_value[1] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port sec_value[0] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port icr_value[7] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port icr_value[6] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port icr_value[5] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port icr_value[4] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port icr_value[3] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port icr_value[2] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port icr_value[1] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port icr_value[0] in module ctr_path is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1573.996 ; gain = 502.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.996 ; gain = 502.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.996 ; gain = 502.926
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ctr_path'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                         00000001 |                              000
                      s1 |                         00000010 |                              001
                      s2 |                         00000100 |                              010
                      s3 |                         00001000 |                              011
                      s4 |                         00010000 |                              100
                      s5 |                         00100000 |                              101
                      s6 |                         01000000 |                              110
                      s7 |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'ctr_path'
WARNING: [Synth 8-327] inferring latch for variable 'ld_icr_reg' [C:/Users/nabil/OneDrive/Documents/Embedded Systems/Project Demo/FSMD-20221202T105840Z-001/FSMD/list_ch05_01_02_fsm.vhd:72]
WARNING: [Synth 8-327] inferring latch for variable 'inc_icr_reg' [C:/Users/nabil/OneDrive/Documents/Embedded Systems/Project Demo/FSMD-20221202T105840Z-001/FSMD/list_ch05_01_02_fsm.vhd:88]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.996 ; gain = 502.926
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    9 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 10    
	   8 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 29    
	   4 Input    1 Bit        Muxes := 11    
	   8 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (ctr_path_unit/ld_icr_reg[7]) is unused and will be removed from module selsort.
WARNING: [Synth 8-3332] Sequential element (ctr_path_unit/ld_icr_reg[6]) is unused and will be removed from module selsort.
WARNING: [Synth 8-3332] Sequential element (ctr_path_unit/ld_icr_reg[5]) is unused and will be removed from module selsort.
WARNING: [Synth 8-3332] Sequential element (ctr_path_unit/ld_icr_reg[4]) is unused and will be removed from module selsort.
WARNING: [Synth 8-3332] Sequential element (ctr_path_unit/ld_icr_reg[3]) is unused and will be removed from module selsort.
WARNING: [Synth 8-3332] Sequential element (ctr_path_unit/ld_icr_reg[2]) is unused and will be removed from module selsort.
WARNING: [Synth 8-3332] Sequential element (ctr_path_unit/ld_icr_reg[1]) is unused and will be removed from module selsort.
WARNING: [Synth 8-3332] Sequential element (ctr_path_unit/ld_icr_reg[0]) is unused and will be removed from module selsort.
WARNING: [Synth 8-3332] Sequential element (ctr_path_unit/inc_icr_reg) is unused and will be removed from module selsort.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1764.723 ; gain = 693.652
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1764.723 ; gain = 693.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1764.723 ; gain = 693.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1764.723 ; gain = 693.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1764.723 ; gain = 693.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1764.723 ; gain = 693.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1764.723 ; gain = 693.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1764.723 ; gain = 693.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1764.723 ; gain = 693.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     3|
|4     |LUT3 |     8|
|5     |LUT4 |    11|
|6     |LUT5 |    14|
|7     |LUT6 |    20|
|8     |FDCE |    42|
|9     |FDPE |     2|
|10    |IBUF |     3|
|11    |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+----------------+--------------+------+
|      |Instance        |Module        |Cells |
+------+----------------+--------------+------+
|1     |top             |              |   106|
|2     |  baud_gen_unit |mod_m_counter |    25|
|3     |  ctr_path_unit |ctr_path      |    12|
|4     |  uart_rx_unit  |uart_rx       |    37|
|5     |  uart_tx_unit  |uart_tx       |    27|
+------+----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1764.723 ; gain = 693.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 48 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1764.723 ; gain = 693.652
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1764.723 ; gain = 693.652
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1773.105 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1867.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7259c204
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1867.766 ; gain = 820.559
INFO: [Common 17-1381] The checkpoint 'C:/Users/nabil/OneDrive/Documents/Embedded Systems/project_3/project_3.runs/synth_1/selsort.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file selsort_utilization_synth.rpt -pb selsort_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  9 17:52:14 2022...
