// Seed: 1893104686
module module_0 ();
  wire id_2, id_3, id_4;
  wire id_5, id_6;
  assign module_1.type_1 = 0;
  wire id_7;
  assign module_2.id_38 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    input supply1 id_2,
    input tri1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input wor id_6
);
  wor id_8;
  module_0 modCall_1 ();
  assign id_1 = 1'b0;
  wire id_9;
  assign id_8 = id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_21;
  wor  id_22;
  assign id_9 = 1;
  wire id_23, id_24;
  id_25 :
  assert property (@(posedge id_17 - id_22) id_19 & -1)
    @(negedge id_2 or id_17) if (id_11) id_1 <= id_20;
  module_0 modCall_1 ();
  assign id_18 = 1 <-> 1;
  wire id_26;
  bit id_27, id_28;
  wire id_29;
  assign id_16 = -1;
  wire id_30, id_31, id_32;
  assign id_9 = 1;
  integer id_33;
  assign id_25 = 1;
  wire id_34;
  assign id_16 = id_2;
  wire id_35;
  wire id_36;
  wire id_37;
  assign id_1 = id_6;
  tri id_38 = -1;
  assign id_20 = id_27;
endmodule
