  **** HLS Build v2025.1.1 6214317
Sourcing Tcl script '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/script.tcl'
INFO: [HLS 200-1510] Running: open_component project_1 
INFO: [HLS 200-10] Creating and opening component '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.56 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.24 seconds; current allocated memory: 690.180 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.22 seconds. CPU system time: 1.22 seconds. Elapsed time: 7.74 seconds; current allocated memory: 692.191 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,070 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 28,176 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 16,399 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 15,878 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 15,110 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 30,275 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 26,288 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 26,801 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 27,059 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 27,576 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 27,064 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 27,063 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 27,063 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 27,063 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 27,577 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 27,347 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_343_7' is marked as complete unroll implied by the pipeline pragma (top.cpp:343:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_343_7' (top.cpp:343:27) in function 'top_kernel' completely with a factor of 256 (top.cpp:290:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_328_4' (top.cpp:328:23) in function 'top_kernel' partially with a factor of 4 (top.cpp:290:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_330_5' (top.cpp:330:20) in function 'top_kernel' partially with a factor of 16 (top.cpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_309_1' (top.cpp:309:20) in function 'top_kernel' completely with a factor of 64 (top.cpp:290:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E5C_buf': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:296:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E5A_buf': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:295:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sums': Complete partitioning on dimension 1. (top.cpp:297:12)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_315_2'(top.cpp:315:23) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:315:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 93.04 seconds. CPU system time: 1.55 seconds. Elapsed time: 99.97 seconds; current allocated memory: 722.473 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 722.473 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 8.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 8.28 seconds; current allocated memory: 775.941 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 5.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.45 seconds; current allocated memory: 785.473 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 41.53 seconds. CPU system time: 0.16 seconds. Elapsed time: 41.98 seconds; current allocated memory: 903.102 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_315_2'(top.cpp:315:23) and 'VITIS_LOOP_317_3'(top.cpp:317:27) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_315_2' (top.cpp:315:23) in function 'top_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 46.19 seconds. CPU system time: 0.27 seconds. Elapsed time: 46.71 seconds; current allocated memory: 1.108 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_315_2_VITIS_LOOP_317_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_315_2_VITIS_LOOP_317_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_315_2_VITIS_LOOP_317_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.36 seconds. CPU system time: 0.38 seconds. Elapsed time: 12.85 seconds; current allocated memory: 1.108 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.108 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_330_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_330_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.48 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.57 seconds; current allocated memory: 1.108 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_330_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_330_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.55 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.75 seconds; current allocated memory: 1.124 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_330_52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_330_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.52 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.74 seconds; current allocated memory: 1.140 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_330_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_330_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.81 seconds; current allocated memory: 1.140 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_340_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_340_6'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_340_6' (loop 'VITIS_LOOP_340_6'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_buf_9_load_1', top.cpp:345) on array 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_buf_9' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_buf_9'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_340_6' (loop 'VITIS_LOOP_340_6'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_buf_9_load_3', top.cpp:345) on array 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_buf_9' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_buf_9'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_340_6' (loop 'VITIS_LOOP_340_6'): Unable to schedule bus request operation ('C_addr_3_req', top.cpp:345) on port 'C' (top.cpp:345) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_340_6' (loop 'VITIS_LOOP_340_6'): Unable to schedule bus request operation ('C_addr_4_req', top.cpp:345) on port 'C' (top.cpp:345) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_340_6' (loop 'VITIS_LOOP_340_6'): Unable to schedule bus request operation ('C_addr_130_req', top.cpp:345) on port 'C' (top.cpp:345) due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_340_6' (loop 'VITIS_LOOP_340_6'): Unable to schedule bus request operation ('C_addr_193_req', top.cpp:345) on port 'C' (top.cpp:345) due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_340_6' (loop 'VITIS_LOOP_340_6'): Unable to schedule bus request operation ('C_addr_225_req', top.cpp:345) on port 'C' (top.cpp:345) due to limited memory ports (II = 225). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
