#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Apr  4 07:36:09 2021
# Process ID: 24537
# Current directory: /home/pablo/Documentos/Especialización/5_CLP/Codigos/fft/simulacion
# Command line: vivado
# Log file: /home/pablo/Documentos/Especialización/5_CLP/Codigos/fft/simulacion/vivado.log
# Journal file: /home/pablo/Documentos/Especialización/5_CLP/Codigos/fft/simulacion/vivado.jou
#-----------------------------------------------------------
start_gui
create_project practica2 /home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2 -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
set_property board_part digilentinc.com:arty-z7-10:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
add_files -norecurse -scan_for_includes {/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/uart_baud_gen.vhd /home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/uart_rx.vhd /home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/uart_rx_ctl.vhd /home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/uart_led.vhd /home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/led_ctl.vhd /home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/meta_harden.vhd /home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/uart_top.vhd}
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
import_files -fileset constrs_1 -force -norecurse /home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/uart_led_timing_ArtyZ7.xdc
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: uart_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 6217.758 ; gain = 45.004 ; free physical = 1299 ; free virtual = 4449
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uart_top' [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/uart_top.vhd:36]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'uart_led' declared at '/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/uart_led.vhd:28' bound to instance 'U0' of component 'uart_led' [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/uart_top.vhd:55]
INFO: [Synth 8-638] synthesizing module 'uart_led' [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/uart_led.vhd:43]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'meta_harden' declared at '/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/meta_harden.vhd:27' bound to instance 'meta_harden_rst_i0' of component 'meta_harden' [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/uart_led.vhd:98]
INFO: [Synth 8-638] synthesizing module 'meta_harden' [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/meta_harden.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'meta_harden' (1#1) [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/meta_harden.vhd:36]
INFO: [Synth 8-3491] module 'meta_harden' declared at '/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/meta_harden.vhd:27' bound to instance 'meta_harden_btn_i0' of component 'meta_harden' [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/uart_led.vhd:107]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'uart_rx' declared at '/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/uart_rx.vhd:38' bound to instance 'uart_rx_i0' of component 'uart_rx' [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/uart_led.vhd:115]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/uart_rx.vhd:58]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'meta_harden' declared at '/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/meta_harden.vhd:27' bound to instance 'meta_harden_rxd_i0' of component 'meta_harden' [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/uart_rx.vhd:108]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'uart_baud_gen' declared at '/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/uart_baud_gen.vhd:36' bound to instance 'uart_baud_gen_rx_i0' of component 'uart_baud_gen' [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/uart_rx.vhd:116]
INFO: [Synth 8-638] synthesizing module 'uart_baud_gen' [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/uart_baud_gen.vhd:50]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_baud_gen' (2#1) [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/uart_baud_gen.vhd:50]
INFO: [Synth 8-3491] module 'uart_rx_ctl' declared at '/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/uart_rx_ctl.vhd:53' bound to instance 'uart_rx_ctl_i0' of component 'uart_rx_ctl' [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/uart_rx.vhd:127]
INFO: [Synth 8-638] synthesizing module 'uart_rx_ctl' [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/uart_rx_ctl.vhd:70]
INFO: [Synth 8-226] default block is never used [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/uart_rx_ctl.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'uart_rx_ctl' (3#1) [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/uart_rx_ctl.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (4#1) [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/uart_rx.vhd:58]
INFO: [Synth 8-3491] module 'led_ctl' declared at '/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/led_ctl.vhd:27' bound to instance 'led_ctl_i0' of component 'led_ctl' [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/uart_led.vhd:132]
INFO: [Synth 8-638] synthesizing module 'led_ctl' [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/led_ctl.vhd:39]
WARNING: [Synth 8-614] signal 'led_pipeline_reg' is read in the process but is not in the sensitivity list [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/led_ctl.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element led_o_reg was removed.  [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/led_ctl.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'led_ctl' (5#1) [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/led_ctl.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'uart_led' (6#1) [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/uart_led.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'uart_top' (7#1) [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/uart_top.vhd:36]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 6259.367 ; gain = 86.613 ; free physical = 1312 ; free virtual = 4464
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 6259.367 ; gain = 86.613 ; free physical = 1312 ; free virtual = 4464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 6259.367 ; gain = 86.613 ; free physical = 1312 ; free virtual = 4464
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/constrs_1/imports/practica2/uart_led_timing_ArtyZ7.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/constrs_1/imports/practica2/uart_led_timing_ArtyZ7.xdc:7]
Finished Parsing XDC File [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/constrs_1/imports/practica2/uart_led_timing_ArtyZ7.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 6650.984 ; gain = 478.230 ; free physical = 972 ; free virtual = 4175
28 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 6650.984 ; gain = 478.230 ; free physical = 972 ; free virtual = 4175
report_ssn -name ssn_1
CRITICAL WARNING: [Designutils 20-874] The following port(s) are unplaced. SSN analysis is incomplete until all ports are placed.
    1. led_pins

INFO: [Designutils 20-1021] SSN analysis is only relevant to output and bidirectional ports.  Input ports are not used in the analysis, and are not shown in the Noise report.
    1. btn_pin
    2. clk_pin
    3. rst_pin
    4. rxd_pin

INFO: [Coretcl 2-1142] Start SSN Analysis...
WARNING: [Coretcl 2-1256] Assumes 'commercial' temperature grade for elaborated designs.  Please rerun SSN analysis after synthesis for improved accuracy.
add_files -fileset constrs_1 -norecurse /home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/uart_led_pins_ArtyZ7.xdc
import_files -fileset constrs_1 /home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/uart_led_pins_ArtyZ7.xdc
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/constrs_1/imports/practica2/uart_led_timing_ArtyZ7.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/constrs_1/imports/practica2/uart_led_timing_ArtyZ7.xdc:7]
Finished Parsing XDC File [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/constrs_1/imports/practica2/uart_led_timing_ArtyZ7.xdc]
Parsing XDC File [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/constrs_1/imports/practica2/uart_led_pins_ArtyZ7.xdc]
Finished Parsing XDC File [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/constrs_1/imports/practica2/uart_led_pins_ArtyZ7.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
report_ssn -name ssn_1(1)
INFO: [Designutils 20-1021] SSN analysis is only relevant to output and bidirectional ports.  Input ports are not used in the analysis, and are not shown in the Noise report.
    1. btn_pin
    2. clk_pin
    3. rst_pin
    4. rxd_pin

INFO: [Coretcl 2-1142] Start SSN Analysis...
WARNING: [Coretcl 2-1256] Assumes 'commercial' temperature grade for elaborated designs.  Please rerun SSN analysis after synthesis for improved accuracy.
launch_runs synth_1 -jobs 4
[Sun Apr  4 07:54:38 2021] Launched synth_1...
Run output will be captured here: /home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/constrs_1/imports/practica2/uart_led_timing_ArtyZ7.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/constrs_1/imports/practica2/uart_led_timing_ArtyZ7.xdc:7]
Finished Parsing XDC File [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/constrs_1/imports/practica2/uart_led_timing_ArtyZ7.xdc]
Parsing XDC File [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/constrs_1/imports/practica2/uart_led_pins_ArtyZ7.xdc]
Finished Parsing XDC File [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/constrs_1/imports/practica2/uart_led_pins_ArtyZ7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/constrs_1/imports/practica2/uart_led_timing_ArtyZ7.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 7168.430 ; gain = 10.008 ; free physical = 177 ; free virtual = 3542
report_power -name {power_1}
Command: report_power -name power_1
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
write_checkpoint /home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/checkpoint_1.dcp -force
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7294.516 ; gain = 0.000 ; free physical = 177 ; free virtual = 3538
INFO: [Common 17-1381] The checkpoint '/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/checkpoint_1.dcp' has been generated.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/uart_rx.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/uart_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/uart_led.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/uart_rx.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/uart_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/sources_1/imports/practica2/uart_led.vhd:]
create_run synth_flatten -flow {Vivado Synthesis 2018} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7z010clg400-1
current_run [get_runs synth_flatten]
set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY full [get_runs synth_flatten]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_runs synth_flatten -jobs 4
[Sun Apr  4 08:18:18 2021] Launched synth_flatten...
Run output will be captured here: /home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.runs/synth_flatten/runme.log
close_design
open_run synth_flatten -name synth_flatten
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/constrs_1/imports/practica2/uart_led_timing_ArtyZ7.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/constrs_1/imports/practica2/uart_led_timing_ArtyZ7.xdc:7]
Finished Parsing XDC File [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/constrs_1/imports/practica2/uart_led_timing_ArtyZ7.xdc]
Parsing XDC File [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/constrs_1/imports/practica2/uart_led_pins_ArtyZ7.xdc]
Finished Parsing XDC File [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/constrs_1/imports/practica2/uart_led_pins_ArtyZ7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 7294.516 ; gain = 0.000 ; free physical = 689 ; free virtual = 3469
write_checkpoint /home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/checkpoint_2.dcp -force
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7294.516 ; gain = 0.000 ; free physical = 690 ; free virtual = 3485
INFO: [Common 17-1381] The checkpoint '/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/checkpoint_2.dcp' has been generated.
close_project
open_checkpoint /home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/checkpoint_1.dcp
Command: open_checkpoint /home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/checkpoint_1.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7294.516 ; gain = 0.000 ; free physical = 734 ; free virtual = 3557
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7294.516 ; gain = 0.000 ; free physical = 518 ; free virtual = 3379
Restored from archive | CPU: 0.020000 secs | Memory: 0.018188 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7294.516 ; gain = 0.000 ; free physical = 518 ; free virtual = 3379
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.1 (64-bit) build 2188600
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
close_project
open_checkpoint /home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/checkpoint_2.dcp
Command: open_checkpoint /home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/checkpoint_2.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7294.516 ; gain = 0.000 ; free physical = 688 ; free virtual = 3532
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7294.516 ; gain = 0.000 ; free physical = 538 ; free virtual = 3446
Restored from archive | CPU: 0.020000 secs | Memory: 0.018188 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7294.516 ; gain = 0.000 ; free physical = 538 ; free virtual = 3446
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.1 (64-bit) build 2188600
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/pablo/Documentos/Especializacion/5_CLP/Codigos/practica2/practica2/practica2.srcs/constrs_1/imports/practica2/uart_led_timing_ArtyZ7.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr  4 08:30:01 2021...
