(Seadif "Doktor Fremdenliebe"
   (Library "test2"
      (Alias "tud204009:/home/tqiu/Desktop/epo3/CheckMask/test")
      (Technology "fishbone")
      (Status
	 (Written
	    (TimeStamp 113 11 29 12 32 35)
	    (Author "by user; cpu tud204009; disk tud204009:/home/tqiu/Desktop/epo3/CheckMask/test")
	    (Program "nelsea")))
      (Function "checkmask"
	 (Status
	    (Written
	       (TimeStamp 113 11 29 12 32 34)
	       (Author "by user; cpu tud204009; disk tud204009:/home/tqiu/Desktop/epo3/CheckMask/test")
	       (Program "nelsea")))
	 (FunType "no type")
	 (Circuit "checkmask"
	    (Status
	       (Written
		  (TimeStamp 113 11 29 12 32 35)
		  (Author "by user; cpu tud204009; disk tud204009:/home/tqiu/Desktop/epo3/CheckMask/test")
		  (Program "sea; checked and OK")))
	    (CirPortList
	       (CirPort "ready")
	       (CirPort "vss")
	       (CirPort "write")
	       (CirPort "vdd")
	       (CirPort "ram_out_7_0_0")
	       (CirPort "ram_out_7_0_2")
	       (CirPort "ram_out_7_0_3")
	       (CirPort "ram_out_7_0_4")
	       (CirPort "ram_out_7_0_6")
	       (CirPort "ram_out_7_0_7")
	       (CirPort "data")
	       (CirPort "empty")
	       (CirPort "ram_in_7_0_7")
	       (CirPort "reset")
	       (CirPort "clk")
	       (CirPort "ram_out_7_0_1")
	       (CirPort "ram_out_7_0_5")
	       (CirPort "start")
	       (CirPort "ram_in_7_0_1")
	       (CirPort "ram_in_7_0_2")
	       (CirPort "ram_in_7_0_3")
	       (CirPort "ram_in_7_0_4")
	       (CirPort "ram_in_7_0_5")
	       (CirPort "ram_in_7_0_6")
	       (CirPort "ram_in_7_0_0"))
	    (CirInstList
	       (CirInst "U22" (CirCellRef "iv110" (CirFunRef "iv110" (CirLibRef "g_digilib5_99"))) "")
	       (CirInst "U28" (CirCellRef "iv110" (CirFunRef "iv110" (CirLibRef "g_digilib5_99"))) "")
	       (CirInst "U27" (CirCellRef "iv110" (CirFunRef "iv110" (CirLibRef "g_digilib5_99"))) "")
	       (CirInst "U24" (CirCellRef "iv110" (CirFunRef "iv110" (CirLibRef "g_digilib5_99"))) "")
	       (CirInst "U25" (CirCellRef "iv110" (CirFunRef "iv110" (CirLibRef "g_digilib5_99"))) "")
	       (CirInst "U26" (CirCellRef "iv110" (CirFunRef "iv110" (CirLibRef "g_digilib5_99"))) "")
	       (CirInst "U23" (CirCellRef "iv110" (CirFunRef "iv110" (CirLibRef "g_digilib5_99"))) "")
	       (CirInst "U21" (CirCellRef "iv110" (CirFunRef "iv110" (CirLibRef "g_digilib5_99"))) "")
	       (CirInst "U16" (CirCellRef "iv110" (CirFunRef "iv110" (CirLibRef "g_digilib5_99"))) "")
	       (CirInst "ram_out_tri_2_inst" (CirCellRef "tinv10" (CirFunRef "tinv10" (CirLibRef "g_digilib5_99"))) "")
	       (CirInst "ram_out_tri_4_inst" (CirCellRef "tinv10" (CirFunRef "tinv10" (CirLibRef "g_digilib5_99"))) "")
	       (CirInst "ram_out_tri_7_inst" (CirCellRef "tinv10" (CirFunRef "tinv10" (CirLibRef "g_digilib5_99"))) "")
	       (CirInst "ram_out_tri_0_inst" (CirCellRef "tinv10" (CirFunRef "tinv10" (CirLibRef "g_digilib5_99"))) "")
	       (CirInst "ram_out_tri_5_inst" (CirCellRef "tinv10" (CirFunRef "tinv10" (CirLibRef "g_digilib5_99"))) "")
	       (CirInst "ram_out_tri_6_inst" (CirCellRef "tinv10" (CirFunRef "tinv10" (CirLibRef "g_digilib5_99"))) "")
	       (CirInst "ram_out_tri_3_inst" (CirCellRef "tinv10" (CirFunRef "tinv10" (CirLibRef "g_digilib5_99"))) "")
	       (CirInst "ram_out_tri_1_inst" (CirCellRef "tinv10" (CirFunRef "tinv10" (CirLibRef "g_digilib5_99"))) "")
	       (CirInst "empty_tri" (CirCellRef "tinv10" (CirFunRef "tinv10" (CirLibRef "g_digilib5_99"))) "")
	       (CirInst "state_reg_1_inst" (CirCellRef "dfr11" (CirFunRef "dfr11" (CirLibRef "g_digilib5_99"))) "")
	       (CirInst "state_reg_0_inst" (CirCellRef "dfr11" (CirFunRef "dfr11" (CirLibRef "g_digilib5_99"))) "")
	       (CirInst "U18" (CirCellRef "ex210" (CirFunRef "ex210" (CirLibRef "g_digilib5_99"))) "")
	       (CirInst "U19" (CirCellRef "no210" (CirFunRef "no210" (CirLibRef "g_digilib5_99"))) "")
	       (CirInst "U20" (CirCellRef "no210" (CirFunRef "no210" (CirLibRef "g_digilib5_99"))) "")
	       (CirInst "U17" (CirCellRef "na210" (CirFunRef "na210" (CirLibRef "g_digilib5_99"))) ""))
	    (NetList
	       (Net "vdd"
		  (Joined
		     (NetPortRef "vdd" (NetInstRef "ram_out_tri_7_inst"))
		     (NetPortRef "vdd" (NetInstRef "ram_out_tri_0_inst"))
		     (NetPortRef "vdd" (NetInstRef "U28"))
		     (NetPortRef "vdd" (NetInstRef "U27"))
		     (NetPortRef "vdd" (NetInstRef "ram_out_tri_6_inst"))
		     (NetPortRef "vdd" (NetInstRef "U26"))
		     (NetPortRef "vdd" (NetInstRef "U25"))
		     (NetPortRef "vdd" (NetInstRef "U23"))
		     (NetPortRef "vdd" (NetInstRef "ram_out_tri_2_inst"))
		     (NetPortRef "vdd" (NetInstRef "ram_out_tri_4_inst"))
		     (NetPortRef "vdd" (NetInstRef "U22"))
		     (NetPortRef "vdd" (NetInstRef "ram_out_tri_5_inst"))
		     (NetPortRef "vdd" (NetInstRef "state_reg_1_inst"))
		     (NetPortRef "vdd" (NetInstRef "U24"))
		     (NetPortRef "vdd" (NetInstRef "state_reg_0_inst"))
		     (NetPortRef "vdd" (NetInstRef "ram_out_tri_1_inst"))
		     (NetPortRef "vdd" (NetInstRef "U18"))
		     (NetPortRef "vdd" (NetInstRef "ram_out_tri_3_inst"))
		     (NetPortRef "vdd" (NetInstRef "U21"))
		     (NetPortRef "vdd" (NetInstRef "empty_tri"))
		     (NetPortRef "vdd" (NetInstRef "U20"))
		     (NetPortRef "vdd" (NetInstRef "U17"))
		     (NetPortRef "vdd" (NetInstRef "U19"))
		     (NetPortRef "vdd" (NetInstRef "U16"))
		     (NetPortRef "vdd")))
	       (Net "vss"
		  (Joined
		     (NetPortRef "vss" (NetInstRef "ram_out_tri_7_inst"))
		     (NetPortRef "vss" (NetInstRef "ram_out_tri_2_inst"))
		     (NetPortRef "vss" (NetInstRef "ram_out_tri_0_inst"))
		     (NetPortRef "vss" (NetInstRef "ram_out_tri_4_inst"))
		     (NetPortRef "vss" (NetInstRef "U22"))
		     (NetPortRef "vss" (NetInstRef "U27"))
		     (NetPortRef "vss" (NetInstRef "U28"))
		     (NetPortRef "vss" (NetInstRef "ram_out_tri_5_inst"))
		     (NetPortRef "vss" (NetInstRef "ram_out_tri_6_inst"))
		     (NetPortRef "vss" (NetInstRef "state_reg_1_inst"))
		     (NetPortRef "vss" (NetInstRef "U26"))
		     (NetPortRef "vss" (NetInstRef "U25"))
		     (NetPortRef "vss" (NetInstRef "U24"))
		     (NetPortRef "write")
		     (NetPortRef "vss" (NetInstRef "state_reg_0_inst"))
		     (NetPortRef "vss" (NetInstRef "U23"))
		     (NetPortRef "vss" (NetInstRef "U18"))
		     (NetPortRef "vss" (NetInstRef "ram_out_tri_1_inst"))
		     (NetPortRef "vss" (NetInstRef "ram_out_tri_3_inst"))
		     (NetPortRef "vss" (NetInstRef "U21"))
		     (NetPortRef "vss" (NetInstRef "empty_tri"))
		     (NetPortRef "vss" (NetInstRef "U17"))
		     (NetPortRef "vss" (NetInstRef "U20"))
		     (NetPortRef "vss" (NetInstRef "U19"))
		     (NetPortRef "vss" (NetInstRef "U16"))
		     (NetPortRef "vss")))
	       (Net "next_state_0_port"
		  (Joined
		     (NetPortRef "Y" (NetInstRef "U19"))
		     (NetPortRef "D" (NetInstRef "state_reg_0_inst"))))
	       (Net "data"
		  (Joined
		     (NetPortRef "A" (NetInstRef "empty_tri"))
		     (NetPortRef "data")))
	       (Net "empty"
		  (Joined
		     (NetPortRef "Y" (NetInstRef "empty_tri"))
		     (NetPortRef "empty")))
	       (Net "ram_out_7_0_3"
		  (Joined
		     (NetPortRef "Y" (NetInstRef "ram_out_tri_3_inst"))
		     (NetPortRef "ram_out_7_0_3")))
	       (Net "ready"
		  (Joined
		     (NetPortRef "E" (NetInstRef "empty_tri"))
		     (NetPortRef "Y" (NetInstRef "U16"))
		     (NetPortRef "ready")))
	       (Net "n13"
		  (Joined
		     (NetPortRef "Y" (NetInstRef "U20"))
		     (NetPortRef "B" (NetInstRef "U19"))))
	       (Net "state_0_port"
		  (Joined
		     (NetPortRef "A" (NetInstRef "U19"))
		     (NetPortRef "Q" (NetInstRef "state_reg_0_inst"))
		     (NetPortRef "B" (NetInstRef "U18"))
		     (NetPortRef "A" (NetInstRef "U17"))))
	       (Net "n12"
		  (Joined
		     (NetPortRef "A" (NetInstRef "U16"))
		     (NetPortRef "Y" (NetInstRef "U17"))))
	       (Net "state_1_port"
		  (Joined
		     (NetPortRef "B" (NetInstRef "U20"))
		     (NetPortRef "B" (NetInstRef "U17"))
		     (NetPortRef "Q" (NetInstRef "state_reg_1_inst"))
		     (NetPortRef "A" (NetInstRef "U18"))
		     (NetPortRef "E" (NetInstRef "ram_out_tri_1_inst"))
		     (NetPortRef "E" (NetInstRef "ram_out_tri_7_inst"))
		     (NetPortRef "E" (NetInstRef "ram_out_tri_0_inst"))
		     (NetPortRef "E" (NetInstRef "ram_out_tri_2_inst"))
		     (NetPortRef "E" (NetInstRef "ram_out_tri_4_inst"))
		     (NetPortRef "E" (NetInstRef "ram_out_tri_5_inst"))
		     (NetPortRef "E" (NetInstRef "ram_out_tri_6_inst"))
		     (NetPortRef "E" (NetInstRef "ram_out_tri_3_inst"))))
	       (Net "start"
		  (Joined
		     (NetPortRef "A" (NetInstRef "U20"))
		     (NetPortRef "start")))
	       (Net "n7"
		  (Joined
		     (NetPortRef "Y" (NetInstRef "U23"))
		     (NetPortRef "A" (NetInstRef "ram_out_tri_3_inst"))))
	       (Net "n9"
		  (Joined
		     (NetPortRef "Y" (NetInstRef "U21"))
		     (NetPortRef "A" (NetInstRef "ram_out_tri_1_inst"))))
	       (Net "ram_in_7_0_1"
		  (Joined
		     (NetPortRef "A" (NetInstRef "U21"))
		     (NetPortRef "ram_in_7_0_1")))
	       (Net "ram_out_7_0_1"
		  (Joined
		     (NetPortRef "Y" (NetInstRef "ram_out_tri_1_inst"))
		     (NetPortRef "ram_out_7_0_1")))
	       (Net "next_state_1_port"
		  (Joined
		     (NetPortRef "D" (NetInstRef "state_reg_1_inst"))
		     (NetPortRef "Y" (NetInstRef "U18"))))
	       (Net "clk"
		  (Joined
		     (NetPortRef "CK" (NetInstRef "state_reg_1_inst"))
		     (NetPortRef "CK" (NetInstRef "state_reg_0_inst"))
		     (NetPortRef "clk")))
	       (Net "reset"
		  (Joined
		     (NetPortRef "R" (NetInstRef "state_reg_0_inst"))
		     (NetPortRef "R" (NetInstRef "state_reg_1_inst"))
		     (NetPortRef "reset")))
	       (Net "ram_in_7_0_3"
		  (Joined
		     (NetPortRef "A" (NetInstRef "U23"))
		     (NetPortRef "ram_in_7_0_3")))
	       (Net "n6"
		  (Joined
		     (NetPortRef "A" (NetInstRef "ram_out_tri_4_inst"))
		     (NetPortRef "Y" (NetInstRef "U24"))))
	       (Net "ram_in_7_0_4"
		  (Joined
		     (NetPortRef "A" (NetInstRef "U24"))
		     (NetPortRef "ram_in_7_0_4")))
	       (Net "ram_out_7_0_6"
		  (Joined
		     (NetPortRef "Y" (NetInstRef "ram_out_tri_6_inst"))
		     (NetPortRef "ram_out_7_0_6")))
	       (Net "ram_out_7_0_5"
		  (Joined
		     (NetPortRef "Y" (NetInstRef "ram_out_tri_5_inst"))
		     (NetPortRef "ram_out_7_0_5")))
	       (Net "n4"
		  (Joined
		     (NetPortRef "Y" (NetInstRef "U26"))
		     (NetPortRef "A" (NetInstRef "ram_out_tri_6_inst"))))
	       (Net "n5"
		  (Joined
		     (NetPortRef "Y" (NetInstRef "U25"))
		     (NetPortRef "A" (NetInstRef "ram_out_tri_5_inst"))))
	       (Net "ram_in_7_0_5"
		  (Joined
		     (NetPortRef "A" (NetInstRef "U25"))
		     (NetPortRef "ram_in_7_0_5")))
	       (Net "ram_in_7_0_6"
		  (Joined
		     (NetPortRef "A" (NetInstRef "U26"))
		     (NetPortRef "ram_in_7_0_6")))
	       (Net "n10"
		  (Joined
		     (NetPortRef "Y" (NetInstRef "U28"))
		     (NetPortRef "A" (NetInstRef "ram_out_tri_0_inst"))))
	       (Net "n3"
		  (Joined
		     (NetPortRef "A" (NetInstRef "ram_out_tri_7_inst"))
		     (NetPortRef "Y" (NetInstRef "U27"))))
	       (Net "n8"
		  (Joined
		     (NetPortRef "A" (NetInstRef "ram_out_tri_2_inst"))
		     (NetPortRef "Y" (NetInstRef "U22"))))
	       (Net "ram_in_7_0_0"
		  (Joined
		     (NetPortRef "A" (NetInstRef "U28"))
		     (NetPortRef "ram_in_7_0_0")))
	       (Net "ram_in_7_0_7"
		  (Joined
		     (NetPortRef "A" (NetInstRef "U27"))
		     (NetPortRef "ram_in_7_0_7")))
	       (Net "ram_in_7_0_2"
		  (Joined
		     (NetPortRef "A" (NetInstRef "U22"))
		     (NetPortRef "ram_in_7_0_2")))
	       (Net "ram_out_7_0_7"
		  (Joined
		     (NetPortRef "Y" (NetInstRef "ram_out_tri_7_inst"))
		     (NetPortRef "ram_out_7_0_7")))
	       (Net "ram_out_7_0_0"
		  (Joined
		     (NetPortRef "Y" (NetInstRef "ram_out_tri_0_inst"))
		     (NetPortRef "ram_out_7_0_0")))
	       (Net "ram_out_7_0_2"
		  (Joined
		     (NetPortRef "Y" (NetInstRef "ram_out_tri_2_inst"))
		     (NetPortRef "ram_out_7_0_2")))
	       (Net "ram_out_7_0_4"
		  (Joined
		     (NetPortRef "Y" (NetInstRef "ram_out_tri_4_inst"))
		     (NetPortRef "ram_out_7_0_4"))))
	    (Layout "Tmp_Cell_"
	       (Status
		  (Written
		     (TimeStamp 113 11 29 12 32 35)
		     (Author "by user; tud204009:/home/tqiu/Desktop/epo3/CheckMask/test")
		     (Program "trout")))
	       (LayBbx 40 56)
	       (LayPortList
		  (LayPort "ram_in_7_0_7" (PortPos 0 31) (PortLayer 0))
		  (LayPort "empty" (PortPos 39 23) (PortLayer 0))
		  (LayPort "data" (PortPos 39 26) (PortLayer 0))
		  (LayPort "ram_out_7_0_7" (PortPos 0 47) (PortLayer 0))
		  (LayPort "ram_out_7_0_6" (PortPos 0 38) (PortLayer 0))
		  (LayPort "ram_out_7_0_4" (PortPos 0 9) (PortLayer 0))
		  (LayPort "ram_out_7_0_3" (PortPos 39 19) (PortLayer 0))
		  (LayPort "ram_out_7_0_2" (PortPos 0 19) (PortLayer 0))
		  (LayPort "ram_out_7_0_0" (PortPos 0 37) (PortLayer 0))
		  (LayPort "vdd" (PortPos 16 14) (PortLayer 0))
		  (LayPort "write" (PortPos 16 0) (PortLayer 0))
		  (LayPort "vss" (PortPos 0 2) (PortLayer 0))
		  (LayPort "ready" (PortPos 39 8) (PortLayer 0))
		  (LayPort "ram_in_7_0_0" (PortPos 5 55) (PortLayer 1))
		  (LayPort "ram_in_7_0_6" (PortPos 7 55) (PortLayer 1))
		  (LayPort "ram_in_7_0_5" (PortPos 9 55) (PortLayer 1))
		  (LayPort "ram_in_7_0_4" (PortPos 12 1) (PortLayer 1))
		  (LayPort "ram_in_7_0_3" (PortPos 16 55) (PortLayer 1))
		  (LayPort "ram_in_7_0_2" (PortPos 5 1) (PortLayer 1))
		  (LayPort "ram_in_7_0_1" (PortPos 30 55) (PortLayer 1))
		  (LayPort "start" (PortPos 34 55) (PortLayer 1))
		  (LayPort "ram_out_7_0_5" (PortPos 11 1) (PortLayer 1))
		  (LayPort "ram_out_7_0_1" (PortPos 28 55) (PortLayer 1))
		  (LayPort "clk" (PortPos 22 1) (PortLayer 1))
		  (LayPort "reset" (PortPos 9 1) (PortLayer 1)))
	       (LayLabelList
		  (LayLabel "state_1_port" (LabelPos 7 35) (LabelLayer 0))
		  (LayLabel "next_state_0_port" (LabelPos 16 7) (LabelLayer 0))
		  (LayLabel "n5" (LabelPos 10 7) (LabelLayer 0))
		  (LayLabel "state_0_port" (LabelPos 34 34) (LabelLayer 0))
		  (LayLabel "next_state_1_port" (LabelPos 7 21) (LabelLayer 0))
		  (LayLabel "n12" (LabelPos 36 34) (LabelLayer 0))
		  (LayLabel "n7" (LabelPos 31 21) (LabelLayer 0))
		  (LayLabel "n8" (LabelPos 3 21) (LabelLayer 0))
		  (LayLabel "n3" (LabelPos 3 49) (LabelLayer 0))
		  (LayLabel "n10" (LabelPos 3 35) (LabelLayer 0))
		  (LayLabel "n4" (LabelPos 10 35) (LabelLayer 0))
		  (LayLabel "n13" (LabelPos 38 34) (LabelLayer 0))
		  (LayLabel "n6" (LabelPos 13 6) (LabelLayer 0))
		  (LayLabel "n9" (LabelPos 28 49) (LabelLayer 0)))
	       (LayInstList
		  (LayInst "U17"
		     (LayCellRef "na210" (LayCirRef "na210" (LayFunRef "na210" (LayLibRef "g_digilib5_99"))))
		     (Orient 1 0 34 0 1 28))
		  (LayInst "U20"
		     (LayCellRef "no210" (LayCirRef "no210" (LayFunRef "no210" (LayLibRef "g_digilib5_99"))))
		     (Orient 1 0 34 0 -1 56))
		  (LayInst "U19"
		     (LayCellRef "no210" (LayCirRef "no210" (LayFunRef "no210" (LayLibRef "g_digilib5_99"))))
		     (Orient 1 0 37 0 1 28))
		  (LayInst "empty_tri"
		     (LayCellRef "tinv10" (LayCirRef "tinv10" (LayFunRef "tinv10" (LayLibRef "g_digilib5_99"))))
		     (Orient 1 0 34 0 -1 28))
		  (LayInst "U16"
		     (LayCellRef "iv110" (LayCirRef "iv110" (LayFunRef "iv110" (LayLibRef "g_digilib5_99"))))
		     (Orient 1 0 37 0 1 0))
		  (LayInst "U18"
		     (LayCellRef "ex210" (LayCirRef "ex210" (LayFunRef "ex210" (LayLibRef "g_digilib5_99"))))
		     (Orient 1 0 25 0 1 28))
		  (LayInst "ram_out_tri_1_inst"
		     (LayCellRef "tinv10" (LayCirRef "tinv10" (LayFunRef "tinv10" (LayLibRef "g_digilib5_99"))))
		     (Orient 1 0 25 0 -1 56))
		  (LayInst "U21"
		     (LayCellRef "iv110" (LayCirRef "iv110" (LayFunRef "iv110" (LayLibRef "g_digilib5_99"))))
		     (Orient 1 0 30 0 -1 56))
		  (LayInst "ram_out_tri_3_inst"
		     (LayCellRef "tinv10" (LayCirRef "tinv10" (LayFunRef "tinv10" (LayLibRef "g_digilib5_99"))))
		     (Orient 1 0 28 0 -1 28))
		  (LayInst "U23"
		     (LayCellRef "iv110" (LayCirRef "iv110" (LayFunRef "iv110" (LayLibRef "g_digilib5_99"))))
		     (Orient 1 0 16 0 1 28))
		  (LayInst "state_reg_0_inst"
		     (LayCellRef "dfr11" (LayCirRef "dfr11" (LayFunRef "dfr11" (LayLibRef "g_digilib5_99"))))
		     (Orient 1 0 16 0 1 0))
		  (LayInst "ram_out_tri_6_inst"
		     (LayCellRef "tinv10" (LayCirRef "tinv10" (LayFunRef "tinv10" (LayLibRef "g_digilib5_99"))))
		     (Orient 1 0 7 0 1 28))
		  (LayInst "U26"
		     (LayCellRef "iv110" (LayCirRef "iv110" (LayFunRef "iv110" (LayLibRef "g_digilib5_99"))))
		     (Orient 1 0 7 0 -1 56))
		  (LayInst "U25"
		     (LayCellRef "iv110" (LayCirRef "iv110" (LayFunRef "iv110" (LayLibRef "g_digilib5_99"))))
		     (Orient 1 0 9 0 -1 56))
		  (LayInst "state_reg_1_inst"
		     (LayCellRef "dfr11" (LayCirRef "dfr11" (LayFunRef "dfr11" (LayLibRef "g_digilib5_99"))))
		     (Orient 1 0 7 0 -1 28))
		  (LayInst "ram_out_tri_5_inst"
		     (LayCellRef "tinv10" (LayCirRef "tinv10" (LayFunRef "tinv10" (LayLibRef "g_digilib5_99"))))
		     (Orient 1 0 7 0 1 0))
		  (LayInst "U24"
		     (LayCellRef "iv110" (LayCirRef "iv110" (LayFunRef "iv110" (LayLibRef "g_digilib5_99"))))
		     (Orient 1 0 12 0 1 0))
		  (LayInst "ram_out_tri_0_inst"
		     (LayCellRef "tinv10" (LayCirRef "tinv10" (LayFunRef "tinv10" (LayLibRef "g_digilib5_99"))))
		     (Orient 1 0 0 0 1 28))
		  (LayInst "ram_out_tri_7_inst"
		     (LayCellRef "tinv10" (LayCirRef "tinv10" (LayFunRef "tinv10" (LayLibRef "g_digilib5_99"))))
		     (Orient 1 0 0 0 -1 56))
		  (LayInst "U27"
		     (LayCellRef "iv110" (LayCirRef "iv110" (LayFunRef "iv110" (LayLibRef "g_digilib5_99"))))
		     (Orient 1 0 5 0 1 28))
		  (LayInst "U28"
		     (LayCellRef "iv110" (LayCirRef "iv110" (LayFunRef "iv110" (LayLibRef "g_digilib5_99"))))
		     (Orient 1 0 5 0 -1 56))
		  (LayInst "ram_out_tri_4_inst"
		     (LayCellRef "tinv10" (LayCirRef "tinv10" (LayFunRef "tinv10" (LayLibRef "g_digilib5_99"))))
		     (Orient 1 0 0 0 1 0))
		  (LayInst "ram_out_tri_2_inst"
		     (LayCellRef "tinv10" (LayCirRef "tinv10" (LayFunRef "tinv10" (LayLibRef "g_digilib5_99"))))
		     (Orient 1 0 0 0 -1 28))
		  (LayInst "U22"
		     (LayCellRef "iv110" (LayCirRef "iv110" (LayFunRef "iv110" (LayLibRef "g_digilib5_99"))))
		     (Orient 1 0 5 0 1 0)))
	       (WireList
		  (Wire 1 27 28 23 24)
		  (Wire 100 2 2 29 29)
		  (Wire 100 37 37 27 27)
		  (Wire 100 7 7 27 27)
		  (Wire 100 16 16 13 13)
		  (Wire 101 19 19 56 56)
		  (Wire 101 37 37 54 54)
		  (Wire 101 1 1 54 54)
		  (Wire 101 34 34 51 51)
		  (Wire 101 30 30 51 51)
		  (Wire 101 20 20 51 51)
		  (Wire 101 9 9 51 51)
		  (Wire 101 7 7 51 51)
		  (Wire 101 5 5 51 51)
		  (Wire 101 38 38 48 48)
		  (Wire 101 33 33 48 48)
		  (Wire 101 28 28 48 48)
		  (Wire 101 9 9 48 48)
		  (Wire 101 3 3 48 48)
		  (Wire 101 10 10 47 47)
		  (Wire 101 3 3 46 46)
		  (Wire 101 18 18 42 42)
		  (Wire 101 34 34 39 39)
		  (Wire 101 38 38 36 36)
		  (Wire 101 16 16 36 36)
		  (Wire 101 9 9 36 36)
		  (Wire 101 5 5 36 36)
		  (Wire 101 3 3 36 36)
		  (Wire 101 39 39 33 33)
		  (Wire 101 37 37 33 33)
		  (Wire 101 34 34 33 33)
		  (Wire 101 37 37 32 32)
		  (Wire 101 33 33 32 32)
		  (Wire 101 31 31 32 32)
		  (Wire 101 20 20 32 32)
		  (Wire 101 6 6 32 32)
		  (Wire 101 27 27 31 31)
		  (Wire 101 7 7 31 31)
		  (Wire 101 5 5 31 31)
		  (Wire 101 20 20 30 30)
		  (Wire 101 38 38 28 28)
		  (Wire 101 19 19 28 28)
		  (Wire 101 7 7 26 26)
		  (Wire 101 1 1 26 26)
		  (Wire 101 20 20 25 25)
		  (Wire 101 33 33 24 24)
		  (Wire 101 7 7 24 24)
		  (Wire 101 5 5 24 24)
		  (Wire 101 36 36 23 23)
		  (Wire 101 31 31 23 23)
		  (Wire 101 9 9 20 20)
		  (Wire 101 3 3 20 20)
		  (Wire 101 6 6 18 18)
		  (Wire 101 3 3 18 18)
		  (Wire 101 39 39 17 17)
		  (Wire 101 17 17 17 17)
		  (Wire 101 18 18 14 14)
		  (Wire 101 16 16 12 12)
		  (Wire 101 20 20 11 11)
		  (Wire 101 14 14 11 11)
		  (Wire 101 9 9 10 10)
		  (Wire 101 7 7 10 10)
		  (Wire 101 2 2 10 10)
		  (Wire 101 36 36 9 9)
		  (Wire 101 37 37 8 8)
		  (Wire 101 10 10 8 8)
		  (Wire 101 7 7 8 8)
		  (Wire 101 5 5 8 8)
		  (Wire 101 3 3 8 8)
		  (Wire 101 37 37 5 5)
		  (Wire 101 12 12 5 5)
		  (Wire 101 5 5 5 5)
		  (Wire 101 2 2 5 5)
		  (Wire 101 11 11 4 4)
		  (Wire 101 6 6 4 4)
		  (Wire 101 38 38 2 2)
		  (Wire 101 1 1 2 2)
		  (Wire 101 19 19 0 0)
		  (Wire 1 38 38 35 36)
		  (Wire 1 38 38 8 9)
		  (Wire 1 37 37 33 34)
		  (Wire 1 37 37 26 27)
		  (Wire 1 37 37 7 8)
		  (Wire 1 36 36 32 33)
		  (Wire 1 35 35 48 49)
		  (Wire 1 35 35 32 34)
		  (Wire 1 34 34 50 51)
		  (Wire 1 34 34 33 34)
		  (Wire 1 33 33 19 20)
		  (Wire 1 31 31 51 52)
		  (Wire 1 31 31 22 23)
		  (Wire 1 30 30 50 51)
		  (Wire 1 29 29 39 41)
		  (Wire 1 28 28 50 52)
		  (Wire 1 27 27 23 25)
		  (Wire 1 25 25 29 30)
		  (Wire 1 24 24 32 33)
		  (Wire 1 20 20 51 52)
		  (Wire 1 18 18 7 9)
		  (Wire 1 16 16 35 36)
		  (Wire 1 16 16 12 13)
		  (Wire 1 15 15 9 10)
		  (Wire 1 12 12 8 9)
		  (Wire 1 12 12 5 6)
		  (Wire 1 11 11 36 37)
		  (Wire 1 11 11 4 5)
		  (Wire 1 10 10 47 48)
		  (Wire 1 10 10 35 36)
		  (Wire 1 10 10 7 8)
		  (Wire 1 9 9 50 51)
		  (Wire 1 9 9 20 21)
		  (Wire 1 7 7 50 51)
		  (Wire 1 7 7 26 27)
		  (Wire 1 7 7 7 8)
		  (Wire 1 6 6 47 48)
		  (Wire 1 6 6 4 5)
		  (Wire 1 5 5 50 51)
		  (Wire 1 5 5 46 47)
		  (Wire 1 5 5 37 38)
		  (Wire 1 5 5 32 34)
		  (Wire 1 5 5 8 9)
		  (Wire 1 5 5 5 6)
		  (Wire 1 4 4 47 48)
		  (Wire 1 4 4 36 37)
		  (Wire 1 4 4 30 31)
		  (Wire 1 4 4 19 20)
		  (Wire 1 4 4 8 9)
		  (Wire 1 3 3 48 49)
		  (Wire 1 3 3 35 36)
		  (Wire 1 3 3 31 32)
		  (Wire 1 3 3 29 30)
		  (Wire 1 3 3 20 21)
		  (Wire 1 3 3 7 8)
		  (Wire 2 39 39 17 33)
		  (Wire 2 38 38 36 48)
		  (Wire 2 38 38 2 34)
		  (Wire 2 37 37 34 54)
		  (Wire 2 37 37 8 32)
		  (Wire 2 36 36 9 23)
		  (Wire 2 35 35 5 33)
		  (Wire 2 34 34 51 55)
		  (Wire 2 34 34 33 39)
		  (Wire 2 33 33 24 48)
		  (Wire 2 31 31 23 32)
		  (Wire 2 30 30 51 55)
		  (Wire 2 28 28 48 55)
		  (Wire 2 27 27 31 33)
		  (Wire 2 22 22 1 8)
		  (Wire 2 20 20 25 51)
		  (Wire 2 20 20 8 11)
		  (Wire 2 19 19 0 56)
		  (Wire 2 18 18 14 42)
		  (Wire 2 17 17 13 17)
		  (Wire 2 16 16 36 55)
		  (Wire 2 16 16 12 13)
		  (Wire 2 14 14 11 20)
		  (Wire 2 12 12 1 5)
		  (Wire 2 11 11 1 4)
		  (Wire 2 10 10 8 47)
		  (Wire 2 9 9 51 55)
		  (Wire 2 9 9 36 48)
		  (Wire 2 9 9 1 20)
		  (Wire 2 7 7 51 55)
		  (Wire 2 7 7 26 31)
		  (Wire 2 7 7 8 24)
		  (Wire 2 6 6 4 18)
		  (Wire 2 5 5 51 55)
		  (Wire 2 5 5 36 43)
		  (Wire 2 5 5 24 32)
		  (Wire 2 5 5 1 5)
		  (Wire 2 4 4 43 48)
		  (Wire 2 3 3 36 46)
		  (Wire 2 3 3 18 20)
		  (Wire 2 2 2 5 10)
		  (Wire 2 1 1 2 54)
		  (Wire 1 36 37 54 54)
		  (Wire 1 8 9 54 54)
		  (Wire 1 6 7 54 54)
		  (Wire 1 28 31 52 52)
		  (Wire 1 2 20 52 52)
		  (Wire 1 20 25 51 51)
		  (Wire 1 36 38 48 48)
		  (Wire 1 33 35 48 48)
		  (Wire 1 28 29 48 48)
		  (Wire 1 8 9 48 48)
		  (Wire 1 5 6 47 47)
		  (Wire 1 0 4 47 47)
		  (Wire 1 3 5 46 46)
		  (Wire 1 8 9 44 44)
		  (Wire 1 6 7 44 44)
		  (Wire 1 36 37 41 41)
		  (Wire 1 36 37 40 40)
		  (Wire 1 6 7 40 40)
		  (Wire 1 29 34 39 39)
		  (Wire 1 0 5 38 38)
		  (Wire 1 5 11 37 37)
		  (Wire 1 0 4 37 37)
		  (Wire 1 9 10 36 36)
		  (Wire 1 5 6 36 36)
		  (Wire 1 17 24 33 33)
		  (Wire 1 36 37 32 32)
		  (Wire 1 33 35 32 32)
		  (Wire 1 24 31 32 32)
		  (Wire 1 9 20 32 32)
		  (Wire 1 6 7 32 32)
		  (Wire 1 3 5 32 32)
		  (Wire 1 7 27 31 31)
		  (Wire 1 4 5 31 31)
		  (Wire 1 0 3 31 31)
		  (Wire 1 29 30 30 30)
		  (Wire 1 20 25 30 30)
		  (Wire 1 6 7 30 30)
		  (Wire 1 3 4 30 30)
		  (Wire 1 36 37 29 29)
		  (Wire 1 29 31 29 29)
		  (Wire 1 2 3 29 29)
		  (Wire 1 24 27 27 27)
		  (Wire 1 18 20 27 27)
		  (Wire 1 12 14 27 27)
		  (Wire 1 37 39 26 26)
		  (Wire 1 20 27 25 25)
		  (Wire 1 30 33 24 24)
		  (Wire 1 27 28 24 24)
		  (Wire 1 2 7 24 24)
		  (Wire 1 38 39 23 23)
		  (Wire 1 27 28 23 23)
		  (Wire 1 27 28 22 22)
		  (Wire 1 27 28 21 21)
		  (Wire 1 32 33 20 20)
		  (Wire 1 33 39 19 19)
		  (Wire 1 0 4 19 19)
		  (Wire 1 3 6 18 18)
		  (Wire 1 17 39 17 17)
		  (Wire 1 24 27 15 15)
		  (Wire 1 18 20 15 15)
		  (Wire 1 12 14 15 15)
		  (Wire 1 33 36 13 13)
		  (Wire 1 27 29 13 13)
		  (Wire 1 21 23 13 13)
		  (Wire 1 6 7 12 12)
		  (Wire 1 14 20 11 11)
		  (Wire 1 9 15 10 10)
		  (Wire 1 2 7 10 10)
		  (Wire 1 36 38 9 9)
		  (Wire 1 15 18 9 9)
		  (Wire 1 5 12 9 9)
		  (Wire 1 0 4 9 9)
		  (Wire 1 38 39 8 8)
		  (Wire 1 12 13 8 8)
		  (Wire 1 36 37 5 5)
		  (Wire 1 6 7 2 2)
		  (Wire 1 33 36 1 1)
		  (Wire 1 27 29 1 1)
		  (Wire 1 21 23 1 1)
		  (Wire 2 3 4 48 48)
		  (Wire 2 4 5 43 43)
		  (Wire 2 37 38 34 34)
		  (Wire 2 34 37 33 33)
		  (Wire 2 5 6 32 32)
		  (Wire 2 16 17 13 13)
		  (Wire 2 3 5 8 8)
		  (Wire 2 35 37 5 5)))))
      (Function "Error_Marker_"
	 (Status
	    (Written
	       (TimeStamp 113 11 29 12 32 35)
	       (Author "me")
	       (Program "trout")))
	 (FunType "no type")
	 (Circuit "Error_Marker_"
	    (Status
	       (Written
		  (TimeStamp 113 11 29 12 32 35)
		  (Author "me")
		  (Program "trout")))
	    (Layout "Error_Marker_"
	       (Status
		  (Written
		     (TimeStamp 113 11 29 12 32 35)
		     (Author "me")
		     (Program "trout")))
	       (WireList
		  (Wire 200 0 0 0 0)))))))
