read_verilog ../top.v
proc
 sat -max 5 -all -prove x 1 -tempinduct middle
