{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1398462120549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1398462120549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 25 18:42:00 2014 " "Processing started: Fri Apr 25 18:42:00 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1398462120549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1398462120549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1398462120549 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1398462121245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398462121310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398462121310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 5 5 " "Found 5 design units, including 5 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398462121348 ""} { "Info" "ISGN_ENTITY_NAME" "2 bin2DEO3 " "Found entity 2: bin2DEO3" {  } { { "part5.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part5.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398462121348 ""} { "Info" "ISGN_ENTITY_NAME" "3 bin2DEO2 " "Found entity 3: bin2DEO2" {  } { { "part5.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part5.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398462121348 ""} { "Info" "ISGN_ENTITY_NAME" "4 bin2DEO1 " "Found entity 4: bin2DEO1" {  } { { "part5.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part5.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398462121348 ""} { "Info" "ISGN_ENTITY_NAME" "5 bin2DEO0 " "Found entity 5: bin2DEO0" {  } { { "part5.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part5.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398462121348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398462121348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 1 1 " "Found 1 design units, including 1 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398462121362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398462121362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 1 1 " "Found 1 design units, including 1 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398462121366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398462121366 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cycles CYCLES part2.v(11) " "Verilog HDL Declaration information at part2.v(11): object \"cycles\" differs only in case from object \"CYCLES\" in the same scope" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1398462121370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 3 3 " "Found 3 design units, including 3 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398462121370 ""} { "Info" "ISGN_ENTITY_NAME" "2 b2d_ssd " "Found entity 2: b2d_ssd" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398462121370 ""} { "Info" "ISGN_ENTITY_NAME" "3 twodigit_b2d_ssd " "Found entity 3: twodigit_b2d_ssd" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398462121370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398462121370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexd.v 1 1 " "Found 1 design units, including 1 entities, in source file hexd.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexD " "Found entity 1: hexD" {  } { { "hexD.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/hexD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398462121376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398462121376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2dd.v 1 1 " "Found 1 design units, including 1 entities, in source file b2dd.v" { { "Info" "ISGN_ENTITY_NAME" "1 b2dD " "Found entity 1: b2dD" {  } { { "b2dD.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/b2dD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398462121380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398462121380 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "part3.v(32) " "Verilog HDL error at part3.v(32): constant value overflow" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 32 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1398462121384 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "part3.v(60) " "Verilog HDL error at part3.v(60): constant value overflow" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 60 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1398462121384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 1 1 " "Found 1 design units, including 1 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398462121384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398462121384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/DeBounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398462121388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398462121388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countermodk.v 1 1 " "Found 1 design units, including 1 entities, in source file countermodk.v" { { "Info" "ISGN_ENTITY_NAME" "1 counterModK " "Found entity 1: counterModK" {  } { { "counterModK.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/counterModK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398462121391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398462121391 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part5.v(10) " "Verilog HDL Instantiation warning at part5.v(10): instance has no name" {  } { { "part5.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part5.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1398462121392 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part4 " "Elaborating entity \"part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1398462121850 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part4.v(68) " "Verilog HDL Case Statement warning at part4.v(68): incomplete case statement has no default case item" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 68 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1398462121926 "|part4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDG part4.v(68) " "Verilog HDL Always Construct warning at part4.v(68): inferring latch(es) for variable \"LEDG\", which holds its previous value in one or more paths through the always construct" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1398462121926 "|part4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[9..1\] part4.v(5) " "Output port \"LEDG\[9..1\]\" at part4.v(5) has no driver" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1398462121926 "|part4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 part4.v(6) " "Output port \"HEX3\" at part4.v(6) has no driver" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1398462121926 "|part4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 part4.v(6) " "Output port \"HEX2\" at part4.v(6) has no driver" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1398462121926 "|part4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 part4.v(6) " "Output port \"HEX1\" at part4.v(6) has no driver" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1398462121926 "|part4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 part4.v(6) " "Output port \"HEX0\" at part4.v(6) has no driver" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1398462121927 "|part4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[0\] part4.v(68) " "Inferred latch for \"LEDG\[0\]\" at part4.v(68)" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398462121927 "|part4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterModK counterModK:C0 " "Elaborating entity \"counterModK\" for hierarchy \"counterModK:C0\"" {  } { { "part4.v" "C0" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398462121929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterModK counterModK:C1 " "Elaborating entity \"counterModK\" for hierarchy \"counterModK:C1\"" {  } { { "part4.v" "C1" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398462121978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterModK counterModK:C2 " "Elaborating entity \"counterModK\" for hierarchy \"counterModK:C2\"" {  } { { "part4.v" "C2" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398462122054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDG\[0\]\$latch " "Latch LEDG\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counterModK:C2\|Q\[3\] " "Ports D and ENA on the latch are fed by the same signal counterModK:C2\|Q\[3\]" {  } { { "counterModK.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/counterModK.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1398462122627 ""}  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1398462122627 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[9\] GND " "Pin \"LEDG\[9\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|LEDG[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398462122658 "|part4|HEX0[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1398462122658 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1398462122800 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part5.map.smsg " "Generated suppressed messages file D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1398462123118 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1398462123247 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398462123247 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398462123284 "|part4|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398462123284 "|part4|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1398462123284 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "116 " "Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1398462123285 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1398462123285 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1398462123285 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1398462123285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "476 " "Peak virtual memory: 476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1398462123307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 25 18:42:03 2014 " "Processing ended: Fri Apr 25 18:42:03 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1398462123307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1398462123307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1398462123307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1398462123307 ""}
