#include <linux/init.h>
#include <linux/module.h>
#include <linux/device.h>
#include <linux/fs.h>
#include <linux/miscdevice.h>
#include <linux/uaccess.h>
#include <linux/mm.h>
#include <linux/slab.h>
#include <linux/platform_device.h>
#include <linux/clk.h>
#include <linux/io.h>
#include <linux/of.h>
#include <linux/interrupt.h>
#include <linux/delay.h>
#include <linux/clk-private.h>
#include <linux/bitops.h>
#include "ivp.h"
#include "ivp_log.h"
#include "ivp_core.h"
#include "ivp_smmu.h"
#include "ivp_reg.h"
#include "ivp_mntn.h"

#define SIZE_1MB                         ( 1 * 1024 * 1024)
#define MASK_1MB                         ( SIZE_1MB - 1)

#define IVP_WDG_REG_BASE_OFFSET          (0x1000)
#define IVP_SMMU_REG_BASE_OFFSET         (0x40000)

static struct ivp_device ivp_dev;
extern struct dsm_client *client_ivp;


enum {
    IVP_BOOT_FROM_IRAM = 0,
    IVP_BOOT_FROM_DDR = 1,
};

enum {
    IVP_RUNSTALL_RUN = 0,
    IVP_RUNSTALL_STALL = 1,
};
enum {
    IVP_MEM_SLEEPMODE_NORMAL = 0,
    IVP_MEM_SLEEPMODE = 1, 
    IVP_MEM_SLEEPMODE_DEEP = 2, 
    IVP_MEM_SLEEPMODE_SHUTDOWN = 4,
    IVP_MEM_SLEEPMODE_MAX,
};

enum {
    IVP_DISABLE = 0,
    IVP_ENABLE  = 1,
};

inline void ivp_reg_write(unsigned int off, u32 val)
{
    char __iomem * reg = ivp_dev.io_res.cfg_base_addr + off;
    ivp_dbg("REG WRITE:0x%p = 0x%08x", reg, val); 
    writel(val, reg);
}

//read ivp cfg reg
inline u32 ivp_reg_read(unsigned int off)
{
    char __iomem * reg = ivp_dev.io_res.cfg_base_addr + off;
    u32 val = readl(reg);
    ivp_dbg("REG READ:0x%p = 0x%08x", reg, val); 
    return val;
}
static inline void ivp_pericrg_reg_write(unsigned int off, u32 val)
{
    char __iomem * reg = ivp_dev.io_res.pericrg_base_addr + off;
    ivp_dbg("REG WRITE:0x%p = 0x%08x", reg, val); 
    writel(val, reg);
}

//read ivp cfg reg
inline u32 ivp_pericrg_reg_read(unsigned int off)
{
    char __iomem * reg = ivp_dev.io_res.pericrg_base_addr + off;
    u32 val = readl(reg);
    ivp_dbg("REG READ:0x%p = 0x%08x", reg, val); 
    return val;
}
/******************************************************
 *     read/write watch dog reg need unlock first     *
 *****************************************************/
inline void ivp_wdg_reg_write(unsigned int off, u32 val)
{
    char __iomem * reg = ivp_dev.io_res.cfg_base_addr + IVP_WDG_REG_BASE_OFFSET + off;
    ivp_dbg("REG WRITE:0x%p = 0x%08x", reg, val); 
    writel(val, reg);
}

inline u32 ivp_wdg_reg_read(unsigned int off)
{
    char __iomem * reg = ivp_dev.io_res.cfg_base_addr + IVP_WDG_REG_BASE_OFFSET + off;
    u32 val = readl(reg);
    ivp_dbg("REG READ:0x%p = 0x%08x", reg, val); 
    return val;
}

static inline void ivp_smmu_reg_write(unsigned int off, u32 val)
{
    char __iomem * reg = ivp_dev.io_res.cfg_base_addr + IVP_SMMU_REG_BASE_OFFSET + off;
    ivp_dbg("REG WRITE:0x%p = 0x%08x", reg, val); 
    writel(val, reg);
}

inline u32 ivp_smmu_reg_read(unsigned int off)
{
    char __iomem * reg = ivp_dev.io_res.cfg_base_addr + IVP_SMMU_REG_BASE_OFFSET + off;
    u32 val = readl(reg);
    ivp_dbg("REG READ:0x%p = 0x%08x", reg, val); 
    return val;
}

inline u32 ivp_pctrl_reg_read(unsigned int off)
{
    char __iomem * reg = ivp_dev.io_res.pctrl_base_addr + off;
    u32 val = readl(reg);
    ivp_dbg("REG READ:0x%p = 0x%08x", reg, val); 
    return val;
}

static inline void ivp_gic_reg_write(unsigned int off, u32 val)
{
    /* char __iomem * reg = ivp_dev.io_res.gic_base_addr + off; */
    char __iomem * reg = ivp_dev.io_res.gic_base_addr;
    ivp_dbg("REG WRITE:0x%p = 0x%08x", reg, val); 
    writel(val, reg);
}

inline u32 ivp_gic_reg_read(unsigned int off)
{
    /* char __iomem * reg = ivp_dev.io_res.gic_base_addr + off; */
    char __iomem * reg = ivp_dev.io_res.gic_base_addr;
    u32 val = readl(reg);
    ivp_dbg("REG READ:0x%p = 0x%08x", reg, val); 
    return val;
}

static inline void ivp_hw_clr_wdg_irq(void)
{
    //unlock reg
    ivp_wdg_reg_write(WDG_REG_OFF_WDLOCK, WDG_REG_UNLOCK_KEY);

    //clear irq
    ivp_wdg_reg_write(WDG_REG_OFF_WDINTCLR, 1);
    
    //disable irq
    ivp_wdg_reg_write(WDG_REG_OFF_WDCONTROL, 0);

    //lock reg
    ivp_wdg_reg_write(WDG_REG_OFF_WDLOCK, WDG_REG_LOCK_KEY);
}

static inline void ivp_hw_set_ocdhalt_on_reset(struct ivp_device *devp, int mode)
{
    ivp_reg_write(IVP_REG_OFF_OCDHALTONRESET, mode);
}
 
static inline void ivp_hw_set_bootmode(struct ivp_device *devp, int mode)
{
    ivp_reg_write(IVP_REG_OFF_STATVECTORSEL, mode & 0x01);
}

static inline void ivp_hw_clockgate(struct ivp_device *devp, int state)
{
    ivp_reg_write(IVP_REG_OFF_DSPCORE_GATE, state & 0x01);
}

static inline void ivp_hw_enable_reset(struct ivp_device *devp)
{
    ivp_reg_write(IVP_REG_OFF_DSP_CORE_RESET_EN, 0x02);
    ivp_reg_write(IVP_REG_OFF_DSP_CORE_RESET_EN, 0x01);
    ivp_reg_write(IVP_REG_OFF_DSP_CORE_RESET_EN, 0x04);
}

static inline void ivp_hw_disable_reset(struct ivp_device *devp)
{
    ivp_reg_write(IVP_REG_OFF_DSP_CORE_RESET_DIS, 0x04);
    ivp_reg_write(IVP_REG_OFF_DSP_CORE_RESET_DIS, 0x01);
    ivp_reg_write(IVP_REG_OFF_DSP_CORE_RESET_DIS, 0x02);
}

static void ivp_hw_runstall(struct ivp_device *devp, int mode)
{
    int val;
    ivp_reg_write(IVP_REG_OFF_RUNSTALL, mode & 0x01);
    val = ivp_reg_read(IVP_REG_OFF_RUNSTALL);
    ivp_dbg("val: %d", val);
}

static int ivp_hw_query_runstall(struct ivp_device *devp)
{
    return ivp_reg_read(IVP_REG_OFF_RUNSTALL);
}

static void ivp_hw_trigger_NMI(struct ivp_device *devp)
{
    //risedge triger.triger 0->1->0
    ivp_reg_write(IVP_REG_OFF_NMI, 0);
    ivp_reg_write(IVP_REG_OFF_NMI, 1);
    ivp_reg_write(IVP_REG_OFF_NMI, 0);
}
#if 0
static void ivp_hw_set_uDMA_QoS(struct ivp_device *devp, int read_QoS, int write_QoS)
{
    unsigned int old_QoS = ivp_reg_read(IVP_REG_OFF_IVP_SYSTEM_QOS_CFG);
    unsigned int new_QoS = old_QoS | (read_QoS & 0x0f) << 12 | (write_QoS & 0x0f) << 8;
    ivp_reg_write(IVP_REG_OFF_IVP_SYSTEM_QOS_CFG, new_QoS);
}

static void ivp_hw_set_core_QoS(struct ivp_device *devp, int read_QoS, int write_QoS)
{
    unsigned int old_QoS = ivp_reg_read(IVP_REG_OFF_IVP_SYSTEM_QOS_CFG);
    unsigned int new_QoS = old_QoS | (read_QoS & 0x0f) << 4 | (write_QoS & 0x0f);
    ivp_reg_write(IVP_REG_OFF_IVP_SYSTEM_QOS_CFG, new_QoS);
}
#endif

static inline void ivp_hw_set_mem_sleepmode(int off, int mode, int mask)
{
    unsigned int old_mode = ivp_reg_read(off);
    unsigned int new_mode = (old_mode & (~mask)) | mode ;
    if (new_mode != old_mode) {
        ivp_info("mode changed.old:%#x, new:%#x", old_mode, new_mode);
        ivp_reg_write(off, new_mode);
    }
}

#if 0
static void ivp_hw_set_all_mem_sleepmode(struct ivp_device *devp, int mode)
{
    if (mode >= IVP_MEM_SLEEPMODE_MAX) {
        ivp_warn("Invalid sleep mode.mode:%d", mode);
        return;
    }
    ivp_hw_set_mem_sleepmode(IVP_REG_OFF_MEM_CTRL0, mode << 16, 0x30000); /* IRAM */
    ivp_hw_set_mem_sleepmode(IVP_REG_OFF_MEM_CTRL0, mode, 0x3); /* DRAM0 */
    ivp_hw_set_mem_sleepmode(IVP_REG_OFF_MEM_CTRL1, mode << 16, 0x30000); /* DRAM1 */
    ivp_hw_set_mem_sleepmode(IVP_REG_OFF_MEM_CTRL1, mode, 0x3); /* ICACHE TAG */
    ivp_hw_set_mem_sleepmode(IVP_REG_OFF_MEM_CTRL2, mode << 16, 0x30000); /* ICACHE */
    ivp_hw_set_mem_sleepmode(IVP_REG_OFF_MEM_CTRL2, mode, 0x3); /* SMMU */
}
#endif

static void ivp_hw_set_all_bus_gate_clock(int mode)
{
    if (mode > 2) {
        ivp_warn("Invalid bus clk auto gate mode.");
        return;
    }
    if (IVP_ENABLE == mode) {
        ivp_reg_write(IVP_REG_OFF_BUS_GATE_CLOCK, 0xfff);
    }
    else {
        ivp_reg_write(IVP_REG_OFF_BUS_GATE_CLOCK, 0x0);
    }
}

static void ivp_hw_set_all_smmu_awake_bypass(int mode)
{
    if (mode > 2) {
        ivp_warn("Invalid smmu awakebypass mode.");
        return;
    }
    if (mode) {
        ivp_reg_write(IVP_REG_OFF_SMMU_AWAKEBYPASS, 0xf);
    }
    else {
        ivp_reg_write(IVP_REG_OFF_SMMU_AWAKEBYPASS, 0x5);
    }
}

static void ivp_hw_set_peri_autodiv(int mode)
{
    unsigned int enable;

    ivp_info("set mode to:%d", mode);
    enable = ivp_pericrg_reg_read(PERICRG_REG_OFF_PERI_AUTODIV0);
    if (IVP_ENABLE == mode) {
        ivp_pericrg_reg_write(PERICRG_REG_OFF_PEREN6, GATE_CLK_AUTODIV_IVP);
        ivp_pericrg_reg_write(PERICRG_REG_OFF_PERI_AUTODIV0, 
                enable &
                ~(IVP_DW_AXI_M2_ST_BYPASS | IVP_DW_AXI_M1_ST_BYPASS | IVP_PWAITMODE_BYPASS | IVP_DIV_AUTO_REDUCE_BYPASS)
                );
    }
    else {
        ivp_pericrg_reg_write(PERICRG_REG_OFF_PERDIS6, GATE_CLK_AUTODIV_IVP);
    }
}

static inline int ivp_hw_query_waitmode(struct ivp_device *devp)
{
    return ivp_reg_read(IVP_REG_OFF_PWAITMODE);
}

static inline void ivp_hw_remap_ivp2ddr(struct ivp_device *devp, 
                              unsigned int ivp_addr,  
                              unsigned int len,
                              unsigned int ddr_addr)
{
    ivp_reg_write(ADDR_IVP_CFG_SEC_REG_START_REMAP_ADDR, ivp_addr / SIZE_1MB);
    ivp_reg_write(ADDR_IVP_CFG_SEC_REG_REMAP_LENGTH, len / SIZE_1MB);
    ivp_reg_write(ADDR_IVP_CFG_SEC_REG_DDR_REMAP_ADDR, ddr_addr / SIZE_1MB);
}

static inline int ivp_remap_addr_ivp2ddr(struct ivp_device *devp, 
                              unsigned int ivp_addr, 
                              int len, int 
                              ddr_addr)
{
    ivp_info("ivp_addr:%#x, len:%#x, ddr_addr:%#x", ivp_addr, len, ddr_addr);
    if ((ivp_addr & MASK_1MB) != 0 ||
        (ddr_addr & MASK_1MB) != 0 ||
        len >= 128 * SIZE_1MB) {
        ivp_err("not aligned");
        return -EINVAL;
    }
    len = (len + SIZE_1MB - 1) / SIZE_1MB - 1;
    ivp_hw_remap_ivp2ddr(devp, ivp_addr, len, ddr_addr);
    return 0;
}

static void ivp_dev_set_dynamic_clk(int mode)
{
    ivp_dbg("enter");
    if (mode) {
        //bus gate clock enable.
        ivp_hw_set_all_bus_gate_clock(IVP_ENABLE);
        //pericrg.
        ivp_hw_set_peri_autodiv(IVP_ENABLE);
        //smmu bypass enable.
        ivp_hw_set_all_smmu_awake_bypass(IVP_DISABLE);
    }    
    else {
        //smmu bypass disable.
        ivp_hw_set_all_smmu_awake_bypass(IVP_ENABLE);
        //pericrg.
        ivp_hw_set_peri_autodiv(IVP_DISABLE);
        //bus gate clock disable.
        ivp_hw_set_all_bus_gate_clock(IVP_DISABLE);
    }
}

static int ivp_dev_poweron(struct ivp_device *devp)
{
    int ret = 0;

    ret = clk_set_rate(devp->clk, devp->clk_rate);
    if (ret != 0) {
        ivp_err("set rate %#x fail, ret:%d", devp->clk_rate, ret);
        return -EFAULT;
    }

    ret = clk_prepare_enable(devp->clk);

    if (ret ) {
        ivp_err("i2c2_clk :clk prepare enable failed,ret=%d ",ret);
        return ret;
    }


    ivp_info("set core clk [%s] success to: %ld", devp->clk->hw->clk->name, clk_get_rate(devp->clk));

    //Enable the power
    ret = regulator_enable(devp->regulator);
    if (ret) {
        ivp_err("regularot enable failed [%d]!", ret);
        return ret;
    }
    //set auto gate clk etc.
    ivp_dev_set_dynamic_clk(IVP_ENABLE);
    //DDR remap
    ivp_remap_addr_ivp2ddr(devp,
            devp->sects[3].ivp_addr,
            devp->sects[3].len + devp->sects[4].len,
            devp->sects[3].acpu_addr << IVP_MMAP_SHIFT);

    //After reset, enter running mode
    ivp_hw_set_ocdhalt_on_reset(devp, 0);

    //Put ivp in stall mode
    ivp_hw_runstall(devp, IVP_RUNSTALL_STALL);
    //Reset ivp core
    ivp_hw_enable_reset(devp);

    //Boot from IRAM.
    ivp_hw_set_bootmode(devp, IVP_BOOT_FROM_IRAM);

    //Disable system reset, let ivp core leave from reset
    ivp_hw_disable_reset(devp);
    
    return ret;
}

static void ivp_dev_poweroff(struct ivp_device *devp)
{
    int ret = 0;

    ivp_hw_runstall(devp, IVP_RUNSTALL_STALL);

    ivp_hw_enable_reset(devp);

    clk_disable_unprepare(devp->clk);

    ret = regulator_disable(devp->regulator);
    if (ret) {
        ivp_err("Power off failed [%d]!", ret);
    }
}

static void ivp_dev_run(struct ivp_device *devp)
{
    ivp_dbg("enter");
    ivp_hw_runstall(devp, IVP_RUNSTALL_RUN);
}

static void ivp_dev_stop(struct ivp_device *devp)
{
    ivp_dbg("enter");
    ivp_hw_runstall(devp, IVP_RUNSTALL_STALL);
}

static void ivp_dev_suspend(struct ivp_device *devp)
{
    unsigned long irq_status;
    ivp_dbg("enter %s", __func__);
    
    local_irq_save(irq_status);
    uint32_t wfi = ivp_reg_read(IVP_REG_OFF_PWAITMODE);
    uint32_t binterrupt = ivp_reg_read(IVP_REG_OFF_BINTERRUPT);
    uint32_t wdg_enable = ivp_wdg_reg_read(WDG_REG_OFF_WDCONTROL);
    if ((wfi == 1) && (binterrupt == 0) && (wdg_enable == 0)) {
         ivp_hw_runstall(devp, IVP_RUNSTALL_STALL);
         local_irq_restore(irq_status);
         return;
    }

    local_irq_restore(irq_status);

    if (wfi == 1 && ((binterrupt != 0) || (wdg_enable != 0)))
            ivp_warn("Suspend on wrong status, binterrupt=%u wdgenable=%u", binterrupt, wdg_enable);

    //TODO
    //confirm whether some delay need.
    /* ivp_hw_set_all_mem_sleepmode(devp, IVP_MEM_SLEEPMODE_DEEP); */
}

static void ivp_dev_resume(struct ivp_device *devp)
{
    ivp_dbg("enter");

    /* ivp_hw_set_all_mem_sleepmode(devp, IVP_MEM_SLEEPMODE_NORMAL); */
    
    ivp_hw_runstall(devp, IVP_RUNSTALL_RUN);
}

static int ivp_dev_keep_on_wdg(struct ivp_device *devp) 
{
    if (down_interruptible(&ivp_dev.wdg_sem)) {
        ivp_info("interrupt");
        return -EINTR;
    }

    if (atomic_read(&devp->wdg_sleep)) {
        ivp_info("watchdog sleeped");
        return -EAGAIN;
    }

    ivp_err("=========================Watch dog timeout!==================");
    ivp_reg_dump_wdg();
    ivp_reg_dump_smmu();
    ivp_reg_dump_cfg();
    ivp_err("======================Watch dog dump leave!==================");
    return 0;
}

static void ivp_dev_sleep_wdg(struct ivp_device *devp)
{
    atomic_set(&devp->wdg_sleep, 1);
    up(&devp->wdg_sem);
}

static int ivp_dev_smmu_reset(void) {
    unsigned int status;
    int ret = 0;
	int count = 1000;
    ivp_info("enter");
    ivp_reg_write(IVP_REG_OFF_SMMU_RST_EN, BIT_SMMU_CRST_EN  | BIT_SMMU_BRST_EN);
    udelay(10);
    ivp_reg_write(IVP_REG_OFF_SMMU_RST_DIS, BIT_SMMU_CRST_DIS  | BIT_SMMU_BRST_DIS);
    while (count--) {
        status = ivp_reg_read(IVP_REG_OFF_SMMU_RST_ST);
        if ((status & BIT_SMMU_CRST_DIS) && (status & BIT_SMMU_BRST_DIS)) {
            break;
        }
        udelay(1);
    }

    if (count <= 0) {
        ret = -1;
        ivp_err("Reset smmu fail.");
    }
    return ret;
}

static int ivp_dev_smmu_init(struct ivp_device *pdev)
{
    int ret = 0;
    struct ivp_smmu_dev *smmu_dev = pdev->smmu_dev;

    if (NULL == smmu_dev) {
        ivp_err("Ivp smmu dev is NULL.");
        return -ENODEV;
    }
    //reset smmu
    ret = ivp_dev_smmu_reset();
    if (ret) {
        ivp_warn("Reset ret [%d]", ret);
    }
    //enable smmu
    ret = ivp_smmu_trans_enable(smmu_dev);
    if (ret) {
        ivp_warn("Enable trans ret [%d]", ret);
    }
    return 0;
}

static int ivp_dev_smmu_deinit(struct ivp_device *pdev)
{
    int ret = 0;
    struct ivp_smmu_dev *smmu_dev = pdev->smmu_dev;
    ivp_info("enter");
    if (NULL == smmu_dev) {
        ivp_err("Ivp smmu dev is NULL.");
        return -ENODEV;
    }
    ret = ivp_smmu_trans_disable(smmu_dev);
    if (ret) {
        ivp_err("Enable trans failed.[%d]", ret);
    }
    return 0;
}

static int ivp_dev_smmu_invalid_tlb(void)
{
    int ret = 0;
    struct ivp_smmu_dev *smmu_dev = ivp_dev.smmu_dev;
    ivp_info("enter");
    if (NULL == smmu_dev) {
        ivp_err("Ivp smmu dev is NULL.");
        return -ENODEV;
    }
    ret = ivp_smmu_invalid_tlb(smmu_dev, IVP_SMMU_CB_VMID_NS);
    if (ret) {
        ivp_err("invalid tbl fail.[%d]", ret);
    }
    return ret;
}

static irqreturn_t ivp_wdg_irq_handler(int irq, void *dev_id)
{
    struct ivp_device *pdev = (struct ivp_device *) dev_id;;
    ivp_warn("=======================WDG IRQ Trigger============================");
    //Clear IRQ
    ivp_hw_clr_wdg_irq();

    up(&pdev->wdg_sem);
    ivp_warn("=======================WDG IRQ LEAVE==============================");

    if(!dsm_client_ocuppy(client_ivp))
    {
        dsm_client_record(client_ivp, "ivp\n");
        dsm_client_notify(client_ivp, DSM_IVP_WATCH_ERROR_NO);
        ivp_info("[I/DSM] %s dsm_client_ivp_watach dog", client_ivp->client_name);
    }

    return IRQ_HANDLED;
}

static void ivp_parse_dwaxi_info(void)
{
    u32 val, bits_val;
    u32 offset;
    offset = PCTRL_REG_OFF_PERI_STAT4;
    val = ivp_pctrl_reg_read(offset);

    bits_val = (val & BIT(18)) >> 18;
    ivp_warn("pctrl reg:%#x = %#x", offset, val);
    switch(bits_val) {
        case 0:
            ivp_warn("BIT[18] : %#x", bits_val);
            break;
        case 1:
            ivp_warn("BIT[18] : %#x", bits_val);
            break;
    }

    bits_val = (val & BIT(17)) >> 17;
    switch(bits_val) {
        case 0:
            ivp_warn("BIT[17] : %#x, dlock write", bits_val);
            break;
        case 1:
            ivp_warn("BIT[17] : %#x, dlock read", bits_val);
            break;
    }

    bits_val = (val & 0x1e000) >> 13;
    ivp_warn("ivp32 dlock id[%#x]", bits_val);

    bits_val = (val & 0x1c00) >> 10;
    ivp_warn("ivp32 dlock slv[%#x]", bits_val);

    offset = IVP_REG_OFF_SMMU_RST_ST;
    val = ivp_reg_read(offset);
    ivp_warn("ivp reg:%#x = %#x", offset, val);

    offset = IVP_REG_OFF_TIMER_WDG_RST_STATUS;
    val = ivp_reg_read(offset);
    ivp_warn("ivp:%#x = %#x", offset, val);

    offset = IVP_REG_OFF_DSP_CORE_RESET_STATUS;
    val = ivp_reg_read(offset);
    ivp_warn("ivp:%#x = %#x", offset, val);
}

static irqreturn_t ivp_dwaxi_irq_handler(int irq, void *dev_id)
{
    ivp_warn("=======================DWAXI IRQ Trigger============================");
    ivp_warn("dwaxi triggled!SMMU maybe in reset status");
    //clear dwaxi irq
    ivp_gic_reg_write(GIC_REG_OFF_GICD_ICENABLERn, 0x80000);
    ivp_parse_dwaxi_info();
    ivp_warn("=======================DWAXI IRQ LEAVE==============================");

    if(!dsm_client_ocuppy(client_ivp))
    {
         dsm_client_record(client_ivp, "ivp\n");
         dsm_client_notify(client_ivp, DSM_IVP_DWAXI_ERROR_NO);
         ivp_info("[I/DSM] %s dsm_client_ivp_dwaxi", client_ivp->client_name);
    }

    return IRQ_HANDLED;
}

static int ivp_open(struct inode *inode, struct file *fd)
{
    int ret = 0;
    struct ivp_device *pdev = &ivp_dev;

    ivp_info("ivp device open.");

    if (!atomic_dec_and_test(&pdev->accessible)) {
        ivp_err("ivp dev has been opened!");
        atomic_inc(&pdev->accessible);
        return -EBUSY;
    }
    atomic_set(&pdev->wdg_sleep, 0);
    sema_init(&pdev->wdg_sem, 0);

    ret = ivp_dev_poweron(pdev);
    if (ret < 0) {
        ivp_err("Failed to power on ivp.");
        goto err_out2;
    }

    ret = ivp_dev_smmu_init(pdev);
    if (ret) {
        ivp_err("Failed to init smmu.");
        goto err_out;
    }

    ret = request_irq(pdev->wdg_irq, ivp_wdg_irq_handler, 0, "ivp_wdg_irq", (void *)pdev);
    if (ret) {
        ivp_err("Failed to request wdg irq.%d", ret);
        ivp_dev_smmu_deinit(pdev);
        goto err_out;
    }

    ret = request_irq(pdev->dwaxi_dlock_irq, ivp_dwaxi_irq_handler, 0, "ivp_dwaxi_irq", (void *)pdev);
    if (ret) {
        ivp_err("Failed to request dwaxi irq.%d", ret);
        free_irq(pdev->wdg_irq, pdev);
        ivp_dev_smmu_deinit(pdev);
        goto err_out;
    }

    fd->private_data = (void *)pdev;
#ifdef IVP_DEBUGFS
    ivp_debugfs_register();
#endif

    return ret;

err_out:
    ivp_dev_poweroff(pdev);
err_out2:
    atomic_inc(&pdev->accessible);

    if(!dsm_client_ocuppy(client_ivp))
    {
         dsm_client_record(client_ivp, "ivp\n");
         dsm_client_notify(client_ivp, DSM_IVP_OPEN_ERROR_NO);
         ivp_info("[I/DSM] %s dsm_client_ivp_open", client_ivp->client_name);
    }

    return ret;
}

static int ivp_release(struct inode *inode, struct file *fd)
{
    struct ivp_device *pdev = (struct ivp_device *)fd->private_data;
    if (NULL == pdev) {
        ivp_err("dev is NULL.");
        return -ENODEV;
    }

    ivp_info("ivp device close.");
    ivp_dev_suspend(pdev);
    ivp_hw_clr_wdg_irq();
    free_irq(pdev->dwaxi_dlock_irq, pdev);
    free_irq(pdev->wdg_irq, pdev);
    ivp_dev_smmu_deinit(pdev);
    ivp_dev_poweroff(pdev);

    if (0 == atomic_read(&pdev->accessible)) {
        atomic_inc(&pdev->accessible);
    }
    else {
        ivp_warn("accessiable not zero.");
    }

#ifdef IVP_DEBUGFS
    ivp_debugfs_unregister();
#endif
    ivp_info("leave");
    return 0;
}

static long ivp_ioctl(struct file *fd, unsigned int cmd, unsigned long args)
{
    long ret = 0;

    struct ivp_device *pdev = (struct ivp_device *)fd->private_data;
    
    ivp_info("IOCTL command:0x%08x.", cmd);

    switch(cmd) {
    case IVP_IOCTL_SECTCOUNT: { 
            unsigned int sect_count = ivp_dev.sect_count;
            ivp_info("IOCTL:get sect count:%#x.", sect_count); 
            ret = copy_to_user((void *)args, &sect_count, sizeof(sect_count));
        }
        break;
   

    case IVP_IOCTL_SECTINFO: {
        struct ivp_sect_info info;
        if (0 != copy_from_user(&info, (void *)args, sizeof(info))) {
            ivp_err("Invalid input param size.");
            return -EINVAL;
        }

        if (info.index >= ivp_dev.sect_count) { 
            ivp_err("index is out of range.index:%u, sec_count:%u", info.index, ivp_dev.sect_count);
            return -EINVAL;
        }

        ivp_info("section %d:physical address=0x%016lx;length=0x%08x.", 
                       ivp_dev.sects[info.index].index,
                       ivp_dev.sects[info.index].acpu_addr,
                       ivp_dev.sects[info.index].len);
        ret = copy_to_user((void *)args, &ivp_dev.sects[info.index], sizeof(struct ivp_sect_info));
        }
        break;

    case IVP_IOCTL_DSP_RUN:
        ivp_dev_run(pdev);
        break;

    case IVP_IOCTL_DSP_SUSPEND:
        ivp_dev_suspend(pdev);
        break;

    case IVP_IOCTL_DSP_RESUME:
        ivp_dev_resume(pdev);
        break;
    
    case IVP_IOCTL_DSP_STOP:
        ivp_dev_stop(pdev);
        break;

    case IVP_IOCTL_QUERY_RUNSTALL: {
        unsigned int runstall = ivp_hw_query_runstall(pdev);
        put_user(runstall, (unsigned int *)args);
        }
        break;
    
    case IVP_IOCTL_QUERY_WAITI: {
        unsigned int waiti = ivp_hw_query_waitmode(pdev);
        put_user(waiti, (unsigned int *)args);
        };
        break;
    
    case IVP_IOCTL_TRIGGER_NMI: 
        ivp_hw_trigger_NMI(pdev);
        break;

    case IVP_IOCTL_WATCHDOG:
        ret = ivp_dev_keep_on_wdg(pdev);
        break;

    case IVP_IOCTL_WATCHDOG_SLEEP:
        ivp_dev_sleep_wdg(pdev);
        break;

    case IVP_IOCTL_SMMU_INVALIDATE_TLB:
        ret = ivp_dev_smmu_invalid_tlb();
        break;
    default:
        ivp_info("Invalid ioctl command received!");
        ret = -EINVAL;
        break;
    }
    return ret;
}

#ifdef CONFIG_COMPAT
static long ivp_ioctl32(struct file *fd, unsigned int cmd, unsigned long arg)
{
    long ret = 0;
    void *ptr_user = compat_ptr(arg);
    ivp_info("enter arg:%#lx", arg);
    ret = ivp_ioctl(fd, cmd, (unsigned long)ptr_user);
    return ret;
}
#endif

static int ivp_mmap(struct file *fd, struct vm_area_struct *vma)
{
    int i = 0;
    int ret = 0;
    unsigned int size = 0;
    unsigned long mm_pgoff = (vma->vm_pgoff << IVP_MMAP_SHIFT);
    unsigned long phy_addr = vma->vm_pgoff << (PAGE_SHIFT + IVP_MMAP_SHIFT);
    ivp_info("vm_start=0x%016lx:vm_end=0x%016lx:vm_offset=0x%016lx:mm_off:%#016lx",
            vma->vm_start, vma->vm_end, vma->vm_pgoff, mm_pgoff);

    size = vma->vm_end - vma->vm_start;
    for (; i < ivp_dev.sect_count; i++) {
        ivp_info("Target addr=0x%016lx:length=0x%08x;source addr=0x%016lx:length=0x%08x.",
              phy_addr, size,
              ivp_dev.sects[i].acpu_addr, ivp_dev.sects[i].len);
 
        if (phy_addr >= (ivp_dev.sects[i].acpu_addr << IVP_MMAP_SHIFT) &&
            (phy_addr + size) <= ((ivp_dev.sects[i].acpu_addr << IVP_MMAP_SHIFT) + ivp_dev.sects[i].len)) {
            ivp_info("Valid section %d for target.", i);
            break;
        }
    }

    if (i == ivp_dev.sect_count) {
        ivp_err("Invalid mapping address or size.");
        return -EINVAL;
    }
    vma->vm_page_prot = pgprot_writecombine(vma->vm_page_prot);
    ret = remap_pfn_range(vma, vma->vm_start, mm_pgoff, size, vma->vm_page_prot);
    if (ret < 0) {
        ivp_err("Failed to map address space. Error code is %d.", ret);
        return ret; 
    }
    ivp_dbg("nocached success, ret:%#x", ret);

    return 0;
}

static struct file_operations ivp_fops = {
    .owner = THIS_MODULE,
    .open = ivp_open,
    .release = ivp_release,
    .unlocked_ioctl = ivp_ioctl,
#ifdef CONFIG_COMPAT
    .compat_ioctl = ivp_ioctl32,
#endif
    .mmap = ivp_mmap,
};

static struct ivp_device ivp_dev = {
    .device = {
        .minor = MISC_DYNAMIC_MINOR,
        .name = "hisi-ivp",
        .fops = &ivp_fops,
    }
};

#ifdef CONFIG_OF
static inline int ivp_setup_one_onchipmem_section(struct ivp_sect_info *sect, struct device_node *np)
{
     const char *name = of_node_full_name(np);
     unsigned int settings[3] = {0};
     if (of_property_read_u32_array(np, "section_mem", settings, ARRAY_SIZE(settings))) {
         ivp_err("read reg fail.");
         return -EINVAL;
     }
     strncpy(sect->name, name, sizeof(sect->name) - 1);
     sect->ivp_addr  = settings[0];
     sect->acpu_addr = settings[1];
     sect->len       = settings[2];
     ivp_info("name = %s : acpu-addr = 0x%08lx : len = 0x%08x : ivp-addr = 0x%08x.", 
          sect->name, sect->acpu_addr, sect->len, sect->ivp_addr);
     return 0;
} 

#define IVP_SECTION_NODE_NAME    "ivp_mem_section"
static inline int ivp_setup_onchipmem_sections(struct platform_device *plat_devp, struct ivp_device *ivp_devp)
{
    struct device_node *parent = NULL, *child = NULL;
    size_t i = 0;

    if (plat_devp == NULL || ivp_devp == NULL) {
        ivp_err("pointer is NULL.");
        return -EINVAL;
    }

    parent = of_get_child_by_name(plat_devp->dev.of_node, IVP_SECTION_NODE_NAME);
    if (NULL == parent) {
        ivp_err("Failed to get mem parent node.");
        return -ENODEV;
    }

    
    ivp_devp->sect_count = of_get_child_count(parent);
    ivp_devp->sects = (struct ivp_sect_info *)
                      kmalloc(sizeof(struct ivp_sect_info) * ivp_devp->sect_count, GFP_KERNEL);

    if (NULL == ivp_devp->sects) {
        ivp_err("kmalloc fail.");
        return -ENOMEM;
    }

    ivp_info("section count:%d.", ivp_devp->sect_count);

    memset(ivp_devp->sects, 0, sizeof(struct ivp_sect_info) * ivp_devp->sect_count);
   
    for_each_child_of_node(parent, child) {
        if (ivp_setup_one_onchipmem_section(&ivp_devp->sects[i], child)) {
            ivp_err("setup %lu section fail", i);
            goto err_out;
        }
        i++;
    }

    return 0;

err_out: 
    kfree(ivp_devp->sects);
    ivp_devp->sects = NULL;
    ivp_devp->sect_count = 0;
    return -EFAULT;
}
#endif 

static int ivp_setup_wdg_irq(struct platform_device *plat_devp, struct ivp_device *ivp_devp)
{
    int irq = platform_get_irq(plat_devp, 0);
    if (irq < 0) {
        ivp_err("Get irq fail!");
        return -EINVAL;
    }

    ivp_devp->wdg_irq = irq;
    ivp_info("Get irq: %d.", irq);
    return 0;
}

static int ivp_setup_dwaxi_irq(struct platform_device *plat_devp, struct ivp_device *ivp_devp)
{
    int irq = platform_get_irq(plat_devp, 1);

    if (irq < 0) {
        ivp_err("Get irq fail!");
        return -EINVAL;
    }

    ivp_devp->dwaxi_dlock_irq = irq;
    ivp_info("Get irq: %d.", irq);
    return 0;
}

static int ivp_setup_smmu_dev(struct ivp_device *ivp_devp)
{
    struct ivp_smmu_dev *smmu_dev = ivp_smmu_get_device(0 /*unsigned long select*/);    
    if (NULL == smmu_dev) {
        ivp_err("Failed to get ivp smmu dev!");
        return -ENODEV;
    }
    ivp_devp->smmu_dev = smmu_dev;
    ivp_devp->smmu_pgd_base = smmu_dev->pgd_base;
    return 0;
}

static int ivp_setup_regulator(struct platform_device *pdev, struct ivp_device *ivp_devp)
{
    int ret = 0;
    struct regulator *regulator = devm_regulator_get(&pdev->dev, "hisi-ivp");
    if (IS_ERR(regulator)) {
        ivp_err("Get regulator failed.");
        ret = -ENODEV;
    }
    else {
        ivp_devp->regulator = regulator;
    }

    return ret;
}

static int ivp_setup_clk(struct platform_device *pdev, struct ivp_device *ivp_devp)
{
    int ret = 0;
    u32 clk_rate = 0;

    ivp_devp->clk = devm_clk_get(&pdev->dev, "hisi-ivp-clk");
    if (IS_ERR(ivp_devp->clk)) {
        ivp_err("get clk failed");
        return -ENODEV;
    }
    
    ret = of_property_read_u32(pdev->dev.of_node, "ivp-clk-rate", &clk_rate);
    if (ret) {
        ivp_err("get rate failed, ret:%d", ret);
        return -ENOMEM;
    }
    ivp_devp->clk_rate = clk_rate;

    ivp_info("get clk rate: %u", clk_rate);

    return ret;
}

static void ivp_release_iores(struct platform_device *plat_devp)
{
    struct ivp_device *pdev = 
         (struct ivp_device *) platform_get_drvdata(plat_devp);
    ivp_info("enter");
    if(NULL == pdev){
        ivp_err("%s: pdev is null", __func__);
        return;
    }

    if (NULL != pdev->io_res.gic_base_addr) {
        devm_iounmap(&plat_devp->dev, pdev->io_res.gic_base_addr);
        pdev->io_res.gic_base_addr = NULL;
    }

    if (NULL != pdev->io_res.pericrg_base_addr) {
        devm_iounmap(&plat_devp->dev, pdev->io_res.pericrg_base_addr);
        pdev->io_res.pericrg_base_addr = NULL;
    }

    if (NULL != pdev->io_res.pctrl_base_addr) {
        devm_iounmap(&plat_devp->dev, pdev->io_res.pctrl_base_addr);
        pdev->io_res.pctrl_base_addr = NULL;
    }

    if (NULL != pdev->io_res.cfg_base_addr) {
        devm_iounmap(&plat_devp->dev, pdev->io_res.cfg_base_addr);
        pdev->io_res.cfg_base_addr = NULL;
    }
}

static int ivp_init_reg_res(struct platform_device *pdev, struct ivp_device *ivp_devp)
{
    int ret = 0;

    struct resource *mem_res = NULL;

    mem_res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
    if (NULL == mem_res) {
        ivp_err("Get cfg res fail!");
        ret = -ENOENT;
        goto ERR_EXIT;
    }
    ivp_devp->io_res.cfg_base_addr = devm_ioremap(&pdev->dev, mem_res->start, resource_size(mem_res));
    ivp_info("get cfgbase:%#llx, map:0x%p", mem_res->start, ivp_devp->io_res.cfg_base_addr);
    if (NULL == ivp_devp->io_res.cfg_base_addr) {
        ivp_err("Map cfg reg failed!");
        ret =  -ENOMEM;
        goto ERR_EXIT;
    }

    mem_res = platform_get_resource(pdev, IORESOURCE_MEM, 1);
    if (NULL == mem_res) {
        ivp_err("Get pctrl res failed!");
        ret = -ENOENT;
        goto ERR_EXIT;
    }

    ivp_devp->io_res.pctrl_base_addr = devm_ioremap(&pdev->dev, mem_res->start, resource_size(mem_res));
    ivp_info("get pctrlbase:%#llx, map:0x%p", mem_res->start, ivp_devp->io_res.pctrl_base_addr);
    if (NULL == ivp_devp->io_res.pctrl_base_addr) {
        ivp_err("Map pctrl reg failed!");
        ret =  -ENOMEM;
        goto ERR_EXIT;
    }

    mem_res = platform_get_resource(pdev, IORESOURCE_MEM, 2);
    if (NULL == mem_res) {
        ivp_err("Get preicrg res failed!");
        ret = -ENOENT;
        goto ERR_EXIT;
    }
    ivp_devp->io_res.pericrg_base_addr = devm_ioremap(&pdev->dev, mem_res->start, resource_size(mem_res));
    ivp_info("get pericrgbase:%#llx, map:0x%p", mem_res->start, ivp_devp->io_res.pericrg_base_addr);
    if (NULL == ivp_devp->io_res.pericrg_base_addr) {
        ivp_err("Map pericrg res failed!");
        ret = -ENOMEM;
        goto ERR_EXIT;
    }
    
    mem_res = platform_get_resource(pdev, IORESOURCE_MEM, 3);
    if (NULL == mem_res) {
        ivp_err("Get gic res failed");
        ret = -ENOENT;
        goto ERR_EXIT;
    }
#define GIC_IRQ_CLEAR_REG             (0xe82b11a4)
    ivp_devp->io_res.gic_base_addr = devm_ioremap(&pdev->dev, GIC_IRQ_CLEAR_REG, 4);
    if (NULL == ivp_devp->io_res.gic_base_addr) {
        ivp_err("Map gic res failed!");
        ret = -ENOMEM;
        goto ERR_EXIT;
    }

    return ret;
ERR_EXIT:
    ivp_release_iores(pdev);
    return ret;
}

static int ivp_remove(struct platform_device *plat_devp)
{
    struct ivp_device *pdev = 
         (struct ivp_device *) platform_get_drvdata(plat_devp);

    if (NULL == pdev) {
        ivp_err("ivp dev is NULL.This should not happen");
        return -ENODEV; 
    }

    if (NULL != pdev) {
        misc_deregister(&pdev->device);
    }

    if (pdev->sects != NULL) {
        kfree(pdev->sects);
        pdev->sects = NULL;
        pdev->sect_count = 0;
    }

    if (NULL != pdev->smmu_dev) {
        pdev->smmu_dev = NULL;
    }
   
    return 0;
}

static int ivp_probe(struct platform_device *pdev)
{
    int ret = 0;

    platform_set_drvdata(pdev, &ivp_dev);
    atomic_set(&ivp_dev.accessible, 1);

    ret = misc_register(&ivp_dev.device);
    if (ret) {
        goto err_out;
    }

    ret = ivp_setup_smmu_dev(&ivp_dev);
    if (ret) {
        goto err_out;
    }

    ret = ivp_setup_regulator(pdev, &ivp_dev);
    if (ret) {
        goto err_out;
    }

    ret = ivp_setup_onchipmem_sections(pdev, &ivp_dev);
    if (ret) {
        goto err_out;
    }
  
    ret = ivp_setup_wdg_irq(pdev, &ivp_dev);
    if (ret) {
        goto err_out;
    }

    ret = ivp_setup_dwaxi_irq(pdev, &ivp_dev);
    if (ret) {
        goto err_out;
    }

    ret = ivp_init_reg_res(pdev, &ivp_dev);
    if (ret) {
        goto err_out;
    }

    ret = ivp_setup_clk(pdev, &ivp_dev);
    if (ret) {
        goto err_out;
    }
    
    ivp_info("Success!");
    return ret;

err_out:
    ivp_err("Failed!ret:%d", ret);
    ivp_release_iores(pdev);
    ivp_remove(pdev);
    return ret;
}


#ifdef CONFIG_OF
static struct of_device_id ivp_of_id[] = {
    { .compatible = "hisilicon,hisi-ivp", },
    {}
};
#endif

static struct platform_driver ivp_platform_driver = {
    .probe = ivp_probe,
    .remove = ivp_remove,
    .driver = {
        .name = "hisi-ivp",
        .owner = THIS_MODULE,
#ifdef CONFIG_OF
        .of_match_table = of_match_ptr(ivp_of_id),
#endif       
    },
};

module_platform_driver(ivp_platform_driver);

MODULE_DESCRIPTION("hisilicon_ivp driver");
MODULE_LICENSE("GPL");
