// Seed: 2501078937
`timescale 1 ps / 1ps
module module_0 (
    input reg id_0,
    input id_1,
    input id_2,
    output id_3,
    input reg id_4
);
  assign id_3 = id_4;
  initial begin
    id_3 <= id_0;
    case (id_0)
      1: id_3 <= 1;
      id_2: begin
        SystemTFIdentifier;
      end
      id_0: begin
        id_3 = id_4;
      end
      default: if (1'b0) id_3 = 1;
    endcase
  end
  assign id_3 = 1;
endmodule
