#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Dec  9 15:12:54 2017
# Process ID: 32442
# Current directory: /home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thomas/Documents/school/master/semester_4/master/code/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thomas/Documents/school/master/semester_4/master/code/axi_testing/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/thomas/Programs/xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_rgb_led_0_0' generated file not found '/home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.srcs/sources_1/bd/design_1/ip/design_1_rgb_led_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_rgb_led_1_0' generated file not found '/home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.srcs/sources_1/bd/design_1/ip/design_1_rgb_led_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_rgb_led_2_0' generated file not found '/home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.srcs/sources_1/bd/design_1/ip/design_1_rgb_led_2_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found '/home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.srcs/sources_1/bd/design_1/ip/design_1_motor_pwm_0_0/design_1_motor_pwm_0_0.dcp' for cell 'design_1_i/motor_pwm_0'
INFO: [Project 1-454] Reading design checkpoint '/home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.srcs/sources_1/bd/design_1/ip/design_1_rgb_led_0_0/design_1_rgb_led_0_0.dcp' for cell 'design_1_i/rgb_led_0'
INFO: [Project 1-454] Reading design checkpoint '/home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.srcs/sources_1/bd/design_1/ip/design_1_rgb_led_1_0/design_1_rgb_led_1_0.dcp' for cell 'design_1_i/rgb_led_1'
INFO: [Project 1-454] Reading design checkpoint '/home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.srcs/sources_1/bd/design_1/ip/design_1_rgb_led_2_0/design_1_rgb_led_2_0.dcp' for cell 'design_1_i/rgb_led_2'
INFO: [Project 1-454] Reading design checkpoint '/home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.srcs/sources_1/bd/design_1/ip/design_1_zybo_cart_counter_v1_0_0_0/design_1_zybo_cart_counter_v1_0_0_0.dcp' for cell 'design_1_i/zybo_cart_counter_v1_0_0'
INFO: [Project 1-454] Reading design checkpoint '/home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1467.371 ; gain = 328.121 ; free physical = 174 ; free virtual = 8510
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1514.375 ; gain = 47.004 ; free physical = 147 ; free virtual = 8506
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b172321b

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1974.867 ; gain = 0.000 ; free physical = 127 ; free virtual = 8092
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 71 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 192c30353

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1974.867 ; gain = 0.000 ; free physical = 139 ; free virtual = 8090
INFO: [Opt 31-389] Phase Constant propagation created 35 cells and removed 54 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 246b11260

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1974.867 ; gain = 0.000 ; free physical = 136 ; free virtual = 8090
INFO: [Opt 31-389] Phase Sweep created 5 cells and removed 194 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 246b11260

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1974.867 ; gain = 0.000 ; free physical = 129 ; free virtual = 8090
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 246b11260

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1974.867 ; gain = 0.000 ; free physical = 128 ; free virtual = 8091
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1974.867 ; gain = 0.000 ; free physical = 126 ; free virtual = 8091
Ending Logic Optimization Task | Checksum: 246b11260

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1974.867 ; gain = 0.000 ; free physical = 125 ; free virtual = 8090

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a1cd6885

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1974.867 ; gain = 0.000 ; free physical = 136 ; free virtual = 8091
35 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1974.867 ; gain = 507.496 ; free physical = 136 ; free virtual = 8092
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1998.879 ; gain = 0.000 ; free physical = 151 ; free virtual = 8089
INFO: [Common 17-1381] The checkpoint '/home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2006.883 ; gain = 0.000 ; free physical = 147 ; free virtual = 8080
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 147c678cf

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2006.883 ; gain = 0.000 ; free physical = 147 ; free virtual = 8080
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2006.883 ; gain = 0.000 ; free physical = 147 ; free virtual = 8080

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1569a8f8d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2006.883 ; gain = 0.000 ; free physical = 137 ; free virtual = 8074

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16298869c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2009.895 ; gain = 3.012 ; free physical = 151 ; free virtual = 8066

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16298869c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2009.895 ; gain = 3.012 ; free physical = 151 ; free virtual = 8066
Phase 1 Placer Initialization | Checksum: 16298869c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2009.895 ; gain = 3.012 ; free physical = 151 ; free virtual = 8066

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1a9374fe9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2033.906 ; gain = 27.023 ; free physical = 121 ; free virtual = 8058

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a9374fe9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2033.906 ; gain = 27.023 ; free physical = 136 ; free virtual = 8058

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d8054a88

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2033.906 ; gain = 27.023 ; free physical = 130 ; free virtual = 8058

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b0b51c6d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2033.906 ; gain = 27.023 ; free physical = 138 ; free virtual = 8057

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19ec216bc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2033.906 ; gain = 27.023 ; free physical = 135 ; free virtual = 8057

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1b5064702

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2033.906 ; gain = 27.023 ; free physical = 128 ; free virtual = 8058

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1585c634a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2033.906 ; gain = 27.023 ; free physical = 148 ; free virtual = 8054

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1c08f7dcf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2033.906 ; gain = 27.023 ; free physical = 142 ; free virtual = 8054

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1c08f7dcf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2033.906 ; gain = 27.023 ; free physical = 131 ; free virtual = 8054
Phase 3 Detail Placement | Checksum: 1c08f7dcf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2033.906 ; gain = 27.023 ; free physical = 122 ; free virtual = 8053

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21b33f3e9

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 21b33f3e9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2033.906 ; gain = 27.023 ; free physical = 131 ; free virtual = 8053
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.930. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 288b2ad75

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2033.906 ; gain = 27.023 ; free physical = 154 ; free virtual = 8052
Phase 4.1 Post Commit Optimization | Checksum: 288b2ad75

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2033.906 ; gain = 27.023 ; free physical = 153 ; free virtual = 8052

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 288b2ad75

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2033.906 ; gain = 27.023 ; free physical = 151 ; free virtual = 8053

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 288b2ad75

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2033.906 ; gain = 27.023 ; free physical = 144 ; free virtual = 8053

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 24f12f989

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2033.906 ; gain = 27.023 ; free physical = 147 ; free virtual = 8053
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24f12f989

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2033.906 ; gain = 27.023 ; free physical = 140 ; free virtual = 8053
Ending Placer Task | Checksum: 16e862779

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2033.906 ; gain = 27.023 ; free physical = 149 ; free virtual = 8064
54 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2033.906 ; gain = 27.023 ; free physical = 148 ; free virtual = 8064
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2033.906 ; gain = 0.000 ; free physical = 142 ; free virtual = 8062
INFO: [Common 17-1381] The checkpoint '/home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2033.906 ; gain = 0.000 ; free physical = 178 ; free virtual = 8054
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2033.906 ; gain = 0.000 ; free physical = 174 ; free virtual = 8061
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2033.906 ; gain = 0.000 ; free physical = 165 ; free virtual = 8061
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: b3f89302 ConstDB: 0 ShapeSum: ba8d9477 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 7bc81866

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2146.570 ; gain = 112.664 ; free physical = 128 ; free virtual = 7899

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7bc81866

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2146.570 ; gain = 112.664 ; free physical = 145 ; free virtual = 7900

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 7bc81866

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2146.570 ; gain = 112.664 ; free physical = 125 ; free virtual = 7885

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 7bc81866

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2146.570 ; gain = 112.664 ; free physical = 125 ; free virtual = 7885
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c3b703f2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2165.570 ; gain = 131.664 ; free physical = 147 ; free virtual = 7875
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.974  | TNS=0.000  | WHS=-0.176 | THS=-27.993|

Phase 2 Router Initialization | Checksum: 1c1797d3f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2165.570 ; gain = 131.664 ; free physical = 132 ; free virtual = 7876

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12f8d54c9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2165.570 ; gain = 131.664 ; free physical = 143 ; free virtual = 7875

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 188
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.078  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 195688bf5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2165.570 ; gain = 131.664 ; free physical = 134 ; free virtual = 7865
Phase 4 Rip-up And Reroute | Checksum: 195688bf5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2165.570 ; gain = 131.664 ; free physical = 132 ; free virtual = 7865

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: b5389450

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2165.570 ; gain = 131.664 ; free physical = 131 ; free virtual = 7866
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.135  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: b5389450

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2165.570 ; gain = 131.664 ; free physical = 129 ; free virtual = 7866

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: b5389450

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2165.570 ; gain = 131.664 ; free physical = 128 ; free virtual = 7866
Phase 5 Delay and Skew Optimization | Checksum: b5389450

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2165.570 ; gain = 131.664 ; free physical = 126 ; free virtual = 7866

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: dcdfbc2a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2165.570 ; gain = 131.664 ; free physical = 162 ; free virtual = 7862
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.135  | TNS=0.000  | WHS=0.044  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11e2ac3ce

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2165.570 ; gain = 131.664 ; free physical = 162 ; free virtual = 7862
Phase 6 Post Hold Fix | Checksum: 11e2ac3ce

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2165.570 ; gain = 131.664 ; free physical = 161 ; free virtual = 7862

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.418349 %
  Global Horizontal Routing Utilization  = 0.54716 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: ef0f76d8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2165.570 ; gain = 131.664 ; free physical = 140 ; free virtual = 7862

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ef0f76d8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2165.570 ; gain = 131.664 ; free physical = 139 ; free virtual = 7862

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: dfb11ce0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2165.570 ; gain = 131.664 ; free physical = 150 ; free virtual = 7855

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.135  | TNS=0.000  | WHS=0.044  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: dfb11ce0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2165.570 ; gain = 131.664 ; free physical = 150 ; free virtual = 7856
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2165.570 ; gain = 131.664 ; free physical = 168 ; free virtual = 7875

Routing Is Done.
67 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2183.512 ; gain = 149.605 ; free physical = 162 ; free virtual = 7875
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2191.371 ; gain = 0.000 ; free physical = 134 ; free virtual = 7872
INFO: [Common 17-1381] The checkpoint '/home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
74 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/pwm_gen_inst/next_counter_reg[11]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/pwm_gen_inst/next_counter_reg[11]_i_2/O, cell design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/pwm_gen_inst/next_counter_reg[11]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/cart_counter_inst/incr_quad_inst/D_i is a gated clock net sourced by a combinational pin design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/cart_counter_inst/incr_quad_inst/D_i_reg_i_1/O, cell design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/cart_counter_inst/incr_quad_inst/D_i_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/cart_counter_inst/incr_quad_inst/T_i_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/cart_counter_inst/incr_quad_inst/T_i_reg_i_2/O, cell design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/cart_counter_inst/incr_quad_inst/T_i_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/cart_counter_inst/incr_quad_inst/next_last_phase_reg[2]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/cart_counter_inst/incr_quad_inst/next_last_phase_reg[2]_i_1/O, cell design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/cart_counter_inst/incr_quad_inst/next_last_phase_reg[2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/cart_counter_inst/incr_quad_inst/phase_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/cart_counter_inst/incr_quad_inst/phase_reg[2]_i_2/O, cell design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/cart_counter_inst/incr_quad_inst/phase_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/cart_counter_inst/next_pos_i_reg[31]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/cart_counter_inst/next_pos_i_reg[31]_i_1/O, cell design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/cart_counter_inst/next_pos_i_reg[31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/thomas/Documents/school/master/semester_4/master/code/pendulum_full/pendulum_full.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Dec  9 15:14:19 2017. For additional details about this file, please refer to the WebTalk help file at /home/thomas/Programs/xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
85 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2561.688 ; gain = 306.270 ; free physical = 156 ; free virtual = 7808
INFO: [Common 17-206] Exiting Vivado at Sat Dec  9 15:14:19 2017...
