verilog xil_defaultlib --include "/home/dvd/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../spl_prj.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../spl_prj.gen/sources_1/bd/design_1/ipshared/aed8/hdl" --include "../../../../spl_prj.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../spl_prj.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../spl_prj.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog" --include "../../../../spl_prj.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0_1/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ipshared/3a41/hdl/pl_ps_axi_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/3a41/hdl/pl_ps_axi_v1_0.v" \
"../../../bd/design_1/ip/design_1_pl_ps_axi_0_12/sim/design_1_pl_ps_axi_0_12.v" \
"../../../../spl_prj.gen/sources_1/bd/design_1/ipshared/a2e4/hdl/verilog/dab_top_mul_49s_37ns_84_5_1.v" \
"../../../../spl_prj.gen/sources_1/bd/design_1/ipshared/a2e4/hdl/verilog/dab_top_mul_65s_48ns_111_5_1.v" \
"../../../../spl_prj.gen/sources_1/bd/design_1/ipshared/a2e4/hdl/verilog/dab_top_mul_105s_69ns_172_5_1.v" \
"../../../../spl_prj.gen/sources_1/bd/design_1/ipshared/a2e4/hdl/verilog/dab_top_mul_111s_65ns_175_5_1.v" \
"../../../../spl_prj.gen/sources_1/bd/design_1/ipshared/a2e4/hdl/verilog/dab_top_mul_111s_67ns_177_5_1.v" \
"../../../../spl_prj.gen/sources_1/bd/design_1/ipshared/a2e4/hdl/verilog/dab_top.v" \
"../../../bd/design_1/ip/design_1_dab_top_0_9/sim/design_1_dab_top_0_9.v" \
"../../../bd/design_1/ip/design_1_pwm_0_1/sim/design_1_pwm_0_1.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_5/bd_0/sim/bd_f5cc.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_5/bd_0/ip/ip_0/sim/bd_f5cc_ila_lib_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_5/sim/design_1_system_ila_0_5.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
