##################################
# priv/extensions/interruptsSm.py
#
# InterruptsSm privileged extension test generator.
# sanarayanan@hmc.edu Jan 2026
# SPDX-License-Identifier: Apache-2.0
##################################


"""InterruptsSm privileged extension test generator for machine-mode interrupts."""

from testgen.asm.helpers import comment_banner
from testgen.asm.interrupts import clr_mtimer_int, set_mtimer_int, set_mtimer_int_soon
from testgen.data.state import TestData
from testgen.data.test_chunk import TestChunk
from testgen.priv.registry import add_priv_test_generator


def _generate_trigger_mti_tests(test_data: TestData) -> list[str]:
    """Generate timer interrupt trigger tests."""
    ######################################
    covergroup = "InterruptsSm_cg"
    coverpoint = "cp_trigger_mti"
    ######################################

    r1, r_mtime, r_mtimecmp, r_temp, r_temp2 = test_data.int_regs.get_registers(5)

    lines = [
        comment_banner(
            "cp_trigger_mti",
            "With mstatus.MIE = {0/1}, and mie = all 1s, use MTIMECMP to cause mip.MTIP",
        ),
        "",
        "# Setup: Enable all interrupts in mie",
        f"LI(x{r1}, -1)",
        f"csrw mie, x{r1}",
        "",
    ]

    lines.extend(
        [
            "# Testcase: mstatus.MIE = 0, should NOT take interrupt",
            test_data.add_testcase("mie_0", coverpoint, covergroup),
            "csrci mstatus, 8    # mstatus.MIE = 0",
            *set_mtimer_int(r_mtime, r_mtimecmp, r_temp, r_temp2),
            f"RVTEST_IDLE_FOR_INTERRUPT(x{r_temp})",
            *clr_mtimer_int(r_temp, r_mtimecmp),
            "",
        ]
    )

    lines.extend(
        [
            "# Testcase: mstatus.MIE = 1 should take interrupt",
            test_data.add_testcase("mie_1", coverpoint, covergroup),
            "csrsi mstatus, 8    # mstatus.MIE = 1",
            *set_mtimer_int(r_mtime, r_mtimecmp, r_temp, r_temp2),
            f"RVTEST_IDLE_FOR_INTERRUPT(x{r_temp})",
        ]
    )

    test_data.int_regs.return_registers([r1, r_mtime, r_mtimecmp, r_temp, r_temp2])
    return lines


def _generate_trigger_msi_tests(test_data: TestData) -> list[str]:
    """Generate software interrupt trigger tests."""
    ######################################
    covergroup = "InterruptsSm_cg"
    coverpoint = "cp_trigger_msi"
    ######################################

    r1, r_mtime, r_mtimecmp, r_temp, r_temp2, r_cleanup = test_data.int_regs.get_registers(6)

    lines = [
        comment_banner(
            "cp_trigger_msi",
            "With mstatus.MIE = {0/1}, and mie = all 1s, use platform specific controller (e.g. CLINT) to cause mip.MSIP",
        ),
        "",
        "# Setup: Enable all interrupts in mie",
        f"LI(x{r1}, -1)                 # Enable all interrupts",
        f"csrw mie, x{r1}               # Enable all interrupts in mie",
        "",
    ]

    lines.extend(
        [
            "# Testcase: mstatus.MIE = 0 should NOT take interrupt",
            test_data.add_testcase("mie_0", coverpoint, covergroup),
            "csrci mstatus, 8    # mstatus.MIE = 0",
            "RVTEST_SET_MSW_INT_M     # Trigger software interrupt",
            f"RVTEST_IDLE_FOR_INTERRUPT(x{r_temp})",
            "RVTEST_CLR_MSW_INT_M     # Clear interrupt",
            "",
        ]
    )

    lines.extend(
        [
            "# Testcase: mstatus.MIE = 1 should take interrupt",
            test_data.add_testcase("mie_1", coverpoint, covergroup),
            "csrsi mstatus, 8    # mstatus.MIE = 1",
            "RVTEST_SET_MSW_INT_M     # Interrupt fires",
            f"RVTEST_IDLE_FOR_INTERRUPT(x{r_temp})",
        ]
    )

    test_data.int_regs.return_registers([r1, r_mtime, r_mtimecmp, r_temp, r_temp2, r_cleanup])
    return lines


def _generate_trigger_mei_tests(test_data: TestData) -> list[str]:
    """Generate machine-mode external interrupt trigger tests."""
    ######################################
    covergroup = "InterruptsSm_cg"
    coverpoint = "cp_trigger_mei"
    ######################################

    r1, r_mtime, r_mtimecmp, r_temp, r_temp2 = test_data.int_regs.get_registers(5)

    lines = [
        comment_banner(
            "cp_trigger_mei",
            "With mstatus.MIE = {0/1}, and mie = all 1s, use platform specific controller (e.g. PLIC) to cause mip.MEIP",
        ),
        "",
        "# Setup: Enable all interrupts in mie",
        f"LI(x{r1}, -1)                 # Enable all interrupts",
        f"csrw mie, x{r1}               # Enable all interrupts in mie",
        "",
    ]

    lines.extend(
        [
            "# Testcase: mstatus.MIE = 0 should NOT take interrupt",
            test_data.add_testcase("mie_0", coverpoint, covergroup),
            "csrci mstatus, 8",
            "RVTEST_SET_MEXT_INT_M",
            f"RVTEST_IDLE_FOR_INTERRUPT(x{r_temp})",
            "RVTEST_CLR_MEXT_INT_M",
            "",
        ]
    )

    lines.extend(
        [
            "# Testcase: mstatus.MIE = 1 should take interrupt",
            test_data.add_testcase("mie_1", coverpoint, covergroup),
            "csrsi mstatus, 8",
            "RVTEST_SET_MEXT_INT_M",
            f"RVTEST_IDLE_FOR_INTERRUPT(x{r_temp})",
            "",
        ]
    )

    test_data.int_regs.return_registers([r1, r_mtime, r_mtimecmp, r_temp, r_temp2])
    return lines


def _generate_interrupt_cross_tests(test_data: TestData) -> list[str]:
    """Generate interrupt cross-product tests (mstatus.MIE x mtvec.MODE x mip x mie)."""
    ######################################
    covergroup = "InterruptsSm_cg"
    coverpoint = "cp_interrupts"
    ######################################

    r_mtime, r_mtimecmp, r_temp, r_temp2, r_mie_val, r_mie_save = test_data.int_regs.get_registers(6)

    lines = [
        comment_banner(
            "cp_interrupts",
            "Cross of mstatus.MIE = {0/1}, mtvec.MODE = 00, 3 walking 1s in mip.MTIP/MSIP/MEIP,\n"
            "3 walking 1s in mie.MTIE/MSIE/MEIE (2 x 3 x 3 bins)",
        ),
        # Direct mode (MODE=00) only where supported; vectored-only cores run this cross in vectored mode.
        "#ifdef UDB_MTVEC_MODES_0",
        "csrci mtvec, 3     # Clear MODE bits (set to 00=direct)",
        "#endif",
        "",
    ]

    # mstatus.MIE x mie enables x mip pending
    for mstatus_mie in [1, 0]:
        lines.extend(
            [
                f"# Set mstatus.MIE to {mstatus_mie}",
                f"{'csrsi' if mstatus_mie else 'csrci'} mstatus, 8",
                "",
            ]
        )

        # 3 interrupt enables
        for mie_val, enable_name in [(0x800, "meie"), (0x80, "mtie"), (0x8, "msie")]:
            lines.extend(
                [
                    f"# Set mie.{enable_name.upper()} = 1",
                    f"LI(x{r_mie_val}, {mie_val})",
                    f"csrw mie, x{r_mie_val}",
                    "",
                ]
            )

            # 3 interrupt pending options
            for int_pending in ["meip", "mtip", "msip"]:
                binname = f"mie_{mstatus_mie}_{int_pending}_{enable_name}"

                lines.extend(
                    [
                        "csrw mie, zero",  # disable interrupts
                        "# Testcase: " + binname,
                        test_data.add_testcase(binname, coverpoint, covergroup),
                    ]
                )

                # Trigger interrupt
                if int_pending == "meip":
                    lines.append("RVTEST_SET_MEXT_INT_M")
                elif int_pending == "mtip":
                    lines.extend(set_mtimer_int(r_mtime, r_mtimecmp, r_temp, r_temp2))
                else:  # msip
                    lines.append("RVTEST_SET_MSW_INT_M")

                # More settling
                lines.extend([f"csrw mie, x{r_mie_val}", f"RVTEST_IDLE_FOR_INTERRUPT(x{r_temp})"])

                # Clear to prevent leakage
                if int_pending == "meip":
                    lines.append("RVTEST_CLR_MEXT_INT_M")
                elif int_pending == "mtip":
                    lines.extend(clr_mtimer_int(r_temp, r_mtimecmp))
                else:  # msip
                    lines.append("RVTEST_CLR_MSW_INT_M")

                lines.append("")

    test_data.int_regs.return_registers([r_mtime, r_mtimecmp, r_temp, r_temp2, r_mie_val, r_mie_save])
    return lines


def _generate_vectored_tests(test_data: TestData) -> list[str]:
    """Generate vectored interrupt mode tests."""
    ######################################
    covergroup = "InterruptsSm_cg"
    coverpoint = "cp_vectored"
    ######################################

    r_mtime, r_mtimecmp, r_temp, r_temp2, r_mie_all, r_mie_save = test_data.int_regs.get_registers(6)

    lines = [
        comment_banner(
            "cp_vectored",
            "Cross of mtvec.MODE = {00, 01}, mstatus.MIE=1, all 3 of mie.MTIE/MSIE/MEIE,\n"
            "3 walking 1s in mip.MTIP/MSIP/MEIP (2 modes x 3 interrupts = 6 bins)",
        )
    ]

    # Test both mtvec modes; gate each mode on its own MTVEC_MODES parameter so single-mode
    # cores (direct-only or vectored-only) only exercise the mode they implement.
    for mode, mode_name in [(0, "direct"), (1, "vectored")]:
        lines.append(f"#ifdef UDB_MTVEC_MODES_{mode}")
        lines.extend(
            [
                f"# Set mtvec.MODE = {mode:02b} ({mode_name})",
                "csrci mtvec, 3",
                f"csrsi mtvec, {mode}",
                "csrsi mstatus, 8",
                f"LI(x{r_mie_all}, 0x888)",
                f"csrw mie, x{r_mie_all}",
                "",
            ]
        )

        # Raise each interrupt type
        for int_pending in ["meip", "mtip", "msip"]:
            lines.extend(
                [
                    f"# Testcase: {mode_name}_{int_pending}",
                    f"csrr x{r_mie_save}, mie",
                    test_data.add_testcase(f"{mode_name}_{int_pending}", coverpoint, covergroup),
                ]
            )

            # Trigger interrupt
            if int_pending == "meip":
                lines.append("RVTEST_SET_MEXT_INT_M")
            elif int_pending == "mtip":
                lines.extend(set_mtimer_int(r_mtime, r_mtimecmp, r_temp, r_temp2))
            else:  # msip
                lines.append("RVTEST_SET_MSW_INT_M")

            # Settling time
            lines.extend(
                [
                    f"csrw mie, x{r_mie_save}",
                    f"RVTEST_IDLE_FOR_INTERRUPT(x{r_temp})",
                ]
            )

            # Always clear for safety
            if int_pending == "meip":
                lines.append("RVTEST_CLR_MEXT_INT_M")
            elif int_pending == "mtip":
                lines.extend(clr_mtimer_int(r_temp, r_mtimecmp))
            else:
                lines.append("RVTEST_CLR_MSW_INT_M")

            lines.append("")

        lines.append("#endif")

    # Restore direct mode only where supported; vectored-only cores stay vectored.
    lines.append("#ifdef UDB_MTVEC_MODES_0")
    lines.append("csrci mtvec, 1     # restore mtvec.MODE = 00 (direct)")
    lines.append("#endif")

    test_data.int_regs.return_registers([r_mtime, r_mtimecmp, r_temp, r_temp2, r_mie_all, r_mie_save])
    return lines


def _generate_priority_tests(test_data: TestData) -> list[str]:
    """Generate interrupt priority tests."""
    ######################################
    covergroup = "InterruptsSm_cg"
    coverpoint = "cp_priority"
    ######################################

    r_mtime, r_mtimecmp, r_temp, r_temp2, r_mie_mask, r_scratch = test_data.int_regs.get_registers(6)

    lines = [
        comment_banner(
            "cp_priority",
            "With mstatus.MIE = 1, write cross product of 8 values of mie.{MSIE/MTIE/MEIE}\n"
            "with hardware events giving the 8 values of mip.{MSIP/MTIP/MEIP} (8 x 8 bins)",
        ),
        "csrsi mstatus, 8   # mstatus.MIE = 1",
        "",
    ]

    for mie_bits, mie_value in enumerate([0x000, 0x008, 0x080, 0x088, 0x800, 0x808, 0x880, 0x888]):
        lines.extend(
            [
                f"# Set x{r_mie_mask} = {mie_value:#05x} for mie",
                "csrw mie, zero",
                f"LI(x{r_mie_mask}, {mie_value:#05x})",
                "",
            ]
        )

        for mip_bits in range(8):
            lines.extend(
                [
                    "csrw mie, zero",  # disable interrupts
                    f"# Testcase: mie: {mie_bits:03b}, mip: {mip_bits:03b}",
                    test_data.add_testcase(f"mie_{mie_bits:03b}_mip_{mip_bits:03b}", coverpoint, covergroup),
                ]
            )

            if mip_bits & 4:
                lines.append("RVTEST_SET_MEXT_INT_M")
            if mip_bits & 2:
                lines.extend(set_mtimer_int(r_mtime, r_mtimecmp, r_temp, r_temp2))
            if mip_bits & 1:
                lines.append("RVTEST_SET_MSW_INT_M")

            lines.extend(
                [
                    f"csrw mie, x{r_mie_mask}",
                    f"RVTEST_IDLE_FOR_INTERRUPT(x{r_temp})",
                    "# Clear and disable interrupts to reset for next testcase",
                    "RVTEST_CLR_MEXT_INT_M",
                    *clr_mtimer_int(r_temp, r_mtimecmp),
                    "RVTEST_CLR_MSW_INT_M",
                    "csrw mie, zero",
                    "",
                ]
            )

    test_data.int_regs.return_registers([r_mtime, r_mtimecmp, r_temp, r_temp2, r_mie_mask, r_scratch])
    return lines


def _generate_wfi_tests(test_data: TestData) -> list[str]:
    """Generate WFI instruction tests."""
    covergroup = "InterruptsSm_cg"
    coverpoint = "cp_wfi"

    r_mtime, r_mtimecmp, r_t0, r_t1, r_t2, r_scratch = test_data.int_regs.get_registers(6)

    lines = [
        comment_banner(
            "cp_wfi",
            "Cross Product of mstatus.MIE = {0/1}, mstatus.TW = {0/1}, mie.MTIE = 1\nWFI instruction",
        ),
        "",
    ]

    for mie_val in [1, 0]:
        for tw_val in [1, 0]:
            binname = f"mie_{mie_val}_tw_{tw_val}"

            lines.extend(
                [
                    f"# Testcase: WFI with mie = {mie_val}, tw = {tw_val}",
                    "csrw mie, zero",
                    "# Clear TW (bit 21, 0x200000) and MIE (bit 3, 0x8)",
                    f"LI(x{r_scratch}, 0x200008)",
                    f"csrc mstatus, x{r_scratch}",
                ]
            )

            if tw_val:
                lines.extend(
                    [
                        "# Set TW",
                        f"LI(x{r_scratch}, 0x200000)",
                        f"csrs mstatus, x{r_scratch}",
                    ]
                )

            lines.extend(
                [
                    "# Enable MTIE, spin with MIE=0 until timer fires (mip.MTIP=1)",
                    f"LI(x{r_scratch}, 0x80)",
                    f"csrw mie, x{r_scratch}",
                    *set_mtimer_int_soon(r_mtime, r_mtimecmp, r_t0, r_t1, r_t2, r_scratch),
                    f"RVTEST_IDLE_FOR_TIMER_INTERRUPT(x{r_scratch})",
                ]
            )

            if mie_val:
                lines.extend(
                    [
                        # Clear the timer so MTIP=0, then set MIE=1 with no pending
                        # interrupt. Re-arm the timer so WFI wakes with MTIP=1 and
                        # ins.prev.mstatus.MIE=1 (no trap between MIE=1 and WFI).
                        *clr_mtimer_int(r_t0, r_mtimecmp),
                        f"LI(x{r_scratch}, 0x8)",
                        f"csrs mstatus, x{r_scratch}",
                        *set_mtimer_int_soon(r_mtime, r_mtimecmp, r_t0, r_t1, r_t2, r_scratch),
                    ]
                )

            lines.extend(
                [
                    test_data.add_testcase(binname, coverpoint, covergroup),
                    "wfi",
                    "nop",
                    *clr_mtimer_int(r_t0, r_mtimecmp),
                    "",
                ]
            )

    test_data.int_regs.return_registers([r_mtime, r_mtimecmp, r_t0, r_t1, r_t2, r_scratch])
    return lines


@add_priv_test_generator(
    "InterruptsSm",
    required_extensions=["Sm"],
    extra_defines=["#define BOOT_TO_MMODE"],
)
def make_interruptssm(test_data: TestData) -> list[TestChunk]:
    """Generate tests for InterruptsSm machine-mode interrupts."""
    test_chunks: list[TestChunk] = []
    tc = test_data.begin_test_chunk()

    tc.code.extend(_generate_trigger_mti_tests(test_data))
    tc.code.extend(_generate_trigger_msi_tests(test_data))
    tc.code.extend(_generate_trigger_mei_tests(test_data))
    tc.code.extend(_generate_interrupt_cross_tests(test_data))
    tc.code.extend(_generate_vectored_tests(test_data))
    tc.code.extend(_generate_priority_tests(test_data))
    tc.code.extend(_generate_wfi_tests(test_data))

    test_chunks.append(test_data.end_test_chunk())
    return test_chunks
