<stg><name>load_input</name>


<trans_list>

<trans id="102" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="3" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="23" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %row_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %row)

]]></Node>
<StgValue><ssdm name="row_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:11  %shl_ln365_1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %row_read, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln365_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="8">
<![CDATA[
:12  %zext_ln365_3 = zext i8 %shl_ln365_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln365_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="5">
<![CDATA[
:13  %zext_ln365_4 = zext i5 %row_read to i9

]]></Node>
<StgValue><ssdm name="zext_ln365_4"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:14  %sub_ln365_1 = sub i9 %zext_ln365_3, %zext_ln365_4

]]></Node>
<StgValue><ssdm name="sub_ln365_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:0  %img_V_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %img_V_offset)

]]></Node>
<StgValue><ssdm name="img_V_offset_read"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %c_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %c)

]]></Node>
<StgValue><ssdm name="c_read"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %col_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %col)

]]></Node>
<StgValue><ssdm name="col_read"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i16* %img_V, [6 x i8]* @p_str39, i32 0, i32 0, [1 x i8]* @p_str1430, i32 0, i32 306456, [4 x i8]* @p_str40, [6 x i8]* @p_str41, [1 x i8]* @p_str1430, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1430, [1 x i8]* @p_str1430)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="20" op_0_bw="3">
<![CDATA[
:5  %zext_ln365 = zext i3 %c_read to i20

]]></Node>
<StgValue><ssdm name="zext_ln365"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:6  %mul_ln365 = mul i20 %zext_ln365, 51076

]]></Node>
<StgValue><ssdm name="mul_ln365"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:7  %shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %col_read, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="8">
<![CDATA[
:8  %zext_ln365_1 = zext i8 %shl_ln to i9

]]></Node>
<StgValue><ssdm name="zext_ln365_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="5">
<![CDATA[
:9  %zext_ln365_2 = zext i5 %col_read to i9

]]></Node>
<StgValue><ssdm name="zext_ln365_2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:10  %sub_ln365 = sub i9 %zext_ln365_1, %zext_ln365_2

]]></Node>
<StgValue><ssdm name="sub_ln365"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="20" op_0_bw="9">
<![CDATA[
:15  %sext_ln365 = sext i9 %sub_ln365_1 to i20

]]></Node>
<StgValue><ssdm name="sext_ln365"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:16  %add_ln365 = add i20 %sext_ln365, %mul_ln365

]]></Node>
<StgValue><ssdm name="add_ln365"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="33" op_0_bw="31">
<![CDATA[
:17  %zext_ln356_1 = zext i31 %img_V_offset_read to i33

]]></Node>
<StgValue><ssdm name="zext_ln356_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln356_2, %hls_label_23_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:1  %mm_0 = phi i4 [ 0, %0 ], [ %select_ln356_1, %hls_label_23_end ]

]]></Node>
<StgValue><ssdm name="mm_0"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:2  %nn_0 = phi i4 [ 0, %0 ], [ %nn, %hls_label_23_end ]

]]></Node>
<StgValue><ssdm name="nn_0"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %icmp_ln356 = icmp eq i7 %indvar_flatten, -47

]]></Node>
<StgValue><ssdm name="icmp_ln356"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:4  %add_ln356_2 = add i7 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln356_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln356, label %1, label %hls_label_23_begin

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="11" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_23_begin:25  %empty_39 = urem i7 %indvar_flatten, 9

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="10" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_23_begin:25  %empty_39 = urem i7 %indvar_flatten, 9

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="9" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_23_begin:25  %empty_39 = urem i7 %indvar_flatten, 9

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="53" st_id="6" stage="8" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_23_begin:25  %empty_39 = urem i7 %indvar_flatten, 9

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="54" st_id="7" stage="7" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_23_begin:25  %empty_39 = urem i7 %indvar_flatten, 9

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="55" st_id="8" stage="6" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_23_begin:25  %empty_39 = urem i7 %indvar_flatten, 9

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="56" st_id="9" stage="5" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_23_begin:25  %empty_39 = urem i7 %indvar_flatten, 9

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="57" st_id="10" stage="4" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_23_begin:25  %empty_39 = urem i7 %indvar_flatten, 9

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="58" st_id="11" stage="3" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_23_begin:25  %empty_39 = urem i7 %indvar_flatten, 9

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="59" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_begin:0  %mm = add i4 %mm_0, 1

]]></Node>
<StgValue><ssdm name="mm"/></StgValue>
</operation>

<operation id="60" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_begin:2  %icmp_ln357 = icmp eq i4 %nn_0, -7

]]></Node>
<StgValue><ssdm name="icmp_ln357"/></StgValue>
</operation>

<operation id="61" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_23_begin:3  %select_ln356 = select i1 %icmp_ln357, i4 0, i4 %nn_0

]]></Node>
<StgValue><ssdm name="select_ln356"/></StgValue>
</operation>

<operation id="62" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_23_begin:4  %select_ln356_1 = select i1 %icmp_ln357, i4 %mm, i4 %mm_0

]]></Node>
<StgValue><ssdm name="select_ln356_1"/></StgValue>
</operation>

<operation id="63" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="4">
<![CDATA[
hls_label_23_begin:5  %zext_ln356 = zext i4 %select_ln356_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln356"/></StgValue>
</operation>

<operation id="64" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_23_begin:6  %add_ln356 = add i9 %zext_ln356, %sub_ln365

]]></Node>
<StgValue><ssdm name="add_ln356"/></StgValue>
</operation>

<operation id="65" st_id="12" stage="2" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_23_begin:25  %empty_39 = urem i7 %indvar_flatten, 9

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:3  %nn = add i4 %select_ln356, 1

]]></Node>
<StgValue><ssdm name="nn"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="67" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="17" op_0_bw="9">
<![CDATA[
hls_label_23_begin:7  %sext_ln356 = sext i9 %add_ln356 to i17

]]></Node>
<StgValue><ssdm name="sext_ln356"/></StgValue>
</operation>

<operation id="68" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_23_begin:8  %mul_ln356 = mul i17 %sext_ln356, 228

]]></Node>
<StgValue><ssdm name="mul_ln356"/></StgValue>
</operation>

<operation id="69" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="20" op_0_bw="17">
<![CDATA[
hls_label_23_begin:13  %sext_ln356_1 = sext i17 %mul_ln356 to i20

]]></Node>
<StgValue><ssdm name="sext_ln356_1"/></StgValue>
</operation>

<operation id="70" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_23_begin:14  %add_ln356_1 = add i20 %add_ln365, %sext_ln356_1

]]></Node>
<StgValue><ssdm name="add_ln356_1"/></StgValue>
</operation>

<operation id="71" st_id="13" stage="1" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_23_begin:25  %empty_39 = urem i7 %indvar_flatten, 9

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="72" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="33" op_0_bw="20">
<![CDATA[
hls_label_23_begin:15  %sext_ln357 = sext i20 %add_ln356_1 to i33

]]></Node>
<StgValue><ssdm name="sext_ln357"/></StgValue>
</operation>

<operation id="73" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_23_begin:22  %add_ln321_2 = add i33 %zext_ln356_1, %sext_ln357

]]></Node>
<StgValue><ssdm name="add_ln321_2"/></StgValue>
</operation>

<operation id="74" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="33">
<![CDATA[
hls_label_23_begin:23  %sext_ln321 = sext i33 %add_ln321_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln321"/></StgValue>
</operation>

<operation id="75" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
hls_label_23_begin:24  %img_V_addr = getelementptr i16* %img_V, i64 %sext_ln321

]]></Node>
<StgValue><ssdm name="img_V_addr"/></StgValue>
</operation>

<operation id="76" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_23_begin:26  %empty_40 = icmp eq i7 %empty_39, 0

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="77" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_23_begin:27  br i1 %empty_40, label %ReqBB, label %hls_label_23_end

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="78" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %img_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %img_V_addr, i32 9)

]]></Node>
<StgValue><ssdm name="img_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="79" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %img_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %img_V_addr, i32 9)

]]></Node>
<StgValue><ssdm name="img_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="80" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %img_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %img_V_addr, i32 9)

]]></Node>
<StgValue><ssdm name="img_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="81" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %img_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %img_V_addr, i32 9)

]]></Node>
<StgValue><ssdm name="img_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="82" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %img_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %img_V_addr, i32 9)

]]></Node>
<StgValue><ssdm name="img_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="83" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %img_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %img_V_addr, i32 9)

]]></Node>
<StgValue><ssdm name="img_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="84" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %img_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %img_V_addr, i32 9)

]]></Node>
<StgValue><ssdm name="img_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="85" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="4">
<![CDATA[
hls_label_23_begin:9  %zext_ln321 = zext i4 %select_ln356_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln321"/></StgValue>
</operation>

<operation id="86" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
hls_label_23_begin:10  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln356_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="87" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="7">
<![CDATA[
hls_label_23_begin:11  %zext_ln321_4 = zext i7 %tmp_s to i8

]]></Node>
<StgValue><ssdm name="zext_ln321_4"/></StgValue>
</operation>

<operation id="88" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_23_begin:12  %add_ln321 = add i8 %zext_ln321, %zext_ln321_4

]]></Node>
<StgValue><ssdm name="add_ln321"/></StgValue>
</operation>

<operation id="89" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="4">
<![CDATA[
hls_label_23_begin:18  %zext_ln321_5 = zext i4 %select_ln356 to i8

]]></Node>
<StgValue><ssdm name="zext_ln321_5"/></StgValue>
</operation>

<operation id="90" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_23_begin:19  %add_ln321_1 = add i8 %add_ln321, %zext_ln321_5

]]></Node>
<StgValue><ssdm name="add_ln321_1"/></StgValue>
</operation>

<operation id="91" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="8">
<![CDATA[
hls_label_23_begin:20  %zext_ln321_6 = zext i8 %add_ln321_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_6"/></StgValue>
</operation>

<operation id="92" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_23_begin:21  %buf_V_addr = getelementptr [81 x i16]* %buf_V, i64 0, i64 %zext_ln321_6

]]></Node>
<StgValue><ssdm name="buf_V_addr"/></StgValue>
</operation>

<operation id="93" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1">
<![CDATA[
hls_label_23_end:0  %img_V_addr_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %img_V_addr)

]]></Node>
<StgValue><ssdm name="img_V_addr_read"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="94" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_23_begin:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 81, i64 81, i64 81)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="95" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_23_begin:16  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str38)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="96" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_23_begin:17  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1430) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln358"/></StgValue>
</operation>

<operation id="97" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
ReqBB:1  br label %hls_label_23_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="98" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
hls_label_23_end:1  store i16 %img_V_addr_read, i16* %buf_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln366"/></StgValue>
</operation>

<operation id="99" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_23_end:2  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str38, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="100" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
hls_label_23_end:4  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln357"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="101" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln369"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
