// Seed: 1915844289
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
  assign module_2.type_0 = 0;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  module_0 modCall_1 (id_1);
endmodule
module module_2 (
    output tri1 id_0,
    output tri0 id_1
);
  assign id_1 = 1;
  assign id_0 = 1;
  assign id_0 = 1'b0;
  assign id_1 = id_3[1];
  wire id_4;
  xnor primCall (id_0, id_6, id_4);
  wire id_5;
  wire id_6;
  module_0 modCall_1 (id_5);
endmodule
