// Seed: 3051702601
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(posedge 1 != id_1 - 1'h0 or posedge id_1)
    if (id_2) id_3 = 1'b0;
    else id_3 = 1;
  assign id_2 = 1;
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    input wor   id_2,
    input logic id_3,
    input tri0  id_4,
    input logic id_5
);
  assign id_7 = id_0;
  wire  id_8;
  logic id_9;
  module_0(
      id_8, id_8, id_8
  );
  logic id_10;
  always @(posedge 1 != 1) if (1) id_10 <= id_9 | id_1;
  always @(id_5 or posedge {1 < id_5,
    1,
    id_9,
    id_0,
    1'b0,
    id_5,
    1,
    id_9,
    id_10,
    id_3,
    (id_1)
  })
  begin
    $display((1));
  end
endmodule
