==============================================================
File generated on Tue Jun 02 10:23:48 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jun 02 10:26:25 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jun 02 10:27:56 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 101.086 ; gain = 16.051
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 101.086 ; gain = 16.051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.598 ; gain = 17.563
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-22] demo_test/src/demo_test.cpp:10: memory copy is not supported unless used on bus interface possible cause(s): non-static/non-constant local array with initialization).
WARNING: [SYNCHK 200-77] The top function 'demo_test' (demo_test/src/demo_test.cpp:5) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 1 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Tue Jun 02 10:29:11 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 101.527 ; gain = 16.445
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 101.527 ; gain = 16.445
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.695 ; gain = 17.613
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-22] demo_test/src/demo_test.cpp:10: memory copy is not supported unless used on bus interface possible cause(s): non-static/non-constant local array with initialization).
WARNING: [SYNCHK 200-77] The top function 'demo_test' (demo_test/src/demo_test.cpp:5) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 1 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Tue Jun 02 10:31:06 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jun 02 10:33:34 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 101.453 ; gain = 16.121
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 101.453 ; gain = 16.121
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.590 ; gain = 17.258
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-22] demo_test/src/demo_test.cpp:10: memory copy is not supported unless used on bus interface possible cause(s): non-static/non-constant local array with initialization).
WARNING: [SYNCHK 200-77] The top function 'demo_test' (demo_test/src/demo_test.cpp:5) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 1 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Tue Jun 02 10:36:24 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 101.195 ; gain = 16.313
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 101.195 ; gain = 16.313
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.426 ; gain = 17.543
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-22] demo_test/src/demo_test.cpp:10: memory copy is not supported unless used on bus interface possible cause(s): non-static/non-constant local array with initialization).
WARNING: [SYNCHK 200-77] The top function 'demo_test' (demo_test/src/demo_test.cpp:5) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 1 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Tue Jun 02 10:36:39 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jun 02 10:37:18 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jun 02 10:37:45 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 101.238 ; gain = 16.234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 101.469 ; gain = 16.465
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.465 ; gain = 17.461
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-22] demo_test/src/demo_test.cpp:10: memory copy is not supported unless used on bus interface possible cause(s): non-static/non-constant local array with initialization).
WARNING: [SYNCHK 200-77] The top function 'demo_test' (demo_test/src/demo_test.cpp:5) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 1 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Tue Jun 02 11:18:06 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from demo_test/src/demo_test.cpp:1:
demo_test/src/demo_test.cpp:21:13: error: expression is not assignable
  &data_out = buffer[i];
  ~~~~~~~~~ ^
1 error generated.
==============================================================
File generated on Tue Jun 02 11:19:14 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jun 02 11:20:27 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jun 02 11:21:23 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 101.355 ; gain = 16.602
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 101.355 ; gain = 16.602
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.398 ; gain = 17.645
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.652 ; gain = 17.898
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 123.012 ; gain = 38.258
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 123.012 ; gain = 38.258
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.788 seconds; current allocated memory: 74.816 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.027 seconds; current allocated memory: 74.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/data_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/data_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.027 seconds; current allocated memory: 75.128 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 123.012 ; gain = 38.258
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 5.306 seconds; peak allocated memory: 75.128 MB.
==============================================================
File generated on Tue Jun 02 11:21:44 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Tue Jun 02 11:24:08 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 101.777 ; gain = 16.406
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 101.777 ; gain = 16.406
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.762 ; gain = 17.391
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 103.016 ; gain = 17.645
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 124.508 ; gain = 39.137
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 124.508 ; gain = 39.137
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.56 seconds; current allocated memory: 75.208 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.022 seconds; current allocated memory: 75.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/data_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data_out' and 'data_in' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.025 seconds; current allocated memory: 75.623 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 124.508 ; gain = 39.137
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 5.124 seconds; peak allocated memory: 75.623 MB.
==============================================================
File generated on Tue Jun 02 11:24:50 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
File generated on Tue Jun 02 11:25:57 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Tue Jun 02 11:28:48 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Tue Jun 02 11:50:26 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Tue Jun 02 11:52:53 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 101.680 ; gain = 17.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 101.680 ; gain = 17.020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.688 ; gain = 18.027
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.941 ; gain = 18.281
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 123.910 ; gain = 39.250
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 123.910 ; gain = 39.250
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.464 seconds; current allocated memory: 75.207 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.022 seconds; current allocated memory: 75.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/data_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data_out' and 'data_in' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.028 seconds; current allocated memory: 75.623 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 123.910 ; gain = 39.250
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 5.046 seconds; peak allocated memory: 75.623 MB.
==============================================================
File generated on Tue Jun 02 14:19:23 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
File generated on Tue Jun 02 14:42:34 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.012 ; gain = 16.758
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.012 ; gain = 16.758
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.891 ; gain = 17.637
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 103.145 ; gain = 17.891
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 124.160 ; gain = 38.906
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 124.160 ; gain = 38.906
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.068 seconds; current allocated memory: 75.207 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.025 seconds; current allocated memory: 75.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/data_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data_out' and 'data_in' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 75.623 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 124.160 ; gain = 38.906
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 6.722 seconds; peak allocated memory: 75.623 MB.
==============================================================
File generated on Tue Jun 02 14:43:14 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
File generated on Tue Jun 02 15:28:10 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jun 02 15:29:08 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jun 02 15:29:33 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jun 02 15:30:45 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jun 02 15:31:15 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jun 02 15:31:58 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 101.969 ; gain = 16.504
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 101.969 ; gain = 16.504
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.582 ; gain = 17.117
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.836 ; gain = 17.371
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 123.434 ; gain = 37.969
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 123.434 ; gain = 37.969
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.493 seconds; current allocated memory: 74.489 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.016 seconds; current allocated memory: 74.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/data_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data_out' and 'data_in' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.019 seconds; current allocated memory: 74.746 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 123.434 ; gain = 37.969
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 5.095 seconds; peak allocated memory: 74.746 MB.
==============================================================
File generated on Tue Jun 02 15:32:57 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 101.871 ; gain = 16.469
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 101.871 ; gain = 16.469
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.586 ; gain = 17.184
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.840 ; gain = 17.438
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 123.105 ; gain = 37.703
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 123.105 ; gain = 37.703
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.488 seconds; current allocated memory: 74.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.015 seconds; current allocated memory: 74.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/data_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data_out' and 'data_in' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.019 seconds; current allocated memory: 74.638 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 123.105 ; gain = 37.703
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 5.04 seconds; peak allocated memory: 74.638 MB.
==============================================================
File generated on Tue Jun 02 15:33:32 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Thu Jun 11 10:09:32 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 11 10:10:28 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 11 11:32:13 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 11 11:36:31 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 11 11:38:48 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 11 11:39:20 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 11 11:39:38 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.070 ; gain = 17.289
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.070 ; gain = 17.289
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 102.988 ; gain = 18.207
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 103.242 ; gain = 18.461
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 124.969 ; gain = 40.188
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 124.969 ; gain = 40.188
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.98 seconds; current allocated memory: 75.729 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.032 seconds; current allocated memory: 75.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demo_test_fadd_32ns_32ns_32_5_full_dsp_1' to 'demo_test_fadd_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demo_test_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 76.207 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 124.969 ; gain = 40.188
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 9.877 seconds; peak allocated memory: 76.207 MB.
==============================================================
File generated on Thu Jun 11 11:43:12 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.594 ; gain = 17.383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.594 ; gain = 17.383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.441 ; gain = 18.230
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.695 ; gain = 18.484
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.188 ; gain = 39.977
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.188 ; gain = 39.977
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_vld' on port 'idataInCtrl' changing to the default 'ap_memory' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_vld' on port 'fdataInCtrl' changing to the default 'ap_memory' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_ovld' on port 'idataOutCtrl' changing to the default 'ap_memory' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_ovld' on port 'fdataOutCtrl' changing to the default 'ap_memory' mode.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.906 seconds; current allocated memory: 75.942 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.029 seconds; current allocated memory: 76.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demo_test_fadd_32ns_32ns_32_5_full_dsp_1' to 'demo_test_fadd_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demo_test_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 76.443 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 125.188 ; gain = 39.977
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 8.664 seconds; peak allocated memory: 76.443 MB.
==============================================================
File generated on Thu Jun 11 11:44:49 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.203 ; gain = 17.125
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.203 ; gain = 17.125
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.367 ; gain = 18.289
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.625 ; gain = 18.547
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.215 ; gain = 40.137
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.215 ; gain = 40.137
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_none' on port 'idataInCtrl' changing to the default 'ap_memory' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_none' on port 'fdataInCtrl' changing to the default 'ap_memory' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_none' on port 'idataOutCtrl' changing to the default 'ap_memory' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_none' on port 'fdataOutCtrl' changing to the default 'ap_memory' mode.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.79 seconds; current allocated memory: 75.941 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.032 seconds; current allocated memory: 76.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demo_test_fadd_32ns_32ns_32_5_full_dsp_1' to 'demo_test_fadd_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demo_test_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 76.441 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 125.215 ; gain = 40.137
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 8.554 seconds; peak allocated memory: 76.441 MB.
==============================================================
File generated on Thu Jun 11 11:45:16 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 11 11:45:27 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.258 ; gain = 16.871
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.258 ; gain = 16.871
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.336 ; gain = 17.949
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.590 ; gain = 18.203
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.125 ; gain = 39.738
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.125 ; gain = 39.738
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_none' on port 'idataInCtrl' changing to the default 'ap_memory' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_none' on port 'fdataInCtrl' changing to the default 'ap_memory' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_none' on port 'idataOutCtrl' changing to the default 'ap_memory' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_none' on port 'fdataOutCtrl' changing to the default 'ap_memory' mode.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.662 seconds; current allocated memory: 75.925 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.028 seconds; current allocated memory: 76.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demo_test_fadd_32ns_32ns_32_5_full_dsp_1' to 'demo_test_fadd_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demo_test_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 76.441 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 125.125 ; gain = 39.738
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 8.416 seconds; peak allocated memory: 76.441 MB.
==============================================================
File generated on Thu Jun 11 11:46:05 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 11 11:47:05 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.250 ; gain = 17.434
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.250 ; gain = 17.434
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.441 ; gain = 18.625
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.699 ; gain = 18.883
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.266 ; gain = 40.449
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.266 ; gain = 40.449
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_none' on port 'idataInCtrl' changing to the default 'ap_memory' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_none' on port 'fdataInCtrl' changing to the default 'ap_memory' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_none' on port 'idataOutCtrl' changing to the default 'ap_memory' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_none' on port 'fdataOutCtrl' changing to the default 'ap_memory' mode.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.696 seconds; current allocated memory: 75.925 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.028 seconds; current allocated memory: 76.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demo_test_fadd_32ns_32ns_32_5_full_dsp_1' to 'demo_test_fadd_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demo_test_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 76.441 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 125.266 ; gain = 40.449
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 8.46 seconds; peak allocated memory: 76.441 MB.
==============================================================
File generated on Thu Jun 11 11:54:53 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.422 ; gain = 17.289
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.422 ; gain = 17.289
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.660 ; gain = 18.527
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.914 ; gain = 18.781
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 124.988 ; gain = 39.855
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 124.988 ; gain = 39.855
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_none' on port 'idataInCtrl' changing to the default 'ap_memory' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_none' on port 'fdataInCtrl' changing to the default 'ap_memory' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_none' on port 'idataOutCtrl' changing to the default 'ap_memory' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_none' on port 'fdataOutCtrl' changing to the default 'ap_memory' mode.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.126 seconds; current allocated memory: 76.085 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 76.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demo_test_fadd_32ns_32ns_32_5_full_dsp_1' to 'demo_test_fadd_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demo_test_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 76.588 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 124.988 ; gain = 39.855
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 8.926 seconds; peak allocated memory: 76.588 MB.
==============================================================
File generated on Thu Jun 11 11:56:29 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.359 ; gain = 17.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.359 ; gain = 17.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.492 ; gain = 18.934
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.746 ; gain = 19.188
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.016 ; gain = 40.457
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.016 ; gain = 40.457
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_none' on port 'idataInCtrl' changing to the default 'ap_memory' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_none' on port 'fdataInCtrl' changing to the default 'ap_memory' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_none' on port 'idataOutCtrl' changing to the default 'ap_memory' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_none' on port 'fdataOutCtrl' changing to the default 'ap_memory' mode.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.768 seconds; current allocated memory: 76.035 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 76.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demo_test_fadd_32ns_32ns_32_5_full_dsp_1' to 'demo_test_fadd_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demo_test_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 76.551 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 125.016 ; gain = 40.457
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 8.584 seconds; peak allocated memory: 76.551 MB.
==============================================================
File generated on Thu Jun 11 13:44:57 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 11 13:47:28 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.430 ; gain = 17.719
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.430 ; gain = 17.719
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.660 ; gain = 18.949
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.914 ; gain = 19.203
INFO: [XFORM 203-101] Partitioning array 'fdataInCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fdataOutCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'idataInCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'idataOutCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.613 ; gain = 40.902
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.613 ; gain = 40.902
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.224 seconds; current allocated memory: 76.206 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.033 seconds; current allocated memory: 76.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demo_test_fadd_32ns_32ns_32_5_full_dsp_1' to 'demo_test_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demo_test_mux_42_32_1_1' to 'demo_test_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demo_test_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demo_test_mux_42_cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 76.834 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 125.746 ; gain = 41.035
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 9 seconds; peak allocated memory: 76.834 MB.
==============================================================
File generated on Thu Jun 11 13:48:30 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.453 ; gain = 17.617
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.453 ; gain = 17.617
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.480 ; gain = 18.645
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.734 ; gain = 18.898
INFO: [XFORM 203-101] Partitioning array 'fdataInCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fdataOutCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'idataInCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'idataOutCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.258 ; gain = 40.422
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.258 ; gain = 40.422
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.133 seconds; current allocated memory: 76.206 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.031 seconds; current allocated memory: 76.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demo_test_fadd_32ns_32ns_32_5_full_dsp_1' to 'demo_test_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demo_test_mux_42_32_1_1' to 'demo_test_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demo_test_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demo_test_mux_42_cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 76.834 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 125.828 ; gain = 40.992
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 8.905 seconds; peak allocated memory: 76.834 MB.
==============================================================
File generated on Thu Jun 11 13:49:40 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.418 ; gain = 17.367
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.418 ; gain = 17.367
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.418 ; gain = 18.367
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.672 ; gain = 18.621
INFO: [XFORM 203-101] Partitioning array 'fdataInCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fdataOutCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.070 ; gain = 40.020
WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'idataInCtrl' (demo_test/src/demo_test.cpp:6): cannot find another array to be merged with.
WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'idataOutCtrl' (demo_test/src/demo_test.cpp:6): cannot find another array to be merged with.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.070 ; gain = 40.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.02 seconds; current allocated memory: 76.148 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.032 seconds; current allocated memory: 76.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demo_test_fadd_32ns_32ns_32_5_full_dsp_1' to 'demo_test_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demo_test_mux_42_32_1_1' to 'demo_test_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demo_test_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demo_test_mux_42_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 76.725 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 125.254 ; gain = 40.203
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 8.765 seconds; peak allocated memory: 76.725 MB.
==============================================================
File generated on Thu Jun 11 13:50:59 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.637 ; gain = 17.480
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.637 ; gain = 17.480
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.859 ; gain = 18.703
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 104.113 ; gain = 18.957
INFO: [XFORM 203-101] Partitioning array 'fdataInCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fdataOutCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.762 ; gain = 40.605
WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'idataInCtrl' (demo_test/src/demo_test.cpp:6): cannot find another array to be merged with.
WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'idataOutCtrl' (demo_test/src/demo_test.cpp:6): cannot find another array to be merged with.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.762 ; gain = 40.605
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.051 seconds; current allocated memory: 76.148 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.032 seconds; current allocated memory: 76.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demo_test_fadd_32ns_32ns_32_5_full_dsp_1' to 'demo_test_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demo_test_mux_42_32_1_1' to 'demo_test_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demo_test_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demo_test_mux_42_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 76.725 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 125.762 ; gain = 40.605
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 8.796 seconds; peak allocated memory: 76.725 MB.
==============================================================
File generated on Thu Jun 11 13:52:02 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.430 ; gain = 16.836
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.430 ; gain = 16.836
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.430 ; gain = 17.836
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.684 ; gain = 18.090
INFO: [XFORM 203-131] Reshaping array 'idataInCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'idataOutCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fdataInCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fdataOutCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.176 ; gain = 39.582
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.176 ; gain = 39.582
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.108 seconds; current allocated memory: 76.445 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 76.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demo_test_fadd_32ns_32ns_32_5_full_dsp_1' to 'demo_test_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demo_test_mux_42_32_1_1' to 'demo_test_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demo_test_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demo_test_mux_42_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 77.373 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 126.277 ; gain = 40.684
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 9.048 seconds; peak allocated memory: 77.373 MB.
==============================================================
File generated on Thu Jun 11 13:54:07 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.715 ; gain = 17.473
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.715 ; gain = 17.473
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.469 ; gain = 18.227
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.723 ; gain = 18.480
INFO: [XFORM 203-131] Reshaping array 'fdataInCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'idataInCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'idataOutCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'fdataOutCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.754 ; gain = 40.512
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.754 ; gain = 40.512
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.132 seconds; current allocated memory: 76.554 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 77.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demo_test_fadd_32ns_32ns_32_5_full_dsp_1' to 'demo_test_fadd_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demo_test_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 77.749 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 128.031 ; gain = 42.789
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 9.268 seconds; peak allocated memory: 77.749 MB.
==============================================================
File generated on Thu Jun 11 13:59:11 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.340 ; gain = 17.582
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.340 ; gain = 17.582
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.340 ; gain = 18.582
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.598 ; gain = 18.840
INFO: [XFORM 203-131] Reshaping array 'fdataInCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'idataInCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'idataOutCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'fdataOutCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.453 ; gain = 40.695
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.453 ; gain = 40.695
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.126 seconds; current allocated memory: 76.554 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 77.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demo_test_fadd_32ns_32ns_32_5_full_dsp_1' to 'demo_test_fadd_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demo_test_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 77.749 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 127.176 ; gain = 42.418
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 9.255 seconds; peak allocated memory: 77.749 MB.
==============================================================
File generated on Thu Jun 11 14:04:39 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
ERROR: [HLS 200-70] When using type 'block' or 'cyclic' reshaping, please specify a factor value.
ERROR: [HLS 200-70] '#pragma HLS ARRAY_RESHAPE variable=&idataInCtrl cyclic dim=1' is not a valid pragma.
ERROR: [HLS 200-70] When using type 'block' or 'cyclic' reshaping, please specify a factor value.
ERROR: [HLS 200-70] '#pragma HLS ARRAY_RESHAPE variable=&idataOutCtrl cyclic dim=1' is not a valid pragma.
==============================================================
File generated on Thu Jun 11 14:05:33 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.637 ; gain = 17.652
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.637 ; gain = 17.652
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.520 ; gain = 18.535
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.781 ; gain = 18.797
INFO: [XFORM 203-131] Reshaping array 'fdataInCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'idataInCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'idataOutCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'fdataOutCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.035 ; gain = 40.051
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.035 ; gain = 40.051
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.166 seconds; current allocated memory: 76.554 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 77.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demo_test_fadd_32ns_32ns_32_5_full_dsp_1' to 'demo_test_fadd_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demo_test_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 77.749 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 127.727 ; gain = 42.742
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 9.274 seconds; peak allocated memory: 77.749 MB.
==============================================================
File generated on Thu Jun 11 14:06:09 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.340 ; gain = 17.273
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.340 ; gain = 17.273
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.590 ; gain = 18.523
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.844 ; gain = 18.777
INFO: [XFORM 203-131] Reshaping array 'fdataInCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'idataInCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'idataOutCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'fdataOutCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.172 ; gain = 40.105
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.172 ; gain = 40.105
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.129 seconds; current allocated memory: 76.554 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 77.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demo_test_fadd_32ns_32ns_32_5_full_dsp_1' to 'demo_test_fadd_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demo_test_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 77.749 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 127.531 ; gain = 42.465
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 9.259 seconds; peak allocated memory: 77.749 MB.
==============================================================
File generated on Thu Jun 11 14:07:14 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.402 ; gain = 16.793
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.402 ; gain = 16.793
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.660 ; gain = 18.051
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.914 ; gain = 18.305
INFO: [XFORM 203-101] Partitioning array 'fdataInCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fdataOutCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'idataInCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'idataOutCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 124.961 ; gain = 39.352
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 124.961 ; gain = 39.352
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.094 seconds; current allocated memory: 76.206 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 76.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demo_test_fadd_32ns_32ns_32_5_full_dsp_1' to 'demo_test_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demo_test_mux_42_32_1_1' to 'demo_test_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demo_test_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demo_test_mux_42_cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 76.834 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 125.699 ; gain = 40.090
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 8.9 seconds; peak allocated memory: 76.834 MB.
==============================================================
File generated on Thu Jun 11 14:07:59 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-330] Aborting co-simulation: top function 'demo_test' is not invoked in the test bench.
==============================================================
File generated on Thu Jun 11 14:09:00 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 11 14:52:28 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 11 15:45:04 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 11 15:56:49 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 11 16:01:14 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 11 16:08:45 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 11 16:10:17 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 11 16:13:19 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 11 16:15:48 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 11 16:16:59 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 11 16:27:25 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.371 ; gain = 17.430
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.371 ; gain = 17.430
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 103.332 ; gain = 18.391
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] demo_test/src/demo_test.cpp:11: unsupported memory access on variable 'idataOutCtrl' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Thu Jun 11 16:33:20 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 11 16:34:49 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.371 ; gain = 17.547
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.371 ; gain = 17.547
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.422 ; gain = 18.598
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.676 ; gain = 18.852
INFO: [XFORM 203-101] Partitioning array 'fdataInCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fdataOutCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'idataInCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'idataOutCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 124.898 ; gain = 40.074
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 124.898 ; gain = 40.074
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.04 seconds; current allocated memory: 76.196 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 76.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demo_test_fadd_32ns_32ns_32_5_full_dsp_1' to 'demo_test_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demo_test_mux_42_32_1_1' to 'demo_test_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demo_test_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demo_test_mux_42_cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 76.822 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 125.641 ; gain = 40.816
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 8.911 seconds; peak allocated memory: 76.822 MB.
==============================================================
File generated on Thu Jun 11 16:35:15 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 11 16:37:18 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 11 16:37:33 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 101.836 ; gain = 17.078
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 101.836 ; gain = 17.078
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.789 ; gain = 18.031
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] demo_test/src/demo_test.cpp:11: unsupported memory access on variable 'idataInCtrl' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Thu Jun 11 16:39:42 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 11 16:39:57 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 101.746 ; gain = 16.582
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 101.746 ; gain = 16.582
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.699 ; gain = 17.535
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] demo_test/src/demo_test.cpp:11: unsupported memory access on variable 'idataInCtrl' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Thu Jun 11 16:41:27 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 11 16:41:35 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 101.711 ; gain = 16.504
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 101.711 ; gain = 16.504
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.801 ; gain = 17.594
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] demo_test/src/demo_test.cpp:11: unsupported memory access on variable 'idataInCtrl' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Thu Jun 11 16:42:08 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 11 16:42:24 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.461 ; gain = 17.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.461 ; gain = 17.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.363 ; gain = 18.184
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.617 ; gain = 18.438
INFO: [XFORM 203-101] Partitioning array 'fdataInCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fdataOutCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'idataInCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'idataOutCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.320 ; gain = 40.141
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.320 ; gain = 40.141
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.987 seconds; current allocated memory: 76.196 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.034 seconds; current allocated memory: 76.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demo_test_fadd_32ns_32ns_32_5_full_dsp_1' to 'demo_test_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demo_test_mux_42_32_1_1' to 'demo_test_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demo_test_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demo_test_mux_42_cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 76.822 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 125.598 ; gain = 40.418
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 8.766 seconds; peak allocated memory: 76.822 MB.
==============================================================
File generated on Thu Jun 11 16:46:15 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 11 16:46:40 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.473 ; gain = 17.348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.473 ; gain = 17.348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.352 ; gain = 18.227
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.605 ; gain = 18.480
INFO: [XFORM 203-101] Partitioning array 'fdataInCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fdataOutCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'idataInCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'idataOutCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.641 ; gain = 40.516
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.641 ; gain = 40.516
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.063 seconds; current allocated memory: 76.197 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.033 seconds; current allocated memory: 76.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demo_test_fadd_32ns_32ns_32_5_full_dsp_1' to 'demo_test_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demo_test_mux_42_32_1_1' to 'demo_test_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demo_test_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demo_test_mux_42_cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 76.823 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 125.871 ; gain = 40.746
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 8.828 seconds; peak allocated memory: 76.823 MB.
==============================================================
File generated on Thu Jun 11 16:48:10 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 11 16:48:24 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 101.891 ; gain = 17.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 101.891 ; gain = 17.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.098 ; gain = 18.391
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] demo_test/src/demo_test.cpp:11: unsupported memory access on variable 'idataInCtrl' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Thu Jun 11 16:49:22 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.066 ; gain = 17.027
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.066 ; gain = 17.027
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.016 ; gain = 17.977
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] demo_test/src/demo_test.cpp:11: unsupported memory access on variable 'idataInCtrl' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Thu Jun 11 16:50:55 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 101.535 ; gain = 15.973
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 101.535 ; gain = 15.973
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.672 ; gain = 17.109
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] demo_test/src/demo_test.cpp:11: unsupported memory access on variable 'idataInCtrl' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Thu Jun 11 16:58:46 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 101.895 ; gain = 17.090
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 101.895 ; gain = 17.090
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.828 ; gain = 18.023
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.082 ; gain = 18.277
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 124.055 ; gain = 39.250
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 124.055 ; gain = 39.250
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.856 seconds; current allocated memory: 75.075 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 75.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'demo_test/fdataInCtrl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'demo_test/fdataOutCtrl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.029 seconds; current allocated memory: 75.439 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 124.055 ; gain = 39.250
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 7.381 seconds; peak allocated memory: 75.439 MB.
==============================================================
File generated on Thu Jun 11 16:59:28 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 101.902 ; gain = 17.094
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 101.902 ; gain = 17.094
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.801 ; gain = 17.992
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] demo_test/src/demo_test.cpp:11: unsupported memory access on variable 'idataOutCtrl' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Thu Jun 11 17:03:15 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 101.797 ; gain = 16.781
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 101.797 ; gain = 16.781
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 102.766 ; gain = 17.750
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'demo_test' (demo_test/src/demo_test.cpp:6) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 103.020 ; gain = 18.004
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 123.098 ; gain = 38.082
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 123.098 ; gain = 38.082
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.93 seconds; current allocated memory: 74.261 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.012 seconds; current allocated memory: 74.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'demo_test/idataInCtrl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'demo_test/fdataInCtrl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'demo_test/idataOutCtrl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'demo_test/fdataOutCtrl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.021 seconds; current allocated memory: 74.390 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 123.098 ; gain = 38.082
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 7.378 seconds; peak allocated memory: 74.390 MB.
==============================================================
File generated on Thu Jun 11 17:04:31 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 101.938 ; gain = 16.828
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 101.938 ; gain = 16.828
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.785 ; gain = 17.676
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] demo_test/src/demo_test.cpp:11: unsupported memory access on variable 'idataOutCtrl' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Thu Jun 11 17:06:17 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 101.852 ; gain = 17.066
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 101.852 ; gain = 17.066
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.637 ; gain = 17.852
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.891 ; gain = 18.105
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 123.609 ; gain = 38.824
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 123.609 ; gain = 38.824
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.921 seconds; current allocated memory: 74.976 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 75.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'demo_test/idataInCtrl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'demo_test/fdataInCtrl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'demo_test/fdataOutCtrl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.027 seconds; current allocated memory: 75.330 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 123.609 ; gain = 38.824
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 7.416 seconds; peak allocated memory: 75.330 MB.
==============================================================
File generated on Thu Jun 11 17:09:34 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.305 ; gain = 16.922
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.305 ; gain = 16.922
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.289 ; gain = 17.906
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.543 ; gain = 18.160
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 124.594 ; gain = 39.211
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 124.594 ; gain = 39.211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.59 seconds; current allocated memory: 75.854 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.029 seconds; current allocated memory: 76.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demo_test_fadd_32ns_32ns_32_5_full_dsp_1' to 'demo_test_fadd_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demo_test_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 76.332 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 124.594 ; gain = 39.211
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 8.33 seconds; peak allocated memory: 76.332 MB.
==============================================================
File generated on Thu Jun 11 17:16:04 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from demo_test/src/demo_test.cpp:1:
demo_test/src/demo_test.cpp:9:36: error: use of undeclared identifier 'malloc'
 uint32 *idataInCtrl_0 = (uint32 *)malloc(n*sizeof(uint32));
                                   ^
1 error generated.
==============================================================
File generated on Thu Jun 11 17:18:36 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 101.891 ; gain = 16.527
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 101.891 ; gain = 16.527
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.746 ; gain = 17.383
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-72] demo_test/src/demo_test.cpp:10: unsupported c/c++ library function 'malloc'.
ERROR: [SYNCHK 200-22] demo_test/src/demo_test.cpp:12: memory copy is not supported unless used on bus interface possible cause(s): non-static/non-constant local array with initialization).
ERROR: [SYNCHK 200-61] demo_test/src/demo_test.cpp:17: unsupported memory access on variable 'idataInCtrl' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 3 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Thu Jun 11 17:19:23 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 101.902 ; gain = 16.875
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 101.902 ; gain = 16.875
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.863 ; gain = 17.836
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-72] demo_test/src/demo_test.cpp:10: unsupported c/c++ library function 'malloc'.
ERROR: [SYNCHK 200-41] demo_test/src/demo_test.cpp:10: unsupported pointer reinterpretation from type 'i8*' to type 'i32*'.
ERROR: [SYNCHK 200-22] demo_test/src/demo_test.cpp:12: memory copy is not supported unless used on bus interface possible cause(s): non-static/non-constant local array with initialization).
WARNING: [SYNCHK 200-77] The top function 'demo_test' (demo_test/src/demo_test.cpp:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 3 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Thu Jun 11 17:19:59 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 11 17:20:32 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 11 17:21:08 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 11 17:21:24 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.137 ; gain = 17.285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.137 ; gain = 17.285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.770 ; gain = 17.918
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-72] demo_test/src/demo_test.cpp:10: unsupported c/c++ library function 'malloc'.
ERROR: [SYNCHK 200-41] demo_test/src/demo_test.cpp:10: unsupported pointer reinterpretation from type 'i8*' to type 'i32*'.
ERROR: [SYNCHK 200-22] demo_test/src/demo_test.cpp:12: memory copy is not supported unless used on bus interface possible cause(s): non-static/non-constant local array with initialization).
WARNING: [SYNCHK 200-77] The top function 'demo_test' (demo_test/src/demo_test.cpp:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 3 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Thu Jun 11 17:29:18 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 11 17:30:08 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 11 17:31:21 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.637 ; gain = 17.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.637 ; gain = 17.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.445 ; gain = 18.020
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.961 ; gain = 18.535
INFO: [XFORM 203-101] Partitioning array 'fdataInCtrl' (demo_test/src/demo_test.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fdataOutCtrl' (demo_test/src/demo_test.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'idataInCtrl' (demo_test/src/demo_test.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'idataOutCtrl' (demo_test/src/demo_test.cpp:10) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.676 ; gain = 40.250
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.676 ; gain = 40.250
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.308 seconds; current allocated memory: 76.215 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.032 seconds; current allocated memory: 76.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demo_test_fadd_32ns_32ns_32_5_full_dsp_1' to 'demo_test_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demo_test_mux_42_32_1_1' to 'demo_test_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demo_test_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demo_test_mux_42_cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 76.843 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 125.688 ; gain = 40.262
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 9.044 seconds; peak allocated memory: 76.843 MB.
==============================================================
File generated on Thu Jun 11 17:33:04 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.473 ; gain = 17.473
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.473 ; gain = 17.473
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.430 ; gain = 18.430
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.684 ; gain = 18.684
INFO: [XFORM 203-101] Partitioning array 'fdataInCtrl' (demo_test/src/demo_test.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fdataOutCtrl' (demo_test/src/demo_test.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'idataInCtrl' (demo_test/src/demo_test.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'idataOutCtrl' (demo_test/src/demo_test.cpp:10) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.066 ; gain = 40.066
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.066 ; gain = 40.066
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.527 seconds; current allocated memory: 76.215 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.036 seconds; current allocated memory: 76.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demo_test_fadd_32ns_32ns_32_5_full_dsp_1' to 'demo_test_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demo_test_mux_42_32_1_1' to 'demo_test_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demo_test_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demo_test_mux_42_cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 76.843 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 125.457 ; gain = 40.457
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 9.275 seconds; peak allocated memory: 76.843 MB.
==============================================================
File generated on Thu Jun 11 17:33:27 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Thu Jun 11 17:36:49 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Thu Jun 11 17:45:05 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z030ffg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_schedule -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -relax_ii_for_timing=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 104.938 ; gain = 20.246
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 104.938 ; gain = 20.246
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 105.520 ; gain = 20.828
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 105.773 ; gain = 21.082
INFO: [XFORM 203-101] Partitioning array 'fdataInCtrl' (demo_test/src/demo_test.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fdataOutCtrl' (demo_test/src/demo_test.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'idataInCtrl' (demo_test/src/demo_test.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'idataOutCtrl' (demo_test/src/demo_test.cpp:10) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 127.418 ; gain = 42.727
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 127.418 ; gain = 42.727
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.175 seconds; current allocated memory: 77.182 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.026 seconds; current allocated memory: 77.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demo_test_fadd_32ns_32ns_32_4_full_dsp_1' to 'demo_test_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demo_test_mux_42_32_1_1' to 'demo_test_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demo_test_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demo_test_mux_42_cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 77.698 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 127.465 ; gain = 42.773
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 8.936 seconds; peak allocated memory: 77.698 MB.
==============================================================
File generated on Thu Jun 11 17:45:26 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z030ffg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Fri Jun 12 21:13:26 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z030ffg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jun 15 15:55:43 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z030ffg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Mon Jun 15 16:41:27 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z030ffg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
WARNING: [HLS 200-40] In file included from demo_test/src/demo_test.cpp:3:
D:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_cint.h:59:2: warning: This header file cannot be used in a C++ design. C-synthesis will fail.  [-W#warnings]
#warning This header file cannot be used in a C++ design. C-synthesis will fail. 
 ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from demo_test/src/demo_test.cpp:1:
In file included from demo_test/src/demo_test.cpp:3:
In file included from D:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_cint.h:83:
In file included from D:/Xilinx/Vivado/2018.3/common/technology/autopilot/etc/autopilot_apint.h:57:
In file included from D:/Xilinx/Vivado/2018.3/common/technology/autopilot\etc/autopilot_dt.h:108:
D:/Xilinx/Vivado/2018.3/common/technology/autopilot\etc/autopilot_dt.def:34:53: error: typedef redefinition with different types ('__attribute__((bitwidth(32))) unsigned int' vs 'unsigned int')
typedef unsigned int __attribute__ ((bitwidth(32))) uint32;
                                                    ^
demo_test/src/demo_test.h:4:23: note: previous definition is here
 typedef unsigned int uint32;
                      ^
1 error generated.
==============================================================
File generated on Mon Jun 15 16:41:57 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z030ffg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
WARNING: [HLS 200-40] In file included from demo_test/src/demo_test.cpp:3:
D:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_cint.h:59:2: warning: This header file cannot be used in a C++ design. C-synthesis will fail.  [-W#warnings]
#warning This header file cannot be used in a C++ design. C-synthesis will fail. 
 ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from demo_test/src/demo_test.cpp:1:
In file included from demo_test/src/demo_test.cpp:3:
In file included from D:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_cint.h:83:
In file included from D:/Xilinx/Vivado/2018.3/common/technology/autopilot/etc/autopilot_apint.h:57:
In file included from D:/Xilinx/Vivado/2018.3/common/technology/autopilot\etc/autopilot_dt.h:108:
D:/Xilinx/Vivado/2018.3/common/technology/autopilot\etc/autopilot_dt.def:34:53: error: typedef redefinition with different types ('__attribute__((bitwidth(32))) unsigned int' vs 'unsigned int')
typedef unsigned int __attribute__ ((bitwidth(32))) uint32;
                                                    ^
demo_test/src/demo_test.h:4:23: note: previous definition is here
 typedef unsigned int uint32;
                      ^
1 error generated.
==============================================================
File generated on Mon Jun 15 16:42:41 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z030ffg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jun 15 16:42:55 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z030ffg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
WARNING: [HLS 200-40] In file included from demo_test/src/demo_test.cpp:3:
D:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_cint.h:59:2: warning: This header file cannot be used in a C++ design. C-synthesis will fail.  [-W#warnings]
#warning This header file cannot be used in a C++ design. C-synthesis will fail. 
 ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from demo_test/src/demo_test.cpp:1:
In file included from demo_test/src/demo_test.cpp:3:
In file included from D:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_cint.h:83:
In file included from D:/Xilinx/Vivado/2018.3/common/technology/autopilot/etc/autopilot_apint.h:57:
In file included from D:/Xilinx/Vivado/2018.3/common/technology/autopilot\etc/autopilot_dt.h:108:
D:/Xilinx/Vivado/2018.3/common/technology/autopilot\etc/autopilot_dt.def:34:53: error: typedef redefinition with different types ('__attribute__((bitwidth(32))) unsigned int' vs 'unsigned int')
typedef unsigned int __attribute__ ((bitwidth(32))) uint32;
                                                    ^
demo_test/src/demo_test.h:4:23: note: previous definition is here
 typedef unsigned int uint32;
                      ^
1 error generated.
==============================================================
File generated on Mon Jun 15 16:43:53 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z030ffg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
WARNING: [HLS 200-40] In file included from demo_test/src/demo_test.cpp:3:
D:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_cint.h:59:2: warning: This header file cannot be used in a C++ design. C-synthesis will fail.  [-W#warnings]
#warning This header file cannot be used in a C++ design. C-synthesis will fail. 
 ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from demo_test/src/demo_test.cpp:1:
In file included from demo_test/src/demo_test.cpp:3:
In file included from D:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_cint.h:83:
In file included from D:/Xilinx/Vivado/2018.3/common/technology/autopilot/etc/autopilot_apint.h:57:
In file included from D:/Xilinx/Vivado/2018.3/common/technology/autopilot\etc/autopilot_dt.h:108:
D:/Xilinx/Vivado/2018.3/common/technology/autopilot\etc/autopilot_dt.def:34:53: error: typedef redefinition with different types ('__attribute__((bitwidth(32))) unsigned int' vs 'unsigned int')
typedef unsigned int __attribute__ ((bitwidth(32))) uint32;
                                                    ^
demo_test/src/demo_test.h:4:23: note: previous definition is here
 typedef unsigned int uint32;
                      ^
1 error generated.
==============================================================
File generated on Mon Jun 15 16:44:33 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z030ffg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jun 15 16:44:59 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z030ffg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
WARNING: [HLS 200-40] In file included from demo_test/src/demo_test.cpp:3:
D:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_cint.h:59:2: warning: This header file cannot be used in a C++ design. C-synthesis will fail.  [-W#warnings]
#warning This header file cannot be used in a C++ design. C-synthesis will fail. 
 ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from demo_test/src/demo_test.cpp:1:
In file included from demo_test/src/demo_test.cpp:3:
In file included from D:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_cint.h:83:
In file included from D:/Xilinx/Vivado/2018.3/common/technology/autopilot/etc/autopilot_apint.h:57:
In file included from D:/Xilinx/Vivado/2018.3/common/technology/autopilot\etc/autopilot_dt.h:108:
D:/Xilinx/Vivado/2018.3/common/technology/autopilot\etc/autopilot_dt.def:34:53: error: typedef redefinition with different types ('__attribute__((bitwidth(32))) unsigned int' vs 'unsigned int')
typedef unsigned int __attribute__ ((bitwidth(32))) uint32;
                                                    ^
demo_test/src/demo_test.h:4:23: note: previous definition is here
 typedef unsigned int uint32;
                      ^
1 error generated.
==============================================================
File generated on Mon Jun 15 16:46:50 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z030ffg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
WARNING: [HLS 200-40] In file included from demo_test/src/demo_test.cpp:2:
D:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_cint.h:59:2: warning: This header file cannot be used in a C++ design. C-synthesis will fail.  [-W#warnings]
#warning This header file cannot be used in a C++ design. C-synthesis will fail. 
 ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from demo_test/src/demo_test.cpp:1:
In file included from demo_test/src/demo_test.cpp:2:
In file included from D:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_cint.h:83:
In file included from D:/Xilinx/Vivado/2018.3/common/technology/autopilot/etc/autopilot_apint.h:57:
In file included from D:/Xilinx/Vivado/2018.3/common/technology/autopilot\etc/autopilot_dt.h:108:
D:/Xilinx/Vivado/2018.3/common/technology/autopilot\etc/autopilot_dt.def:34:53: error: typedef redefinition with different types ('__attribute__((bitwidth(32))) unsigned int' vs 'unsigned int')
typedef unsigned int __attribute__ ((bitwidth(32))) uint32;
                                                    ^
demo_test/src/demo_test.h:4:23: note: previous definition is here
 typedef unsigned int uint32;
                      ^
1 error generated.
==============================================================
File generated on Mon Jun 15 16:47:26 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z030ffg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
WARNING: [HLS 200-40] In file included from demo_test/src/demo_test.cpp:2:
D:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_cint.h:59:2: warning: This header file cannot be used in a C++ design. C-synthesis will fail.  [-W#warnings]
#warning This header file cannot be used in a C++ design. C-synthesis will fail. 
 ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from demo_test/src/demo_test.cpp:1:
demo_test/src/demo_test.cpp:4:22: error: typedef redefinition with different types ('unsigned int' vs '__attribute__((bitwidth(32))) unsigned int')
typedef unsigned int uint32;
                     ^
D:/Xilinx/Vivado/2018.3/common/technology/autopilot\etc/autopilot_dt.def:34:53: note: previous definition is here
typedef unsigned int __attribute__ ((bitwidth(32))) uint32;
                                                    ^
1 error generated.
==============================================================
File generated on Mon Jun 15 16:50:46 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z030ffg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
WARNING: [HLS 200-40] In file included from demo_test/src/demo_test.cpp:2:
D:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_cint.h:59:2: warning: This header file cannot be used in a C++ design. C-synthesis will fail.  [-W#warnings]
#warning This header file cannot be used in a C++ design. C-synthesis will fail. 
 ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from demo_test/src/demo_test.cpp:1:
In file included from demo_test/src/demo_test.cpp:2:
In file included from D:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_cint.h:83:
In file included from D:/Xilinx/Vivado/2018.3/common/technology/autopilot/etc/autopilot_apint.h:57:
In file included from D:/Xilinx/Vivado/2018.3/common/technology/autopilot\etc/autopilot_dt.h:108:
D:/Xilinx/Vivado/2018.3/common/technology/autopilot\etc/autopilot_dt.def:34:53: error: typedef redefinition with different types ('__attribute__((bitwidth(32))) unsigned int' vs 'unsigned int')
typedef unsigned int __attribute__ ((bitwidth(32))) uint32;
                                                    ^
demo_test/src/demo_test.h:4:23: note: previous definition is here
 typedef unsigned int uint32;
                      ^
1 error generated.
==============================================================
File generated on Mon Jun 15 16:51:45 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z030ffg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jun 15 16:52:37 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z030ffg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
WARNING: [HLS 200-40] In file included from demo_test/src/demo_test.cpp:2:
D:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_cint.h:59:2: warning: This header file cannot be used in a C++ design. C-synthesis will fail.  [-W#warnings]
#warning This header file cannot be used in a C++ design. C-synthesis will fail. 
 ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from demo_test/src/demo_test.cpp:1:
In file included from demo_test/src/demo_test.cpp:2:
In file included from D:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_cint.h:83:
In file included from D:/Xilinx/Vivado/2018.3/common/technology/autopilot/etc/autopilot_apint.h:57:
In file included from D:/Xilinx/Vivado/2018.3/common/technology/autopilot\etc/autopilot_dt.h:108:
D:/Xilinx/Vivado/2018.3/common/technology/autopilot\etc/autopilot_dt.def:34:53: error: typedef redefinition with different types ('__attribute__((bitwidth(32))) unsigned int' vs 'unsigned int')
typedef unsigned int __attribute__ ((bitwidth(32))) uint32;
                                                    ^
demo_test/src/demo_test.h:4:23: note: previous definition is here
 typedef unsigned int uint32;
                      ^
1 error generated.
==============================================================
File generated on Mon Jun 15 16:53:04 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z030ffg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 104.668 ; gain = 19.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 104.668 ; gain = 19.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 105.590 ; gain = 20.246
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 105.844 ; gain = 20.500
INFO: [XFORM 203-101] Partitioning array 'fdataOutCtrl' (demo_test/src/demo_test.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'idataOutCtrl' (demo_test/src/demo_test.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fdataInCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'idataInCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 127.512 ; gain = 42.168
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 127.512 ; gain = 42.168
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.723 seconds; current allocated memory: 77.431 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.034 seconds; current allocated memory: 77.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_0' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'idataOutCtrl_0' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_1' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'idataOutCtrl_1' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_2' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'idataOutCtrl_2' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_3' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'idataOutCtrl_3' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_0' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'fdataOutCtrl_0' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_1' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'fdataOutCtrl_1' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_2' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'fdataOutCtrl_2' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_3' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'fdataOutCtrl_3' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'demo_test_fadd_32ns_32ns_32_4_full_dsp_1' to 'demo_test_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demo_test_mux_42_32_1_1' to 'demo_test_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demo_test_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demo_test_mux_42_cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 77.985 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 127.512 ; gain = 42.168
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 11.524 seconds; peak allocated memory: 77.985 MB.
==============================================================
File generated on Mon Jun 15 16:54:03 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z030ffg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'demo_test/src/demo_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 104.824 ; gain = 19.570
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 104.824 ; gain = 19.570
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 105.664 ; gain = 20.410
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 105.918 ; gain = 20.664
INFO: [XFORM 203-101] Partitioning array 'fdataOutCtrl' (demo_test/src/demo_test.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'idataOutCtrl' (demo_test/src/demo_test.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fdataInCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'idataInCtrl' (demo_test/src/demo_test.cpp:6) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 127.078 ; gain = 41.824
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 127.078 ; gain = 41.824
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demo_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.142 seconds; current allocated memory: 77.418 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.029 seconds; current allocated memory: 77.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demo_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataInCtrl_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataInCtrl_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_0' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'idataOutCtrl_0' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_1' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'idataOutCtrl_1' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_2' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'idataOutCtrl_2' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/idataOutCtrl_3' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'idataOutCtrl_3' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_0' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'fdataOutCtrl_0' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_1' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'fdataOutCtrl_1' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_2' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'fdataOutCtrl_2' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'demo_test/fdataOutCtrl_3' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'fdataOutCtrl_3' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'demo_test' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demo_test_fadd_32ns_32ns_32_4_full_dsp_1' to 'demo_test_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demo_test_mux_42_32_1_1' to 'demo_test_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demo_test_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demo_test_mux_42_cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demo_test'.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 77.990 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 127.582 ; gain = 42.328
INFO: [SYSC 207-301] Generating SystemC RTL for demo_test.
INFO: [VHDL 208-304] Generating VHDL RTL for demo_test.
INFO: [VLOG 209-307] Generating Verilog RTL for demo_test.
INFO: [HLS 200-112] Total elapsed time: 9.987 seconds; peak allocated memory: 77.990 MB.
==============================================================
File generated on Mon Jun 15 16:57:10 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z030ffg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Mon Jun 15 17:05:41 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z030ffg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
