// Seed: 48139537
module module_0 (
    output logic id_0
);
  assign id_0 = 1'h0;
  assign id_0 = 1;
  supply1 id_1;
  assign id_1[1] = id_1;
  type_5 id_2 (id_1);
endmodule
module module_1;
  logic id_1;
  type_4(
      id_2, id_2
  );
endmodule
