

================================================================
== Vitis HLS Report for 'Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1'
================================================================
* Date:           Thu May 29 09:36:04 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.883 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_122_1  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tile = alloca i32 1" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:138]   --->   Operation 7 'alloca' 'tile' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sf = alloca i32 1" [../mvau.hpp:116->../convlayer.h:118->../top.cpp:138]   --->   Operation 8 'alloca' 'sf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:138]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_0_0_03747_i = alloca i32 1"   --->   Operation 10 'alloca' 'p_0_0_03747_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_0_0_037_149_i = alloca i32 1"   --->   Operation 11 'alloca' 'p_0_0_037_149_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_0_037_251_i = alloca i32 1"   --->   Operation 12 'alloca' 'p_0_0_037_251_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_0_037_353_i = alloca i32 1"   --->   Operation 13 'alloca' 'p_0_0_037_353_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%inputBuf = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 14 'alloca' 'inputBuf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%inputBuf_37 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 15 'alloca' 'inputBuf_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%inputBuf_38 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 16 'alloca' 'inputBuf_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%inputBuf_39 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 17 'alloca' 'inputBuf_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%inputBuf_40 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 18 'alloca' 'inputBuf_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%inputBuf_41 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 19 'alloca' 'inputBuf_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%inputBuf_42 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 20 'alloca' 'inputBuf_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%inputBuf_43 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 21 'alloca' 'inputBuf_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%inputBuf_44 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 22 'alloca' 'inputBuf_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%inputBuf_45 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 23 'alloca' 'inputBuf_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%inputBuf_46 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 24 'alloca' 'inputBuf_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%inputBuf_47 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 25 'alloca' 'inputBuf_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%inputBuf_48 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 26 'alloca' 'inputBuf_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%inputBuf_49 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 27 'alloca' 'inputBuf_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%inputBuf_50 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 28 'alloca' 'inputBuf_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%inputBuf_51 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 29 'alloca' 'inputBuf_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%inputBuf_52 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 30 'alloca' 'inputBuf_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%inputBuf_53 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 31 'alloca' 'inputBuf_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%inputBuf_54 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 32 'alloca' 'inputBuf_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%inputBuf_55 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 33 'alloca' 'inputBuf_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%inputBuf_56 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 34 'alloca' 'inputBuf_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%inputBuf_57 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 35 'alloca' 'inputBuf_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%inputBuf_58 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 36 'alloca' 'inputBuf_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%inputBuf_59 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 37 'alloca' 'inputBuf_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%inputBuf_60 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 38 'alloca' 'inputBuf_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%inputBuf_61 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 39 'alloca' 'inputBuf_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%inputBuf_62 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 40 'alloca' 'inputBuf_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%inputBuf_63 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 41 'alloca' 'inputBuf_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%inputBuf_64 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 42 'alloca' 'inputBuf_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%inputBuf_65 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 43 'alloca' 'inputBuf_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%inputBuf_66 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 44 'alloca' 'inputBuf_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%inputBuf_67 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 45 'alloca' 'inputBuf_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%inputBuf_68 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 46 'alloca' 'inputBuf_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%inputBuf_69 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 47 'alloca' 'inputBuf_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%inputBuf_70 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 48 'alloca' 'inputBuf_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%inputBuf_71 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 49 'alloca' 'inputBuf_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%nf_4 = alloca i32 1" [../activations.hpp:137->../mvau.hpp:166->../convlayer.h:118->../top.cpp:138]   --->   Operation 50 'alloca' 'nf_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %mvOut_m_buffer_6, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convInp_1, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mul_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_i"   --->   Operation 53 'read' 'mul_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln137 = store i32 0, i32 %nf_4" [../activations.hpp:137->../mvau.hpp:166->../convlayer.h:118->../top.cpp:138]   --->   Operation 54 'store' 'store_ln137' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln122 = store i32 0, i32 %i" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:138]   --->   Operation 55 'store' 'store_ln122' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln116 = store i32 0, i32 %sf" [../mvau.hpp:116->../convlayer.h:118->../top.cpp:138]   --->   Operation 56 'store' 'store_ln116' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (1.70ns)   --->   "%store_ln117 = store i32 0, i32 %tile" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:138]   --->   Operation 57 'store' 'store_ln117' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 58 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.67>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sf_5 = load i32 %sf" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:138]   --->   Operation 59 'load' 'sf_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%i_10 = load i32 %i" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:138]   --->   Operation 60 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%nf_6 = load i32 %nf_4" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:138]   --->   Operation 61 'load' 'nf_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.55ns)   --->   "%icmp_ln122 = icmp_eq  i32 %i_10, i32 %mul_i_read" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:138]   --->   Operation 62 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (2.55ns)   --->   "%i_11 = add i32 %i_10, i32 1" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:138]   --->   Operation 63 'add' 'i_11' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %for.body.split.i, void %Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, less<ap_int<16> > >, ap_resource_lut>.exit.exitStub" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:138]   --->   Operation 64 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln123 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [../mvau.hpp:123->../convlayer.h:118->../top.cpp:138]   --->   Operation 65 'specpipeline' 'specpipeline_ln123' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:138]   --->   Operation 66 'specloopname' 'specloopname_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i32 %sf_5" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:138]   --->   Operation 67 'trunc' 'trunc_ln117' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.55ns)   --->   "%icmp_ln125 = icmp_eq  i32 %nf_6, i32 0" [../mvau.hpp:125->../convlayer.h:118->../top.cpp:138]   --->   Operation 68 'icmp' 'icmp_ln125' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %icmp_ln125, void %if.else.i, void %if.then.i" [../mvau.hpp:125->../convlayer.h:118->../top.cpp:138]   --->   Operation 69 'br' 'br_ln125' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tile_load = load i32 %tile" [../mvau.hpp:158->../convlayer.h:118->../top.cpp:138]   --->   Operation 70 'load' 'tile_load' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.55ns)   --->   "%icmp_ln137 = icmp_eq  i32 %sf_5, i32 0" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:138]   --->   Operation 71 'icmp' 'icmp_ln137' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%idxprom2_i22_i = zext i32 %tile_load" [../mvau.hpp:158->../convlayer.h:118->../top.cpp:138]   --->   Operation 72 'zext' 'idxprom2_i22_i' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%p_ZL8weights4_0_addr = getelementptr i32 %p_ZL8weights4_0, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:138]   --->   Operation 73 'getelementptr' 'p_ZL8weights4_0_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%p_ZL8weights4_1_addr = getelementptr i32 %p_ZL8weights4_1, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:138]   --->   Operation 74 'getelementptr' 'p_ZL8weights4_1_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%p_ZL8weights4_2_addr = getelementptr i32 %p_ZL8weights4_2, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:138]   --->   Operation 75 'getelementptr' 'p_ZL8weights4_2_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%p_ZL8weights4_3_addr = getelementptr i32 %p_ZL8weights4_3, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:138]   --->   Operation 76 'getelementptr' 'p_ZL8weights4_3_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (3.25ns)   --->   "%wgt = load i12 %p_ZL8weights4_0_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:138]   --->   Operation 77 'load' 'wgt' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 78 [2/2] (3.25ns)   --->   "%wgt_47 = load i12 %p_ZL8weights4_1_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:138]   --->   Operation 78 'load' 'wgt_47' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 79 [2/2] (3.25ns)   --->   "%wgt_48 = load i12 %p_ZL8weights4_2_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:138]   --->   Operation 79 'load' 'wgt_48' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 80 [2/2] (3.25ns)   --->   "%wgt_49 = load i12 %p_ZL8weights4_3_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:138]   --->   Operation 80 'load' 'wgt_49' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 81 [1/1] (2.55ns)   --->   "%tile_6 = add i32 %tile_load, i32 1" [../mvau.hpp:158->../convlayer.h:118->../top.cpp:138]   --->   Operation 81 'add' 'tile_6' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (2.55ns)   --->   "%sf_6 = add i32 %sf_5, i32 1" [../mvau.hpp:159->../convlayer.h:118->../top.cpp:138]   --->   Operation 82 'add' 'sf_6' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (2.55ns)   --->   "%icmp_ln159 = icmp_eq  i32 %sf_6, i32 36" [../mvau.hpp:159->../convlayer.h:118->../top.cpp:138]   --->   Operation 83 'icmp' 'icmp_ln159' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159, void %if.end.i.for.inc85.i_crit_edge, void %VITIS_LOOP_162_6.i" [../mvau.hpp:159->../convlayer.h:118->../top.cpp:138]   --->   Operation 84 'br' 'br_ln159' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln116 = store i32 %sf_6, i32 %sf" [../mvau.hpp:116->../convlayer.h:118->../top.cpp:138]   --->   Operation 85 'store' 'store_ln116' <Predicate = (!icmp_ln122 & !icmp_ln159)> <Delay = 1.58>
ST_2 : Operation 86 [1/1] (1.70ns)   --->   "%store_ln117 = store i32 %tile_6, i32 %tile" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:138]   --->   Operation 86 'store' 'store_ln117' <Predicate = (!icmp_ln122 & !icmp_ln159)> <Delay = 1.70>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln159 = br void %for.inc85.i" [../mvau.hpp:159->../convlayer.h:118->../top.cpp:138]   --->   Operation 87 'br' 'br_ln159' <Predicate = (!icmp_ln122 & !icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (2.55ns)   --->   "%nf = add i32 %nf_6, i32 1" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:138]   --->   Operation 88 'add' 'nf' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (2.55ns)   --->   "%icmp_ln173 = icmp_eq  i32 %nf, i32 64" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:138]   --->   Operation 89 'icmp' 'icmp_ln173' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.69ns)   --->   "%tile_7 = select i1 %icmp_ln173, i32 0, i32 %tile_6" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:138]   --->   Operation 90 'select' 'tile_7' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.69ns)   --->   "%nf_7 = select i1 %icmp_ln173, i32 0, i32 %nf" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:138]   --->   Operation 91 'select' 'nf_7' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln137 = store i32 %nf_7, i32 %nf_4" [../activations.hpp:137->../mvau.hpp:166->../convlayer.h:118->../top.cpp:138]   --->   Operation 92 'store' 'store_ln137' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 1.58>
ST_2 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln116 = store i32 0, i32 %sf" [../mvau.hpp:116->../convlayer.h:118->../top.cpp:138]   --->   Operation 93 'store' 'store_ln116' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 1.58>
ST_2 : Operation 94 [1/1] (1.70ns)   --->   "%store_ln117 = store i32 %tile_7, i32 %tile" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:138]   --->   Operation 94 'store' 'store_ln117' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 1.70>
ST_2 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln122 = store i32 %i_11, i32 %i" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:138]   --->   Operation 95 'store' 'store_ln122' <Predicate = (!icmp_ln122)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 8.27>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%inputBuf_load = load i32 %inputBuf" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 96 'load' 'inputBuf_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 0)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%inputBuf_37_load = load i32 %inputBuf_37" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 97 'load' 'inputBuf_37_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 1)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%inputBuf_38_load = load i32 %inputBuf_38" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 98 'load' 'inputBuf_38_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 2)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%inputBuf_39_load = load i32 %inputBuf_39" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 99 'load' 'inputBuf_39_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 3)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%inputBuf_40_load = load i32 %inputBuf_40" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 100 'load' 'inputBuf_40_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 4)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%inputBuf_41_load = load i32 %inputBuf_41" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 101 'load' 'inputBuf_41_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 5)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%inputBuf_42_load = load i32 %inputBuf_42" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 102 'load' 'inputBuf_42_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 6)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%inputBuf_43_load = load i32 %inputBuf_43" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 103 'load' 'inputBuf_43_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 7)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%inputBuf_44_load = load i32 %inputBuf_44" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 104 'load' 'inputBuf_44_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 8)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%inputBuf_45_load = load i32 %inputBuf_45" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 105 'load' 'inputBuf_45_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 9)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%inputBuf_46_load = load i32 %inputBuf_46" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 106 'load' 'inputBuf_46_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 10)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%inputBuf_47_load = load i32 %inputBuf_47" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 107 'load' 'inputBuf_47_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 11)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%inputBuf_48_load = load i32 %inputBuf_48" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 108 'load' 'inputBuf_48_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 12)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%inputBuf_49_load = load i32 %inputBuf_49" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 109 'load' 'inputBuf_49_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 13)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%inputBuf_50_load = load i32 %inputBuf_50" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 110 'load' 'inputBuf_50_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 14)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%inputBuf_51_load = load i32 %inputBuf_51" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 111 'load' 'inputBuf_51_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 15)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%inputBuf_52_load = load i32 %inputBuf_52" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 112 'load' 'inputBuf_52_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 16)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%inputBuf_53_load = load i32 %inputBuf_53" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 113 'load' 'inputBuf_53_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 17)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%inputBuf_54_load = load i32 %inputBuf_54" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 114 'load' 'inputBuf_54_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 18)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%inputBuf_55_load = load i32 %inputBuf_55" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 115 'load' 'inputBuf_55_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 19)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%inputBuf_56_load = load i32 %inputBuf_56" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 116 'load' 'inputBuf_56_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 20)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%inputBuf_57_load = load i32 %inputBuf_57" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 117 'load' 'inputBuf_57_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 21)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%inputBuf_58_load = load i32 %inputBuf_58" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 118 'load' 'inputBuf_58_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 22)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%inputBuf_59_load = load i32 %inputBuf_59" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 119 'load' 'inputBuf_59_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 23)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%inputBuf_60_load = load i32 %inputBuf_60" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 120 'load' 'inputBuf_60_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 24)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%inputBuf_61_load = load i32 %inputBuf_61" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 121 'load' 'inputBuf_61_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 25)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%inputBuf_62_load = load i32 %inputBuf_62" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 122 'load' 'inputBuf_62_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 26)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%inputBuf_63_load = load i32 %inputBuf_63" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 123 'load' 'inputBuf_63_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 27)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%inputBuf_64_load = load i32 %inputBuf_64" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 124 'load' 'inputBuf_64_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 28)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%inputBuf_65_load = load i32 %inputBuf_65" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 125 'load' 'inputBuf_65_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 29)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%inputBuf_66_load = load i32 %inputBuf_66" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 126 'load' 'inputBuf_66_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 30)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%inputBuf_67_load = load i32 %inputBuf_67" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 127 'load' 'inputBuf_67_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 31)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%inputBuf_68_load = load i32 %inputBuf_68" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 128 'load' 'inputBuf_68_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 32)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%inputBuf_69_load = load i32 %inputBuf_69" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 129 'load' 'inputBuf_69_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 33)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%inputBuf_70_load = load i32 %inputBuf_70" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 130 'load' 'inputBuf_70_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 34)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%inputBuf_71_load = load i32 %inputBuf_71" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 131 'load' 'inputBuf_71_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 35)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (3.20ns)   --->   "%tmp_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.36i32.i32.i6, i6 0, i32 %inputBuf_load, i6 1, i32 %inputBuf_37_load, i6 2, i32 %inputBuf_38_load, i6 3, i32 %inputBuf_39_load, i6 4, i32 %inputBuf_40_load, i6 5, i32 %inputBuf_41_load, i6 6, i32 %inputBuf_42_load, i6 7, i32 %inputBuf_43_load, i6 8, i32 %inputBuf_44_load, i6 9, i32 %inputBuf_45_load, i6 10, i32 %inputBuf_46_load, i6 11, i32 %inputBuf_47_load, i6 12, i32 %inputBuf_48_load, i6 13, i32 %inputBuf_49_load, i6 14, i32 %inputBuf_50_load, i6 15, i32 %inputBuf_51_load, i6 16, i32 %inputBuf_52_load, i6 17, i32 %inputBuf_53_load, i6 18, i32 %inputBuf_54_load, i6 19, i32 %inputBuf_55_load, i6 20, i32 %inputBuf_56_load, i6 21, i32 %inputBuf_57_load, i6 22, i32 %inputBuf_58_load, i6 23, i32 %inputBuf_59_load, i6 24, i32 %inputBuf_60_load, i6 25, i32 %inputBuf_61_load, i6 26, i32 %inputBuf_62_load, i6 27, i32 %inputBuf_63_load, i6 28, i32 %inputBuf_64_load, i6 29, i32 %inputBuf_65_load, i6 30, i32 %inputBuf_66_load, i6 31, i32 %inputBuf_67_load, i6 32, i32 %inputBuf_68_load, i6 33, i32 %inputBuf_69_load, i6 34, i32 %inputBuf_70_load, i6 35, i32 %inputBuf_71_load, i32 0, i6 %trunc_ln117" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:138]   --->   Operation 132 'sparsemux' 'tmp_i' <Predicate = (!icmp_ln122 & !icmp_ln125)> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end.i"   --->   Operation 133 'br' 'br_ln0' <Predicate = (!icmp_ln122 & !icmp_ln125)> <Delay = 1.58>
ST_3 : Operation 134 [1/1] (3.63ns)   --->   "%inputBuf_72 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %convInp_1" [../mvau.hpp:127->../convlayer.h:118->../top.cpp:138]   --->   Operation 134 'read' 'inputBuf_72' <Predicate = (!icmp_ln122 & icmp_ln125)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 135 [1/1] (1.91ns)   --->   "%switch_ln129 = switch i6 %trunc_ln117, void %arrayidx.case.35.i, i6 0, void %if.then.i.if.end.i_crit_edge309, i6 1, void %arrayidx.case.1.i, i6 2, void %arrayidx.case.2.i, i6 3, void %arrayidx.case.3.i, i6 4, void %arrayidx.case.4.i, i6 5, void %arrayidx.case.5.i, i6 6, void %arrayidx.case.6.i, i6 7, void %arrayidx.case.7.i, i6 8, void %arrayidx.case.8.i, i6 9, void %arrayidx.case.9.i, i6 10, void %arrayidx.case.10.i, i6 11, void %arrayidx.case.11.i, i6 12, void %arrayidx.case.12.i, i6 13, void %arrayidx.case.13.i, i6 14, void %arrayidx.case.14.i, i6 15, void %arrayidx.case.15.i, i6 16, void %arrayidx.case.16.i, i6 17, void %arrayidx.case.17.i, i6 18, void %arrayidx.case.18.i, i6 19, void %arrayidx.case.19.i, i6 20, void %arrayidx.case.20.i, i6 21, void %arrayidx.case.21.i, i6 22, void %arrayidx.case.22.i, i6 23, void %arrayidx.case.23.i, i6 24, void %arrayidx.case.24.i, i6 25, void %arrayidx.case.25.i, i6 26, void %arrayidx.case.26.i, i6 27, void %arrayidx.case.27.i, i6 28, void %arrayidx.case.28.i, i6 29, void %arrayidx.case.29.i, i6 30, void %arrayidx.case.30.i, i6 31, void %arrayidx.case.31.i, i6 32, void %arrayidx.case.32.i, i6 33, void %arrayidx.case.33.i, i6 34, void %if.then.i.if.end.i_crit_edge" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 135 'switch' 'switch_ln129' <Predicate = (!icmp_ln122 & icmp_ln125)> <Delay = 1.91>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_70" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 136 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 34)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 137 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 34)> <Delay = 1.58>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_69" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 138 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 33)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 139 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 33)> <Delay = 1.58>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_68" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 140 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 32)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 141 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 32)> <Delay = 1.58>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_67" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 142 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 31)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 143 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 31)> <Delay = 1.58>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_66" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 144 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 30)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 145 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 30)> <Delay = 1.58>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_65" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 146 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 29)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 147 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 29)> <Delay = 1.58>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_64" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 148 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 28)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 149 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 28)> <Delay = 1.58>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_63" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 150 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 27)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 151 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 27)> <Delay = 1.58>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_62" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 152 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 26)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 153 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 26)> <Delay = 1.58>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_61" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 154 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 25)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 155 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 25)> <Delay = 1.58>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_60" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 156 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 24)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 157 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 24)> <Delay = 1.58>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_59" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 158 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 23)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 159 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 23)> <Delay = 1.58>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_58" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 160 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 22)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 161 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 22)> <Delay = 1.58>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_57" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 162 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 21)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 163 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 21)> <Delay = 1.58>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_56" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 164 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 20)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 165 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 20)> <Delay = 1.58>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_55" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 166 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 19)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 167 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 19)> <Delay = 1.58>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_54" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 168 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 18)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 169 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 18)> <Delay = 1.58>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_53" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 170 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 17)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 171 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 17)> <Delay = 1.58>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_52" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 172 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 16)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 173 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 16)> <Delay = 1.58>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_51" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 174 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 15)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 175 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 15)> <Delay = 1.58>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_50" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 176 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 14)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 177 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 14)> <Delay = 1.58>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_49" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 178 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 13)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 179 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 13)> <Delay = 1.58>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_48" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 180 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 12)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 181 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 12)> <Delay = 1.58>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_47" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 182 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 11)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 183 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 11)> <Delay = 1.58>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_46" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 184 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 10)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 185 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 10)> <Delay = 1.58>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_45" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 186 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 9)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 187 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 9)> <Delay = 1.58>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_44" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 188 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 8)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 189 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 8)> <Delay = 1.58>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_43" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 190 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 7)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 191 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 7)> <Delay = 1.58>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_42" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 192 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 6)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 193 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 6)> <Delay = 1.58>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_41" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 194 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 5)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 195 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 5)> <Delay = 1.58>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_40" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 196 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 4)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 197 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 4)> <Delay = 1.58>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_39" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 198 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 3)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 199 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 3)> <Delay = 1.58>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_38" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 200 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 2)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 201 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 2)> <Delay = 1.58>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_37" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 202 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 1)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 203 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 1)> <Delay = 1.58>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 204 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 0)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 205 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 0)> <Delay = 1.58>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_72, i32 %inputBuf_71" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 206 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 != 0 & trunc_ln117 != 1 & trunc_ln117 != 2 & trunc_ln117 != 3 & trunc_ln117 != 4 & trunc_ln117 != 5 & trunc_ln117 != 6 & trunc_ln117 != 7 & trunc_ln117 != 8 & trunc_ln117 != 9 & trunc_ln117 != 10 & trunc_ln117 != 11 & trunc_ln117 != 12 & trunc_ln117 != 13 & trunc_ln117 != 14 & trunc_ln117 != 15 & trunc_ln117 != 16 & trunc_ln117 != 17 & trunc_ln117 != 18 & trunc_ln117 != 19 & trunc_ln117 != 20 & trunc_ln117 != 21 & trunc_ln117 != 22 & trunc_ln117 != 23 & trunc_ln117 != 24 & trunc_ln117 != 25 & trunc_ln117 != 26 & trunc_ln117 != 27 & trunc_ln117 != 28 & trunc_ln117 != 29 & trunc_ln117 != 30 & trunc_ln117 != 31 & trunc_ln117 != 32 & trunc_ln117 != 33 & trunc_ln117 != 34)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:138]   --->   Operation 207 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 != 0 & trunc_ln117 != 1 & trunc_ln117 != 2 & trunc_ln117 != 3 & trunc_ln117 != 4 & trunc_ln117 != 5 & trunc_ln117 != 6 & trunc_ln117 != 7 & trunc_ln117 != 8 & trunc_ln117 != 9 & trunc_ln117 != 10 & trunc_ln117 != 11 & trunc_ln117 != 12 & trunc_ln117 != 13 & trunc_ln117 != 14 & trunc_ln117 != 15 & trunc_ln117 != 16 & trunc_ln117 != 17 & trunc_ln117 != 18 & trunc_ln117 != 19 & trunc_ln117 != 20 & trunc_ln117 != 21 & trunc_ln117 != 22 & trunc_ln117 != 23 & trunc_ln117 != 24 & trunc_ln117 != 25 & trunc_ln117 != 26 & trunc_ln117 != 27 & trunc_ln117 != 28 & trunc_ln117 != 29 & trunc_ln117 != 30 & trunc_ln117 != 31 & trunc_ln117 != 32 & trunc_ln117 != 33 & trunc_ln117 != 34)> <Delay = 1.58>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%inElem = phi i32 %tmp_i, void %if.else.i, i32 %inputBuf_72, void %arrayidx.case.35.i, i32 %inputBuf_72, void %arrayidx.case.33.i, i32 %inputBuf_72, void %arrayidx.case.32.i, i32 %inputBuf_72, void %arrayidx.case.31.i, i32 %inputBuf_72, void %arrayidx.case.30.i, i32 %inputBuf_72, void %arrayidx.case.29.i, i32 %inputBuf_72, void %arrayidx.case.28.i, i32 %inputBuf_72, void %arrayidx.case.27.i, i32 %inputBuf_72, void %arrayidx.case.26.i, i32 %inputBuf_72, void %arrayidx.case.25.i, i32 %inputBuf_72, void %arrayidx.case.24.i, i32 %inputBuf_72, void %arrayidx.case.23.i, i32 %inputBuf_72, void %arrayidx.case.22.i, i32 %inputBuf_72, void %arrayidx.case.21.i, i32 %inputBuf_72, void %arrayidx.case.20.i, i32 %inputBuf_72, void %arrayidx.case.19.i, i32 %inputBuf_72, void %arrayidx.case.18.i, i32 %inputBuf_72, void %arrayidx.case.17.i, i32 %inputBuf_72, void %arrayidx.case.16.i, i32 %inputBuf_72, void %arrayidx.case.15.i, i32 %inputBuf_72, void %arrayidx.case.14.i, i32 %inputBuf_72, void %arrayidx.case.13.i, i32 %inputBuf_72, void %arrayidx.case.12.i, i32 %inputBuf_72, void %arrayidx.case.11.i, i32 %inputBuf_72, void %arrayidx.case.10.i, i32 %inputBuf_72, void %arrayidx.case.9.i, i32 %inputBuf_72, void %arrayidx.case.8.i, i32 %inputBuf_72, void %arrayidx.case.7.i, i32 %inputBuf_72, void %arrayidx.case.6.i, i32 %inputBuf_72, void %arrayidx.case.5.i, i32 %inputBuf_72, void %arrayidx.case.4.i, i32 %inputBuf_72, void %arrayidx.case.3.i, i32 %inputBuf_72, void %arrayidx.case.2.i, i32 %inputBuf_72, void %arrayidx.case.1.i, i32 %inputBuf_72, void %if.then.i.if.end.i_crit_edge, i32 %inputBuf_72, void %if.then.i.if.end.i_crit_edge309"   --->   Operation 208 'phi' 'inElem' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i32 %inElem" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:138]   --->   Operation 209 'trunc' 'trunc_ln108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [1/2] (3.25ns)   --->   "%wgt = load i12 %p_ZL8weights4_0_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:138]   --->   Operation 210 'load' 'wgt' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_3 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_522)   --->   "%empty = trunc i32 %wgt" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:138]   --->   Operation 211 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_522)   --->   "%xor_ln67 = xor i1 %trunc_ln108, i1 %empty" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 212 'xor' 'xor_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_522)   --->   "%xor_ln67_1024 = xor i1 %xor_ln67, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 213 'xor' 'xor_ln67_1024' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_522)   --->   "%zext_ln169 = zext i1 %xor_ln67_1024" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 214 'zext' 'zext_ln169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_518)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 215 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_1549 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 1" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 216 'bitselect' 'tmp_1549' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_518)   --->   "%xor_ln67_1025 = xor i1 %tmp_1549, i1 %tmp" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 217 'xor' 'xor_ln67_1025' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_518)   --->   "%xor_ln67_1026 = xor i1 %xor_ln67_1025, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 218 'xor' 'xor_ln67_1026' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_518)   --->   "%zext_ln169_928 = zext i1 %xor_ln67_1026" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 219 'zext' 'zext_ln169_928' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_522)   --->   "%tmp_1550 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 220 'bitselect' 'tmp_1550' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_1551 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 2" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 221 'bitselect' 'tmp_1551' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_522)   --->   "%xor_ln67_1027 = xor i1 %tmp_1551, i1 %tmp_1550" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 222 'xor' 'xor_ln67_1027' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_522)   --->   "%xor_ln67_1028 = xor i1 %xor_ln67_1027, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 223 'xor' 'xor_ln67_1028' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_522)   --->   "%zext_ln169_929 = zext i1 %xor_ln67_1028" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 224 'zext' 'zext_ln169_929' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1030)   --->   "%tmp_1552 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 225 'bitselect' 'tmp_1552' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_1553 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 3" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 226 'bitselect' 'tmp_1553' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1030)   --->   "%xor_ln67_1029 = xor i1 %tmp_1553, i1 %tmp_1552" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 227 'xor' 'xor_ln67_1029' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1030 = xor i1 %xor_ln67_1029, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 228 'xor' 'xor_ln67_1030' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln169_930 = zext i1 %xor_ln67_1030" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 229 'zext' 'zext_ln169_930' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_515)   --->   "%tmp_1554 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 230 'bitselect' 'tmp_1554' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_1555 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 4" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 231 'bitselect' 'tmp_1555' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_515)   --->   "%xor_ln67_1031 = xor i1 %tmp_1555, i1 %tmp_1554" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 232 'xor' 'xor_ln67_1031' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_515)   --->   "%xor_ln67_1032 = xor i1 %xor_ln67_1031, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 233 'xor' 'xor_ln67_1032' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_515)   --->   "%zext_ln169_931 = zext i1 %xor_ln67_1032" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 234 'zext' 'zext_ln169_931' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_534)   --->   "%tmp_1556 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 235 'bitselect' 'tmp_1556' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_1557 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 5" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 236 'bitselect' 'tmp_1557' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_534)   --->   "%xor_ln67_1033 = xor i1 %tmp_1557, i1 %tmp_1556" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 237 'xor' 'xor_ln67_1033' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_534)   --->   "%xor_ln67_1034 = xor i1 %xor_ln67_1033, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 238 'xor' 'xor_ln67_1034' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_534)   --->   "%zext_ln169_932 = zext i1 %xor_ln67_1034" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 239 'zext' 'zext_ln169_932' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_1559 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 6" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 240 'bitselect' 'tmp_1559' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_514)   --->   "%tmp_1560 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 241 'bitselect' 'tmp_1560' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_1561 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 7" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 242 'bitselect' 'tmp_1561' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_514)   --->   "%xor_ln67_1037 = xor i1 %tmp_1561, i1 %tmp_1560" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 243 'xor' 'xor_ln67_1037' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_514)   --->   "%xor_ln67_1038 = xor i1 %xor_ln67_1037, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 244 'xor' 'xor_ln67_1038' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_514)   --->   "%zext_ln169_934 = zext i1 %xor_ln67_1038" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 245 'zext' 'zext_ln169_934' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_533)   --->   "%tmp_1562 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 246 'bitselect' 'tmp_1562' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_1563 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 8" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 247 'bitselect' 'tmp_1563' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_533)   --->   "%xor_ln67_1039 = xor i1 %tmp_1563, i1 %tmp_1562" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 248 'xor' 'xor_ln67_1039' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_533)   --->   "%xor_ln67_1040 = xor i1 %xor_ln67_1039, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 249 'xor' 'xor_ln67_1040' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_533)   --->   "%zext_ln169_935 = zext i1 %xor_ln67_1040" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 250 'zext' 'zext_ln169_935' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_521)   --->   "%tmp_1564 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 251 'bitselect' 'tmp_1564' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_1565 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 9" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 252 'bitselect' 'tmp_1565' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_521)   --->   "%xor_ln67_1041 = xor i1 %tmp_1565, i1 %tmp_1564" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 253 'xor' 'xor_ln67_1041' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_521)   --->   "%xor_ln67_1042 = xor i1 %xor_ln67_1041, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 254 'xor' 'xor_ln67_1042' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_521)   --->   "%zext_ln169_936 = zext i1 %xor_ln67_1042" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 255 'zext' 'zext_ln169_936' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_514)   --->   "%tmp_1566 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 256 'bitselect' 'tmp_1566' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_1567 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 10" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 257 'bitselect' 'tmp_1567' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_514)   --->   "%xor_ln67_1043 = xor i1 %tmp_1567, i1 %tmp_1566" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 258 'xor' 'xor_ln67_1043' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_514)   --->   "%xor_ln67_1044 = xor i1 %xor_ln67_1043, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 259 'xor' 'xor_ln67_1044' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_514)   --->   "%zext_ln169_937 = zext i1 %xor_ln67_1044" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 260 'zext' 'zext_ln169_937' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_521)   --->   "%tmp_1568 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 261 'bitselect' 'tmp_1568' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_1569 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 11" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 262 'bitselect' 'tmp_1569' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_521)   --->   "%xor_ln67_1045 = xor i1 %tmp_1569, i1 %tmp_1568" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 263 'xor' 'xor_ln67_1045' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_521)   --->   "%xor_ln67_1046 = xor i1 %xor_ln67_1045, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 264 'xor' 'xor_ln67_1046' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_521)   --->   "%zext_ln169_938 = zext i1 %xor_ln67_1046" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 265 'zext' 'zext_ln169_938' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1048)   --->   "%tmp_1570 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 266 'bitselect' 'tmp_1570' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_1571 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 12" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 267 'bitselect' 'tmp_1571' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1048)   --->   "%xor_ln67_1047 = xor i1 1, i1 %tmp_1570" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 268 'xor' 'xor_ln67_1047' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1048 = xor i1 %xor_ln67_1047, i1 %tmp_1571" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 269 'xor' 'xor_ln67_1048' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln169_939 = zext i1 %xor_ln67_1048" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 270 'zext' 'zext_ln169_939' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_533)   --->   "%tmp_1572 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 271 'bitselect' 'tmp_1572' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_1573 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 13" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 272 'bitselect' 'tmp_1573' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_533)   --->   "%xor_ln67_1049 = xor i1 %tmp_1573, i1 %tmp_1572" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 273 'xor' 'xor_ln67_1049' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_533)   --->   "%xor_ln67_1050 = xor i1 %xor_ln67_1049, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 274 'xor' 'xor_ln67_1050' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_533)   --->   "%zext_ln169_940 = zext i1 %xor_ln67_1050" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 275 'zext' 'zext_ln169_940' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_527)   --->   "%tmp_1574 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 276 'bitselect' 'tmp_1574' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_1575 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 14" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 277 'bitselect' 'tmp_1575' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_527)   --->   "%xor_ln67_1051 = xor i1 %tmp_1575, i1 %tmp_1574" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 278 'xor' 'xor_ln67_1051' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_527)   --->   "%xor_ln67_1052 = xor i1 %xor_ln67_1051, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 279 'xor' 'xor_ln67_1052' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_527)   --->   "%zext_ln169_941 = zext i1 %xor_ln67_1052" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 280 'zext' 'zext_ln169_941' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_512)   --->   "%tmp_1576 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 281 'bitselect' 'tmp_1576' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_1577 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 15" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 282 'bitselect' 'tmp_1577' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_512)   --->   "%xor_ln67_1053 = xor i1 %tmp_1577, i1 %tmp_1576" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 283 'xor' 'xor_ln67_1053' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_512)   --->   "%xor_ln67_1054 = xor i1 %xor_ln67_1053, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 284 'xor' 'xor_ln67_1054' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_512)   --->   "%zext_ln169_942 = zext i1 %xor_ln67_1054" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 285 'zext' 'zext_ln169_942' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_529)   --->   "%tmp_1578 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 286 'bitselect' 'tmp_1578' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_1579 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 16" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 287 'bitselect' 'tmp_1579' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_529)   --->   "%xor_ln67_1055 = xor i1 %tmp_1579, i1 %tmp_1578" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 288 'xor' 'xor_ln67_1055' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_529)   --->   "%xor_ln67_1056 = xor i1 %xor_ln67_1055, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 289 'xor' 'xor_ln67_1056' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_529)   --->   "%zext_ln169_943 = zext i1 %xor_ln67_1056" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 290 'zext' 'zext_ln169_943' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_536)   --->   "%tmp_1580 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 291 'bitselect' 'tmp_1580' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_1581 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 17" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 292 'bitselect' 'tmp_1581' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_536)   --->   "%xor_ln67_1057 = xor i1 %tmp_1581, i1 %tmp_1580" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 293 'xor' 'xor_ln67_1057' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_536)   --->   "%xor_ln67_1058 = xor i1 %xor_ln67_1057, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 294 'xor' 'xor_ln67_1058' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_536)   --->   "%zext_ln169_944 = zext i1 %xor_ln67_1058" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 295 'zext' 'zext_ln169_944' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_519)   --->   "%tmp_1582 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 296 'bitselect' 'tmp_1582' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_1583 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 18" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 297 'bitselect' 'tmp_1583' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_519)   --->   "%xor_ln67_1059 = xor i1 %tmp_1583, i1 %tmp_1582" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 298 'xor' 'xor_ln67_1059' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_519)   --->   "%xor_ln67_1060 = xor i1 %xor_ln67_1059, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 299 'xor' 'xor_ln67_1060' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_519)   --->   "%zext_ln169_945 = zext i1 %xor_ln67_1060" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 300 'zext' 'zext_ln169_945' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1062)   --->   "%tmp_1584 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 301 'bitselect' 'tmp_1584' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_1585 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 19" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 302 'bitselect' 'tmp_1585' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1062)   --->   "%xor_ln67_1061 = xor i1 1, i1 %tmp_1584" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 303 'xor' 'xor_ln67_1061' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 304 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1062 = xor i1 %xor_ln67_1061, i1 %tmp_1585" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 304 'xor' 'xor_ln67_1062' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln169_946 = zext i1 %xor_ln67_1062" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 305 'zext' 'zext_ln169_946' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_536)   --->   "%tmp_1586 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 306 'bitselect' 'tmp_1586' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_1587 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 20" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 307 'bitselect' 'tmp_1587' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_536)   --->   "%xor_ln67_1063 = xor i1 %tmp_1587, i1 %tmp_1586" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 308 'xor' 'xor_ln67_1063' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_536)   --->   "%xor_ln67_1064 = xor i1 %xor_ln67_1063, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 309 'xor' 'xor_ln67_1064' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_536)   --->   "%zext_ln169_947 = zext i1 %xor_ln67_1064" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 310 'zext' 'zext_ln169_947' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_512)   --->   "%tmp_1588 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 311 'bitselect' 'tmp_1588' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_1589 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 21" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 312 'bitselect' 'tmp_1589' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_512)   --->   "%xor_ln67_1065 = xor i1 %tmp_1589, i1 %tmp_1588" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 313 'xor' 'xor_ln67_1065' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_512)   --->   "%xor_ln67_1066 = xor i1 %xor_ln67_1065, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 314 'xor' 'xor_ln67_1066' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_512)   --->   "%zext_ln169_948 = zext i1 %xor_ln67_1066" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 315 'zext' 'zext_ln169_948' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_518)   --->   "%tmp_1590 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 316 'bitselect' 'tmp_1590' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_1591 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 22" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 317 'bitselect' 'tmp_1591' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_518)   --->   "%xor_ln67_1067 = xor i1 %tmp_1591, i1 %tmp_1590" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 318 'xor' 'xor_ln67_1067' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_518)   --->   "%xor_ln67_1068 = xor i1 %xor_ln67_1067, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 319 'xor' 'xor_ln67_1068' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_518)   --->   "%zext_ln169_949 = zext i1 %xor_ln67_1068" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 320 'zext' 'zext_ln169_949' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_534)   --->   "%tmp_1592 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 321 'bitselect' 'tmp_1592' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_1593 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 23" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 322 'bitselect' 'tmp_1593' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_534)   --->   "%xor_ln67_1069 = xor i1 %tmp_1593, i1 %tmp_1592" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 323 'xor' 'xor_ln67_1069' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_534)   --->   "%xor_ln67_1070 = xor i1 %xor_ln67_1069, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 324 'xor' 'xor_ln67_1070' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_534)   --->   "%zext_ln169_950 = zext i1 %xor_ln67_1070" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 325 'zext' 'zext_ln169_950' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_515)   --->   "%tmp_1594 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 326 'bitselect' 'tmp_1594' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_1595 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 24" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 327 'bitselect' 'tmp_1595' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_515)   --->   "%xor_ln67_1071 = xor i1 %tmp_1595, i1 %tmp_1594" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 328 'xor' 'xor_ln67_1071' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_515)   --->   "%xor_ln67_1072 = xor i1 %xor_ln67_1071, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 329 'xor' 'xor_ln67_1072' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_515)   --->   "%zext_ln169_951 = zext i1 %xor_ln67_1072" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 330 'zext' 'zext_ln169_951' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_526)   --->   "%tmp_1596 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 331 'bitselect' 'tmp_1596' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_1597 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 25" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 332 'bitselect' 'tmp_1597' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_526)   --->   "%xor_ln67_1073 = xor i1 %tmp_1597, i1 %tmp_1596" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 333 'xor' 'xor_ln67_1073' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_526)   --->   "%xor_ln67_1074 = xor i1 %xor_ln67_1073, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 334 'xor' 'xor_ln67_1074' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_526)   --->   "%zext_ln169_952 = zext i1 %xor_ln67_1074" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 335 'zext' 'zext_ln169_952' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_519)   --->   "%tmp_1598 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 336 'bitselect' 'tmp_1598' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_1599 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 26" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 337 'bitselect' 'tmp_1599' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_519)   --->   "%xor_ln67_1075 = xor i1 %tmp_1599, i1 %tmp_1598" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 338 'xor' 'xor_ln67_1075' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_519)   --->   "%xor_ln67_1076 = xor i1 %xor_ln67_1075, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 339 'xor' 'xor_ln67_1076' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_519)   --->   "%zext_ln169_953 = zext i1 %xor_ln67_1076" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 340 'zext' 'zext_ln169_953' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_527)   --->   "%tmp_1600 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 341 'bitselect' 'tmp_1600' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_1601 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 27" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 342 'bitselect' 'tmp_1601' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_527)   --->   "%xor_ln67_1077 = xor i1 %tmp_1601, i1 %tmp_1600" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 343 'xor' 'xor_ln67_1077' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_527)   --->   "%xor_ln67_1078 = xor i1 %xor_ln67_1077, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 344 'xor' 'xor_ln67_1078' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_527)   --->   "%zext_ln169_954 = zext i1 %xor_ln67_1078" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 345 'zext' 'zext_ln169_954' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_530)   --->   "%tmp_1602 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 346 'bitselect' 'tmp_1602' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_1603 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 28" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 347 'bitselect' 'tmp_1603' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_530)   --->   "%xor_ln67_1079 = xor i1 %tmp_1603, i1 %tmp_1602" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 348 'xor' 'xor_ln67_1079' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_530)   --->   "%xor_ln67_1080 = xor i1 %xor_ln67_1079, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 349 'xor' 'xor_ln67_1080' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_530)   --->   "%zext_ln169_955 = zext i1 %xor_ln67_1080" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 350 'zext' 'zext_ln169_955' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_530)   --->   "%tmp_1604 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 351 'bitselect' 'tmp_1604' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_1605 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 29" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 352 'bitselect' 'tmp_1605' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_530)   --->   "%xor_ln67_1081 = xor i1 %tmp_1605, i1 %tmp_1604" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 353 'xor' 'xor_ln67_1081' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_530)   --->   "%xor_ln67_1082 = xor i1 %xor_ln67_1081, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 354 'xor' 'xor_ln67_1082' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_530)   --->   "%zext_ln169_956 = zext i1 %xor_ln67_1082" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 355 'zext' 'zext_ln169_956' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_529)   --->   "%tmp_1606 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 356 'bitselect' 'tmp_1606' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_1607 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 30" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 357 'bitselect' 'tmp_1607' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_529)   --->   "%xor_ln67_1083 = xor i1 %tmp_1607, i1 %tmp_1606" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 358 'xor' 'xor_ln67_1083' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_529)   --->   "%xor_ln67_1084 = xor i1 %xor_ln67_1083, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 359 'xor' 'xor_ln67_1084' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_529)   --->   "%zext_ln169_957 = zext i1 %xor_ln67_1084" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 360 'zext' 'zext_ln169_957' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_526)   --->   "%tmp_1608 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 361 'bitselect' 'tmp_1608' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_1609 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 31" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 362 'bitselect' 'tmp_1609' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_526)   --->   "%xor_ln67_1085 = xor i1 %tmp_1609, i1 %tmp_1608" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 363 'xor' 'xor_ln67_1085' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_526)   --->   "%xor_ln67_1086 = xor i1 %xor_ln67_1085, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 364 'xor' 'xor_ln67_1086' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_526)   --->   "%zext_ln169_958 = zext i1 %xor_ln67_1086" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 365 'zext' 'zext_ln169_958' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_512 = add i2 %zext_ln169_942, i2 %zext_ln169_948" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 366 'add' 'add_ln169_512' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 367 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_514 = add i2 %zext_ln169_937, i2 %zext_ln169_934" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 367 'add' 'add_ln169_514' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 368 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_515 = add i2 %zext_ln169_931, i2 %zext_ln169_951" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 368 'add' 'add_ln169_515' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 369 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_518 = add i2 %zext_ln169_928, i2 %zext_ln169_949" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 369 'add' 'add_ln169_518' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 370 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_519 = add i2 %zext_ln169_953, i2 %zext_ln169_945" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 370 'add' 'add_ln169_519' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 371 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_521 = add i2 %zext_ln169_936, i2 %zext_ln169_938" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 371 'add' 'add_ln169_521' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 372 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_522 = add i2 %zext_ln169_929, i2 %zext_ln169" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 372 'add' 'add_ln169_522' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 373 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_526 = add i2 %zext_ln169_952, i2 %zext_ln169_958" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 373 'add' 'add_ln169_526' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 374 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_527 = add i2 %zext_ln169_941, i2 %zext_ln169_954" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 374 'add' 'add_ln169_527' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 375 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_529 = add i2 %zext_ln169_943, i2 %zext_ln169_957" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 375 'add' 'add_ln169_529' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 376 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_530 = add i2 %zext_ln169_955, i2 %zext_ln169_956" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 376 'add' 'add_ln169_530' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 377 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_533 = add i2 %zext_ln169_940, i2 %zext_ln169_935" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 377 'add' 'add_ln169_533' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 378 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_534 = add i2 %zext_ln169_932, i2 %zext_ln169_950" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 378 'add' 'add_ln169_534' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 379 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_536 = add i2 %zext_ln169_947, i2 %zext_ln169_944" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 379 'add' 'add_ln169_536' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 380 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_537 = add i2 %zext_ln169_946, i2 %zext_ln169_939" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 380 'add' 'add_ln169_537' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 381 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_538 = add i2 %add_ln169_537, i2 %zext_ln169_930" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 381 'add' 'add_ln169_538' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 382 [1/2] (3.25ns)   --->   "%wgt_47 = load i12 %p_ZL8weights4_1_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:138]   --->   Operation 382 'load' 'wgt_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_3 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_554)   --->   "%empty_1258 = trunc i32 %wgt_47" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:138]   --->   Operation 383 'trunc' 'empty_1258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_554)   --->   "%xor_ln67_1087 = xor i1 %trunc_ln108, i1 %empty_1258" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 384 'xor' 'xor_ln67_1087' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_554)   --->   "%xor_ln67_1088 = xor i1 %xor_ln67_1087, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 385 'xor' 'xor_ln67_1088' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_554)   --->   "%zext_ln169_985 = zext i1 %xor_ln67_1088" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 386 'zext' 'zext_ln169_985' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_550)   --->   "%tmp_1610 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_47, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 387 'bitselect' 'tmp_1610' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_550)   --->   "%xor_ln67_1089 = xor i1 %tmp_1549, i1 %tmp_1610" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 388 'xor' 'xor_ln67_1089' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_550)   --->   "%xor_ln67_1090 = xor i1 %xor_ln67_1089, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 389 'xor' 'xor_ln67_1090' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_550)   --->   "%zext_ln169_986 = zext i1 %xor_ln67_1090" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 390 'zext' 'zext_ln169_986' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_554)   --->   "%tmp_1611 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_47, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 391 'bitselect' 'tmp_1611' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_554)   --->   "%xor_ln67_1091 = xor i1 %tmp_1551, i1 %tmp_1611" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 392 'xor' 'xor_ln67_1091' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_554)   --->   "%xor_ln67_1092 = xor i1 %xor_ln67_1091, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 393 'xor' 'xor_ln67_1092' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_554)   --->   "%zext_ln169_987 = zext i1 %xor_ln67_1092" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 394 'zext' 'zext_ln169_987' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1094)   --->   "%tmp_1612 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_47, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 395 'bitselect' 'tmp_1612' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1094)   --->   "%xor_ln67_1093 = xor i1 %tmp_1553, i1 %tmp_1612" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 396 'xor' 'xor_ln67_1093' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 397 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1094 = xor i1 %xor_ln67_1093, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 397 'xor' 'xor_ln67_1094' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln169_988 = zext i1 %xor_ln67_1094" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 398 'zext' 'zext_ln169_988' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_547)   --->   "%tmp_1613 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_47, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 399 'bitselect' 'tmp_1613' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_547)   --->   "%xor_ln67_1095 = xor i1 %tmp_1555, i1 %tmp_1613" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 400 'xor' 'xor_ln67_1095' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_547)   --->   "%xor_ln67_1096 = xor i1 %xor_ln67_1095, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 401 'xor' 'xor_ln67_1096' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_547)   --->   "%zext_ln169_989 = zext i1 %xor_ln67_1096" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 402 'zext' 'zext_ln169_989' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_566)   --->   "%tmp_1614 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_47, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 403 'bitselect' 'tmp_1614' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_566)   --->   "%xor_ln67_1097 = xor i1 %tmp_1557, i1 %tmp_1614" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 404 'xor' 'xor_ln67_1097' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_566)   --->   "%xor_ln67_1098 = xor i1 %xor_ln67_1097, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 405 'xor' 'xor_ln67_1098' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_566)   --->   "%zext_ln169_990 = zext i1 %xor_ln67_1098" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 406 'zext' 'zext_ln169_990' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_546)   --->   "%tmp_1616 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_47, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 407 'bitselect' 'tmp_1616' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_546)   --->   "%xor_ln67_1101 = xor i1 %tmp_1561, i1 %tmp_1616" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 408 'xor' 'xor_ln67_1101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_546)   --->   "%xor_ln67_1102 = xor i1 %xor_ln67_1101, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 409 'xor' 'xor_ln67_1102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_546)   --->   "%zext_ln169_992 = zext i1 %xor_ln67_1102" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 410 'zext' 'zext_ln169_992' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_565)   --->   "%tmp_1617 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_47, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 411 'bitselect' 'tmp_1617' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_565)   --->   "%xor_ln67_1103 = xor i1 %tmp_1563, i1 %tmp_1617" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 412 'xor' 'xor_ln67_1103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_565)   --->   "%xor_ln67_1104 = xor i1 %xor_ln67_1103, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 413 'xor' 'xor_ln67_1104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_565)   --->   "%zext_ln169_993 = zext i1 %xor_ln67_1104" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 414 'zext' 'zext_ln169_993' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_553)   --->   "%tmp_1618 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_47, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 415 'bitselect' 'tmp_1618' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_553)   --->   "%xor_ln67_1105 = xor i1 %tmp_1565, i1 %tmp_1618" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 416 'xor' 'xor_ln67_1105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_553)   --->   "%xor_ln67_1106 = xor i1 %xor_ln67_1105, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 417 'xor' 'xor_ln67_1106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_553)   --->   "%zext_ln169_994 = zext i1 %xor_ln67_1106" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 418 'zext' 'zext_ln169_994' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_546)   --->   "%tmp_1619 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_47, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 419 'bitselect' 'tmp_1619' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_546)   --->   "%xor_ln67_1107 = xor i1 %tmp_1567, i1 %tmp_1619" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 420 'xor' 'xor_ln67_1107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_546)   --->   "%xor_ln67_1108 = xor i1 %xor_ln67_1107, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 421 'xor' 'xor_ln67_1108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_546)   --->   "%zext_ln169_995 = zext i1 %xor_ln67_1108" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 422 'zext' 'zext_ln169_995' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_553)   --->   "%tmp_1620 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_47, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 423 'bitselect' 'tmp_1620' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_553)   --->   "%xor_ln67_1109 = xor i1 %tmp_1569, i1 %tmp_1620" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 424 'xor' 'xor_ln67_1109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_553)   --->   "%xor_ln67_1110 = xor i1 %xor_ln67_1109, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 425 'xor' 'xor_ln67_1110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_553)   --->   "%zext_ln169_996 = zext i1 %xor_ln67_1110" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 426 'zext' 'zext_ln169_996' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1112)   --->   "%tmp_1621 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_47, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 427 'bitselect' 'tmp_1621' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1112)   --->   "%xor_ln67_1111 = xor i1 1, i1 %tmp_1621" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 428 'xor' 'xor_ln67_1111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 429 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1112 = xor i1 %xor_ln67_1111, i1 %tmp_1571" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 429 'xor' 'xor_ln67_1112' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln169_997 = zext i1 %xor_ln67_1112" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 430 'zext' 'zext_ln169_997' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_565)   --->   "%tmp_1622 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_47, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 431 'bitselect' 'tmp_1622' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_565)   --->   "%xor_ln67_1113 = xor i1 %tmp_1573, i1 %tmp_1622" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 432 'xor' 'xor_ln67_1113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_565)   --->   "%xor_ln67_1114 = xor i1 %xor_ln67_1113, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 433 'xor' 'xor_ln67_1114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_565)   --->   "%zext_ln169_998 = zext i1 %xor_ln67_1114" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 434 'zext' 'zext_ln169_998' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_559)   --->   "%tmp_1623 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_47, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 435 'bitselect' 'tmp_1623' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_559)   --->   "%xor_ln67_1115 = xor i1 %tmp_1575, i1 %tmp_1623" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 436 'xor' 'xor_ln67_1115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_559)   --->   "%xor_ln67_1116 = xor i1 %xor_ln67_1115, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 437 'xor' 'xor_ln67_1116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_559)   --->   "%zext_ln169_999 = zext i1 %xor_ln67_1116" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 438 'zext' 'zext_ln169_999' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_544)   --->   "%tmp_1624 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_47, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 439 'bitselect' 'tmp_1624' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_544)   --->   "%xor_ln67_1117 = xor i1 %tmp_1577, i1 %tmp_1624" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 440 'xor' 'xor_ln67_1117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_544)   --->   "%xor_ln67_1118 = xor i1 %xor_ln67_1117, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 441 'xor' 'xor_ln67_1118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_544)   --->   "%zext_ln169_1000 = zext i1 %xor_ln67_1118" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 442 'zext' 'zext_ln169_1000' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_561)   --->   "%tmp_1625 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_47, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 443 'bitselect' 'tmp_1625' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_561)   --->   "%xor_ln67_1119 = xor i1 %tmp_1579, i1 %tmp_1625" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 444 'xor' 'xor_ln67_1119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_561)   --->   "%xor_ln67_1120 = xor i1 %xor_ln67_1119, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 445 'xor' 'xor_ln67_1120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_561)   --->   "%zext_ln169_1001 = zext i1 %xor_ln67_1120" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 446 'zext' 'zext_ln169_1001' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_568)   --->   "%tmp_1626 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_47, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 447 'bitselect' 'tmp_1626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_568)   --->   "%xor_ln67_1121 = xor i1 %tmp_1581, i1 %tmp_1626" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 448 'xor' 'xor_ln67_1121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_568)   --->   "%xor_ln67_1122 = xor i1 %xor_ln67_1121, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 449 'xor' 'xor_ln67_1122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_568)   --->   "%zext_ln169_1002 = zext i1 %xor_ln67_1122" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 450 'zext' 'zext_ln169_1002' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_551)   --->   "%tmp_1627 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_47, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 451 'bitselect' 'tmp_1627' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_551)   --->   "%xor_ln67_1123 = xor i1 %tmp_1583, i1 %tmp_1627" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 452 'xor' 'xor_ln67_1123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_551)   --->   "%xor_ln67_1124 = xor i1 %xor_ln67_1123, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 453 'xor' 'xor_ln67_1124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_551)   --->   "%zext_ln169_1003 = zext i1 %xor_ln67_1124" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 454 'zext' 'zext_ln169_1003' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1126)   --->   "%tmp_1628 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_47, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 455 'bitselect' 'tmp_1628' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1126)   --->   "%xor_ln67_1125 = xor i1 1, i1 %tmp_1628" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 456 'xor' 'xor_ln67_1125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 457 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1126 = xor i1 %xor_ln67_1125, i1 %tmp_1585" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 457 'xor' 'xor_ln67_1126' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln169_1004 = zext i1 %xor_ln67_1126" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 458 'zext' 'zext_ln169_1004' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_568)   --->   "%tmp_1629 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_47, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 459 'bitselect' 'tmp_1629' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_568)   --->   "%xor_ln67_1127 = xor i1 %tmp_1587, i1 %tmp_1629" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 460 'xor' 'xor_ln67_1127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_568)   --->   "%xor_ln67_1128 = xor i1 %xor_ln67_1127, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 461 'xor' 'xor_ln67_1128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_568)   --->   "%zext_ln169_1005 = zext i1 %xor_ln67_1128" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 462 'zext' 'zext_ln169_1005' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_544)   --->   "%tmp_1630 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_47, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 463 'bitselect' 'tmp_1630' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_544)   --->   "%xor_ln67_1129 = xor i1 %tmp_1589, i1 %tmp_1630" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 464 'xor' 'xor_ln67_1129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_544)   --->   "%xor_ln67_1130 = xor i1 %xor_ln67_1129, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 465 'xor' 'xor_ln67_1130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_544)   --->   "%zext_ln169_1006 = zext i1 %xor_ln67_1130" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 466 'zext' 'zext_ln169_1006' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_550)   --->   "%tmp_1631 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_47, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 467 'bitselect' 'tmp_1631' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_550)   --->   "%xor_ln67_1131 = xor i1 %tmp_1591, i1 %tmp_1631" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 468 'xor' 'xor_ln67_1131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_550)   --->   "%xor_ln67_1132 = xor i1 %xor_ln67_1131, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 469 'xor' 'xor_ln67_1132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_550)   --->   "%zext_ln169_1007 = zext i1 %xor_ln67_1132" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 470 'zext' 'zext_ln169_1007' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_566)   --->   "%tmp_1632 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_47, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 471 'bitselect' 'tmp_1632' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_566)   --->   "%xor_ln67_1133 = xor i1 %tmp_1593, i1 %tmp_1632" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 472 'xor' 'xor_ln67_1133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_566)   --->   "%xor_ln67_1134 = xor i1 %xor_ln67_1133, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 473 'xor' 'xor_ln67_1134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_566)   --->   "%zext_ln169_1008 = zext i1 %xor_ln67_1134" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 474 'zext' 'zext_ln169_1008' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_547)   --->   "%tmp_1633 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_47, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 475 'bitselect' 'tmp_1633' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_547)   --->   "%xor_ln67_1135 = xor i1 %tmp_1595, i1 %tmp_1633" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 476 'xor' 'xor_ln67_1135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_547)   --->   "%xor_ln67_1136 = xor i1 %xor_ln67_1135, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 477 'xor' 'xor_ln67_1136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_547)   --->   "%zext_ln169_1009 = zext i1 %xor_ln67_1136" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 478 'zext' 'zext_ln169_1009' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_558)   --->   "%tmp_1634 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_47, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 479 'bitselect' 'tmp_1634' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_558)   --->   "%xor_ln67_1137 = xor i1 %tmp_1597, i1 %tmp_1634" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 480 'xor' 'xor_ln67_1137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_558)   --->   "%xor_ln67_1138 = xor i1 %xor_ln67_1137, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 481 'xor' 'xor_ln67_1138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_558)   --->   "%zext_ln169_1010 = zext i1 %xor_ln67_1138" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 482 'zext' 'zext_ln169_1010' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_551)   --->   "%tmp_1635 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_47, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 483 'bitselect' 'tmp_1635' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_551)   --->   "%xor_ln67_1139 = xor i1 %tmp_1599, i1 %tmp_1635" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 484 'xor' 'xor_ln67_1139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_551)   --->   "%xor_ln67_1140 = xor i1 %xor_ln67_1139, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 485 'xor' 'xor_ln67_1140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_551)   --->   "%zext_ln169_1011 = zext i1 %xor_ln67_1140" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 486 'zext' 'zext_ln169_1011' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_559)   --->   "%tmp_1636 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_47, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 487 'bitselect' 'tmp_1636' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_559)   --->   "%xor_ln67_1141 = xor i1 %tmp_1601, i1 %tmp_1636" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 488 'xor' 'xor_ln67_1141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_559)   --->   "%xor_ln67_1142 = xor i1 %xor_ln67_1141, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 489 'xor' 'xor_ln67_1142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_559)   --->   "%zext_ln169_1012 = zext i1 %xor_ln67_1142" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 490 'zext' 'zext_ln169_1012' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_562)   --->   "%tmp_1637 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_47, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 491 'bitselect' 'tmp_1637' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_562)   --->   "%xor_ln67_1143 = xor i1 %tmp_1603, i1 %tmp_1637" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 492 'xor' 'xor_ln67_1143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_562)   --->   "%xor_ln67_1144 = xor i1 %xor_ln67_1143, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 493 'xor' 'xor_ln67_1144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_562)   --->   "%zext_ln169_1013 = zext i1 %xor_ln67_1144" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 494 'zext' 'zext_ln169_1013' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_562)   --->   "%tmp_1638 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_47, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 495 'bitselect' 'tmp_1638' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_562)   --->   "%xor_ln67_1145 = xor i1 %tmp_1605, i1 %tmp_1638" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 496 'xor' 'xor_ln67_1145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_562)   --->   "%xor_ln67_1146 = xor i1 %xor_ln67_1145, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 497 'xor' 'xor_ln67_1146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_562)   --->   "%zext_ln169_1014 = zext i1 %xor_ln67_1146" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 498 'zext' 'zext_ln169_1014' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_561)   --->   "%tmp_1639 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_47, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 499 'bitselect' 'tmp_1639' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_561)   --->   "%xor_ln67_1147 = xor i1 %tmp_1607, i1 %tmp_1639" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 500 'xor' 'xor_ln67_1147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_561)   --->   "%xor_ln67_1148 = xor i1 %xor_ln67_1147, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 501 'xor' 'xor_ln67_1148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_561)   --->   "%zext_ln169_1015 = zext i1 %xor_ln67_1148" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 502 'zext' 'zext_ln169_1015' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_558)   --->   "%tmp_1640 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_47, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 503 'bitselect' 'tmp_1640' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_558)   --->   "%xor_ln67_1149 = xor i1 %tmp_1609, i1 %tmp_1640" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 504 'xor' 'xor_ln67_1149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_558)   --->   "%xor_ln67_1150 = xor i1 %xor_ln67_1149, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 505 'xor' 'xor_ln67_1150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_558)   --->   "%zext_ln169_1016 = zext i1 %xor_ln67_1150" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 506 'zext' 'zext_ln169_1016' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 507 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_544 = add i2 %zext_ln169_1000, i2 %zext_ln169_1006" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 507 'add' 'add_ln169_544' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 508 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_546 = add i2 %zext_ln169_995, i2 %zext_ln169_992" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 508 'add' 'add_ln169_546' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 509 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_547 = add i2 %zext_ln169_989, i2 %zext_ln169_1009" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 509 'add' 'add_ln169_547' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 510 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_550 = add i2 %zext_ln169_986, i2 %zext_ln169_1007" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 510 'add' 'add_ln169_550' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 511 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_551 = add i2 %zext_ln169_1011, i2 %zext_ln169_1003" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 511 'add' 'add_ln169_551' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 512 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_553 = add i2 %zext_ln169_994, i2 %zext_ln169_996" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 512 'add' 'add_ln169_553' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 513 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_554 = add i2 %zext_ln169_987, i2 %zext_ln169_985" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 513 'add' 'add_ln169_554' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 514 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_558 = add i2 %zext_ln169_1010, i2 %zext_ln169_1016" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 514 'add' 'add_ln169_558' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 515 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_559 = add i2 %zext_ln169_999, i2 %zext_ln169_1012" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 515 'add' 'add_ln169_559' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 516 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_561 = add i2 %zext_ln169_1001, i2 %zext_ln169_1015" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 516 'add' 'add_ln169_561' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 517 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_562 = add i2 %zext_ln169_1013, i2 %zext_ln169_1014" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 517 'add' 'add_ln169_562' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 518 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_565 = add i2 %zext_ln169_998, i2 %zext_ln169_993" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 518 'add' 'add_ln169_565' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 519 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_566 = add i2 %zext_ln169_990, i2 %zext_ln169_1008" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 519 'add' 'add_ln169_566' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 520 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_568 = add i2 %zext_ln169_1005, i2 %zext_ln169_1002" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 520 'add' 'add_ln169_568' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 521 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_569 = add i2 %zext_ln169_1004, i2 %zext_ln169_997" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 521 'add' 'add_ln169_569' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 522 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_570 = add i2 %add_ln169_569, i2 %zext_ln169_988" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 522 'add' 'add_ln169_570' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 523 [1/2] (3.25ns)   --->   "%wgt_48 = load i12 %p_ZL8weights4_2_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:138]   --->   Operation 523 'load' 'wgt_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_3 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_586)   --->   "%empty_1259 = trunc i32 %wgt_48" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:138]   --->   Operation 524 'trunc' 'empty_1259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_586)   --->   "%xor_ln67_1151 = xor i1 %trunc_ln108, i1 %empty_1259" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 525 'xor' 'xor_ln67_1151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_586)   --->   "%xor_ln67_1152 = xor i1 %xor_ln67_1151, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 526 'xor' 'xor_ln67_1152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_586)   --->   "%zext_ln169_1043 = zext i1 %xor_ln67_1152" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 527 'zext' 'zext_ln169_1043' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_582)   --->   "%tmp_1641 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_48, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 528 'bitselect' 'tmp_1641' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_582)   --->   "%xor_ln67_1153 = xor i1 %tmp_1549, i1 %tmp_1641" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 529 'xor' 'xor_ln67_1153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_582)   --->   "%xor_ln67_1154 = xor i1 %xor_ln67_1153, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 530 'xor' 'xor_ln67_1154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_582)   --->   "%zext_ln169_1044 = zext i1 %xor_ln67_1154" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 531 'zext' 'zext_ln169_1044' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_586)   --->   "%tmp_1642 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_48, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 532 'bitselect' 'tmp_1642' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_586)   --->   "%xor_ln67_1155 = xor i1 %tmp_1551, i1 %tmp_1642" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 533 'xor' 'xor_ln67_1155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_586)   --->   "%xor_ln67_1156 = xor i1 %xor_ln67_1155, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 534 'xor' 'xor_ln67_1156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_586)   --->   "%zext_ln169_1045 = zext i1 %xor_ln67_1156" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 535 'zext' 'zext_ln169_1045' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1158)   --->   "%tmp_1643 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_48, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 536 'bitselect' 'tmp_1643' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1158)   --->   "%xor_ln67_1157 = xor i1 1, i1 %tmp_1643" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 537 'xor' 'xor_ln67_1157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 538 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1158 = xor i1 %xor_ln67_1157, i1 %tmp_1553" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 538 'xor' 'xor_ln67_1158' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln169_1046 = zext i1 %xor_ln67_1158" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 539 'zext' 'zext_ln169_1046' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_579)   --->   "%tmp_1644 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_48, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 540 'bitselect' 'tmp_1644' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_579)   --->   "%xor_ln67_1159 = xor i1 %tmp_1555, i1 %tmp_1644" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 541 'xor' 'xor_ln67_1159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_579)   --->   "%xor_ln67_1160 = xor i1 %xor_ln67_1159, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 542 'xor' 'xor_ln67_1160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_579)   --->   "%zext_ln169_1047 = zext i1 %xor_ln67_1160" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 543 'zext' 'zext_ln169_1047' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_598)   --->   "%tmp_1645 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_48, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 544 'bitselect' 'tmp_1645' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_598)   --->   "%xor_ln67_1161 = xor i1 %tmp_1557, i1 %tmp_1645" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 545 'xor' 'xor_ln67_1161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_598)   --->   "%xor_ln67_1162 = xor i1 %xor_ln67_1161, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 546 'xor' 'xor_ln67_1162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_598)   --->   "%zext_ln169_1048 = zext i1 %xor_ln67_1162" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 547 'zext' 'zext_ln169_1048' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_578)   --->   "%tmp_1647 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_48, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 548 'bitselect' 'tmp_1647' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_578)   --->   "%xor_ln67_1165 = xor i1 %tmp_1561, i1 %tmp_1647" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 549 'xor' 'xor_ln67_1165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_578)   --->   "%xor_ln67_1166 = xor i1 %xor_ln67_1165, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 550 'xor' 'xor_ln67_1166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_578)   --->   "%zext_ln169_1050 = zext i1 %xor_ln67_1166" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 551 'zext' 'zext_ln169_1050' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_597)   --->   "%tmp_1648 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_48, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 552 'bitselect' 'tmp_1648' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_597)   --->   "%xor_ln67_1167 = xor i1 %tmp_1563, i1 %tmp_1648" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 553 'xor' 'xor_ln67_1167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_597)   --->   "%xor_ln67_1168 = xor i1 %xor_ln67_1167, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 554 'xor' 'xor_ln67_1168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_597)   --->   "%zext_ln169_1051 = zext i1 %xor_ln67_1168" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 555 'zext' 'zext_ln169_1051' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_585)   --->   "%tmp_1649 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_48, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 556 'bitselect' 'tmp_1649' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_585)   --->   "%xor_ln67_1169 = xor i1 %tmp_1565, i1 %tmp_1649" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 557 'xor' 'xor_ln67_1169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_585)   --->   "%xor_ln67_1170 = xor i1 %xor_ln67_1169, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 558 'xor' 'xor_ln67_1170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_585)   --->   "%zext_ln169_1052 = zext i1 %xor_ln67_1170" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 559 'zext' 'zext_ln169_1052' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_578)   --->   "%tmp_1650 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_48, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 560 'bitselect' 'tmp_1650' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_578)   --->   "%xor_ln67_1171 = xor i1 %tmp_1567, i1 %tmp_1650" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 561 'xor' 'xor_ln67_1171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_578)   --->   "%xor_ln67_1172 = xor i1 %xor_ln67_1171, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 562 'xor' 'xor_ln67_1172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_578)   --->   "%zext_ln169_1053 = zext i1 %xor_ln67_1172" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 563 'zext' 'zext_ln169_1053' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_585)   --->   "%tmp_1651 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_48, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 564 'bitselect' 'tmp_1651' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_585)   --->   "%xor_ln67_1173 = xor i1 %tmp_1569, i1 %tmp_1651" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 565 'xor' 'xor_ln67_1173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_585)   --->   "%xor_ln67_1174 = xor i1 %xor_ln67_1173, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 566 'xor' 'xor_ln67_1174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_585)   --->   "%zext_ln169_1054 = zext i1 %xor_ln67_1174" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 567 'zext' 'zext_ln169_1054' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1176)   --->   "%tmp_1652 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_48, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 568 'bitselect' 'tmp_1652' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1176)   --->   "%xor_ln67_1175 = xor i1 1, i1 %tmp_1652" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 569 'xor' 'xor_ln67_1175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 570 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1176 = xor i1 %xor_ln67_1175, i1 %tmp_1571" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 570 'xor' 'xor_ln67_1176' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln169_1055 = zext i1 %xor_ln67_1176" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 571 'zext' 'zext_ln169_1055' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_597)   --->   "%tmp_1653 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_48, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 572 'bitselect' 'tmp_1653' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_597)   --->   "%xor_ln67_1177 = xor i1 %tmp_1573, i1 %tmp_1653" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 573 'xor' 'xor_ln67_1177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_597)   --->   "%xor_ln67_1178 = xor i1 %xor_ln67_1177, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 574 'xor' 'xor_ln67_1178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_597)   --->   "%zext_ln169_1056 = zext i1 %xor_ln67_1178" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 575 'zext' 'zext_ln169_1056' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_591)   --->   "%tmp_1654 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_48, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 576 'bitselect' 'tmp_1654' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_591)   --->   "%xor_ln67_1179 = xor i1 %tmp_1575, i1 %tmp_1654" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 577 'xor' 'xor_ln67_1179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_591)   --->   "%xor_ln67_1180 = xor i1 %xor_ln67_1179, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 578 'xor' 'xor_ln67_1180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_591)   --->   "%zext_ln169_1057 = zext i1 %xor_ln67_1180" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 579 'zext' 'zext_ln169_1057' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_576)   --->   "%tmp_1655 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_48, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 580 'bitselect' 'tmp_1655' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_576)   --->   "%xor_ln67_1181 = xor i1 %tmp_1577, i1 %tmp_1655" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 581 'xor' 'xor_ln67_1181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_576)   --->   "%xor_ln67_1182 = xor i1 %xor_ln67_1181, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 582 'xor' 'xor_ln67_1182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_576)   --->   "%zext_ln169_1058 = zext i1 %xor_ln67_1182" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 583 'zext' 'zext_ln169_1058' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_593)   --->   "%tmp_1656 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_48, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 584 'bitselect' 'tmp_1656' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_593)   --->   "%xor_ln67_1183 = xor i1 %tmp_1579, i1 %tmp_1656" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 585 'xor' 'xor_ln67_1183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_593)   --->   "%xor_ln67_1184 = xor i1 %xor_ln67_1183, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 586 'xor' 'xor_ln67_1184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_593)   --->   "%zext_ln169_1059 = zext i1 %xor_ln67_1184" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 587 'zext' 'zext_ln169_1059' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_600)   --->   "%tmp_1657 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_48, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 588 'bitselect' 'tmp_1657' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_600)   --->   "%xor_ln67_1185 = xor i1 %tmp_1581, i1 %tmp_1657" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 589 'xor' 'xor_ln67_1185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_600)   --->   "%xor_ln67_1186 = xor i1 %xor_ln67_1185, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 590 'xor' 'xor_ln67_1186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_600)   --->   "%zext_ln169_1060 = zext i1 %xor_ln67_1186" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 591 'zext' 'zext_ln169_1060' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_583)   --->   "%tmp_1658 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_48, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 592 'bitselect' 'tmp_1658' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_583)   --->   "%xor_ln67_1187 = xor i1 %tmp_1583, i1 %tmp_1658" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 593 'xor' 'xor_ln67_1187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_583)   --->   "%xor_ln67_1188 = xor i1 %xor_ln67_1187, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 594 'xor' 'xor_ln67_1188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_583)   --->   "%zext_ln169_1061 = zext i1 %xor_ln67_1188" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 595 'zext' 'zext_ln169_1061' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1190)   --->   "%tmp_1659 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_48, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 596 'bitselect' 'tmp_1659' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1190)   --->   "%xor_ln67_1189 = xor i1 1, i1 %tmp_1659" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 597 'xor' 'xor_ln67_1189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 598 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1190 = xor i1 %xor_ln67_1189, i1 %tmp_1585" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 598 'xor' 'xor_ln67_1190' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln169_1062 = zext i1 %xor_ln67_1190" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 599 'zext' 'zext_ln169_1062' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_600)   --->   "%tmp_1660 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_48, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 600 'bitselect' 'tmp_1660' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_600)   --->   "%xor_ln67_1191 = xor i1 %tmp_1587, i1 %tmp_1660" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 601 'xor' 'xor_ln67_1191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_600)   --->   "%xor_ln67_1192 = xor i1 %xor_ln67_1191, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 602 'xor' 'xor_ln67_1192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_600)   --->   "%zext_ln169_1063 = zext i1 %xor_ln67_1192" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 603 'zext' 'zext_ln169_1063' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_576)   --->   "%tmp_1661 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_48, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 604 'bitselect' 'tmp_1661' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_576)   --->   "%xor_ln67_1193 = xor i1 %tmp_1589, i1 %tmp_1661" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 605 'xor' 'xor_ln67_1193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_576)   --->   "%xor_ln67_1194 = xor i1 %xor_ln67_1193, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 606 'xor' 'xor_ln67_1194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_576)   --->   "%zext_ln169_1064 = zext i1 %xor_ln67_1194" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 607 'zext' 'zext_ln169_1064' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_582)   --->   "%tmp_1662 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_48, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 608 'bitselect' 'tmp_1662' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_582)   --->   "%xor_ln67_1195 = xor i1 %tmp_1591, i1 %tmp_1662" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 609 'xor' 'xor_ln67_1195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_582)   --->   "%xor_ln67_1196 = xor i1 %xor_ln67_1195, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 610 'xor' 'xor_ln67_1196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_582)   --->   "%zext_ln169_1065 = zext i1 %xor_ln67_1196" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 611 'zext' 'zext_ln169_1065' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_598)   --->   "%tmp_1663 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_48, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 612 'bitselect' 'tmp_1663' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_598)   --->   "%xor_ln67_1197 = xor i1 %tmp_1593, i1 %tmp_1663" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 613 'xor' 'xor_ln67_1197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_598)   --->   "%xor_ln67_1198 = xor i1 %xor_ln67_1197, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 614 'xor' 'xor_ln67_1198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_598)   --->   "%zext_ln169_1066 = zext i1 %xor_ln67_1198" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 615 'zext' 'zext_ln169_1066' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_579)   --->   "%tmp_1664 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_48, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 616 'bitselect' 'tmp_1664' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_579)   --->   "%xor_ln67_1199 = xor i1 %tmp_1595, i1 %tmp_1664" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 617 'xor' 'xor_ln67_1199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_579)   --->   "%xor_ln67_1200 = xor i1 %xor_ln67_1199, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 618 'xor' 'xor_ln67_1200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_579)   --->   "%zext_ln169_1067 = zext i1 %xor_ln67_1200" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 619 'zext' 'zext_ln169_1067' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_590)   --->   "%tmp_1665 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_48, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 620 'bitselect' 'tmp_1665' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_590)   --->   "%xor_ln67_1201 = xor i1 %tmp_1597, i1 %tmp_1665" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 621 'xor' 'xor_ln67_1201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_590)   --->   "%xor_ln67_1202 = xor i1 %xor_ln67_1201, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 622 'xor' 'xor_ln67_1202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_590)   --->   "%zext_ln169_1068 = zext i1 %xor_ln67_1202" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 623 'zext' 'zext_ln169_1068' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_583)   --->   "%tmp_1666 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_48, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 624 'bitselect' 'tmp_1666' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_583)   --->   "%xor_ln67_1203 = xor i1 %tmp_1599, i1 %tmp_1666" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 625 'xor' 'xor_ln67_1203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_583)   --->   "%xor_ln67_1204 = xor i1 %xor_ln67_1203, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 626 'xor' 'xor_ln67_1204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_583)   --->   "%zext_ln169_1069 = zext i1 %xor_ln67_1204" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 627 'zext' 'zext_ln169_1069' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_591)   --->   "%tmp_1667 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_48, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 628 'bitselect' 'tmp_1667' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_591)   --->   "%xor_ln67_1205 = xor i1 %tmp_1601, i1 %tmp_1667" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 629 'xor' 'xor_ln67_1205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_591)   --->   "%xor_ln67_1206 = xor i1 %xor_ln67_1205, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 630 'xor' 'xor_ln67_1206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_591)   --->   "%zext_ln169_1070 = zext i1 %xor_ln67_1206" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 631 'zext' 'zext_ln169_1070' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_594)   --->   "%tmp_1668 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_48, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 632 'bitselect' 'tmp_1668' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_594)   --->   "%xor_ln67_1207 = xor i1 %tmp_1603, i1 %tmp_1668" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 633 'xor' 'xor_ln67_1207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_594)   --->   "%xor_ln67_1208 = xor i1 %xor_ln67_1207, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 634 'xor' 'xor_ln67_1208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_594)   --->   "%zext_ln169_1071 = zext i1 %xor_ln67_1208" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 635 'zext' 'zext_ln169_1071' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_594)   --->   "%tmp_1669 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_48, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 636 'bitselect' 'tmp_1669' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_594)   --->   "%xor_ln67_1209 = xor i1 %tmp_1605, i1 %tmp_1669" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 637 'xor' 'xor_ln67_1209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_594)   --->   "%xor_ln67_1210 = xor i1 %xor_ln67_1209, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 638 'xor' 'xor_ln67_1210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_594)   --->   "%zext_ln169_1072 = zext i1 %xor_ln67_1210" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 639 'zext' 'zext_ln169_1072' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_593)   --->   "%tmp_1670 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_48, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 640 'bitselect' 'tmp_1670' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_593)   --->   "%xor_ln67_1211 = xor i1 %tmp_1607, i1 %tmp_1670" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 641 'xor' 'xor_ln67_1211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_593)   --->   "%xor_ln67_1212 = xor i1 %xor_ln67_1211, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 642 'xor' 'xor_ln67_1212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_593)   --->   "%zext_ln169_1073 = zext i1 %xor_ln67_1212" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 643 'zext' 'zext_ln169_1073' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_590)   --->   "%tmp_1671 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_48, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 644 'bitselect' 'tmp_1671' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_590)   --->   "%xor_ln67_1213 = xor i1 %tmp_1609, i1 %tmp_1671" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 645 'xor' 'xor_ln67_1213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_590)   --->   "%xor_ln67_1214 = xor i1 %xor_ln67_1213, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 646 'xor' 'xor_ln67_1214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_590)   --->   "%zext_ln169_1074 = zext i1 %xor_ln67_1214" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 647 'zext' 'zext_ln169_1074' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 648 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_576 = add i2 %zext_ln169_1058, i2 %zext_ln169_1064" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 648 'add' 'add_ln169_576' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 649 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_578 = add i2 %zext_ln169_1053, i2 %zext_ln169_1050" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 649 'add' 'add_ln169_578' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 650 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_579 = add i2 %zext_ln169_1047, i2 %zext_ln169_1067" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 650 'add' 'add_ln169_579' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 651 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_582 = add i2 %zext_ln169_1044, i2 %zext_ln169_1065" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 651 'add' 'add_ln169_582' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 652 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_583 = add i2 %zext_ln169_1069, i2 %zext_ln169_1061" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 652 'add' 'add_ln169_583' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 653 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_585 = add i2 %zext_ln169_1052, i2 %zext_ln169_1054" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 653 'add' 'add_ln169_585' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 654 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_586 = add i2 %zext_ln169_1045, i2 %zext_ln169_1043" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 654 'add' 'add_ln169_586' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 655 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_590 = add i2 %zext_ln169_1068, i2 %zext_ln169_1074" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 655 'add' 'add_ln169_590' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 656 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_591 = add i2 %zext_ln169_1057, i2 %zext_ln169_1070" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 656 'add' 'add_ln169_591' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 657 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_593 = add i2 %zext_ln169_1059, i2 %zext_ln169_1073" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 657 'add' 'add_ln169_593' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 658 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_594 = add i2 %zext_ln169_1071, i2 %zext_ln169_1072" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 658 'add' 'add_ln169_594' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 659 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_597 = add i2 %zext_ln169_1056, i2 %zext_ln169_1051" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 659 'add' 'add_ln169_597' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 660 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_598 = add i2 %zext_ln169_1048, i2 %zext_ln169_1066" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 660 'add' 'add_ln169_598' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 661 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_600 = add i2 %zext_ln169_1063, i2 %zext_ln169_1060" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 661 'add' 'add_ln169_600' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 662 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_601 = add i2 %zext_ln169_1062, i2 %zext_ln169_1055" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 662 'add' 'add_ln169_601' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 663 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_602 = add i2 %add_ln169_601, i2 %zext_ln169_1046" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 663 'add' 'add_ln169_602' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 664 [1/2] (3.25ns)   --->   "%wgt_49 = load i12 %p_ZL8weights4_3_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:138]   --->   Operation 664 'load' 'wgt_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_3 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_618)   --->   "%empty_1260 = trunc i32 %wgt_49" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:138]   --->   Operation 665 'trunc' 'empty_1260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_618)   --->   "%xor_ln67_1215 = xor i1 %trunc_ln108, i1 %empty_1260" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 666 'xor' 'xor_ln67_1215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_618)   --->   "%xor_ln67_1216 = xor i1 %xor_ln67_1215, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 667 'xor' 'xor_ln67_1216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_618)   --->   "%zext_ln169_1101 = zext i1 %xor_ln67_1216" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 668 'zext' 'zext_ln169_1101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_614)   --->   "%tmp_1672 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_49, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 669 'bitselect' 'tmp_1672' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_614)   --->   "%xor_ln67_1217 = xor i1 %tmp_1549, i1 %tmp_1672" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 670 'xor' 'xor_ln67_1217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_614)   --->   "%xor_ln67_1218 = xor i1 %xor_ln67_1217, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 671 'xor' 'xor_ln67_1218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_614)   --->   "%zext_ln169_1102 = zext i1 %xor_ln67_1218" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 672 'zext' 'zext_ln169_1102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_618)   --->   "%tmp_1673 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_49, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 673 'bitselect' 'tmp_1673' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_618)   --->   "%xor_ln67_1219 = xor i1 %tmp_1551, i1 %tmp_1673" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 674 'xor' 'xor_ln67_1219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_618)   --->   "%xor_ln67_1220 = xor i1 %xor_ln67_1219, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 675 'xor' 'xor_ln67_1220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_618)   --->   "%zext_ln169_1103 = zext i1 %xor_ln67_1220" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 676 'zext' 'zext_ln169_1103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1222)   --->   "%tmp_1674 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_49, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 677 'bitselect' 'tmp_1674' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1222)   --->   "%xor_ln67_1221 = xor i1 1, i1 %tmp_1674" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 678 'xor' 'xor_ln67_1221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 679 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1222 = xor i1 %xor_ln67_1221, i1 %tmp_1553" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 679 'xor' 'xor_ln67_1222' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln169_1104 = zext i1 %xor_ln67_1222" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 680 'zext' 'zext_ln169_1104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_611)   --->   "%tmp_1675 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_49, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 681 'bitselect' 'tmp_1675' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_611)   --->   "%xor_ln67_1223 = xor i1 %tmp_1555, i1 %tmp_1675" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 682 'xor' 'xor_ln67_1223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_611)   --->   "%xor_ln67_1224 = xor i1 %xor_ln67_1223, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 683 'xor' 'xor_ln67_1224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_611)   --->   "%zext_ln169_1105 = zext i1 %xor_ln67_1224" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 684 'zext' 'zext_ln169_1105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_630)   --->   "%tmp_1676 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_49, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 685 'bitselect' 'tmp_1676' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_630)   --->   "%xor_ln67_1225 = xor i1 %tmp_1557, i1 %tmp_1676" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 686 'xor' 'xor_ln67_1225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_630)   --->   "%xor_ln67_1226 = xor i1 %xor_ln67_1225, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 687 'xor' 'xor_ln67_1226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_630)   --->   "%zext_ln169_1106 = zext i1 %xor_ln67_1226" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 688 'zext' 'zext_ln169_1106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_610)   --->   "%tmp_1678 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_49, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 689 'bitselect' 'tmp_1678' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_610)   --->   "%xor_ln67_1229 = xor i1 %tmp_1561, i1 %tmp_1678" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 690 'xor' 'xor_ln67_1229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_610)   --->   "%xor_ln67_1230 = xor i1 %xor_ln67_1229, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 691 'xor' 'xor_ln67_1230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_610)   --->   "%zext_ln169_1108 = zext i1 %xor_ln67_1230" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 692 'zext' 'zext_ln169_1108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_629)   --->   "%tmp_1679 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_49, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 693 'bitselect' 'tmp_1679' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_629)   --->   "%xor_ln67_1231 = xor i1 %tmp_1563, i1 %tmp_1679" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 694 'xor' 'xor_ln67_1231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_629)   --->   "%xor_ln67_1232 = xor i1 %xor_ln67_1231, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 695 'xor' 'xor_ln67_1232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_629)   --->   "%zext_ln169_1109 = zext i1 %xor_ln67_1232" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 696 'zext' 'zext_ln169_1109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_617)   --->   "%tmp_1680 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_49, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 697 'bitselect' 'tmp_1680' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_617)   --->   "%xor_ln67_1233 = xor i1 %tmp_1565, i1 %tmp_1680" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 698 'xor' 'xor_ln67_1233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_617)   --->   "%xor_ln67_1234 = xor i1 %xor_ln67_1233, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 699 'xor' 'xor_ln67_1234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_617)   --->   "%zext_ln169_1110 = zext i1 %xor_ln67_1234" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 700 'zext' 'zext_ln169_1110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_610)   --->   "%tmp_1681 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_49, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 701 'bitselect' 'tmp_1681' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_610)   --->   "%xor_ln67_1235 = xor i1 %tmp_1567, i1 %tmp_1681" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 702 'xor' 'xor_ln67_1235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_610)   --->   "%xor_ln67_1236 = xor i1 %xor_ln67_1235, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 703 'xor' 'xor_ln67_1236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_610)   --->   "%zext_ln169_1111 = zext i1 %xor_ln67_1236" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 704 'zext' 'zext_ln169_1111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_617)   --->   "%tmp_1682 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_49, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 705 'bitselect' 'tmp_1682' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_617)   --->   "%xor_ln67_1237 = xor i1 %tmp_1569, i1 %tmp_1682" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 706 'xor' 'xor_ln67_1237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_617)   --->   "%xor_ln67_1238 = xor i1 %xor_ln67_1237, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 707 'xor' 'xor_ln67_1238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_617)   --->   "%zext_ln169_1112 = zext i1 %xor_ln67_1238" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 708 'zext' 'zext_ln169_1112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1240)   --->   "%tmp_1683 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_49, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 709 'bitselect' 'tmp_1683' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1240)   --->   "%xor_ln67_1239 = xor i1 1, i1 %tmp_1683" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 710 'xor' 'xor_ln67_1239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 711 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1240 = xor i1 %xor_ln67_1239, i1 %tmp_1571" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 711 'xor' 'xor_ln67_1240' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln169_1113 = zext i1 %xor_ln67_1240" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 712 'zext' 'zext_ln169_1113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_629)   --->   "%tmp_1684 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_49, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 713 'bitselect' 'tmp_1684' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_629)   --->   "%xor_ln67_1241 = xor i1 %tmp_1573, i1 %tmp_1684" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 714 'xor' 'xor_ln67_1241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_629)   --->   "%xor_ln67_1242 = xor i1 %xor_ln67_1241, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 715 'xor' 'xor_ln67_1242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_629)   --->   "%zext_ln169_1114 = zext i1 %xor_ln67_1242" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 716 'zext' 'zext_ln169_1114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_623)   --->   "%tmp_1685 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_49, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 717 'bitselect' 'tmp_1685' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_623)   --->   "%xor_ln67_1243 = xor i1 %tmp_1575, i1 %tmp_1685" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 718 'xor' 'xor_ln67_1243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_623)   --->   "%xor_ln67_1244 = xor i1 %xor_ln67_1243, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 719 'xor' 'xor_ln67_1244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_623)   --->   "%zext_ln169_1115 = zext i1 %xor_ln67_1244" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 720 'zext' 'zext_ln169_1115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_608)   --->   "%tmp_1686 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_49, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 721 'bitselect' 'tmp_1686' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_608)   --->   "%xor_ln67_1245 = xor i1 %tmp_1577, i1 %tmp_1686" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 722 'xor' 'xor_ln67_1245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_608)   --->   "%xor_ln67_1246 = xor i1 %xor_ln67_1245, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 723 'xor' 'xor_ln67_1246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_608)   --->   "%zext_ln169_1116 = zext i1 %xor_ln67_1246" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 724 'zext' 'zext_ln169_1116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_625)   --->   "%tmp_1687 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_49, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 725 'bitselect' 'tmp_1687' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_625)   --->   "%xor_ln67_1247 = xor i1 %tmp_1579, i1 %tmp_1687" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 726 'xor' 'xor_ln67_1247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_625)   --->   "%xor_ln67_1248 = xor i1 %xor_ln67_1247, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 727 'xor' 'xor_ln67_1248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_625)   --->   "%zext_ln169_1117 = zext i1 %xor_ln67_1248" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 728 'zext' 'zext_ln169_1117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_632)   --->   "%tmp_1688 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_49, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 729 'bitselect' 'tmp_1688' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_632)   --->   "%xor_ln67_1249 = xor i1 %tmp_1581, i1 %tmp_1688" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 730 'xor' 'xor_ln67_1249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_632)   --->   "%xor_ln67_1250 = xor i1 %xor_ln67_1249, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 731 'xor' 'xor_ln67_1250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_632)   --->   "%zext_ln169_1118 = zext i1 %xor_ln67_1250" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 732 'zext' 'zext_ln169_1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_615)   --->   "%tmp_1689 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_49, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 733 'bitselect' 'tmp_1689' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_615)   --->   "%xor_ln67_1251 = xor i1 %tmp_1583, i1 %tmp_1689" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 734 'xor' 'xor_ln67_1251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_615)   --->   "%xor_ln67_1252 = xor i1 %xor_ln67_1251, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 735 'xor' 'xor_ln67_1252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_615)   --->   "%zext_ln169_1119 = zext i1 %xor_ln67_1252" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 736 'zext' 'zext_ln169_1119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1254)   --->   "%tmp_1690 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_49, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 737 'bitselect' 'tmp_1690' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1254)   --->   "%xor_ln67_1253 = xor i1 1, i1 %tmp_1690" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 738 'xor' 'xor_ln67_1253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 739 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1254 = xor i1 %xor_ln67_1253, i1 %tmp_1585" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 739 'xor' 'xor_ln67_1254' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln169_1120 = zext i1 %xor_ln67_1254" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 740 'zext' 'zext_ln169_1120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_632)   --->   "%tmp_1691 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_49, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 741 'bitselect' 'tmp_1691' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_632)   --->   "%xor_ln67_1255 = xor i1 %tmp_1587, i1 %tmp_1691" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 742 'xor' 'xor_ln67_1255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_632)   --->   "%xor_ln67_1256 = xor i1 %xor_ln67_1255, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 743 'xor' 'xor_ln67_1256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_632)   --->   "%zext_ln169_1121 = zext i1 %xor_ln67_1256" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 744 'zext' 'zext_ln169_1121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_608)   --->   "%tmp_1692 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_49, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 745 'bitselect' 'tmp_1692' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_608)   --->   "%xor_ln67_1257 = xor i1 %tmp_1589, i1 %tmp_1692" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 746 'xor' 'xor_ln67_1257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_608)   --->   "%xor_ln67_1258 = xor i1 %xor_ln67_1257, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 747 'xor' 'xor_ln67_1258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_608)   --->   "%zext_ln169_1122 = zext i1 %xor_ln67_1258" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 748 'zext' 'zext_ln169_1122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_614)   --->   "%tmp_1693 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_49, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 749 'bitselect' 'tmp_1693' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_614)   --->   "%xor_ln67_1259 = xor i1 %tmp_1591, i1 %tmp_1693" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 750 'xor' 'xor_ln67_1259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_614)   --->   "%xor_ln67_1260 = xor i1 %xor_ln67_1259, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 751 'xor' 'xor_ln67_1260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_614)   --->   "%zext_ln169_1123 = zext i1 %xor_ln67_1260" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 752 'zext' 'zext_ln169_1123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_630)   --->   "%tmp_1694 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_49, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 753 'bitselect' 'tmp_1694' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_630)   --->   "%xor_ln67_1261 = xor i1 %tmp_1593, i1 %tmp_1694" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 754 'xor' 'xor_ln67_1261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_630)   --->   "%xor_ln67_1262 = xor i1 %xor_ln67_1261, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 755 'xor' 'xor_ln67_1262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_630)   --->   "%zext_ln169_1124 = zext i1 %xor_ln67_1262" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 756 'zext' 'zext_ln169_1124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_611)   --->   "%tmp_1695 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_49, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 757 'bitselect' 'tmp_1695' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_611)   --->   "%xor_ln67_1263 = xor i1 %tmp_1595, i1 %tmp_1695" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 758 'xor' 'xor_ln67_1263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_611)   --->   "%xor_ln67_1264 = xor i1 %xor_ln67_1263, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 759 'xor' 'xor_ln67_1264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_611)   --->   "%zext_ln169_1125 = zext i1 %xor_ln67_1264" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 760 'zext' 'zext_ln169_1125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_622)   --->   "%tmp_1696 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_49, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 761 'bitselect' 'tmp_1696' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_622)   --->   "%xor_ln67_1265 = xor i1 %tmp_1597, i1 %tmp_1696" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 762 'xor' 'xor_ln67_1265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_622)   --->   "%xor_ln67_1266 = xor i1 %xor_ln67_1265, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 763 'xor' 'xor_ln67_1266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_622)   --->   "%zext_ln169_1126 = zext i1 %xor_ln67_1266" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 764 'zext' 'zext_ln169_1126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_615)   --->   "%tmp_1697 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_49, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 765 'bitselect' 'tmp_1697' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_615)   --->   "%xor_ln67_1267 = xor i1 %tmp_1599, i1 %tmp_1697" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 766 'xor' 'xor_ln67_1267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_615)   --->   "%xor_ln67_1268 = xor i1 %xor_ln67_1267, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 767 'xor' 'xor_ln67_1268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_615)   --->   "%zext_ln169_1127 = zext i1 %xor_ln67_1268" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 768 'zext' 'zext_ln169_1127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_623)   --->   "%tmp_1698 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_49, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 769 'bitselect' 'tmp_1698' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_623)   --->   "%xor_ln67_1269 = xor i1 %tmp_1601, i1 %tmp_1698" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 770 'xor' 'xor_ln67_1269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_623)   --->   "%xor_ln67_1270 = xor i1 %xor_ln67_1269, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 771 'xor' 'xor_ln67_1270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_623)   --->   "%zext_ln169_1128 = zext i1 %xor_ln67_1270" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 772 'zext' 'zext_ln169_1128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_626)   --->   "%tmp_1699 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_49, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 773 'bitselect' 'tmp_1699' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_626)   --->   "%xor_ln67_1271 = xor i1 %tmp_1603, i1 %tmp_1699" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 774 'xor' 'xor_ln67_1271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_626)   --->   "%xor_ln67_1272 = xor i1 %xor_ln67_1271, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 775 'xor' 'xor_ln67_1272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_626)   --->   "%zext_ln169_1129 = zext i1 %xor_ln67_1272" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 776 'zext' 'zext_ln169_1129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_626)   --->   "%tmp_1700 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_49, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 777 'bitselect' 'tmp_1700' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_626)   --->   "%xor_ln67_1273 = xor i1 %tmp_1605, i1 %tmp_1700" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 778 'xor' 'xor_ln67_1273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_626)   --->   "%xor_ln67_1274 = xor i1 %xor_ln67_1273, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 779 'xor' 'xor_ln67_1274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_626)   --->   "%zext_ln169_1130 = zext i1 %xor_ln67_1274" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 780 'zext' 'zext_ln169_1130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_625)   --->   "%tmp_1701 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_49, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 781 'bitselect' 'tmp_1701' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_625)   --->   "%xor_ln67_1275 = xor i1 %tmp_1607, i1 %tmp_1701" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 782 'xor' 'xor_ln67_1275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_625)   --->   "%xor_ln67_1276 = xor i1 %xor_ln67_1275, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 783 'xor' 'xor_ln67_1276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_625)   --->   "%zext_ln169_1131 = zext i1 %xor_ln67_1276" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 784 'zext' 'zext_ln169_1131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_622)   --->   "%tmp_1702 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_49, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 785 'bitselect' 'tmp_1702' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_622)   --->   "%xor_ln67_1277 = xor i1 %tmp_1609, i1 %tmp_1702" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 786 'xor' 'xor_ln67_1277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_622)   --->   "%xor_ln67_1278 = xor i1 %xor_ln67_1277, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 787 'xor' 'xor_ln67_1278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_622)   --->   "%zext_ln169_1132 = zext i1 %xor_ln67_1278" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 788 'zext' 'zext_ln169_1132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 789 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_608 = add i2 %zext_ln169_1116, i2 %zext_ln169_1122" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 789 'add' 'add_ln169_608' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 790 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_610 = add i2 %zext_ln169_1111, i2 %zext_ln169_1108" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 790 'add' 'add_ln169_610' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 791 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_611 = add i2 %zext_ln169_1105, i2 %zext_ln169_1125" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 791 'add' 'add_ln169_611' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 792 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_614 = add i2 %zext_ln169_1102, i2 %zext_ln169_1123" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 792 'add' 'add_ln169_614' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 793 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_615 = add i2 %zext_ln169_1127, i2 %zext_ln169_1119" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 793 'add' 'add_ln169_615' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 794 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_617 = add i2 %zext_ln169_1110, i2 %zext_ln169_1112" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 794 'add' 'add_ln169_617' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 795 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_618 = add i2 %zext_ln169_1103, i2 %zext_ln169_1101" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 795 'add' 'add_ln169_618' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 796 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_622 = add i2 %zext_ln169_1126, i2 %zext_ln169_1132" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 796 'add' 'add_ln169_622' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 797 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_623 = add i2 %zext_ln169_1115, i2 %zext_ln169_1128" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 797 'add' 'add_ln169_623' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 798 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_625 = add i2 %zext_ln169_1117, i2 %zext_ln169_1131" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 798 'add' 'add_ln169_625' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 799 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_626 = add i2 %zext_ln169_1129, i2 %zext_ln169_1130" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 799 'add' 'add_ln169_626' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 800 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_629 = add i2 %zext_ln169_1114, i2 %zext_ln169_1109" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 800 'add' 'add_ln169_629' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 801 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_630 = add i2 %zext_ln169_1106, i2 %zext_ln169_1124" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 801 'add' 'add_ln169_630' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 802 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_632 = add i2 %zext_ln169_1121, i2 %zext_ln169_1118" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 802 'add' 'add_ln169_632' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 803 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_633 = add i2 %zext_ln169_1120, i2 %zext_ln169_1113" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 803 'add' 'add_ln169_633' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 804 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_634 = add i2 %add_ln169_633, i2 %zext_ln169_1104" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 804 'add' 'add_ln169_634' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 9.88>
ST_4 : Operation 805 [1/1] (0.00ns)   --->   "%p_0_0_03747_i_load = load i16 %p_0_0_03747_i" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:138]   --->   Operation 805 'load' 'p_0_0_03747_i_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 806 [1/1] (0.00ns)   --->   "%p_0_0_037_149_i_load = load i16 %p_0_0_037_149_i" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:138]   --->   Operation 806 'load' 'p_0_0_037_149_i_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 807 [1/1] (0.00ns)   --->   "%p_0_0_037_251_i_load = load i16 %p_0_0_037_251_i" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:138]   --->   Operation 807 'load' 'p_0_0_037_251_i_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 808 [1/1] (0.00ns)   --->   "%p_0_0_037_353_i_load = load i16 %p_0_0_037_353_i" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:138]   --->   Operation 808 'load' 'p_0_0_037_353_i_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_607)   --->   "%select_ln137 = select i1 %icmp_ln137, i16 0, i16 %p_0_0_037_353_i_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:138]   --->   Operation 809 'select' 'select_ln137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_575)   --->   "%select_ln137_16 = select i1 %icmp_ln137, i16 0, i16 %p_0_0_037_251_i_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:138]   --->   Operation 810 'select' 'select_ln137_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_543)   --->   "%select_ln137_17 = select i1 %icmp_ln137, i16 0, i16 %p_0_0_037_149_i_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:138]   --->   Operation 811 'select' 'select_ln137_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node add_ln169)   --->   "%select_ln137_18 = select i1 %icmp_ln137, i16 0, i16 %p_0_0_03747_i_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:138]   --->   Operation 812 'select' 'select_ln137_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node add_ln169)   --->   "%tmp_1558 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 813 'bitselect' 'tmp_1558' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node add_ln169)   --->   "%xor_ln67_1035 = xor i1 %tmp_1559, i1 %tmp_1558" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 814 'xor' 'xor_ln67_1035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node add_ln169)   --->   "%xor_ln67_1036 = xor i1 %xor_ln67_1035, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 815 'xor' 'xor_ln67_1036' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node add_ln169)   --->   "%zext_ln169_933 = zext i1 %xor_ln67_1036" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 816 'zext' 'zext_ln169_933' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 817 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169 = add i16 %select_ln137_18, i16 %zext_ln169_933" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 817 'add' 'add_ln169' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 818 [1/1] (0.00ns)   --->   "%zext_ln169_959 = zext i2 %add_ln169_512" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 818 'zext' 'zext_ln169_959' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 819 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_513 = add i16 %zext_ln169_959, i16 %add_ln169" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 819 'add' 'add_ln169_513' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 820 [1/1] (0.00ns)   --->   "%zext_ln169_960 = zext i2 %add_ln169_514" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 820 'zext' 'zext_ln169_960' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 821 [1/1] (0.00ns)   --->   "%zext_ln169_961 = zext i2 %add_ln169_515" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 821 'zext' 'zext_ln169_961' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 822 [1/1] (1.56ns)   --->   "%add_ln169_516 = add i3 %zext_ln169_961, i3 %zext_ln169_960" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 822 'add' 'add_ln169_516' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 823 [1/1] (0.00ns)   --->   "%zext_ln169_962 = zext i3 %add_ln169_516" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 823 'zext' 'zext_ln169_962' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 824 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_517 = add i16 %zext_ln169_962, i16 %add_ln169_513" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 824 'add' 'add_ln169_517' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln169_963 = zext i2 %add_ln169_518" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 825 'zext' 'zext_ln169_963' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 826 [1/1] (0.00ns)   --->   "%zext_ln169_964 = zext i2 %add_ln169_519" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 826 'zext' 'zext_ln169_964' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 827 [1/1] (1.56ns)   --->   "%add_ln169_520 = add i3 %zext_ln169_964, i3 %zext_ln169_963" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 827 'add' 'add_ln169_520' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln169_965 = zext i3 %add_ln169_520" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 828 'zext' 'zext_ln169_965' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 829 [1/1] (0.00ns)   --->   "%zext_ln169_966 = zext i2 %add_ln169_521" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 829 'zext' 'zext_ln169_966' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 830 [1/1] (0.00ns)   --->   "%zext_ln169_967 = zext i2 %add_ln169_522" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 830 'zext' 'zext_ln169_967' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 831 [1/1] (1.56ns)   --->   "%add_ln169_523 = add i3 %zext_ln169_967, i3 %zext_ln169_966" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 831 'add' 'add_ln169_523' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln169_968 = zext i3 %add_ln169_523" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 832 'zext' 'zext_ln169_968' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 833 [1/1] (1.65ns)   --->   "%add_ln169_524 = add i4 %zext_ln169_968, i4 %zext_ln169_965" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 833 'add' 'add_ln169_524' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 834 [1/1] (0.00ns)   --->   "%zext_ln169_969 = zext i4 %add_ln169_524" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 834 'zext' 'zext_ln169_969' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 835 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_525 = add i16 %zext_ln169_969, i16 %add_ln169_517" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 835 'add' 'add_ln169_525' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 836 [1/1] (0.00ns)   --->   "%zext_ln169_970 = zext i2 %add_ln169_526" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 836 'zext' 'zext_ln169_970' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln169_971 = zext i2 %add_ln169_527" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 837 'zext' 'zext_ln169_971' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 838 [1/1] (1.56ns)   --->   "%add_ln169_528 = add i3 %zext_ln169_971, i3 %zext_ln169_970" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 838 'add' 'add_ln169_528' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 839 [1/1] (0.00ns)   --->   "%zext_ln169_972 = zext i3 %add_ln169_528" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 839 'zext' 'zext_ln169_972' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 840 [1/1] (0.00ns)   --->   "%zext_ln169_973 = zext i2 %add_ln169_529" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 840 'zext' 'zext_ln169_973' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 841 [1/1] (0.00ns)   --->   "%zext_ln169_974 = zext i2 %add_ln169_530" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 841 'zext' 'zext_ln169_974' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 842 [1/1] (1.56ns)   --->   "%add_ln169_531 = add i3 %zext_ln169_974, i3 %zext_ln169_973" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 842 'add' 'add_ln169_531' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln169_975 = zext i3 %add_ln169_531" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 843 'zext' 'zext_ln169_975' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 844 [1/1] (1.65ns)   --->   "%add_ln169_532 = add i4 %zext_ln169_975, i4 %zext_ln169_972" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 844 'add' 'add_ln169_532' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln169_976 = zext i4 %add_ln169_532" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 845 'zext' 'zext_ln169_976' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 846 [1/1] (0.00ns)   --->   "%zext_ln169_977 = zext i2 %add_ln169_533" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 846 'zext' 'zext_ln169_977' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln169_978 = zext i2 %add_ln169_534" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 847 'zext' 'zext_ln169_978' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 848 [1/1] (1.56ns)   --->   "%add_ln169_535 = add i3 %zext_ln169_978, i3 %zext_ln169_977" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 848 'add' 'add_ln169_535' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln169_979 = zext i3 %add_ln169_535" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 849 'zext' 'zext_ln169_979' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 850 [1/1] (0.00ns)   --->   "%zext_ln169_980 = zext i2 %add_ln169_536" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 850 'zext' 'zext_ln169_980' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 851 [1/1] (0.00ns)   --->   "%zext_ln169_981 = zext i2 %add_ln169_538" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 851 'zext' 'zext_ln169_981' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 852 [1/1] (1.56ns)   --->   "%add_ln169_539 = add i3 %zext_ln169_981, i3 %zext_ln169_980" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 852 'add' 'add_ln169_539' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 853 [1/1] (0.00ns)   --->   "%zext_ln169_982 = zext i3 %add_ln169_539" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 853 'zext' 'zext_ln169_982' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 854 [1/1] (1.65ns)   --->   "%add_ln169_540 = add i4 %zext_ln169_982, i4 %zext_ln169_979" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 854 'add' 'add_ln169_540' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 855 [1/1] (0.00ns)   --->   "%zext_ln169_983 = zext i4 %add_ln169_540" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 855 'zext' 'zext_ln169_983' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 856 [1/1] (1.73ns)   --->   "%add_ln169_541 = add i5 %zext_ln169_983, i5 %zext_ln169_976" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 856 'add' 'add_ln169_541' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 857 [1/1] (0.00ns)   --->   "%zext_ln169_984 = zext i5 %add_ln169_541" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 857 'zext' 'zext_ln169_984' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 858 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_542 = add i16 %zext_ln169_984, i16 %add_ln169_525" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 858 'add' 'add_ln169_542' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_543)   --->   "%tmp_1615 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_47, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 859 'bitselect' 'tmp_1615' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_543)   --->   "%xor_ln67_1099 = xor i1 %tmp_1559, i1 %tmp_1615" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 860 'xor' 'xor_ln67_1099' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_543)   --->   "%xor_ln67_1100 = xor i1 %xor_ln67_1099, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 861 'xor' 'xor_ln67_1100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_543)   --->   "%zext_ln169_991 = zext i1 %xor_ln67_1100" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 862 'zext' 'zext_ln169_991' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 863 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_543 = add i16 %select_ln137_17, i16 %zext_ln169_991" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 863 'add' 'add_ln169_543' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 864 [1/1] (0.00ns)   --->   "%zext_ln169_1017 = zext i2 %add_ln169_544" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 864 'zext' 'zext_ln169_1017' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 865 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_545 = add i16 %zext_ln169_1017, i16 %add_ln169_543" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 865 'add' 'add_ln169_545' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 866 [1/1] (0.00ns)   --->   "%zext_ln169_1018 = zext i2 %add_ln169_546" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 866 'zext' 'zext_ln169_1018' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 867 [1/1] (0.00ns)   --->   "%zext_ln169_1019 = zext i2 %add_ln169_547" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 867 'zext' 'zext_ln169_1019' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 868 [1/1] (1.56ns)   --->   "%add_ln169_548 = add i3 %zext_ln169_1019, i3 %zext_ln169_1018" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 868 'add' 'add_ln169_548' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 869 [1/1] (0.00ns)   --->   "%zext_ln169_1020 = zext i3 %add_ln169_548" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 869 'zext' 'zext_ln169_1020' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 870 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_549 = add i16 %zext_ln169_1020, i16 %add_ln169_545" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 870 'add' 'add_ln169_549' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 871 [1/1] (0.00ns)   --->   "%zext_ln169_1021 = zext i2 %add_ln169_550" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 871 'zext' 'zext_ln169_1021' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 872 [1/1] (0.00ns)   --->   "%zext_ln169_1022 = zext i2 %add_ln169_551" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 872 'zext' 'zext_ln169_1022' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 873 [1/1] (1.56ns)   --->   "%add_ln169_552 = add i3 %zext_ln169_1022, i3 %zext_ln169_1021" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 873 'add' 'add_ln169_552' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 874 [1/1] (0.00ns)   --->   "%zext_ln169_1023 = zext i3 %add_ln169_552" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 874 'zext' 'zext_ln169_1023' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 875 [1/1] (0.00ns)   --->   "%zext_ln169_1024 = zext i2 %add_ln169_553" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 875 'zext' 'zext_ln169_1024' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 876 [1/1] (0.00ns)   --->   "%zext_ln169_1025 = zext i2 %add_ln169_554" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 876 'zext' 'zext_ln169_1025' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 877 [1/1] (1.56ns)   --->   "%add_ln169_555 = add i3 %zext_ln169_1025, i3 %zext_ln169_1024" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 877 'add' 'add_ln169_555' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 878 [1/1] (0.00ns)   --->   "%zext_ln169_1026 = zext i3 %add_ln169_555" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 878 'zext' 'zext_ln169_1026' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 879 [1/1] (1.65ns)   --->   "%add_ln169_556 = add i4 %zext_ln169_1026, i4 %zext_ln169_1023" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 879 'add' 'add_ln169_556' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 880 [1/1] (0.00ns)   --->   "%zext_ln169_1027 = zext i4 %add_ln169_556" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 880 'zext' 'zext_ln169_1027' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 881 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_557 = add i16 %zext_ln169_1027, i16 %add_ln169_549" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 881 'add' 'add_ln169_557' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 882 [1/1] (0.00ns)   --->   "%zext_ln169_1028 = zext i2 %add_ln169_558" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 882 'zext' 'zext_ln169_1028' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 883 [1/1] (0.00ns)   --->   "%zext_ln169_1029 = zext i2 %add_ln169_559" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 883 'zext' 'zext_ln169_1029' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 884 [1/1] (1.56ns)   --->   "%add_ln169_560 = add i3 %zext_ln169_1029, i3 %zext_ln169_1028" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 884 'add' 'add_ln169_560' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln169_1030 = zext i3 %add_ln169_560" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 885 'zext' 'zext_ln169_1030' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 886 [1/1] (0.00ns)   --->   "%zext_ln169_1031 = zext i2 %add_ln169_561" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 886 'zext' 'zext_ln169_1031' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 887 [1/1] (0.00ns)   --->   "%zext_ln169_1032 = zext i2 %add_ln169_562" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 887 'zext' 'zext_ln169_1032' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 888 [1/1] (1.56ns)   --->   "%add_ln169_563 = add i3 %zext_ln169_1032, i3 %zext_ln169_1031" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 888 'add' 'add_ln169_563' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 889 [1/1] (0.00ns)   --->   "%zext_ln169_1033 = zext i3 %add_ln169_563" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 889 'zext' 'zext_ln169_1033' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 890 [1/1] (1.65ns)   --->   "%add_ln169_564 = add i4 %zext_ln169_1033, i4 %zext_ln169_1030" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 890 'add' 'add_ln169_564' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 891 [1/1] (0.00ns)   --->   "%zext_ln169_1034 = zext i4 %add_ln169_564" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 891 'zext' 'zext_ln169_1034' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 892 [1/1] (0.00ns)   --->   "%zext_ln169_1035 = zext i2 %add_ln169_565" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 892 'zext' 'zext_ln169_1035' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln169_1036 = zext i2 %add_ln169_566" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 893 'zext' 'zext_ln169_1036' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 894 [1/1] (1.56ns)   --->   "%add_ln169_567 = add i3 %zext_ln169_1036, i3 %zext_ln169_1035" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 894 'add' 'add_ln169_567' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 895 [1/1] (0.00ns)   --->   "%zext_ln169_1037 = zext i3 %add_ln169_567" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 895 'zext' 'zext_ln169_1037' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 896 [1/1] (0.00ns)   --->   "%zext_ln169_1038 = zext i2 %add_ln169_568" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 896 'zext' 'zext_ln169_1038' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 897 [1/1] (0.00ns)   --->   "%zext_ln169_1039 = zext i2 %add_ln169_570" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 897 'zext' 'zext_ln169_1039' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 898 [1/1] (1.56ns)   --->   "%add_ln169_571 = add i3 %zext_ln169_1039, i3 %zext_ln169_1038" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 898 'add' 'add_ln169_571' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln169_1040 = zext i3 %add_ln169_571" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 899 'zext' 'zext_ln169_1040' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 900 [1/1] (1.65ns)   --->   "%add_ln169_572 = add i4 %zext_ln169_1040, i4 %zext_ln169_1037" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 900 'add' 'add_ln169_572' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 901 [1/1] (0.00ns)   --->   "%zext_ln169_1041 = zext i4 %add_ln169_572" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 901 'zext' 'zext_ln169_1041' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 902 [1/1] (1.73ns)   --->   "%add_ln169_573 = add i5 %zext_ln169_1041, i5 %zext_ln169_1034" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 902 'add' 'add_ln169_573' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 903 [1/1] (0.00ns)   --->   "%zext_ln169_1042 = zext i5 %add_ln169_573" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 903 'zext' 'zext_ln169_1042' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 904 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_574 = add i16 %zext_ln169_1042, i16 %add_ln169_557" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 904 'add' 'add_ln169_574' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_575)   --->   "%tmp_1646 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_48, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 905 'bitselect' 'tmp_1646' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_575)   --->   "%xor_ln67_1163 = xor i1 %tmp_1559, i1 %tmp_1646" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 906 'xor' 'xor_ln67_1163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_575)   --->   "%xor_ln67_1164 = xor i1 %xor_ln67_1163, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 907 'xor' 'xor_ln67_1164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_575)   --->   "%zext_ln169_1049 = zext i1 %xor_ln67_1164" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 908 'zext' 'zext_ln169_1049' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 909 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_575 = add i16 %select_ln137_16, i16 %zext_ln169_1049" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 909 'add' 'add_ln169_575' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 910 [1/1] (0.00ns)   --->   "%zext_ln169_1075 = zext i2 %add_ln169_576" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 910 'zext' 'zext_ln169_1075' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 911 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_577 = add i16 %zext_ln169_1075, i16 %add_ln169_575" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 911 'add' 'add_ln169_577' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 912 [1/1] (0.00ns)   --->   "%zext_ln169_1076 = zext i2 %add_ln169_578" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 912 'zext' 'zext_ln169_1076' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 913 [1/1] (0.00ns)   --->   "%zext_ln169_1077 = zext i2 %add_ln169_579" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 913 'zext' 'zext_ln169_1077' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 914 [1/1] (1.56ns)   --->   "%add_ln169_580 = add i3 %zext_ln169_1077, i3 %zext_ln169_1076" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 914 'add' 'add_ln169_580' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 915 [1/1] (0.00ns)   --->   "%zext_ln169_1078 = zext i3 %add_ln169_580" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 915 'zext' 'zext_ln169_1078' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 916 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_581 = add i16 %zext_ln169_1078, i16 %add_ln169_577" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 916 'add' 'add_ln169_581' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 917 [1/1] (0.00ns)   --->   "%zext_ln169_1079 = zext i2 %add_ln169_582" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 917 'zext' 'zext_ln169_1079' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 918 [1/1] (0.00ns)   --->   "%zext_ln169_1080 = zext i2 %add_ln169_583" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 918 'zext' 'zext_ln169_1080' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 919 [1/1] (1.56ns)   --->   "%add_ln169_584 = add i3 %zext_ln169_1080, i3 %zext_ln169_1079" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 919 'add' 'add_ln169_584' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln169_1081 = zext i3 %add_ln169_584" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 920 'zext' 'zext_ln169_1081' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 921 [1/1] (0.00ns)   --->   "%zext_ln169_1082 = zext i2 %add_ln169_585" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 921 'zext' 'zext_ln169_1082' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 922 [1/1] (0.00ns)   --->   "%zext_ln169_1083 = zext i2 %add_ln169_586" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 922 'zext' 'zext_ln169_1083' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 923 [1/1] (1.56ns)   --->   "%add_ln169_587 = add i3 %zext_ln169_1083, i3 %zext_ln169_1082" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 923 'add' 'add_ln169_587' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 924 [1/1] (0.00ns)   --->   "%zext_ln169_1084 = zext i3 %add_ln169_587" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 924 'zext' 'zext_ln169_1084' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 925 [1/1] (1.65ns)   --->   "%add_ln169_588 = add i4 %zext_ln169_1084, i4 %zext_ln169_1081" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 925 'add' 'add_ln169_588' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 926 [1/1] (0.00ns)   --->   "%zext_ln169_1085 = zext i4 %add_ln169_588" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 926 'zext' 'zext_ln169_1085' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 927 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_589 = add i16 %zext_ln169_1085, i16 %add_ln169_581" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 927 'add' 'add_ln169_589' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 928 [1/1] (0.00ns)   --->   "%zext_ln169_1086 = zext i2 %add_ln169_590" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 928 'zext' 'zext_ln169_1086' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 929 [1/1] (0.00ns)   --->   "%zext_ln169_1087 = zext i2 %add_ln169_591" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 929 'zext' 'zext_ln169_1087' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 930 [1/1] (1.56ns)   --->   "%add_ln169_592 = add i3 %zext_ln169_1087, i3 %zext_ln169_1086" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 930 'add' 'add_ln169_592' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln169_1088 = zext i3 %add_ln169_592" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 931 'zext' 'zext_ln169_1088' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 932 [1/1] (0.00ns)   --->   "%zext_ln169_1089 = zext i2 %add_ln169_593" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 932 'zext' 'zext_ln169_1089' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 933 [1/1] (0.00ns)   --->   "%zext_ln169_1090 = zext i2 %add_ln169_594" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 933 'zext' 'zext_ln169_1090' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 934 [1/1] (1.56ns)   --->   "%add_ln169_595 = add i3 %zext_ln169_1090, i3 %zext_ln169_1089" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 934 'add' 'add_ln169_595' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 935 [1/1] (0.00ns)   --->   "%zext_ln169_1091 = zext i3 %add_ln169_595" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 935 'zext' 'zext_ln169_1091' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 936 [1/1] (1.65ns)   --->   "%add_ln169_596 = add i4 %zext_ln169_1091, i4 %zext_ln169_1088" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 936 'add' 'add_ln169_596' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 937 [1/1] (0.00ns)   --->   "%zext_ln169_1092 = zext i4 %add_ln169_596" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 937 'zext' 'zext_ln169_1092' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 938 [1/1] (0.00ns)   --->   "%zext_ln169_1093 = zext i2 %add_ln169_597" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 938 'zext' 'zext_ln169_1093' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 939 [1/1] (0.00ns)   --->   "%zext_ln169_1094 = zext i2 %add_ln169_598" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 939 'zext' 'zext_ln169_1094' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 940 [1/1] (1.56ns)   --->   "%add_ln169_599 = add i3 %zext_ln169_1094, i3 %zext_ln169_1093" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 940 'add' 'add_ln169_599' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 941 [1/1] (0.00ns)   --->   "%zext_ln169_1095 = zext i3 %add_ln169_599" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 941 'zext' 'zext_ln169_1095' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 942 [1/1] (0.00ns)   --->   "%zext_ln169_1096 = zext i2 %add_ln169_600" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 942 'zext' 'zext_ln169_1096' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 943 [1/1] (0.00ns)   --->   "%zext_ln169_1097 = zext i2 %add_ln169_602" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 943 'zext' 'zext_ln169_1097' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 944 [1/1] (1.56ns)   --->   "%add_ln169_603 = add i3 %zext_ln169_1097, i3 %zext_ln169_1096" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 944 'add' 'add_ln169_603' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 945 [1/1] (0.00ns)   --->   "%zext_ln169_1098 = zext i3 %add_ln169_603" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 945 'zext' 'zext_ln169_1098' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 946 [1/1] (1.65ns)   --->   "%add_ln169_604 = add i4 %zext_ln169_1098, i4 %zext_ln169_1095" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 946 'add' 'add_ln169_604' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 947 [1/1] (0.00ns)   --->   "%zext_ln169_1099 = zext i4 %add_ln169_604" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 947 'zext' 'zext_ln169_1099' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 948 [1/1] (1.73ns)   --->   "%add_ln169_605 = add i5 %zext_ln169_1099, i5 %zext_ln169_1092" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 948 'add' 'add_ln169_605' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 949 [1/1] (0.00ns)   --->   "%zext_ln169_1100 = zext i5 %add_ln169_605" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 949 'zext' 'zext_ln169_1100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 950 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_606 = add i16 %zext_ln169_1100, i16 %add_ln169_589" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 950 'add' 'add_ln169_606' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_607)   --->   "%tmp_1677 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_49, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 951 'bitselect' 'tmp_1677' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_607)   --->   "%xor_ln67_1227 = xor i1 %tmp_1559, i1 %tmp_1677" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 952 'xor' 'xor_ln67_1227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_607)   --->   "%xor_ln67_1228 = xor i1 %xor_ln67_1227, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 953 'xor' 'xor_ln67_1228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_607)   --->   "%zext_ln169_1107 = zext i1 %xor_ln67_1228" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 954 'zext' 'zext_ln169_1107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 955 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_607 = add i16 %select_ln137, i16 %zext_ln169_1107" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 955 'add' 'add_ln169_607' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 956 [1/1] (0.00ns)   --->   "%zext_ln169_1133 = zext i2 %add_ln169_608" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 956 'zext' 'zext_ln169_1133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 957 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_609 = add i16 %zext_ln169_1133, i16 %add_ln169_607" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 957 'add' 'add_ln169_609' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln169_1134 = zext i2 %add_ln169_610" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 958 'zext' 'zext_ln169_1134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 959 [1/1] (0.00ns)   --->   "%zext_ln169_1135 = zext i2 %add_ln169_611" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 959 'zext' 'zext_ln169_1135' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 960 [1/1] (1.56ns)   --->   "%add_ln169_612 = add i3 %zext_ln169_1135, i3 %zext_ln169_1134" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 960 'add' 'add_ln169_612' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 961 [1/1] (0.00ns)   --->   "%zext_ln169_1136 = zext i3 %add_ln169_612" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 961 'zext' 'zext_ln169_1136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 962 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_613 = add i16 %zext_ln169_1136, i16 %add_ln169_609" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 962 'add' 'add_ln169_613' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 963 [1/1] (0.00ns)   --->   "%zext_ln169_1137 = zext i2 %add_ln169_614" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 963 'zext' 'zext_ln169_1137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 964 [1/1] (0.00ns)   --->   "%zext_ln169_1138 = zext i2 %add_ln169_615" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 964 'zext' 'zext_ln169_1138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 965 [1/1] (1.56ns)   --->   "%add_ln169_616 = add i3 %zext_ln169_1138, i3 %zext_ln169_1137" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 965 'add' 'add_ln169_616' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 966 [1/1] (0.00ns)   --->   "%zext_ln169_1139 = zext i3 %add_ln169_616" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 966 'zext' 'zext_ln169_1139' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 967 [1/1] (0.00ns)   --->   "%zext_ln169_1140 = zext i2 %add_ln169_617" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 967 'zext' 'zext_ln169_1140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 968 [1/1] (0.00ns)   --->   "%zext_ln169_1141 = zext i2 %add_ln169_618" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 968 'zext' 'zext_ln169_1141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 969 [1/1] (1.56ns)   --->   "%add_ln169_619 = add i3 %zext_ln169_1141, i3 %zext_ln169_1140" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 969 'add' 'add_ln169_619' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 970 [1/1] (0.00ns)   --->   "%zext_ln169_1142 = zext i3 %add_ln169_619" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 970 'zext' 'zext_ln169_1142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 971 [1/1] (1.65ns)   --->   "%add_ln169_620 = add i4 %zext_ln169_1142, i4 %zext_ln169_1139" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 971 'add' 'add_ln169_620' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 972 [1/1] (0.00ns)   --->   "%zext_ln169_1143 = zext i4 %add_ln169_620" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 972 'zext' 'zext_ln169_1143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 973 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_621 = add i16 %zext_ln169_1143, i16 %add_ln169_613" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 973 'add' 'add_ln169_621' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 974 [1/1] (0.00ns)   --->   "%zext_ln169_1144 = zext i2 %add_ln169_622" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 974 'zext' 'zext_ln169_1144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 975 [1/1] (0.00ns)   --->   "%zext_ln169_1145 = zext i2 %add_ln169_623" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 975 'zext' 'zext_ln169_1145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 976 [1/1] (1.56ns)   --->   "%add_ln169_624 = add i3 %zext_ln169_1145, i3 %zext_ln169_1144" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 976 'add' 'add_ln169_624' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 977 [1/1] (0.00ns)   --->   "%zext_ln169_1146 = zext i3 %add_ln169_624" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 977 'zext' 'zext_ln169_1146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 978 [1/1] (0.00ns)   --->   "%zext_ln169_1147 = zext i2 %add_ln169_625" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 978 'zext' 'zext_ln169_1147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 979 [1/1] (0.00ns)   --->   "%zext_ln169_1148 = zext i2 %add_ln169_626" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 979 'zext' 'zext_ln169_1148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 980 [1/1] (1.56ns)   --->   "%add_ln169_627 = add i3 %zext_ln169_1148, i3 %zext_ln169_1147" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 980 'add' 'add_ln169_627' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 981 [1/1] (0.00ns)   --->   "%zext_ln169_1149 = zext i3 %add_ln169_627" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 981 'zext' 'zext_ln169_1149' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 982 [1/1] (1.65ns)   --->   "%add_ln169_628 = add i4 %zext_ln169_1149, i4 %zext_ln169_1146" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 982 'add' 'add_ln169_628' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 983 [1/1] (0.00ns)   --->   "%zext_ln169_1150 = zext i4 %add_ln169_628" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 983 'zext' 'zext_ln169_1150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 984 [1/1] (0.00ns)   --->   "%zext_ln169_1151 = zext i2 %add_ln169_629" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 984 'zext' 'zext_ln169_1151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 985 [1/1] (0.00ns)   --->   "%zext_ln169_1152 = zext i2 %add_ln169_630" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 985 'zext' 'zext_ln169_1152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 986 [1/1] (1.56ns)   --->   "%add_ln169_631 = add i3 %zext_ln169_1152, i3 %zext_ln169_1151" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 986 'add' 'add_ln169_631' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 987 [1/1] (0.00ns)   --->   "%zext_ln169_1153 = zext i3 %add_ln169_631" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 987 'zext' 'zext_ln169_1153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 988 [1/1] (0.00ns)   --->   "%zext_ln169_1154 = zext i2 %add_ln169_632" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 988 'zext' 'zext_ln169_1154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 989 [1/1] (0.00ns)   --->   "%zext_ln169_1155 = zext i2 %add_ln169_634" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 989 'zext' 'zext_ln169_1155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 990 [1/1] (1.56ns)   --->   "%add_ln169_635 = add i3 %zext_ln169_1155, i3 %zext_ln169_1154" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 990 'add' 'add_ln169_635' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 991 [1/1] (0.00ns)   --->   "%zext_ln169_1156 = zext i3 %add_ln169_635" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 991 'zext' 'zext_ln169_1156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 992 [1/1] (1.65ns)   --->   "%add_ln169_636 = add i4 %zext_ln169_1156, i4 %zext_ln169_1153" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 992 'add' 'add_ln169_636' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 993 [1/1] (0.00ns)   --->   "%zext_ln169_1157 = zext i4 %add_ln169_636" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 993 'zext' 'zext_ln169_1157' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 994 [1/1] (1.73ns)   --->   "%add_ln169_637 = add i5 %zext_ln169_1157, i5 %zext_ln169_1150" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 994 'add' 'add_ln169_637' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 995 [1/1] (0.00ns)   --->   "%zext_ln169_1158 = zext i5 %add_ln169_637" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 995 'zext' 'zext_ln169_1158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 996 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_638 = add i16 %zext_ln169_1158, i16 %add_ln169_621" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 996 'add' 'add_ln169_638' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 997 [1/1] (0.00ns)   --->   "%idxprom2_i_i = zext i32 %nf_6" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:138]   --->   Operation 997 'zext' 'idxprom2_i_i' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 998 [1/1] (0.00ns)   --->   "%p_ZL8threshs4_0_addr = getelementptr i16 %p_ZL8threshs4_0, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:138]   --->   Operation 998 'getelementptr' 'p_ZL8threshs4_0_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 999 [1/1] (0.00ns)   --->   "%p_ZL8threshs4_1_addr = getelementptr i16 %p_ZL8threshs4_1, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:138]   --->   Operation 999 'getelementptr' 'p_ZL8threshs4_1_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 1000 [1/1] (0.00ns)   --->   "%p_ZL8threshs4_2_addr = getelementptr i16 %p_ZL8threshs4_2, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:138]   --->   Operation 1000 'getelementptr' 'p_ZL8threshs4_2_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 1001 [1/1] (0.00ns)   --->   "%p_ZL8threshs4_3_addr = getelementptr i16 %p_ZL8threshs4_3, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:138]   --->   Operation 1001 'getelementptr' 'p_ZL8threshs4_3_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 1002 [2/2] (3.25ns)   --->   "%p_ZL8threshs4_0_load = load i6 %p_ZL8threshs4_0_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:138]   --->   Operation 1002 'load' 'p_ZL8threshs4_0_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 1003 [2/2] (3.25ns)   --->   "%p_ZL8threshs4_1_load = load i6 %p_ZL8threshs4_1_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:138]   --->   Operation 1003 'load' 'p_ZL8threshs4_1_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 1004 [2/2] (3.25ns)   --->   "%p_ZL8threshs4_2_load = load i6 %p_ZL8threshs4_2_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:138]   --->   Operation 1004 'load' 'p_ZL8threshs4_2_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 1005 [2/2] (3.25ns)   --->   "%p_ZL8threshs4_3_load = load i6 %p_ZL8threshs4_3_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:138]   --->   Operation 1005 'load' 'p_ZL8threshs4_3_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 1006 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_638, i16 %p_0_0_037_353_i" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 1006 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1007 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_606, i16 %p_0_0_037_251_i" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 1007 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1008 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_574, i16 %p_0_0_037_149_i" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 1008 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1009 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_542, i16 %p_0_0_03747_i" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138]   --->   Operation 1009 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1010 [1/1] (0.00ns)   --->   "%br_ln122 = br void %for.body.i" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:138]   --->   Operation 1010 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1022 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1022 'ret' 'ret_ln0' <Predicate = (icmp_ln122)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.96>
ST_5 : Operation 1011 [1/2] (3.25ns)   --->   "%p_ZL8threshs4_0_load = load i6 %p_ZL8threshs4_0_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:138]   --->   Operation 1011 'load' 'p_ZL8threshs4_0_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 1012 [1/1] (2.07ns)   --->   "%result = icmp_slt  i16 %p_ZL8threshs4_0_load, i16 %add_ln169_542" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:138]   --->   Operation 1012 'icmp' 'result' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1013 [1/2] (3.25ns)   --->   "%p_ZL8threshs4_1_load = load i6 %p_ZL8threshs4_1_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:138]   --->   Operation 1013 'load' 'p_ZL8threshs4_1_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 1014 [1/1] (2.07ns)   --->   "%result_47 = icmp_slt  i16 %p_ZL8threshs4_1_load, i16 %add_ln169_574" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:138]   --->   Operation 1014 'icmp' 'result_47' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1015 [1/2] (3.25ns)   --->   "%p_ZL8threshs4_2_load = load i6 %p_ZL8threshs4_2_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:138]   --->   Operation 1015 'load' 'p_ZL8threshs4_2_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 1016 [1/1] (2.07ns)   --->   "%result_48 = icmp_slt  i16 %p_ZL8threshs4_2_load, i16 %add_ln169_606" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:138]   --->   Operation 1016 'icmp' 'result_48' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1017 [1/2] (3.25ns)   --->   "%p_ZL8threshs4_3_load = load i6 %p_ZL8threshs4_3_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:138]   --->   Operation 1017 'load' 'p_ZL8threshs4_3_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 1018 [1/1] (2.07ns)   --->   "%result_49 = icmp_slt  i16 %p_ZL8threshs4_3_load, i16 %add_ln169_638" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:138]   --->   Operation 1018 'icmp' 'result_49' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1019 [1/1] (0.00ns)   --->   "%outElem = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1, i1 %result_49, i1 %result_48, i1 %result_47, i1 %result" [../mvau.hpp:166->../convlayer.h:118->../top.cpp:138]   --->   Operation 1019 'bitconcatenate' 'outElem' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_5 : Operation 1020 [1/1] (3.63ns)   --->   "%write_ln170 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %mvOut_m_buffer_6, i4 %outElem" [../mvau.hpp:170->../convlayer.h:118->../top.cpp:138]   --->   Operation 1020 'write' 'write_ln170' <Predicate = (icmp_ln159)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_5 : Operation 1021 [1/1] (0.00ns)   --->   "%br_ln177 = br void %for.inc85.i" [../mvau.hpp:177->../convlayer.h:118->../top.cpp:138]   --->   Operation 1021 'br' 'br_ln177' <Predicate = (icmp_ln159)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.707ns
The critical path consists of the following:
	'alloca' operation 32 bit ('tile', ../mvau.hpp:117->../convlayer.h:118->../top.cpp:138) [12]  (0.000 ns)
	'store' operation 0 bit ('store_ln117', ../mvau.hpp:117->../convlayer.h:118->../top.cpp:138) of constant 0 on local variable 'tile', ../mvau.hpp:117->../convlayer.h:118->../top.cpp:138 [62]  (1.707 ns)

 <State 2>: 7.670ns
The critical path consists of the following:
	'load' operation 32 bit ('nf', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:138) on local variable 'nf', ../activations.hpp:137->../mvau.hpp:166->../convlayer.h:118->../top.cpp:138 [67]  (0.000 ns)
	'add' operation 32 bit ('nf', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:138) [1048]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln173', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:138) [1049]  (2.552 ns)
	'select' operation 32 bit ('tile', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:138) [1050]  (0.698 ns)
	'store' operation 0 bit ('store_ln117', ../mvau.hpp:117->../convlayer.h:118->../top.cpp:138) of variable 'tile', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:138 on local variable 'tile', ../mvau.hpp:117->../convlayer.h:118->../top.cpp:138 [1054]  (1.707 ns)
	blocking operation 0.1607 ns on control path)

 <State 3>: 8.270ns
The critical path consists of the following:
	fifo read operation ('inputBuf', ../mvau.hpp:127->../convlayer.h:118->../top.cpp:138) on port 'convInp_1' (../mvau.hpp:127->../convlayer.h:118->../top.cpp:138) [117]  (3.634 ns)
	multiplexor before 'phi' operation 32 bit ('inputBuf') with incoming values : ('tmp_i', ../mvau.hpp:133->../convlayer.h:118->../top.cpp:138) ('inputBuf', ../mvau.hpp:127->../convlayer.h:118->../top.cpp:138) [228]  (1.588 ns)
	'phi' operation 32 bit ('inputBuf') with incoming values : ('tmp_i', ../mvau.hpp:133->../convlayer.h:118->../top.cpp:138) ('inputBuf', ../mvau.hpp:127->../convlayer.h:118->../top.cpp:138) [228]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln67_1029', ../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138) [262]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln67_1030', ../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138) [263]  (0.978 ns)
	'add' operation 2 bit ('add_ln169_538', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138) [454]  (2.070 ns)

 <State 4>: 9.883ns
The critical path consists of the following:
	'load' operation 16 bit ('p_0_0_037_353_i_load', ../mvau.hpp:137->../convlayer.h:118->../top.cpp:138) on local variable 'p_0_0_037_353_i' [233]  (0.000 ns)
	'select' operation 16 bit ('select_ln137', ../mvau.hpp:137->../convlayer.h:118->../top.cpp:138) [236]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_607', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138) [966]  (2.077 ns)
	'add' operation 16 bit ('add_ln169_609', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138) [969]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_613', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138) [976]  (3.903 ns)
	'add' operation 16 bit ('add_ln169_621', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138) [991]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_638', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138) [1023]  (3.903 ns)
	'store' operation 0 bit ('store_ln169', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138) of variable 'add_ln169_638', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138 on local variable 'p_0_0_037_353_i' [1057]  (0.000 ns)

 <State 5>: 8.965ns
The critical path consists of the following:
	'load' operation 16 bit ('p_ZL8threshs4_0_load', D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:138) on array 'p_ZL8threshs4_0' [1038]  (3.254 ns)
	'icmp' operation 1 bit ('result', D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:138) [1039]  (2.077 ns)
	fifo write operation ('write_ln170', ../mvau.hpp:170->../convlayer.h:118->../top.cpp:138) on port 'mvOut_m_buffer_6' (../mvau.hpp:170->../convlayer.h:118->../top.cpp:138) [1047]  (3.634 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
