// Seed: 4055983074
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output uwire id_4;
  output wire id_3;
  output uwire id_2;
  input wire id_1;
  assign id_2 = id_5 / -1 + 1;
  assign id_2 = id_5;
  assign id_4 = 1;
  assign module_1.id_3 = 0;
  wire id_6, id_7, id_8, id_9;
endmodule
module module_1 #(
    parameter id_0 = 32'd9,
    parameter id_2 = 32'd27,
    parameter id_6 = 32'd67,
    parameter id_8 = 32'd56
) (
    input tri1 _id_0,
    output wor id_1,
    input supply1 _id_2,
    input supply1 id_3,
    input supply0 id_4
);
  logic _id_6;
  wire [id_0 : id_2] id_7;
  logic _id_8, id_9;
  wire [id_8  -  id_6 : id_8] id_10;
  logic [-1 : 1] id_11 = id_6;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_9,
      id_11,
      id_7
  );
endmodule
