\doxysubsection{System/\+Devices/stm32f301x8.h File Reference}
\hypertarget{stm32f301x8_8h}{}\label{stm32f301x8_8h}\index{System/Devices/stm32f301x8.h@{System/Devices/stm32f301x8.h}}


CMSIS STM32\+F301x6/\+STM32\+F301x8 Devices Peripheral Access Layer Header File.  


{\ttfamily \#include "{}core\+\_\+cm4.\+h"{}}\newline
{\ttfamily \#include "{}system\+\_\+stm32f3xx.\+h"{}}\newline
{\ttfamily \#include $<$stdint.\+h$>$}\newline
\doxysubsubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Analog to Digital Converter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Analog Comparators. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em CRC calculation unit. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Digital to Analog Converter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Debug MCU. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DMA Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em External Interrupt/\+Event Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em FLASH Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_o_b___type_def}{OB\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Option Bytes Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em General Purpose I/O. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Operational Amplifier (OPAMP) \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em System configuration controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Inter-\/integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Independent WATCHDOG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Power Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Reset and Clock Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Real-\/\+Time Clock. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em TIM. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_s_c___type_def}{TSC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Touch Sensing Controller (TSC) \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Universal Synchronous Asynchronous Receiver Transmitter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Window WATCHDOG. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}{\+\_\+\+\_\+\+CM4\+\_\+\+REV}}~0x0001
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}}~0
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}}~4
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}{\+\_\+\+\_\+\+FPU\+\_\+\+PRESENT}}~1
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{SRAM\+\_\+\+BASE}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{SRAM\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x22000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x42000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}~DAC1\+\_\+\+BASE
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x00007800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}{TIM17\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x00004800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}{OB\+\_\+\+BASE}}~((uint32\+\_\+t)0x1\+FFFF800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}{TSC\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x00001400)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}}~((uint32\+\_\+t)0x\+E0042000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b5e680596a934588efc0f25cfbeb20e}{ADC\+\_\+\+ISR\+\_\+\+ADRD}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8d87957a25e701a13575d635628d11}{ADC\+\_\+\+ISR\+\_\+\+EOSMP}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949681e78b978c1ccd680f11137a1550}{ADC\+\_\+\+ISR\+\_\+\+EOC}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56b6edb70e1c04c5e03a935d2c945f50}{ADC\+\_\+\+ISR\+\_\+\+EOS}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66f58970a53712eed20aaac04c6a6f61}{ADC\+\_\+\+ISR\+\_\+\+OVR}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga399f91d7a99478c39f3b1af135aa2d74}{ADC\+\_\+\+ISR\+\_\+\+JEOC}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada657b2ea5dcfce0c60ea6c9a0018da4}{ADC\+\_\+\+ISR\+\_\+\+JEOS}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a11e5b28a1002826ef26b0b272b239}{ADC\+\_\+\+ISR\+\_\+\+AWD1}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914b7e03179cd60a8f24b3779b6bb696}{ADC\+\_\+\+ISR\+\_\+\+AWD2}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f54365f9b93d2d07f7e7bc32cf7468f}{ADC\+\_\+\+ISR\+\_\+\+AWD3}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d6a4052be04c997a1cab7082f27f6fc}{ADC\+\_\+\+ISR\+\_\+\+JQOVF}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa8cbfb81a1fdf57a7d11c2909731c2}{ADC\+\_\+\+IER\+\_\+\+RDY}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dc95e7d4a0abe7dd166d4e8a7926980}{ADC\+\_\+\+IER\+\_\+\+EOSMP}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga767c96b00a96b71faa41fb6bb6438de8}{ADC\+\_\+\+IER\+\_\+\+EOC}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf02919d76e481143cba97393d34a20da}{ADC\+\_\+\+IER\+\_\+\+EOS}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d5833608a54fb66537c8cfbbcee44a9}{ADC\+\_\+\+IER\+\_\+\+OVR}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf96ad3772c5d15526c625ad2ccd47983}{ADC\+\_\+\+IER\+\_\+\+JEOC}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecd65d64637ffec538205cccf257700b}{ADC\+\_\+\+IER\+\_\+\+JEOS}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ae4f086fac0dbe6e67900537edb013}{ADC\+\_\+\+IER\+\_\+\+AWD1}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7308dc63967af2eb490c057cf92bb862}{ADC\+\_\+\+IER\+\_\+\+AWD2}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga860b4564dfaa399f58db514f9b9e45e7}{ADC\+\_\+\+IER\+\_\+\+AWD3}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f1aaa21a8a07634ab28061fa27cc1bf}{ADC\+\_\+\+IER\+\_\+\+JQOVF}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26fe09dfd6969dd95591942e80cc3d2b}{ADC\+\_\+\+CR\+\_\+\+ADEN}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99494f414a25f32a5f00ea39ea2150a}{ADC\+\_\+\+CR\+\_\+\+ADDIS}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25021284fb6bfad3e8448edc6ef81218}{ADC\+\_\+\+CR\+\_\+\+ADSTART}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b3e6a6bfa0c60d25674e43da3387ca}{ADC\+\_\+\+CR\+\_\+\+JADSTART}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c924ba75bdb8b75aa9130b75effbe5}{ADC\+\_\+\+CR\+\_\+\+ADSTP}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae9f86a9852402b380d49f9781d75b9}{ADC\+\_\+\+CR\+\_\+\+JADSTP}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be7ae16a57665a53f3efce3f8aeb493}{ADC\+\_\+\+CR\+\_\+\+ADVREGEN}}~((uint32\+\_\+t)0x30000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9e547428b0798e4590c91f91f135e1f}{ADC\+\_\+\+CR\+\_\+\+ADVREGEN\+\_\+0}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d5194da2923b931e1b7c2f732960e5a}{ADC\+\_\+\+CR\+\_\+\+ADVREGEN\+\_\+1}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga602da64684da4f219320006e99afa3a6}{ADC\+\_\+\+CR\+\_\+\+ADCALDIF}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87c66f671af3241a20d7dfa2a048b40a}{ADC\+\_\+\+CR\+\_\+\+ADCAL}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad505a73bda99d0d888aad0b0d78df5}{ADC\+\_\+\+CFGR\+\_\+\+DMAEN}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54bcccd92a204be96e683968b57d6863}{ADC\+\_\+\+CFGR\+\_\+\+DMACFG}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa43af8cc44bfe846f5405967e420ba}{ADC\+\_\+\+CFGR\+\_\+\+RES}}~((uint32\+\_\+t)0x00000018)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a16ca67d91b7088e166a482c8ccdafb}{ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+0}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e12f88cd7f5df295e7043bd30f4f37b}{ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+1}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2f858a86778698f9294da72af89642}{ADC\+\_\+\+CFGR\+\_\+\+ALIGN}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde20461b88c714bd033532116a3aa6a}{ADC\+\_\+\+CFGR\+\_\+\+EXTSEL}}~((uint32\+\_\+t)0x000003\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3cb3b6f3c35f7b4193163f4f9d34415}{ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+0}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fd9e517a88674014aab20101a7da115}{ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+1}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7525758d4efc4c48107589b0944bb5ed}{ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+2}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf1131ab203faacfae481746d06c7b91}{ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+3}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\+\_\+\+CFGR\+\_\+\+EXTEN}}~((uint32\+\_\+t)0x00000\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa87582210aab60007d7e66b879c4c4cc}{ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+0}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga134b2b43983c99c5bab9ff2cea31c13d}{ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+1}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19413a93e5983d4c2a3caa18c569b14}{ADC\+\_\+\+CFGR\+\_\+\+OVRMOD}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga821c516b84062c1548d1ec679449ae5f}{ADC\+\_\+\+CFGR\+\_\+\+CONT}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c745a8afc373cfb30d2eea5c3e2b539}{ADC\+\_\+\+CFGR\+\_\+\+AUTDLY}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ba299d4290343aabf6e2d3f03760db}{ADC\+\_\+\+CFGR\+\_\+\+AUTOFF}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga213e7ac73ff5f6d57ef808b55a5d06d2}{ADC\+\_\+\+CFGR\+\_\+\+DISCEN}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4896e6f24dae71bcf906f5621b4516d4}{ADC\+\_\+\+CFGR\+\_\+\+DISCNUM}}~((uint32\+\_\+t)0x000\+E0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c0e780ad9f10c1c8e71e1fe03bd1f36}{ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+0}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2207a91c578ab4dfa0f6b2fbae8f3940}{ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+1}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aad1441dd41ef4d4ce7ea365c5c5026}{ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+2}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f75ebf90f85ba43654ce84312221a4}{ADC\+\_\+\+CFGR\+\_\+\+JDISCEN}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae04353744e03fd108feb56f6a08bc2f0}{ADC\+\_\+\+CFGR\+\_\+\+JQM}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e80cddd31bb22e69abe0fa914515f4}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+SGL}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa348e5a8262fa4004bca7049df8ec8a}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+EN}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73249abd113dec0f23baad8ed97a519b}{ADC\+\_\+\+CFGR\+\_\+\+JAWD1\+EN}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16ad6df507751f55e64b21412f34664b}{ADC\+\_\+\+CFGR\+\_\+\+JAUTO}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95732299dd4eedd4c34b00eafe06ec02}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH}}~((uint32\+\_\+t)0x7\+C000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1adfd1f80d0f1e91bdd4392b8bb58145}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+0}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8953ce1783e6b85f9f6cf98fb95148c}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+1}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ce31917ecfe6fda27195687ef008f2f}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+2}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae70f493fea6448e214aad775526fbf}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+3}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb51a00e42594b0c477a0d288963a8d3}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+4}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027abde03e4ff1cae275fbea702d2095}{ADC\+\_\+\+SMPR1\+\_\+\+SMP0}}~((uint32\+\_\+t)0x00000007)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac566e39c3b86efc909500a9588942413}{ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1d81691982d91f9224767bb5784a391}{ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4642472560d0667a1c61619184cbf028}{ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8377a1e787d0c8e274d56780ef2a757b}{ADC\+\_\+\+SMPR1\+\_\+\+SMP1}}~((uint32\+\_\+t)0x00000038)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dae73eb7d9bfa25033b021296f57083}{ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+0}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fc93f54c3087634329ec7e864388c0a}{ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+1}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01d9e4584f7c66fbdab22580ac297918}{ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+2}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5588971a8a0f83018dee5df29dbd8616}{ADC\+\_\+\+SMPR1\+\_\+\+SMP2}}~((uint32\+\_\+t)0x000001\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbd8fd3aa5b0fdf0feef37eab7289124}{ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+0}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac570af6315b4fdda16202c59066a84f8}{ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+1}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c20e357f2b828bc648dd38fc949e9c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+2}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab22a34e787114885b112f3195b596e7a}{ADC\+\_\+\+SMPR1\+\_\+\+SMP3}}~((uint32\+\_\+t)0x00000\+E00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga135939802c1085c3ffe367f7eba4289b}{ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+0}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1af0b2b7284b7c5e6d22058da2e973}{ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+1}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027f68900560979cd0dac4c61d0328ed}{ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+2}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab723bbe520a075dc05c051c5ff13c041}{ADC\+\_\+\+SMPR1\+\_\+\+SMP4}}~((uint32\+\_\+t)0x00007000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05f3bb7d0882d3652c15ff34fcc5e805}{ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+0}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95745ecc6926a2eda3ae6121846dba99}{ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+1}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b45c90f2b61502d246fb8ad87ec109c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+2}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45b3c4d93de2e7fd685f75e40e2231a}{ADC\+\_\+\+SMPR1\+\_\+\+SMP5}}~((uint32\+\_\+t)0x00038000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0167a630d2a1cfa980574c82d1aa6bbb}{ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+0}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ab561bae47260b54f285d0e4b242e51}{ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+1}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f80920dd8e4bd26b117b2cecf7e135}{ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+2}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga622869f20d0369d203d3fc59daa1005a}{ADC\+\_\+\+SMPR1\+\_\+\+SMP6}}~((uint32\+\_\+t)0x001\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d3d93662896f81d20d879d1e42f036a}{ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+0}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3a98cd87ebc60a90d91137462a5608}{ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+1}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee77200264c0a8f0ab3c2eeb250e9e76}{ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+2}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109b3f5b8d67170f9eb030e7cb331ff7}{ADC\+\_\+\+SMPR1\+\_\+\+SMP7}}~((uint32\+\_\+t)0x00\+E00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c8a6b2e2604fef144de8c9752743c6}{ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+0}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b96aff1fdca529774066740e2ddcbfd}{ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+1}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed1fcfd6c79a585f8fd442595c81be6}{ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+2}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2960f4d5bf5971024daf60f274361f04}{ADC\+\_\+\+SMPR1\+\_\+\+SMP8}}~((uint32\+\_\+t)0x07000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e61794b5b383f65324c3aae9a0049c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9109ccdc0dda8b90df6b0868a72155f4}{ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ccd76eb0915fef45bf6f4ea99e89c7}{ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f1f5bfac98940216c68e1adb2f9763d}{ADC\+\_\+\+SMPR1\+\_\+\+SMP9}}~((uint32\+\_\+t)0x38000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc9ae5d202932eac4af8975829111e0c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+0}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac1925c138e5abd9433e73c5b3858baa}{ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+1}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e3d6ef8ed13f8bf9733179396f558a5}{ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+2}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4510ca275d466ec70aea9351b7a2d812}{ADC\+\_\+\+SMPR2\+\_\+\+SMP10}}~((uint32\+\_\+t)0x00000007)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa90001b735c95ca06dca6bf700d0173}{ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05587e25c61d14798d00d8a30bc6c498}{ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70984308f512e9b7a10011e63ca65c2a}{ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b05a6e02802852a24805db90b978344}{ADC\+\_\+\+SMPR2\+\_\+\+SMP11}}~((uint32\+\_\+t)0x00000038)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga265fe139ce6dfd47ca4473c4d80ddc90}{ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+0}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefecb9bb78651cc7b304c36d263548db}{ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+1}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988324f5396237f5e76b523722bf1310}{ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+2}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga414f0cdd54936a333a38594a0391f257}{ADC\+\_\+\+SMPR2\+\_\+\+SMP12}}~((uint32\+\_\+t)0x000001\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd4c718978f3e26a8d84047b04bd47f9}{ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+0}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86495f5aa7af0df7da24d8b5711f1185}{ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+1}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6355cb0de0cdb69fdd30e659287f6f8f}{ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+2}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b518835d8add9dd1c4abf2d66cc60aa}{ADC\+\_\+\+SMPR2\+\_\+\+SMP13}}~((uint32\+\_\+t)0x00000\+E00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7e510b90fb498bf5b23ee65bdc53daf}{ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+0}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf38dc5713a9c0fbc671cad145f249353}{ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+1}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56a3d0de3e5accfef6b5850887c8612f}{ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+2}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80aef43bf273a0b1c1c8c95ea2a05997}{ADC\+\_\+\+SMPR2\+\_\+\+SMP14}}~((uint32\+\_\+t)0x00007000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353f788547b29e390721512e38d76c91}{ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+0}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabc05ded1a51181e5ea311a63a188f50}{ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+1}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b820831ec934100caaddc5afca4d7fc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+2}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1b0faa04d1e41f0527e6a756c59cdb3}{ADC\+\_\+\+SMPR2\+\_\+\+SMP15}}~((uint32\+\_\+t)0x00038000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga487ac9b7be501d6d8801ccc524bfe2ee}{ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+0}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbbf3e72ec6d557a5116fa5a54e95249}{ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+1}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ddc4d71510edde082b2dd4c22e5cda1}{ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+2}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57d8954f0fea7b23d0706547b888770e}{ADC\+\_\+\+SMPR2\+\_\+\+SMP16}}~((uint32\+\_\+t)0x001\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60e469c8aeddeb27c558976d051e6307}{ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+0}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2513f71a928fa3e62ea36f09c5585195}{ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+1}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e3edcfd7d8090fec74aa35bbeadf0e1}{ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+2}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2d39fb0029e1ad687a974e951c3ccf}{ADC\+\_\+\+SMPR2\+\_\+\+SMP17}}~((uint32\+\_\+t)0x00\+E00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9448346fb447544652f1a518f0ea645}{ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+0}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1989f93787121ae0a6cd2257143b723d}{ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+1}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bdc1745e62f43cc5959880378f56b60}{ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+2}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e96250f583a5233b45f03e30b74562}{ADC\+\_\+\+SMPR2\+\_\+\+SMP18}}~((uint32\+\_\+t)0x07000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac13baec4186c21c810aeb72bfe17f89d}{ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae385bc553afb94e021ec9ae9f5e12c11}{ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac59c1ccdac1dac3bedcc4a119ed65128}{ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7b00a5ded63d156bf4d1bf6bf62ca8}{ADC\+\_\+\+TR1\+\_\+\+LT1}}~((uint32\+\_\+t)0x00000\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9da7b993b06b77effba5f2f411b5eef9}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aae1040f7730eaa0e187e51564c8c1e}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fa676b8632fc1481ea7eea37949d1f1}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2eab5c680ef57576cb899b7a3ea85be}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7b491b417bf3c634fa457479cf60d04}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52262a8d95b8a14748dcc72b6ea96aaa}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae3990d7c9b211b93d4bad5de08fa02c}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa104e1362b305a5ca7f4ef659ade3902}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga928806f57017847b5e7339a0a5f12dd8}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d05c654d328d3707ed3e342a6bb2a09}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed073de1c8c1750e2b7bf83f433add0}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5af7fc08b67c8e7b4a783dfc0d8b64a}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ad1cfd78eff67df0be5c4925676819}{ADC\+\_\+\+TR1\+\_\+\+HT1}}~((uint32\+\_\+t)0x0\+FFF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7810b13d98a10a6a0c0f42ec4d6c4f8}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa75b052c1fa80b353a3e568d18f9bdf2}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4a9d7a6c932a1161cae22bbd2c6345a}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83aede5882699c1a14de192a9c9e2ff2}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3273f19057accc4fa63f243c778f306a}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+4}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0aa4102b39935decbe2dc083e587c5}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+5}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72a957eeed81169f2aa46d86bfd24e5a}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+6}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5b90376957036f86287ff09a5a7b91}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+7}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9961fcd4c1edf4fd76e422d814872da0}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+8}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778c964be610134e2f6ce2c7b7165512}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+9}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0460165b5a95af7ccadc8971ac7c5df8}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+10}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf69af30215febb5942d58939fed114}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+11}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20840a5fcb23b91a8ac686e887d7d144}{ADC\+\_\+\+TR2\+\_\+\+LT2}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34ecb878d29b2299faafb578852f8a47}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3179a92dfb4f62017fd6dca5e7e47a0a}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508f2fd314abce9d0fd12a49f97cbe9d}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52de181b6536eedc3c69bf8c1d21084d}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de4fd6ca585fa9a9089b66d7c49c597}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d52b371e77f5d5946e086863a07b8d2}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga077bff6b42847a0b971b72c917b99cd8}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b77e5627dda6befdd9c78ce2a33bed5}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga066b14e08b2f66cf148d43c61c68771f}{ADC\+\_\+\+TR2\+\_\+\+HT2}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74b3b1e829f61faaae29c3c2dda23eef}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga026f0d39dff596f96ba18389e3e83c81}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50c72193f37168c1cae5eef1df911935}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2d41cb39ae353cdb6f3cb1a171a666a}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb10f68b1827b5e65ed2a9caa71ee0db}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+4}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga763c3cdad0768b82ce8f32367a2d8aa5}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+5}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga845afafcc3c1121253967b5b565dd317}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+6}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bea36851c36dc6ff4f6bac11629c5d8}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+7}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e00ddb0cb78fce86eb721d8a328a7be}{ADC\+\_\+\+TR3\+\_\+\+LT3}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9160eb1deeecf0c7597d911d088ab3b}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b9e3760bafc3d0fa1e6c5b214091612}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0881b45f3505329b69150505fb5189}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2c7bd5b0c9a2ce5c8667b1b4f823e}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa21edb96d1dbc534a808bd30a51c7e93}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09e180af5af055ffd917d1396e07c33}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98a6a325718e7104269f670bc5153a11}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae40aaff0ba5d02e790c7cde568d20f9c}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37b99aca9e1f5822d78fc7b6ec2698f7}{ADC\+\_\+\+TR3\+\_\+\+HT3}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66cc86fe36a74112a7b665bede79a65e}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f529e197af9adba119e8f4d976f8cd}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga608732060caf630f1b0d757e16323ae6}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765b8dea81f4a9ff67d01ad7c20717ef}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc5ee924871e9f36610345726a3780e0}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+4}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23161cc0272314389f78b5ba9ed36ccc}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+5}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1843adaf3799922879d63959750e519}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+6}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga794f95d883970ea727a0b649543425f7}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+7}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{ADC\+\_\+\+SQR1\+\_\+L}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ec56fbf232492ec12c954e27d03c6c}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52708c6570da08c295603e5b52461ecd}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b914eeb128157c4acf6f6b9a4be5558}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffdd34daa55da53d18055417ae895c47}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55fed000d18748945c5ec1574e2aef2}{ADC\+\_\+\+SQR1\+\_\+\+SQ1}}~((uint32\+\_\+t)0x000007\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5007c22b52a990d59edc308db4aa7e0e}{ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+0}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d39791a254c747d7fc563ef2835a25d}{ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+1}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a53d42007635294719b5693c952d9a2}{ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+2}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7d8280dceec8e6d639b833f4b95071b}{ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+3}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a2c76753c6a1f558daf51306509b1ae}{ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+4}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga646e3fc05e4474a9752a5d6cda422a39}{ADC\+\_\+\+SQR1\+\_\+\+SQ2}}~((uint32\+\_\+t)0x0001\+F000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989924c002433367cc6f37b0c607b3ab}{ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+0}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc7e21751a905a670a9063621539373b}{ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+1}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e1157841449c278c8bd4934ec4753f}{ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+2}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553275f2c613beab2dd8831c13bcbdee}{ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+3}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85137fd8238de4ec77ae677bbe4a744b}{ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+4}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c9ed3df07ad839d62ce3077fe8b69fe}{ADC\+\_\+\+SQR1\+\_\+\+SQ3}}~((uint32\+\_\+t)0x007\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga568b56e302ddfbe111f40646687cff3b}{ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+0}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09654a4d05c16c32e00747df3b95f73d}{ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+1}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43e3000a620505c83df4a22ce5999a5f}{ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+2}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a69f9692300a6928f1849270dba9f04}{ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+3}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2fd07904b3f9cb2b40aa07f76e16e6a}{ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+4}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ddd593a7e2fa60d950beddca3b11b5e}{ADC\+\_\+\+SQR1\+\_\+\+SQ4}}~((uint32\+\_\+t)0x1\+F000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb003f3b7e8d3a230cf4142073530a4}{ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44a1f4c32b74f4667792398a0d29136f}{ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73931ce6ed6335310849923555adc310}{ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga801e01f1894057870a05a1c9972d814a}{ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85fa5c7dca8607c798ab9c2f759707ec}{ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+4}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dfb1c31c13669683c09eed0907333c0}{ADC\+\_\+\+SQR2\+\_\+\+SQ5}}~((uint32\+\_\+t)0x0000001F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ac54c7cf718ace4ea1da71f92a7f7e9}{ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca546c00944585ead8ac5cc31ca12e5}{ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f73b3de68f2443e1cff75b6a191654}{ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ab3e92554b922734bd18089a6e8ad36}{ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de0cbaeece893f7520c4461035e4e70}{ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba11f0cdf47b3290e7a6bd4c25eeae9c}{ADC\+\_\+\+SQR2\+\_\+\+SQ6}}~((uint32\+\_\+t)0x000007\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae942db459355fae1c00115036f8960}{ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+0}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga020e35f63b9c49018bf98e46cf854ded}{ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+1}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50c52bce328fdd2bb57e243ea617554c}{ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+2}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4877dfb909e7df70c52261f8d51e32c}{ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+3}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e5ac2144b1253dcc5c1ab28177ca20}{ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+4}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f66f702fc124040956117f20ef8df4}{ADC\+\_\+\+SQR2\+\_\+\+SQ7}}~((uint32\+\_\+t)0x0001\+F000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12bbc822c10582a80f7e20a11038ce96}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+0}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0d7daf3b6db6ff4fa382495f6127c6}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+1}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74bda24f18a95261661a944cecf45a52}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+2}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2697675d008dda4e6a4905fc0f8d22af}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+3}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c46dd0f30ef85094ca0cde2e8c00dac}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+4}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga308ec58a8d20dcb3a348c30c332a0a8e}{ADC\+\_\+\+SQR2\+\_\+\+SQ8}}~((uint32\+\_\+t)0x007\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858717a28d6c26612ad4ced46863ba13}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+0}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d06168a43b4845409f2fb9193ee474a}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+1}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5eaea65d6719a8199639ec30bb8a07b}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+2}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e22da18926dd107adc69282a445412}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+3}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacadd092f31f37bb129065be175673c63}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+4}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d91ecfc3d40cc6b1960544e526eb91}{ADC\+\_\+\+SQR2\+\_\+\+SQ9}}~((uint32\+\_\+t)0x1\+F000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace032949b436d9af8a20ea10a349d55b}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf43f1c5de0e73d6159fabc3681b891}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3389c07a9de242151ffa434908fee39d}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f30540b9f2d33640ea7d9652dc3c71}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga910e5bda9852d49117b76b0d9f420ef2}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+4}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f3069fb9d69bfc49bcd3baef5bfb263}{ADC\+\_\+\+SQR3\+\_\+\+SQ10}}~((uint32\+\_\+t)0x0000001F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2447e3d0233b503d22c25a008dbd6bb2}{ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga746fb81840cfee527ad71abeea7e16c1}{ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad868e3e146ea4018c6712b7b5e5c917c}{ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43376bf9f160fb90ace40cf271ac98b9}{ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf540f93e6895ca3a0d924c07281c3231}{ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadddb5c25b3defb1a7d65a7df1bb73b5b}{ADC\+\_\+\+SQR3\+\_\+\+SQ11}}~((uint32\+\_\+t)0x000007\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65dc4b1ae0f46728af8625948d5c9c7}{ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+0}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dc0f722bf58a73bd56cf871d2c6944d}{ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+1}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5931d581d840109eb43b27e1e9700196}{ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+2}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fd2cba7aa9266b5c230cf72ced3213d}{ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+3}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a3df184578b8142e10d85420a539c7a}{ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+4}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3637e441983200bdc8f6cb84343d28cd}{ADC\+\_\+\+SQR3\+\_\+\+SQ12}}~((uint32\+\_\+t)0x0001\+F000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb9b4a95a41b45efdfbabb2c254dff54}{ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+0}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04b51fe9857ed674dddf0eb3cf7bd1aa}{ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+1}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad492e4d36d0b1fb6c5a48887d772ea18}{ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+2}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3daa0897dd698b9a92289657a509211}{ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+3}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74472cf9b337b11e7394093712ab81ee}{ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+4}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2022339e35fd5ad394f97d7ed366744a}{ADC\+\_\+\+SQR3\+\_\+\+SQ13}}~((uint32\+\_\+t)0x007\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16e5fdee0cfa529866eca8e180e2b161}{ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+0}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab70798c880e1700cac17e94fb40c4483}{ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+1}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ea63a5a3a1c982315000e969bf8abec}{ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+2}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0720de5979c486b7960776eb283fc62d}{ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+3}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga615dd2c11f0feb9e5685a45665f2c2aa}{ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+4}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad92b69d99317c86074d8ea5f609f771}{ADC\+\_\+\+SQR3\+\_\+\+SQ14}}~((uint32\+\_\+t)0x1\+F000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b5a60e0c94439eb67525d5c732a44c4}{ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad7e61eea0ba54638c751726ee89e357}{ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3dcdbc780621a3f3c0d038eb6c48344}{ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab43ad0f13dfcd3ee9685d5631e94d4e0}{ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9599ba53b387f33bf3156b5609d5c39e}{ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+4}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2214f5bb73203af67652390fe61449d0}{ADC\+\_\+\+SQR4\+\_\+\+SQ15}}~((uint32\+\_\+t)0x0000001F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e7757a178103514b6bb17a2d5829f44}{ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc393f44825a919be717c9aa0af726b}{ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe8d627766e2892795485ad4258d1a8a}{ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad04e2f3a5921812cbc9bd1725e877f3d}{ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48b1d4173373befa56ba07cb4d6efa9e}{ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2103c1c0afcda507339ba3aa355de327}{ADC\+\_\+\+SQR4\+\_\+\+SQ16}}~((uint32\+\_\+t)0x000007\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c87c49d25dd3aa26ab0d3565847d06c}{ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+0}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8b4799f17a5bd7488a2ea22e05dee36}{ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+1}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03206a57021b7acf10821cfcd0646a8b}{ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+2}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955130a7bd74a23fed2e3520356a0b3c}{ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+3}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc929a12c1f98b9df7a5cdcf76d7632}{ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+4}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf410a1bf14e651c908b2e09f0fc85f}{ADC\+\_\+\+DR\+\_\+\+RDATA}}~((uint32\+\_\+t)0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44b7525357056053fe08e522151538e0}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95e07977aa60f36227625a1388dbf062}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d373e0cc37348b8890e0e9237ddc0f7}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72c110a83edbc4eed3503577b4dea182}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8920d0dacd4be84100805eddcffd76e9}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga533de8c0bad97cca2ee56d24856d79fb}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be9fdacefbfb9aa761deac19746e742}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf7ed60b10cf90d85eae39b2aa7fe913}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa14a45a442ba4b271a3346d8b9016f73}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c965f964e86fee7381c9ffe4011a0bb}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc918b73020f3878533c6b22848543b3}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf68443923f8a0f35bf6b64734a8bc1be}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2031fb78cc5837294d2de09d338fa02}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae90fb09c612b3b23359138b9f1adca50}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa572c13c354c1976063fcffbd0454295}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50881c9403cdcf7a6c44a70ef0a03c42}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\+\_\+\+JSQR\+\_\+\+JL}}~((uint32\+\_\+t)0x00000003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117a6719241f20dbd765bc34f9ffcd58}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f82ef3b6e6350b9e52e622daeaa3e6e}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8097124ae6a0a332d6fa66a494910b96}{ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL}}~((uint32\+\_\+t)0x0000003C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcbc123a8fab93405a5defde61fc5c0b}{ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+0}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17e399d531a12e42861ea7749bde5dc1}{ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+1}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c313e13190298bb35cc7f2c0af33bcf}{ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+2}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4ed510fc95d191754a981fc26a2a3e7}{ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+3}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\+\_\+\+JSQR\+\_\+\+JEXTEN}}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f52a4af826de1bcfa5cd6db9d3e7ce8}{ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+0}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e81ea3a379455b49cc3d40fb431cbb6}{ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+1}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fa15dfe51b084b36cb5df2fbf44bb2}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1}}~((uint32\+\_\+t)0x00001\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ea38b080462c4571524b5fcbfed292}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabae36d7655fb1dce11e60ffa8e57b509}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e7a96d33f640444b40b70e9ee28671}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6066a6aef47f317a5df0c9bbf59121fb}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2c4baf98380a477cebb01be3e8f0594}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+4}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8446a5857e5379cff8cadf822e15d4}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2}}~((uint32\+\_\+t)0x0007\+C000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf0889d056b56e4a113142b3694166d}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+0}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga048f97e9e332adb21eca27b647af1378}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+1}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18bee187ed94e73b16eeea7501394581}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+2}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b031d11b56e49b2c28c1a79136b48a}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+3}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d6ccde30a22430c658b8efc431e59}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+4}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2fbdc1b854a54c4288402c2d3a7fca9}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3}}~((uint32\+\_\+t)0x01\+F00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12fbc27c3543f23125f632dfa60fdc98}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+0}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169ec7d371e3ee897b73c3ad84b6ed32}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+1}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga693542d5a536304f364476589ba0bec9}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+2}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga139ddd01c0faf219dca844477453149e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+3}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1452b8cf4acc90fb522d90751043aac}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+4}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a279051ef198ee34cad73743b996f4}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4}}~((uint32\+\_\+t)0x7\+C000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e250d329673c02f7a0d24d25e83649}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+0}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30dad81d708c35136e2da4e96cfe07b7}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+1}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ceab97acb95b31cb7448c9da38fc11a}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+2}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52f6571e7efed6a0f72df19c66d3c917}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+3}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede3a17ef541039943d9dcd85df223ca}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+4}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga700209a12e66924a0fea72afd6e4bc1f}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1}}~((uint32\+\_\+t)0x00000\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5213c3bd815c20ed779ad375dee3771f}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe487e2a9ac6c29d0a32dc556515c54}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace9be16d1121ae0468126a2af3005dc7}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffaa1433d64fe20128707c46a4100c8}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee81078fcb1cac2dd87c4039a4b8e22a}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e60e5e3fee0182d6861c48ec507a42b}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b537eee8b5d56c59b49a47f8f4cc2c2}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5c06e2c758ce50fc86aa925e199aef}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga892746923b1357d2d72ac7f679afc5e1}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeff933e766afe682e11a1de5050830c3}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3de2a27e58d9864c56a9b750f3f3e7}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ad9524f45565cc5ab562a793fe6beb7}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e94005518a839badc98d9713de326ee}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH}}~((uint32\+\_\+t)0x7\+C000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6771691b66263d52d2237c02e028c9ca}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+0}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28da6c98439636c6b3d62124b2ddf340}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+1}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c32b982991b0a905496e92670bab448}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+2}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2207887ce2435a8928e4018b6f9ed4b9}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+3}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ac01cb6adf46ec13ebf4e3d553e4aa1}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+4}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47e0d0a06ebf3276d9c278ef3e7ccbc7}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+EN}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f9cf8ee9926eef711e304d59baee6ba}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2}}~((uint32\+\_\+t)0x00000\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fed0b6e4a2e124d5d43237645c2602f}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86682d244766d197e1184c786aff6ace}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3131174158542048297b73f14b3a58d}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6d4eba692aad2900d92a81b0f041254}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28fd43478059f95548cd9b2f446b4e0b}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e93ffc6e4b2d5841fcd707c523a3358}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad855e14e2662d3a652392af262c8dec8}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga039e13998a97d231eb9bc2f715fe8964}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b59a99a69695331d7a6f131703e05c6}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0ca18400591614b66a04645b2159c23}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacca7eeac7b9b2f38c1cdea8d5667be75}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a806040986c09e143b5487179321802}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9809eba930562b84811df0a2f3eee9b}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH}}~((uint32\+\_\+t)0x7\+C000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1dc052ac4abb4db53d9985b228ad701}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+0}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad971b55b660ad3ec7b454d3e1177e1a7}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+1}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f8e1fc9496f1ae21bb90d3147b63fa}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+2}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2a4088f69ffb20ac59a3149d09ce52a}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+3}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0226029046cf5cb2982ee7050eb69653}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+4}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa62e3d8b41cd41757a43db423f4ff4b4}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+EN}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaedba293d9d47927aa9ce1ac190f96fa}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3}}~((uint32\+\_\+t)0x00000\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41999486ba29e575fd31138826485023}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ece298a4bb5043e942196bcdde97702}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ae6d0bed882f993185c347e5cf3b1b}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d99180a56c89859c60910a70cda955b}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6099b9c5f8ab2677f64a5b2baefec4c9}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaecf54b4c5545403792c77252f44f15}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a862af4dfcbb5e950e5e1a3a935918d}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a5710d601d40283e67f6df9ced666c}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9694bacc932fcb34f019426890ca8e6b}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c320788c0c762d67622d7a64f9c3fc}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf80af40e83e0c3b58ebc26f1db242018}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f2fa7ab450277a0bdf1c950816446c7}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3cb20595be89277a7c2421268fd5fdb}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH}}~((uint32\+\_\+t)0x7\+C000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10219b5b71df792c91e0c0225c54553a}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+0}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga588c61f2002a84aa6e9e9d2bdf16869d}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+1}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16d8df2d7afe5329e166204a09fa34da}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+2}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dab5a0c331787fdd6b3d7c644591605}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+3}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19b05333761452e464db71b14c95dac7}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+4}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabccd9667b6e724480b2bb17c893a58f6}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+EN}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga442c9a6b73fff3f4068d82ee3dd3e15a}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4}}~((uint32\+\_\+t)0x00000\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26450a24b51cd7bc4dcc68ffaad82c88}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga288943fe7b92dab8bd9bb56d9d9d6017}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd522b3a85763b7d41ea5ce0daeab25c}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dd66b711d801739c47a7a84dbd56c88}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace023a4ddcc9763bbc5893dcc492f962}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace7caf0abbccacefb50fa570b51c6f8a}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99b14202b4f786dd15843fc46ee56b7f}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702e9d09f3d40b021d37228990ce3328}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc7a0d2a6d1dabad9338a992be5efc03}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51ee576252d705d94389050950fa366b}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04dd8fc20a4972efea31f769581e7281}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d5b45f4eadb682bc747dcd2fcc972b1}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc90e672f9041a75ddeceaff3b04947b}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH}}~((uint32\+\_\+t)0x7\+C000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ecdfa92877cf83783f1f17f5b7a0fcc}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+0}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d46cbe6b27cd681be2722f4579c9b87}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+1}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63f2ba426a708b67c23976659bae1cf4}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+2}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b03079a82bf8cbf7dea7b68e35075b}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+3}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78250ff66fd8c6a6c58f918ffc01a160}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+4}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f297640e000ec5c19b03bc7a1f02ead}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+EN}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\+\_\+\+JDR1\+\_\+\+JDATA}}~((uint32\+\_\+t)0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20bbc6ec9c0b29091f695ee8ba777395}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35739c9b06dca1ad930886d4bd1f92c}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3488e839fd87aa40dfb50fafd204e1e3}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga323fee0db075c5bc82666f1e5b55d015}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac483ac3f0c8fd824c98e229356c0df95}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdf982e6d802d5d6ad7f9c6f9623b908}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab00d61a3e0b153d6c9b5c560e01af221}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cccca124d592de2e91fbdf48d2e6ba4}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf36494ccaf087750af50052b8e71c7c0}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0970efab81e06caab040e9246858303f}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga630211e05706fbead495f471a6c45b0f}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13a1885ff70859484dea35c92911f88f}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03be91eae8c5f91923d3f6be1a7e3000}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga939a254473cbeb48a4f5409aff03a22b}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a999861d07b26419eac3f7864e8582}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4906ba5c48cd848b1b2c5f364aa41d09}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fbd8801b9c60269ca477062985a08e8}{ADC\+\_\+\+JDR2\+\_\+\+JDATA}}~((uint32\+\_\+t)0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga452e02ccb000386a15d20ed728b2849c}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5035246176ff6e3302e6b7fc6884d68e}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f5ea74c57bae6a39c9cfa543c035169}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0398cf9899f443e76d726ce5916798e}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8480ad41a2510c157c549a433b07e441}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf330256dd858cc83f00b3701486be8d}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6057cdf9911b02a12098a0f08182a8c0}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3619875334b6279ea0079f207b056c33}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fb58fcc7145a25828db2689897ec623}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99fc2cf74cd39e4b873ad82adaf5b918}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c42f0f147c8a3d624922e573ed7fb33}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e9130a6d87c6a24ffb363d1d6e2b22}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e0829c58969816523108f2740f6bf36}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45cb477791616e2376dffdafa8153f5f}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a073f02125354e5e67e88ed6a0c6eb9}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb24f0641ef9363be2a9cb4351b445cb}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae84e9e5928bb9ed1aef6c83089fb5ef}{ADC\+\_\+\+JDR3\+\_\+\+JDATA}}~((uint32\+\_\+t)0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac62aae27b59bf2695d133c1dff18b78a}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8662a7a910bb25f0b188777e2ff87dc9}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d6bac4b8a03dbd68c2b6b7b1b5742f}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b59ce244d62fb46cb393d135482c81}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d3508ec373817749115447a3b81d4a}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08d5a0a35f3bcc74082a789c776bc2d8}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec18427b22b891d653b476f019f63a5c}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad4525dc2e44f745e2fafee6af9a60d8}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae032db7d495b77190b7bf0796a701de4}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5ee7b3e3c0a305fe0298cefcd85d16f}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga905d55a8d0a16d5d4f905f6d6e602f05}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94208bd20c01aa52303e1abf35308e69}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6f17b2482956c86526fda4f4e0a0dce}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92ba57f97141b32cb4e899f7e15a82ac}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94bd5f6ba03eec068ccc134b341ede83}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db9970b6020ec225c127b8bcf129d4d}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d8fafdad1fb1bb0f761fd833e7b0c1}{ADC\+\_\+\+JDR4\+\_\+\+JDATA}}~((uint32\+\_\+t)0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55faccfece20f539ec023dfccc4236ec}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf987953abf8b057cd48b26684ad7677e}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacbebed8b24a63db6bb3d25a4ca4f364}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81c24e98224492dbfacb519d2ee1349e}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89adb17d7dfceee6e4cc2c7ce17d5058}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga799950b05cc6785b033678a90480f2f9}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04a89c2e10c31ce3d111da8413c9c3d}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b06de2d4b10e5454971446bf5779a75}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea8ede58d7ed87682155b50e89feefd8}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f456cdb859f59db600d839564b0ae5}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a566158f0b14ad5ef30f55d4fbf33e0}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46adc997e8faec19dfb8ff9f179c38b4}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdf1ea5e9919cd63dda2cf87d213e745}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3795a00aa85dfebe400656601c01287b}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b33dbd0c18e498c04b30a3780338cea}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7e8a3c7d3e2eb6d2414edf694aa62c4}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f2ff6a85748943d4f2c45813222d66}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH}}~((uint32\+\_\+t)0x0007\+FFFE)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd3ac73479e69a95097301f82149ff6f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+0}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbded0e6f8693b64865e54209a190442}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+1}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf7c7776e6383aaaf1b35d8363e6405}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+2}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf5af3cbdf3b150e4127ad0540a9e4c9}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+3}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a851caa977d3fbd98529662f70d905b}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+4}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e4831e19fb2cccb4636b5be9e06c09e}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+5}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7b90dada15c9e4fe90905362cd60e6}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+6}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c76da903e269a6aefe0a47fb5883f9c}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+7}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1844287d4ae6c6d5bde6fdc83f9da633}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+8}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b882a89cba4eb2d09dde3ff58a4be4}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+9}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefd9de42f1d351ae398c15f248f5c320}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+10}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ae9ca5224499a762297a5cb49c7a6da}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+11}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e7823a49ef25c0d34b283c22b77bc1}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+12}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ef49e72526ac2d27a0da3c29386bbbf}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+13}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5beaff04c063ecc2a61a642337e785e1}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+14}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90a40519b8ff3af80aed59d38b1ac8e9}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+15}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf56cfd88d9320ab98505317c9a93735}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+16}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga663d5e6406051947ef94c8573032993c}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+17}}~((uint32\+\_\+t)0x00030000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d897f4cff317a185a26376161349de}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH}}~((uint32\+\_\+t)0x0007\+FFFE)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19e35d6d73c8775cae09e11340d3290d}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+0}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b2a5b362c41ec27a36885a6e3652220}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+1}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4fc30b341dc0b888486c56c031583a4}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+2}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad648e2ed7a860dc84519a181a604cc6d}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+3}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21773d70cff14af2cf94a2e51c7805c3}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+4}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b05e7b856f38aae4ebeaa715d81d7b}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+5}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03fb456336aa5a568c10f2cc11943021}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+6}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb8ea2b437b1a6347a0dd1df05235ddf}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+7}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd495e164cd4e2e130e249609fde008f}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+8}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac393d55175c4cb35e808846985e80c3b}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+9}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a129326f31ee47afa9bb833e2e23c93}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+10}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12c579bee34393faeb1462600d2ee8d7}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+11}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73bd81db538bf5d021c775791ec47a35}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+12}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f1bdeef70f333bd1c162cc38f2861ef}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+13}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9444d38dd0a96a3efbb9f92d3130216}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+14}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f8a16f13baf0a58af615c583fe3a6e3}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+15}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4071535e5e60489200d74f0461b59235}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+16}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd055292e3768cfd376f0adea054e6aa}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+17}}~((uint32\+\_\+t)0x00030000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f425cee1f82c1082295777f1867c16f}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL}}~((uint32\+\_\+t)0x0007\+FFFE)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee2eaeb1a88b51e1b785a0420a58115a}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+0}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd0b54b767025544ff7645ce1aaa50a}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+1}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ec5288a30f5ab50ffdd5c79863fcba1}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+2}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga398389af74f8095a18043723451a14f7}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+3}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7fd69e3369f1d13272927f8e2c2759b}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+4}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f261bac8f9c86242262860054913203}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+5}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27206fd77df1a23754dd3b2518c20dfc}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+6}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga834268a915e0229c8179fc4ba93f6088}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+7}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff7cc8024909322977ed6679b8df1ba}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+8}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae00ffe8068b0b4b6f18917c523205190}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+9}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3232bc80445814d64ee9c5cb699768e}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+10}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2f5e1b9ac5ee675837c681e9f6652b0}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+11}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba46b34438edcef1c54312c4ef8a159}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+12}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39be3ac6fc0fb8842affc0ad6b678998}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+13}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga253efbdf46719ba8675acad710b9cef3}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+14}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92967f5d6f44e43793c64640cde44a2b}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+15}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6f016421b21840137b9886f062caf81}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+16}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc036ba777e7813b77f96f0c88675361}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+17}}~((uint32\+\_\+t)0x00030000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf2aa49ef5e2e03a137e7d42fd1eae1}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+S}}~((uint32\+\_\+t)0x0000007F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932a8aebb82a20d467d8b12b3e72781d}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159578db6da1268f63b94f8a07c5ac30}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bd7f26e0de08556dabfa25c54eef2b6}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbdcfba4320c6174860080e3db340a47}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga007a6cc2763d222cc020003f700635a7}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae664b900c2418dbd3218d607fa9a378}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43be120d3a9e72df2c10f295a2a7fa44}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2ee31087e62977a5e488d40edf7c057}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+D}}~((uint32\+\_\+t)0x007\+F0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ec4921a37f4ed0651ec050fbe37f229}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf40dcda5498d6f21e17c0e2944f6121b}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga671ddf6a4870847d36f555ca9e7b1351}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga897d1455ac6f2fcbe8815f9b6ee7c867}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe02daf2126d428bd2a86d9388b41d3e}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+4}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b36b568f797f326cf01a1e51ca7a25}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+5}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41084de6d3e108e3831c75316deff899}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+6}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga291da747d89ec73facbfaae349d6c1ae}{ADC1\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+MST}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1262145aebf18f732264648848155d26}{ADC1\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+EOSMP\+\_\+\+MST}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55394e70a3cb976fbd8dc330f516b5c1}{ADC1\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+EOC\+\_\+\+MST}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga880c9a7aacd7b79da0ca6563c176a166}{ADC1\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+EOS\+\_\+\+MST}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc7841598b05194fb99e0cbc36ef1448}{ADC1\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+OVR\+\_\+\+MST}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f8c308b638ca402cf267f0bde2b8e95}{ADC1\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+JEOC\+\_\+\+MST}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac581cf837561b6f33866d2369d7ef74d}{ADC1\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+JEOS\+\_\+\+MST}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e141e77025e31d9e4f6bec675f3011}{ADC1\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+MST}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf309d093f8744a81531eb137d4e6fc57}{ADC1\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+MST}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7576eac677211c35197fe0910f8df136}{ADC1\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+MST}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2e5e6cda026f7cdba73c62f23f1b9ea}{ADC1\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+MST}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81439c189050ce1754e698f1573f6c3f}{ADC1\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+SLV}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd521f64f14ca2ef5bc48c64755ce239}{ADC1\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+EOSMP\+\_\+\+SLV}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c4426104c6103ab33b2442564701c8}{ADC1\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+EOC\+\_\+\+SLV}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8f09ab49e647e9f288b987a84a44d6f}{ADC1\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+EOS\+\_\+\+SLV}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45cb0454883dc79c37e8e0dded09e99d}{ADC1\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+OVR\+\_\+\+SLV}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80391da9ebf64dc732d610c0e6b52f09}{ADC1\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+JEOC\+\_\+\+SLV}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d9bfbaa14c643bfa1c5981d07927161}{ADC1\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+JEOS\+\_\+\+SLV}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03ec621ac3bdb8d5aae006413075b774}{ADC1\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+SLV}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab38847e2e492ae040b26e12ce7c45cf7}{ADC1\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+SLV}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga667a558fad1e77dcfef4a4719791ddb4}{ADC1\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+SLV}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34ffd5f68ee3d519b3a9c279b8e12d05}{ADC1\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+SLV}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7efaa6015a7e5adb84004dced396ee69}{ADC1\+\_\+\+CCR\+\_\+\+MULTI}}~((uint32\+\_\+t)0x0000001F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04756768c6000865f0567b5bf0629da}{ADC1\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b2dd5869d28ff9aaad2546e4f416679}{ADC1\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26e01637f1ce8e46b38b824e20af1c68}{ADC1\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f64621d681ae7bbe9b71eec28baab4b}{ADC1\+\_\+\+CCR\+\_\+\+MULTI\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0be0137a13569c9a6b79715837b4c54}{ADC1\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d3a475dc0a73e768353619f3d226e68}{ADC1\+\_\+\+CCR\+\_\+\+DELAY}}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65bd28dfa8c6568e00b95bd525ece8e2}{ADC1\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cc437ac6af7287d9c05aaad3fe1f1f1}{ADC1\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5a5e57705413f2cfee7189dfe0673a2}{ADC1\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84f5c3bb04ec90abf11321125cd830ea}{ADC1\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10352373b8064e536079801d14c774b8}{ADC1\+\_\+\+CCR\+\_\+\+DMACFG}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab700bae2325d4ef110b3df39aa12f4ca}{ADC1\+\_\+\+CCR\+\_\+\+MDMA}}~((uint32\+\_\+t)0x0000\+C000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29230689bd9d3f8048f08fabf841b8ea}{ADC1\+\_\+\+CCR\+\_\+\+MDMA\+\_\+0}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a9e1b928eb6d2fc7e664489e0bb4ab5}{ADC1\+\_\+\+CCR\+\_\+\+MDMA\+\_\+1}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7b8aec0dbf085f9cab9156347ce895d}{ADC1\+\_\+\+CCR\+\_\+\+CKMODE}}~((uint32\+\_\+t)0x00030000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga480c387e00f19d5ab00fe02c425fd0a2}{ADC1\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fe3f6e090865f3d5f9e04e215d5bdae}{ADC1\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41881c84184c21e8fd0465b24f82f263}{ADC1\+\_\+\+CCR\+\_\+\+VREFEN}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaf2925e792bc5a13906b7cb9c3b105e}{ADC1\+\_\+\+CCR\+\_\+\+TSEN}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga531a41ac95ac3807196a41dc725226e8}{ADC1\+\_\+\+CCR\+\_\+\+VBATEN}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf201549b9fbc79d360852ab4b5c9627}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST}}~((uint32\+\_\+t)0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga344a4b1098677c41efe266bc478e9b5f}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95417e8d53016eb39cfe4e4e42a5432d}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71219267c888603462a5c1c23cb10766}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d94846e76279ec35c0ffd3850d8f5ee}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1482b5414e0eebc271f5cc99fa710004}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14d540973f70f37905a26a2fa313f92d}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad189ca7787a816507234d05a1322a31}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d64512f775f80a72b50f4ed96b6a735}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1d4a899c662b9531ff22e8df3299e3a}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed3720e66f2ed08659e2d7141dff4753}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb91f0845b875ea084ace294b2724f85}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a8f60e815d5a00d1dbd0786867fea26}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28d0fec1dcf86f16ca0e47b6e2015d1a}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc430c05f4c2a815ec91757bf9136bc3}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad12afc0814affcff06965b828350e267}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea353cdbde05921444f632657b42d135}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd43613a2078eee1733520e1a3ec12d1}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV}}~((uint32\+\_\+t)0x\+FFFF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeea6b7bc215bae7c8549c963f6b4a49a}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga091dba266b89e3463d7f387ab18a00fb}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf044211459596515fea480534141d73}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91de296eb520216e6fadadc8af34d678}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bd7cbce1f2ac78309b0c6a703ee288f}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+4}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9e8082c7ca50d5cbd15f7d8e2089c72}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+5}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb12257e5530adb0bc66f6d248f06a32}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+6}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga913f22e0a37bc7e7a48f66e68dcd53e2}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+7}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c7e2a6371cbefed27dab6f3334a9fec}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+8}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b0a74be40e7d29f51a2f8ecd8a3cd49}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+9}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb3a0b22a68aeee63d1980635a037050}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+10}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0b97bff2047e31d2a9d79401667d4b}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+11}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d208d0b4b3407ee17541b6eccd73049}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+12}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7277f1e04ca9514d238ad2fed6d659ae}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+13}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ed378dd6e535a9b88ca749e0588e21}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+14}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa9041c051acbb6a3143aae732256407}{ADC1\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+15}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5897033ac4cc32dc933eaf703844e348}{COMP2\+\_\+\+CSR\+\_\+\+COMP2\+EN}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60a8af6198bd53f389101b83ae5141f9}{COMP2\+\_\+\+CSR\+\_\+\+COMP2\+INPDAC}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d060161900b10ab0cdd28f6d7266ed7}{COMP2\+\_\+\+CSR\+\_\+\+COMP2\+INSEL}}~((uint32\+\_\+t)0x00000070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec36efcf19ddec7cff3d2eb960e71c93}{COMP2\+\_\+\+CSR\+\_\+\+COMP2\+INSEL\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05a54f0e0ecb259d45e07ec48c7a7368}{COMP2\+\_\+\+CSR\+\_\+\+COMP2\+INSEL\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bf418bfbf4af129e80a462968a13f20}{COMP2\+\_\+\+CSR\+\_\+\+COMP2\+INSEL\+\_\+2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8bd2412cdc46fee6dd3e795718f17cf}{COMP2\+\_\+\+CSR\+\_\+\+COMP2\+OUTSEL}}~((uint32\+\_\+t)0x00003\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8e07ea9d71f018e17a797fbfefb94d5}{COMP2\+\_\+\+CSR\+\_\+\+COMP2\+OUTSEL\+\_\+0}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac36c414cd25fb031eba290d31ba30e06}{COMP2\+\_\+\+CSR\+\_\+\+COMP2\+OUTSEL\+\_\+1}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae854e2fc7d70b06a51dad780c6349dc4}{COMP2\+\_\+\+CSR\+\_\+\+COMP2\+OUTSEL\+\_\+2}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e167c7e84cc1ca896765643526c859f}{COMP2\+\_\+\+CSR\+\_\+\+COMP2\+OUTSEL\+\_\+3}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03589b8dbd37f816df45e5d14b1ad1f5}{COMP2\+\_\+\+CSR\+\_\+\+COMP2\+POL}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827d0a754b170a20e6cd8f3020f217ba}{COMP2\+\_\+\+CSR\+\_\+\+COMP2\+BLANKING}}~((uint32\+\_\+t)0x000\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a85e8c5753e6a665b334e8a32a6de56}{COMP2\+\_\+\+CSR\+\_\+\+COMP2\+BLANKING\+\_\+0}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga963a9a78bd2467b85cce876b8b8e0dcd}{COMP2\+\_\+\+CSR\+\_\+\+COMP2\+BLANKING\+\_\+1}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96ddf746ca5483ac46edec3a99b85726}{COMP2\+\_\+\+CSR\+\_\+\+COMP2\+BLANKING\+\_\+2}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga420e4f186a04b9fdfc4a135f9e24b640}{COMP2\+\_\+\+CSR\+\_\+\+COMP2\+OUT}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabffedf615b3581d136dbad4cd35e85de}{COMP2\+\_\+\+CSR\+\_\+\+COMP2\+LOCK}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59b7229518ed8c5f534a3f7c57e04715}{COMP4\+\_\+\+CSR\+\_\+\+COMP4\+EN}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ad3522581c426c0ed857f85488c02c9}{COMP4\+\_\+\+CSR\+\_\+\+COMP4\+INSEL}}~((uint32\+\_\+t)0x00000070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cca917c814232b368f37d44dfda261d}{COMP4\+\_\+\+CSR\+\_\+\+COMP4\+INSEL\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7168f174b4228de4ab885ed49b96b9b0}{COMP4\+\_\+\+CSR\+\_\+\+COMP4\+INSEL\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab984c86f10f0a7dde1bac5b2d88f7437}{COMP4\+\_\+\+CSR\+\_\+\+COMP4\+INSEL\+\_\+2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae277cbe27ec6cf7bf7332c7629f14b78}{COMP4\+\_\+\+CSR\+\_\+\+COMP4\+OUTSEL}}~((uint32\+\_\+t)0x00003\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d9dea63d877f5fafe6d80b2e8fec20a}{COMP4\+\_\+\+CSR\+\_\+\+COMP4\+OUTSEL\+\_\+0}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89c79c5bfeb006ad6ba24e21221bb140}{COMP4\+\_\+\+CSR\+\_\+\+COMP4\+OUTSEL\+\_\+1}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421652babd84020545bdd9b7be82c1c8}{COMP4\+\_\+\+CSR\+\_\+\+COMP4\+OUTSEL\+\_\+2}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad10481d7a68086edfdca1b21646a85b}{COMP4\+\_\+\+CSR\+\_\+\+COMP4\+OUTSEL\+\_\+3}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga982ddac561f5ae8d68688c06fc1995ef}{COMP4\+\_\+\+CSR\+\_\+\+COMP4\+POL}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b2ff8448f7d283a9719ef5277d5ea0a}{COMP4\+\_\+\+CSR\+\_\+\+COMP4\+BLANKING}}~((uint32\+\_\+t)0x000\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d60db0657325680f88b7e40b06c301}{COMP4\+\_\+\+CSR\+\_\+\+COMP4\+BLANKING\+\_\+0}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75bbb1b25e8a4bd641045dc60c505505}{COMP4\+\_\+\+CSR\+\_\+\+COMP4\+BLANKING\+\_\+1}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ebdc02eb9019f61a07b8a66fb35f3d9}{COMP4\+\_\+\+CSR\+\_\+\+COMP4\+BLANKING\+\_\+2}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga157d1b521d443b25ec01c3af4250cebf}{COMP4\+\_\+\+CSR\+\_\+\+COMP4\+OUT}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad12e79c44a06316d29ad77b961477793}{COMP4\+\_\+\+CSR\+\_\+\+COMP4\+LOCK}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d7e2a219c30cb2a8d62a98ef857d82}{COMP6\+\_\+\+CSR\+\_\+\+COMP6\+EN}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fc3e29f5e76cf9ff5061c5e01193e7e}{COMP6\+\_\+\+CSR\+\_\+\+COMP6\+INSEL}}~((uint32\+\_\+t)0x00000070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96f5714c0207a0eb41a74b7860248f41}{COMP6\+\_\+\+CSR\+\_\+\+COMP6\+INSEL\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803fbfa2046113b8583b6faa34dfd43c}{COMP6\+\_\+\+CSR\+\_\+\+COMP6\+INSEL\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c4f7922a4feca797e7695d3e65d9891}{COMP6\+\_\+\+CSR\+\_\+\+COMP6\+INSEL\+\_\+2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9cc487fa96f8997e56b1cddc2ee904}{COMP6\+\_\+\+CSR\+\_\+\+COMP6\+OUTSEL}}~((uint32\+\_\+t)0x00003\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ab27b6c9ced0ede365783d348236a5e}{COMP6\+\_\+\+CSR\+\_\+\+COMP6\+OUTSEL\+\_\+0}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga725f8845d2313c73e998a6bfeb46bf02}{COMP6\+\_\+\+CSR\+\_\+\+COMP6\+OUTSEL\+\_\+1}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d01be5e7e168ab6427710c2c772092}{COMP6\+\_\+\+CSR\+\_\+\+COMP6\+OUTSEL\+\_\+2}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga593f05052fc00c594ca7ab70923a0f40}{COMP6\+\_\+\+CSR\+\_\+\+COMP6\+OUTSEL\+\_\+3}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4159ebf47cfad0198a93eedfb9ad76fd}{COMP6\+\_\+\+CSR\+\_\+\+COMP6\+POL}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf533632333d2b9e74e458534f9a249ef}{COMP6\+\_\+\+CSR\+\_\+\+COMP6\+BLANKING}}~((uint32\+\_\+t)0x000\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4db80e05224fb5a60754d12eef57f06}{COMP6\+\_\+\+CSR\+\_\+\+COMP6\+BLANKING\+\_\+0}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4c4da074defb146bbd4a630b9a97748}{COMP6\+\_\+\+CSR\+\_\+\+COMP6\+BLANKING\+\_\+1}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga238ca9a024e7cb7b5c4e3dcd4a8ffc44}{COMP6\+\_\+\+CSR\+\_\+\+COMP6\+BLANKING\+\_\+2}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab07208510ca32da7fe9c68e4a79ddead}{COMP6\+\_\+\+CSR\+\_\+\+COMP6\+OUT}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa88e288fab3f74504454b2c96e2798ca}{COMP6\+\_\+\+CSR\+\_\+\+COMP6\+LOCK}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56475caab652fe73308671a6a77be093}{COMP\+\_\+\+CSR\+\_\+\+COMPx\+EN}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906d9faa9edbde8a35a2fd7a5a23b86f}{COMP\+\_\+\+CSR\+\_\+\+COMP2\+SW1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5677bac995118577541d2dffb27e9394}{COMP\+\_\+\+CSR\+\_\+\+COMPx\+INSEL}}~((uint32\+\_\+t)0x00000070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc530e69bacce1456936eaaf5f4e594b}{COMP\+\_\+\+CSR\+\_\+\+COMPx\+INSEL\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga586e48bf5545849689c3ff26a2f0a86e}{COMP\+\_\+\+CSR\+\_\+\+COMPx\+INSEL\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949a4d6495f17673ea30fdb264a1681a}{COMP\+\_\+\+CSR\+\_\+\+COMPx\+INSEL\+\_\+2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0616cef280e58d33ca06ff51a09ed71a}{COMP\+\_\+\+CSR\+\_\+\+COMPx\+OUTSEL}}~((uint32\+\_\+t)0x00003\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fd4d92cc58c4012080d53e9ca89a8b1}{COMP\+\_\+\+CSR\+\_\+\+COMPx\+OUTSEL\+\_\+0}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f758a713daa97c360170ebd6fe4a279}{COMP\+\_\+\+CSR\+\_\+\+COMPx\+OUTSEL\+\_\+1}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46660410b9fb7f55ece6777572f49877}{COMP\+\_\+\+CSR\+\_\+\+COMPx\+OUTSEL\+\_\+2}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39220bcc955d459d1ab8453c7f671049}{COMP\+\_\+\+CSR\+\_\+\+COMPx\+OUTSEL\+\_\+3}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b2a5e0838dcc6f9148abb79dfa05cb9}{COMP\+\_\+\+CSR\+\_\+\+COMPx\+POL}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3540b035dee1124a3a6773e1c5649af5}{COMP\+\_\+\+CSR\+\_\+\+COMPx\+BLANKING}}~((uint32\+\_\+t)0x000\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb3988a44b095a3b792af6eebadb977c}{COMP\+\_\+\+CSR\+\_\+\+COMPx\+BLANKING\+\_\+0}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2b9b9e87bc886e47c8a43f5aa5d462}{COMP\+\_\+\+CSR\+\_\+\+COMPx\+BLANKING\+\_\+1}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad5f3c87b4efa3205a669ccbefe0d16}{COMP\+\_\+\+CSR\+\_\+\+COMPx\+BLANKING\+\_\+2}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a9869e3b9befff9c2ea84285fffd0b9}{COMP\+\_\+\+CSR\+\_\+\+COMPx\+OUT}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad31c0e08dcf7ca57bdd1e420ee77a1d1}{COMP\+\_\+\+CSR\+\_\+\+COMPx\+LOCK}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c6de54344755bcc953b79ea577a1ea7}{OPAMP2\+\_\+\+CSR\+\_\+\+OPAMP2\+EN}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49d35cad769b6a6395f0404a59463476}{OPAMP2\+\_\+\+CSR\+\_\+\+FORCEVP}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77246620071c627adfd6b8b57f37b1b6}{OPAMP2\+\_\+\+CSR\+\_\+\+VPSEL}}~((uint32\+\_\+t)0x0000000C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ab2e3d8517e6353f00b6228066d3d85}{OPAMP2\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+0}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga177ddb221878dd6f40c5187daa71c6fa}{OPAMP2\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+1}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga992aee87662e9ce16f20d8b8e1e4aa41}{OPAMP2\+\_\+\+CSR\+\_\+\+VMSEL}}~((uint32\+\_\+t)0x00000060)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga342d1c6cab886eda343ea75523c12260}{OPAMP2\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+0}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce54682cf57c873d8d16049024925d2}{OPAMP2\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+1}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8451f06e7c264a5ebbe7e1dcfd4b0fa2}{OPAMP2\+\_\+\+CSR\+\_\+\+TCMEN}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb16816bf475eca0907f6958afa78686}{OPAMP2\+\_\+\+CSR\+\_\+\+VMSSEL}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37db6fc71724909a5269661819dca494}{OPAMP2\+\_\+\+CSR\+\_\+\+VPSSEL}}~((uint32\+\_\+t)0x00000600)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e900ce0bbbca96d792178567f82300}{OPAMP2\+\_\+\+CSR\+\_\+\+VPSSEL\+\_\+0}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4ecce5cacef318c0a86b762c2303038}{OPAMP2\+\_\+\+CSR\+\_\+\+VPSSEL\+\_\+1}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4759e9791164fc2981f9c7ea01f26130}{OPAMP2\+\_\+\+CSR\+\_\+\+CALON}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa298f782dc28b6efb7154619bed7928f}{OPAMP2\+\_\+\+CSR\+\_\+\+CALSEL}}~((uint32\+\_\+t)0x00003000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eb7a607f4b70a4a4beae9afbff5385b}{OPAMP2\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+0}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85dc03c6fbf019a997c1e03c7c078851}{OPAMP2\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+1}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0422a537329ed9109fb88bab47ecac1}{OPAMP2\+\_\+\+CSR\+\_\+\+PGGAIN}}~((uint32\+\_\+t)0x0003\+C000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72fe5c691a4517116374f74126a5d990}{OPAMP2\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+0}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace741b153f9f224a041a306db31cd892}{OPAMP2\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+1}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa455b5617bae215c1103e9f2dd6c80f4}{OPAMP2\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+2}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga923577c4117dc1bb906787ff0cc817ea}{OPAMP2\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+3}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c3c842e7589141e6fb1d9d047595341}{OPAMP2\+\_\+\+CSR\+\_\+\+USERTRIM}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa95f40204533e688890ecedc14b78e88}{OPAMP2\+\_\+\+CSR\+\_\+\+TRIMOFFSETP}}~((uint32\+\_\+t)0x00\+F80000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacec5db41804bc0da914743f10fb7ab4e}{OPAMP2\+\_\+\+CSR\+\_\+\+TRIMOFFSETN}}~((uint32\+\_\+t)0x1\+F000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e2cabfa945436b058990b1280319ca}{OPAMP2\+\_\+\+CSR\+\_\+\+TSTREF}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga886c33ff536455d434a1ab87a885bd10}{OPAMP2\+\_\+\+CSR\+\_\+\+OUTCAL}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeddcd2a05c59593c3ebecabb9420028f}{OPAMP2\+\_\+\+CSR\+\_\+\+LOCK}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga544aac1da6f16f4eb187e6851b7711f6}{OPAMP\+\_\+\+CSR\+\_\+\+OPAMPx\+EN}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d6c40d15a61d513be01e5de7ddb024}{OPAMP\+\_\+\+CSR\+\_\+\+FORCEVP}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1adc457f5800c654905ebe4463082910}{OPAMP\+\_\+\+CSR\+\_\+\+VPSEL}}~((uint32\+\_\+t)0x0000000C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa24b92e92e7f1dca05a5fc30bb3b957a}{OPAMP\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+0}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea743edc65d0145113c254a103e0dac0}{OPAMP\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+1}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8d844900337686f187b0d8053dff917}{OPAMP\+\_\+\+CSR\+\_\+\+VMSEL}}~((uint32\+\_\+t)0x00000060)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a48fd6fc77e092ad4573e86fbeb8e1e}{OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+0}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46f1f7f5183b41b90fb25cfe3e920460}{OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+1}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4565893eacb34304347abbc0e08734b3}{OPAMP\+\_\+\+CSR\+\_\+\+TCMEN}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b944390e1ca9a40c7585c241767435}{OPAMP\+\_\+\+CSR\+\_\+\+VMSSEL}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b84f467d939ae5d9c96cc4b1d3e0f04}{OPAMP\+\_\+\+CSR\+\_\+\+VPSSEL}}~((uint32\+\_\+t)0x00000600)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30a771216b7213379dfee7cfda44f751}{OPAMP\+\_\+\+CSR\+\_\+\+VPSSEL\+\_\+0}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98231ccef7de5d8ed25ecd8c8beeaed}{OPAMP\+\_\+\+CSR\+\_\+\+VPSSEL\+\_\+1}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7956ed2599bdd9e6527507e543dd687}{OPAMP\+\_\+\+CSR\+\_\+\+CALON}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac544abc19652bb44e316ffbbbb9e0a40}{OPAMP\+\_\+\+CSR\+\_\+\+CALSEL}}~((uint32\+\_\+t)0x00003000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f60b4b65477d8de6e33eb9f64ba5166}{OPAMP\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+0}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16084e089d25214e5d630aa8865f44a4}{OPAMP\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+1}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74ac9ae3fa7fe42f154d0daa42789b29}{OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN}}~((uint32\+\_\+t)0x0003\+C000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d5b9c273620fd0b3c441d522c415e7}{OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+0}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0fde506981f9a5a0d6a195e25b68d99}{OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+1}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbae1e9ab6290905ad2746e5a65b02c1}{OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+2}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab79f8bb0f05c2dfbc680ad2ffd35a5b0}{OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+3}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bcad44dbf70db471e1cdc52aa3875be}{OPAMP\+\_\+\+CSR\+\_\+\+USERTRIM}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1210111606434d3b4c42d5713f973d24}{OPAMP\+\_\+\+CSR\+\_\+\+TRIMOFFSETP}}~((uint32\+\_\+t)0x00\+F80000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1783452a7722b5741aee68bd2a3ed423}{OPAMP\+\_\+\+CSR\+\_\+\+TRIMOFFSETN}}~((uint32\+\_\+t)0x1\+F000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eb815c097d49149c9523e400f1a6195}{OPAMP\+\_\+\+CSR\+\_\+\+TSTREF}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga251244aeb21f424531aba6a95a867969}{OPAMP\+\_\+\+CSR\+\_\+\+OUTCAL}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d4932fe6f09234544a198e3945bf229}{OPAMP\+\_\+\+CSR\+\_\+\+LOCK}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf4701d3b15924e657942ce3caa4105}{CRC\+\_\+\+DR\+\_\+\+DR}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a0feb3cf1d8c5871e663ca4a174cc0}{CRC\+\_\+\+IDR\+\_\+\+IDR}}~((uint32\+\_\+t)0x\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d57481fb891a0964b40f721354c56d7}{CRC\+\_\+\+CR\+\_\+\+RESET}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa59a490e24d6d3775e71cf03e347ff03}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE}}~((uint32\+\_\+t)0x00000018)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga684388729236be158fa8d084003d92ce}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+0}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375d58bc44bffc8aac3da25e6f7287e5}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+1}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c5a6e8ab7464ff35f1e5f424b76c15a}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN}}~((uint32\+\_\+t)0x00000060)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92fda6ff4d3290ee41e59a13e2e8037b}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+0}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffd71a81205713ba49123a7c4e7a7ef}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+1}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d72fcad54fe50ab75d2895d6e155f7}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35e084536ff8919f5cd2a88ea86d8b2}{CRC\+\_\+\+INIT\+\_\+\+INIT}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83c2b37901e5bf6a4b2bf599337c8c9f}{CRC\+\_\+\+POL\+\_\+\+POL}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd8cedbb3dda03d56ac0ba92d2d9cefd}{DAC\+\_\+\+CR\+\_\+\+EN1}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1e2b83ae1ab889cb1e34a99746c9d8}{DAC\+\_\+\+CR\+\_\+\+BOFF1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998aa4fd791ea2f4626df6ddc8fc7109}{DAC\+\_\+\+CR\+\_\+\+TEN1}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf951c1a57a1a19e356df57d908f09c6c}{DAC\+\_\+\+CR\+\_\+\+TSEL1}}~((uint32\+\_\+t)0x00000038)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dfa13ec123c583136e24b7890add45b}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+0}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga265e32c4fc43310acdf3ebea01376766}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+1}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa625d7638422e90a616ac93edd4bf408}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+2}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90491f31219d07175629eecdcdc9271e}{DAC\+\_\+\+CR\+\_\+\+WAVE1}}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0871e6466e3a7378103c431832ae525a}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+0}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e167ae02d2ad5bc9fd30c2f8ea5b37}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+1}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bcf611b2f0b975513325895bf16e085}{DAC\+\_\+\+CR\+\_\+\+MAMP1}}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4225dcce22b440fcd3a8ad96c5f2baec}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cc15817842cb7992d449c448684f68d}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fefef1d798a2685b03e44bd9fdac06b}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc83b4feb742c632ba66f55d102432b}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995c19d8c8de9ee09057ec6151154e17}{DAC\+\_\+\+CR\+\_\+\+DMAEN1}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbb0585e1053abf18cd129ad76a66bea}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga970ef02dffaceb35ff1dd7aceb67acdd}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5295b5cb7f5d71ed2e8a310deb00013d}{DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR}}~((uint32\+\_\+t)0x00000\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d34667f8f4b753689c8c936c28471c5}{DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR}}~((uint32\+\_\+t)0x0000\+FFF0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1fc9f022fe4a08f67c51646177b26cb}{DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca45719f3d365c9495bdcf6364ae59f8}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR}}~((uint32\+\_\+t)0x00000\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203db656bfef6fedee17b99fb77b1bdd}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR}}~((uint32\+\_\+t)0x0000\+FFF0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aee01ad181fa5b541864ed62907d70d}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b4192938e039dc25a7df8fcc5f3932a}{DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR}}~((uint32\+\_\+t)0x00000\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d2048d6b521fb0946dc8c4e577a49c0}{DAC\+\_\+\+SR\+\_\+\+DMAUDR1}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d41a4027853783633d929a43f8d6d85}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+0}}~((uint32\+\_\+t)0x00000040
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba3a830051b53d43d850768242c503e}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+1}}~((uint32\+\_\+t)0x00000080
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3475228c998897d0f408a4c5da066186}{DMA\+\_\+\+ISR\+\_\+\+GIF1}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1522414af27c7fff2cc27edac1d680}{DMA\+\_\+\+ISR\+\_\+\+TCIF1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f83359698adf05854b55705f78d8a5c}{DMA\+\_\+\+ISR\+\_\+\+HTIF1}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bfd55e965445ae253a5c5fa8f1769a}{DMA\+\_\+\+ISR\+\_\+\+TEIF1}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fa823dbb15b829621961efc60d6a95}{DMA\+\_\+\+ISR\+\_\+\+GIF2}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga631741eb4843eda3578808a3d8b527b2}{DMA\+\_\+\+ISR\+\_\+\+TCIF2}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee1947aef188f437f37d3ff444f8646}{DMA\+\_\+\+ISR\+\_\+\+HTIF2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcd07efcadd5fef598edec1cca70e38}{DMA\+\_\+\+ISR\+\_\+\+TEIF2}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb0bd8fb0e580688c5cf617b618bbc17}{DMA\+\_\+\+ISR\+\_\+\+GIF3}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28664595df654d9d8052fb6f9cc48495}{DMA\+\_\+\+ISR\+\_\+\+TCIF3}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53bb9a00737c52faffaaa91ff08b34a1}{DMA\+\_\+\+ISR\+\_\+\+HTIF3}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624379143a2535d7a60d87d59834d10}{DMA\+\_\+\+ISR\+\_\+\+TEIF3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f69823d44810c353af1f0a89eaf180}{DMA\+\_\+\+ISR\+\_\+\+GIF4}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7d4e46949a35cf037a303bd65a0c87a}{DMA\+\_\+\+ISR\+\_\+\+TCIF4}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga684cf326c770f1ab21c604a5f62907ad}{DMA\+\_\+\+ISR\+\_\+\+HTIF4}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12fcc1471918f3e7b293b2d825177253}{DMA\+\_\+\+ISR\+\_\+\+TEIF4}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d4d9cba635d1e33e3477b773379cfd}{DMA\+\_\+\+ISR\+\_\+\+GIF5}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea57d09f13edbd6ad8afe9465e0fa70}{DMA\+\_\+\+ISR\+\_\+\+TCIF5}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d1f2b8c82b1e20b4311af8ca9576736}{DMA\+\_\+\+ISR\+\_\+\+HTIF5}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f9b12c4c80cbb7cd0f94f139c73de3}{DMA\+\_\+\+ISR\+\_\+\+TEIF5}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55f4836aa8e6cfc9bdcadfabf65b5d8}{DMA\+\_\+\+ISR\+\_\+\+GIF6}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d76395cf6c6ef50e05c96d7ae723058}{DMA\+\_\+\+ISR\+\_\+\+TCIF6}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b6d9787aeff76a51581d9488b4604f}{DMA\+\_\+\+ISR\+\_\+\+HTIF6}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae47d914969922381708ae06c1c71123a}{DMA\+\_\+\+ISR\+\_\+\+TEIF6}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86f178e879b2d8ceeea351e4750272dd}{DMA\+\_\+\+ISR\+\_\+\+GIF7}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4528af54928542c09502c01827418732}{DMA\+\_\+\+ISR\+\_\+\+TCIF7}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769016c2b0bf22ff3ad6967b3dc0e2bb}{DMA\+\_\+\+ISR\+\_\+\+HTIF7}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8333b3c78b7d0a07bd4b1e91e902b31}{DMA\+\_\+\+ISR\+\_\+\+TEIF7}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ad797334d9fb70750ace14b16e0122}{DMA\+\_\+\+IFCR\+\_\+\+CGIF1}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60085fa798cf77f80365839e7d88c8f1}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66e9aa2475130fbf63db304ceea019eb}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF1}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989699cace2fa87efa867b825c1deb29}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF1}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab907e446bbf1e1400dc5fdbd929d0e5f}{DMA\+\_\+\+IFCR\+\_\+\+CGIF2}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8505b947a04834750e164dc320dfae09}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF2}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e769c78024a22b4d1f528ce03ccc760}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4abb0afb7dbe362c150bf80c4c751a67}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF2}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d98e88c334091e20e931372646a6b0d}{DMA\+\_\+\+IFCR\+\_\+\+CGIF3}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccb4c0c5e0f2e01dec12ba366b83cb4d}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF3}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dea86ca2ec8aa945b840f2c1866e1f6}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF3}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59bad79f1ae37b69b048834808e8d067}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d22139e4567c89e2afcb4aef71104c}{DMA\+\_\+\+IFCR\+\_\+\+CGIF4}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b431fd4e034f8333e44594712f75eb}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF4}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga950664b81ec2d4d843f89ef102107d7b}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF4}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fdda8f7f2507c1d3988c7310a35d46c}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF4}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga943245d2a8300854d53fd07bb957a6fc}{DMA\+\_\+\+IFCR\+\_\+\+CGIF5}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae4c7d1d10beb535aec39de9a8bdc327}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF5}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c23c727a4dbbc45a356c8418299275d}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF5}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec6326d337a773b4ced9d8a680c05a9}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF5}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fc61098c5cf9a7d53ddcb155e34c984}{DMA\+\_\+\+IFCR\+\_\+\+CGIF6}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3dca486df2f235aac8f3975f5f4ab75}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF6}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67273db02ffd8f2bfe0a5c93e9282a4}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF6}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e523c5cbf5594ffe8540c317bce6933}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF6}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad9f01dfeb289156448f5a5a0ad54099}{DMA\+\_\+\+IFCR\+\_\+\+CGIF7}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac26181e8c2bd1fddc1e774cb7b621e5b}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF7}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7378f7a26730bfd5c950b7c7efb9272}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF7}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4076bf1ed67fb39d4a0175e5943d5f2d}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF7}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gababa3817d21a78079be76bc26b2c10f2}{DMA\+\_\+\+CCR\+\_\+\+EN}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba9cd82cab0cca23de038e946f81c6a}{DMA\+\_\+\+CCR\+\_\+\+TCIE}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f0fae31377ab1d33e36cead97b1811b}{DMA\+\_\+\+CCR\+\_\+\+HTIE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dd2204c9046500140e3c720fb5a415f}{DMA\+\_\+\+CCR\+\_\+\+TEIE}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f1ece172cf3c3e696b86d401d7345a2}{DMA\+\_\+\+CCR\+\_\+\+DIR}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga445471396e741418bcd6f63404f4052c}{DMA\+\_\+\+CCR\+\_\+\+CIRC}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028cb96357bd24868a74ee1134a35b7e}{DMA\+\_\+\+CCR\+\_\+\+PINC}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa189138f534283d876f654ec9474987e}{DMA\+\_\+\+CCR\+\_\+\+MINC}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8d824b9bff520523fccfbe57b07516}{DMA\+\_\+\+CCR\+\_\+\+PSIZE}}~((uint32\+\_\+t)0x00000300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b3726c7d0fd3b00e33637f163c79128}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e8d8786f16dda2bef035ba2df15b69d}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga492495253fe3f05ea83dd3c3dbb5dddf}{DMA\+\_\+\+CCR\+\_\+\+MSIZE}}~((uint32\+\_\+t)0x00000\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600d3f8200fc42ea6e1c7c8abbd327ad}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+0}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60b9958fbde96f69160ca7edf92d4c27}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+1}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97726688157629243aa59bb60e33c284}{DMA\+\_\+\+CCR\+\_\+\+PL}}~((uint32\+\_\+t)0x00003000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa935d7f115297c5e9e10a62efd065247}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+0}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82819927445c9617409bb08e09dc4cd8}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+1}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c87a41026384e25fe2312d03af76215}{DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42c0abbace3b816e7669e27b3676d2a}{DMA\+\_\+\+CNDTR\+\_\+\+NDT}}~((uint32\+\_\+t)0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3f5ad05ab0a37eb49692c4d77730eb1}{DMA\+\_\+\+CPAR\+\_\+\+PA}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd9100e19b17a0641359cd158ea0cb7}{DMA\+\_\+\+CMAR\+\_\+\+MA}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03b2ba6cde99065627fccabd54ac097}{EXTI\+\_\+\+IMR\+\_\+\+MR0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf3f9a86c620149893db38c83f8ba58}{EXTI\+\_\+\+IMR\+\_\+\+MR1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71604d1c29973c5e2bf69c8e94e89f67}{EXTI\+\_\+\+IMR\+\_\+\+MR2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5edd42f9b2129c18cfa3c3598dcd1134}{EXTI\+\_\+\+IMR\+\_\+\+MR3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e920ad334439cd2ad4d683054914e3}{EXTI\+\_\+\+IMR\+\_\+\+MR4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5}{EXTI\+\_\+\+IMR\+\_\+\+MR5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5533c8ec796e3bbc9dc4474376056e06}{EXTI\+\_\+\+IMR\+\_\+\+MR6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab620165d3fea1c564fcf1016805a1a8e}{EXTI\+\_\+\+IMR\+\_\+\+MR7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88e8b274e4398fdcb1c68da2b6320d5b}{EXTI\+\_\+\+IMR\+\_\+\+MR8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4d177dcf33bb9a34f8590ec509746e8}{EXTI\+\_\+\+IMR\+\_\+\+MR9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd7db9a1ce82c152ca7bc6fddf31366}{EXTI\+\_\+\+IMR\+\_\+\+MR10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68cfe8fe938fcb0fc6925bf493ccfaa7}{EXTI\+\_\+\+IMR\+\_\+\+MR11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad21caf923d2083fb106852493667c16e}{EXTI\+\_\+\+IMR\+\_\+\+MR12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1938a063c48d7d6504cb32f7965c0e}{EXTI\+\_\+\+IMR\+\_\+\+MR13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8827cee06670f256bc8f6301bea9cab}{EXTI\+\_\+\+IMR\+\_\+\+MR14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d9990be7f8f9e530a9f930a365fa44}{EXTI\+\_\+\+IMR\+\_\+\+MR15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7419f78ed9044bdd237b452ef49e1b7f}{EXTI\+\_\+\+IMR\+\_\+\+MR16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4489fa85d1552b8f40faed93483a5d35}{EXTI\+\_\+\+IMR\+\_\+\+MR17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e16f2cda40cca58a45458cc44d510f}{EXTI\+\_\+\+IMR\+\_\+\+MR18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad47f7a023cbba165dfb95845d3c8c55c}{EXTI\+\_\+\+IMR\+\_\+\+MR19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aee679baf5820e1666b60e48a64cafa}{EXTI\+\_\+\+IMR\+\_\+\+MR20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc7e64c45d273ca7396ac1e0ce38c36}{EXTI\+\_\+\+IMR\+\_\+\+MR21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aec84941d816be18a1607b6ee25acb1}{EXTI\+\_\+\+IMR\+\_\+\+MR22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad03e0ffe4e9aba719518244adfd7a96}{EXTI\+\_\+\+IMR\+\_\+\+MR23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac88479052a79585f652b89fbbcafc1f8}{EXTI\+\_\+\+IMR\+\_\+\+MR24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec6a806640f6f51fdb6d63e370ff7957}{EXTI\+\_\+\+IMR\+\_\+\+MR25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48cf7d41188cf9d836bf1a09775a5845}{EXTI\+\_\+\+IMR\+\_\+\+MR26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a4902fcae4697fbdd00f7b1a8943f0a}{EXTI\+\_\+\+IMR\+\_\+\+MR27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga503502c070d3d7b64b2282fbc949749a}{EXTI\+\_\+\+IMR\+\_\+\+MR28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga515c0dc6d2472e06a89e4bb19725e8f3}{EXTI\+\_\+\+EMR\+\_\+\+MR0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d88e7c10e5985fa425ea7ab4fe4c3e5}{EXTI\+\_\+\+EMR\+\_\+\+MR1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460d5d4c0b53bcc04d5804e1204ded21}{EXTI\+\_\+\+EMR\+\_\+\+MR2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73944983ce5a6bde9dc172b4f483898c}{EXTI\+\_\+\+EMR\+\_\+\+MR3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80f809ead83e747677a31c80c6aae03}{EXTI\+\_\+\+EMR\+\_\+\+MR4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65976f75b703f740dea3562ba3b8db59}{EXTI\+\_\+\+EMR\+\_\+\+MR5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea480bd932cd1fa0904f5eb1caee9a12}{EXTI\+\_\+\+EMR\+\_\+\+MR6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb27ff8664928994ef96f87052d14be}{EXTI\+\_\+\+EMR\+\_\+\+MR7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed4b371da871ffd0cc12ee00147282f}{EXTI\+\_\+\+EMR\+\_\+\+MR8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109af342179fff1fccfdde582834867a}{EXTI\+\_\+\+EMR\+\_\+\+MR9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf342d34ed1b8e4aa916bf49e30c2a234}{EXTI\+\_\+\+EMR\+\_\+\+MR10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec516af1de770c82c3c9c458cbc0172}{EXTI\+\_\+\+EMR\+\_\+\+MR11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15732553e5b0de9f58180a0b024d4cad}{EXTI\+\_\+\+EMR\+\_\+\+MR12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd2ec6472e46869956acb28f5e1b55f}{EXTI\+\_\+\+EMR\+\_\+\+MR13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf5890ea71eea034ec1cd9e96284f89}{EXTI\+\_\+\+EMR\+\_\+\+MR14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7bacc32351a36aefcd5614abc76ae3}{EXTI\+\_\+\+EMR\+\_\+\+MR15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b1a6934265da759bc061f73d5d1374}{EXTI\+\_\+\+EMR\+\_\+\+MR16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a30aa20cf475eecf7e15171e83035e4}{EXTI\+\_\+\+EMR\+\_\+\+MR17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25eee729b57b4c78a0613c184fc539e5}{EXTI\+\_\+\+EMR\+\_\+\+MR18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeababa85e5ebe6aa93d011d83fd7994}{EXTI\+\_\+\+EMR\+\_\+\+MR19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047743f042d00f058dd8cf199c92fbfa}{EXTI\+\_\+\+EMR\+\_\+\+MR20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga935956e41524c1f96d208f63a699377a}{EXTI\+\_\+\+EMR\+\_\+\+MR21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fbc202d80be3899d867a0b74abad813}{EXTI\+\_\+\+EMR\+\_\+\+MR22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab08ac6b29d8a15fc593950600753b8ee}{EXTI\+\_\+\+EMR\+\_\+\+MR23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0afdd8604fe492c0c57a5d26a8231354}{EXTI\+\_\+\+EMR\+\_\+\+MR24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf83323666df3b07f137a295d12a23832}{EXTI\+\_\+\+EMR\+\_\+\+MR25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0f508ad154af77ed2aee99c52846177}{EXTI\+\_\+\+EMR\+\_\+\+MR26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga116ab64d133043c50842dd0b03fe34c4}{EXTI\+\_\+\+EMR\+\_\+\+MR27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4860567b178a4942e917f889ae2e1965}{EXTI\+\_\+\+EMR\+\_\+\+MR28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb1823a87cd797a6066681a3256cecc6}{EXTI\+\_\+\+RTSR\+\_\+\+TR0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c42cc3763c52d1061b32219fc441566}{EXTI\+\_\+\+RTSR\+\_\+\+TR1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c073b519f09b130e4ab4039823e290c}{EXTI\+\_\+\+RTSR\+\_\+\+TR2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090f295579a774c215585a55e5066b11}{EXTI\+\_\+\+RTSR\+\_\+\+TR3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce4722e99e3f44d40bfb6afb63444cc}{EXTI\+\_\+\+RTSR\+\_\+\+TR4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac57b970ebc88f7bb015119ece9dd32de}{EXTI\+\_\+\+RTSR\+\_\+\+TR5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc2212ce653d34cf48446ae0a68bed6}{EXTI\+\_\+\+RTSR\+\_\+\+TR6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad380a0bc59524f4a0846a0b91d3c65c1}{EXTI\+\_\+\+RTSR\+\_\+\+TR7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26cd6a5115b0bbe113f39545bff1ee39}{EXTI\+\_\+\+RTSR\+\_\+\+TR8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3127246b2db3571b00c6af2453941d17}{EXTI\+\_\+\+RTSR\+\_\+\+TR9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa29df7ddbd067889992eb60ecddce0e4}{EXTI\+\_\+\+RTSR\+\_\+\+TR10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf7a92cdb61b3f8cf6eec9513317ab7}{EXTI\+\_\+\+RTSR\+\_\+\+TR11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0423be12bfb13f34eec9656d6d274e04}{EXTI\+\_\+\+RTSR\+\_\+\+TR12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d5ef451fd76dc0fa9c76d7c520d8f12}{EXTI\+\_\+\+RTSR\+\_\+\+TR13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b0d883fa0fbc49105bda5596463cda}{EXTI\+\_\+\+RTSR\+\_\+\+TR14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe54b09102a18676829c0bafb0aead2}{EXTI\+\_\+\+RTSR\+\_\+\+TR15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8e4fb52990f0fa3fb9bed5b74f1a589}{EXTI\+\_\+\+RTSR\+\_\+\+TR16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a8fcb63516a4ed0d91b556f696f806}{EXTI\+\_\+\+RTSR\+\_\+\+TR17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4223b8c4bc8726ac96ec64837f7b62}{EXTI\+\_\+\+RTSR\+\_\+\+TR18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a722b0c36e832f619b2136f1510b3e}{EXTI\+\_\+\+RTSR\+\_\+\+TR19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga076319b89121213ea97b4767182b17bd}{EXTI\+\_\+\+RTSR\+\_\+\+TR20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b1fd6472c3739cb5d21ba25bb6f745d}{EXTI\+\_\+\+RTSR\+\_\+\+TR21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca577c5c1742e043ed5e0a2ffcc88f82}{EXTI\+\_\+\+RTSR\+\_\+\+TR22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11744e9be9f49d12b8c315ef54efda91}{EXTI\+\_\+\+RTSR\+\_\+\+TR23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8251d74dabc70eb80ba2922a49fc4af8}{EXTI\+\_\+\+RTSR\+\_\+\+TR24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e8bf05b25823cb26ef980afea5c9d54}{EXTI\+\_\+\+RTSR\+\_\+\+TR25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86c5408bbfd796d5a99082a78899781b}{EXTI\+\_\+\+RTSR\+\_\+\+TR26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb0d7d10945ceee2ea313356f98120ac}{EXTI\+\_\+\+RTSR\+\_\+\+TR27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7715a9f12c3d46d4c170d6e6106159}{EXTI\+\_\+\+RTSR\+\_\+\+TR28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfb6fa5ae3fcaf08aec6d86c3bfefa4c}{EXTI\+\_\+\+FTSR\+\_\+\+TR0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac287be3bd3bad84aed48603dbe8bd4ed}{EXTI\+\_\+\+FTSR\+\_\+\+TR1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c4503803cbe1933cd35519cfc809041}{EXTI\+\_\+\+FTSR\+\_\+\+TR2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23593d2b8a9ec0147bab28765af30e1f}{EXTI\+\_\+\+FTSR\+\_\+\+TR3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa77211bfa8f4d77cf373296954dad6b2}{EXTI\+\_\+\+FTSR\+\_\+\+TR4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903f9b080c5971dd5d7935e5b87886e2}{EXTI\+\_\+\+FTSR\+\_\+\+TR5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8527cce22f69e02a08ed67a67f8e5ca}{EXTI\+\_\+\+FTSR\+\_\+\+TR6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf408315e497b902922a9bf40a4c6f567}{EXTI\+\_\+\+FTSR\+\_\+\+TR7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f1bded4d121e21116627b8e80784fc}{EXTI\+\_\+\+FTSR\+\_\+\+TR8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f0c4de2b6acb75302d206b697f83ef}{EXTI\+\_\+\+FTSR\+\_\+\+TR9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9a2b80699a213f0d2b03658f21ad643}{EXTI\+\_\+\+FTSR\+\_\+\+TR10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c74d4d520406a14c517784cdd5fc6ef}{EXTI\+\_\+\+FTSR\+\_\+\+TR11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3992511ec1785bdf107873b139d74245}{EXTI\+\_\+\+FTSR\+\_\+\+TR12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0714519a1edcba4695f92f1bba70e825}{EXTI\+\_\+\+FTSR\+\_\+\+TR13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b92577e64a95ef2069f1a56176d35ff}{EXTI\+\_\+\+FTSR\+\_\+\+TR14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a6cc515f13ffe1a3620d06fa08addc7}{EXTI\+\_\+\+FTSR\+\_\+\+TR15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1b4b850094ccc48790a1e4616ceebd2}{EXTI\+\_\+\+FTSR\+\_\+\+TR16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009e618c9563b3a8dcaec493006115c7}{EXTI\+\_\+\+FTSR\+\_\+\+TR17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga405285cdc474ee20085b17ef1f61517e}{EXTI\+\_\+\+FTSR\+\_\+\+TR18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1277527e2fa727fdec2dcc7a300ea1af}{EXTI\+\_\+\+FTSR\+\_\+\+TR19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae185289c161b407cdcd5ca185aca5477}{EXTI\+\_\+\+FTSR\+\_\+\+TR20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04957f9a7aa38bc50d6ac9340697a826}{EXTI\+\_\+\+FTSR\+\_\+\+TR21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7931f3a5864584bc80de7ab3455517e}{EXTI\+\_\+\+FTSR\+\_\+\+TR22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b61d843ead0dd9d2d7f5fdce934726c}{EXTI\+\_\+\+FTSR\+\_\+\+TR23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3c342661cc68c6aa04f28607b6b2cd9}{EXTI\+\_\+\+FTSR\+\_\+\+TR24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d710218d3721fd0be0df00a6e86cb05}{EXTI\+\_\+\+FTSR\+\_\+\+TR25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69bad9938537083f0d2c7e08779584e1}{EXTI\+\_\+\+FTSR\+\_\+\+TR26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15cd3f17556a0d98d5517467239330a5}{EXTI\+\_\+\+FTSR\+\_\+\+TR27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2388447c00fb22eca169f88c2e3f431f}{EXTI\+\_\+\+FTSR\+\_\+\+TR28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6df16d2e8010a2897888a4acf19cee3}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0c3fa5a03204d743ae92ff925421ae}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bea1dbaf71e830dd357135524166f4c}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37395ac6729647ab5ee1fa4ca086c08a}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab051808f7a1ed9aaf43a3df90fc6a575}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b4ace22acacac13ce106b2063a3977}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ad0142288597993852e4cf350f61ed}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf8eab3e32cc03ca71f519a9111e28f}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e83a373926804449d500b115e9090ce}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab102aa929ffe463ffe9f2db651704a61}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d8691936b6cd80ff8e18c0bfe271d7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab9fea9935608ec8ee7fb1e1ae049e7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d67869db50c848f57633ebf00566539}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930a1d03fe3c32bd65a336ccee418826}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d645db667cd63d1a9b91963c543a4b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b9e64d5a1779371fa4678713ab18e08}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b528743b11f4ab93ae97ee2e639b5b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0da944251419887af3a87c86080fb455}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab07aefbb7a8a18c9338b49d3b10ff068}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab7c48ac5522385cdb1d7882985f909b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac71bf967ecd31eaa57ba4064877a75b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23b409de4bca55f1f16cd309e58e88e6}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6bd7759b8d48c722f05ea3d2e64fc02}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f0d9fe21d5923032c4c8f49b15e5456}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga029bfec218c9f9dfcccbcaf2015df8eb}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69802fd5664aca55896f27775cdf3374}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68753df94c07ecf0dbdd4d5b18b19391}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdd818e00d3be53b13482eb4261d1937}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03c160b13d3074687a2817a200306781}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da1c8a465606de1f90a74d369fbf25a}{EXTI\+\_\+\+PR\+\_\+\+PR0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9b5f97edeccf442998a65b19e77f25}{EXTI\+\_\+\+PR\+\_\+\+PR1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085d2105381752a0aadc9be5a93ea665}{EXTI\+\_\+\+PR\+\_\+\+PR2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064dab3e0d5689b92125713100555ce0}{EXTI\+\_\+\+PR\+\_\+\+PR3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f73b3693b3353a006d360cb8fd2ddc}{EXTI\+\_\+\+PR\+\_\+\+PR4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga319e167fa6e112061997d9a8d79f02f8}{EXTI\+\_\+\+PR\+\_\+\+PR5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f47cd1f602692258985784ed5e8e76}{EXTI\+\_\+\+PR\+\_\+\+PR6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17ea7e3fb89e98fd6a232f453fcff9e}{EXTI\+\_\+\+PR\+\_\+\+PR7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa82e0dcb4961a32a9b7ebdf30493156d}{EXTI\+\_\+\+PR\+\_\+\+PR8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fcc64f03d79af531febc077f45c48eb}{EXTI\+\_\+\+PR\+\_\+\+PR9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef8e9c691b95763007ed228e98fa108}{EXTI\+\_\+\+PR\+\_\+\+PR10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga144f1a41abb7b87a1619c15ba5fb548b}{EXTI\+\_\+\+PR\+\_\+\+PR11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a68025056b8c84bb13635af5e2a07c}{EXTI\+\_\+\+PR\+\_\+\+PR12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3471c79d5b19813785387504a1a5f0c4}{EXTI\+\_\+\+PR\+\_\+\+PR13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5396ec2dbbee9d7585224fa12273598}{EXTI\+\_\+\+PR\+\_\+\+PR14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga149f9d9d6c1aab867734b59db1117c41}{EXTI\+\_\+\+PR\+\_\+\+PR15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47e5b07d5a407198e09f05262f18bba}{EXTI\+\_\+\+PR\+\_\+\+PR16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc7d82eb61e2adf0a955ef0cc97690f}{EXTI\+\_\+\+PR\+\_\+\+PR17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga541810a93fbf4cdd9b39f2717f37240d}{EXTI\+\_\+\+PR\+\_\+\+PR18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41e43af631a30492e09e5fd5c50f47f5}{EXTI\+\_\+\+PR\+\_\+\+PR19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39358e6261a245eba447dfc1a1842e32}{EXTI\+\_\+\+PR\+\_\+\+PR20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14b609a68b5c4cb4a20fb24e34954df}{EXTI\+\_\+\+PR\+\_\+\+PR21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8199f21c468deeb2685865c26770ac07}{EXTI\+\_\+\+PR\+\_\+\+PR22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b2845a72f30844d1b0e32e1ba843cc7}{EXTI\+\_\+\+PR\+\_\+\+PR23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc125799f15902f7ee564ed77cbdb25}{EXTI\+\_\+\+PR\+\_\+\+PR24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03432099f91cd3fc2f2f10efd7cf57a7}{EXTI\+\_\+\+PR\+\_\+\+PR25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf1b06eb363ede9fd27fe89b2e3da08c}{EXTI\+\_\+\+PR\+\_\+\+PR26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7754995709311bbb2956f84fac2a0a7}{EXTI\+\_\+\+PR\+\_\+\+PR27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f2aff116e9f8440d609b00b18753e4a}{EXTI\+\_\+\+PR\+\_\+\+PR28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY}}~((uint32\+\_\+t)0x00000007)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6560c1d58df18c8740d70591bf7bc1ad}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85155f5d3f34ebe83989513793498c72}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b5089d0c86db787ebef496c9057918}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e66d0fa94c019e9c27a3d79e8228cd9}{FLASH\+\_\+\+ACR\+\_\+\+HLFCYA}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5285ab198307213dce0629f9b7c6fc86}{FLASH\+\_\+\+ACR\+\_\+\+PRFTBE}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e73d25ffe7e7a258a873e1fbef17445}{FLASH\+\_\+\+ACR\+\_\+\+PRFTBS}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a55ea632082aac5b60c62cc0eb0d556}{FLASH\+\_\+\+KEYR\+\_\+\+FKEYR}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae497135e5528d69274bf8daf7f077f23}{RDP\+\_\+\+KEY}}~((uint32\+\_\+t)0x000000\+A5)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd77e7bf91765d891ce63e2f0084b019}{FLASH\+\_\+\+KEY1}}~((uint32\+\_\+t)0x45670123)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee83d0f557e158da52f4a205db6b60a7}{FLASH\+\_\+\+KEY2}}~((uint32\+\_\+t)0x\+CDEF89\+AB)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b8c555ae65817c33733f3bbbacf111d}{FLASH\+\_\+\+OPTKEYR\+\_\+\+OPTKEYR}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1630c4f338daf2741daa1273f657164f}{FLASH\+\_\+\+OPTKEY1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd77e7bf91765d891ce63e2f0084b019}{FLASH\+\_\+\+KEY1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0da3085d59cf73089bfb1a2b9d9367d}{FLASH\+\_\+\+OPTKEY2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee83d0f557e158da52f4a205db6b60a7}{FLASH\+\_\+\+KEY2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b86181a96fd2f1cc3828e9d8d83d368}{FLASH\+\_\+\+SR\+\_\+\+BSY}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f40ca765714598a62aa216a5ccd8e4}{FLASH\+\_\+\+SR\+\_\+\+PGERR}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf6f52f59b01530928d747cf32bd4d01}{FLASH\+\_\+\+SR\+\_\+\+WRPERR}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1301c6b487cfefa247c54a576a0c12b}{FLASH\+\_\+\+SR\+\_\+\+EOP}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47754b39bd7a7c79c251d6376f97f661}{FLASH\+\_\+\+CR\+\_\+\+PG}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad845355ade49d56cf70ad0ff09595a23}{FLASH\+\_\+\+CR\+\_\+\+PER}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a287aa5a625125301306a02fb69c53a}{FLASH\+\_\+\+CR\+\_\+\+MER}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6736a5478a87f35a6a0cb66d8784a5ab}{FLASH\+\_\+\+CR\+\_\+\+OPTPG}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19fbf5dc4339b1ec8630675f03ad6fe0}{FLASH\+\_\+\+CR\+\_\+\+OPTER}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe4dd28134f93f52b1d4ec5b36a99864}{FLASH\+\_\+\+CR\+\_\+\+STRT}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab25f1fa4127fa015361b61a6f3180784}{FLASH\+\_\+\+CR\+\_\+\+LOCK}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d44bc9617cc430de9413b385dfe0c3}{FLASH\+\_\+\+CR\+\_\+\+OPTWRE}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930897cecdaa9dbef8c640b84acbd8c2}{FLASH\+\_\+\+CR\+\_\+\+ERRIE}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e69856f654ec430a42791a34799db0}{FLASH\+\_\+\+CR\+\_\+\+EOPIE}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae39d20c1cf47080881d5c054146e8863}{FLASH\+\_\+\+CR\+\_\+\+OBL\+\_\+\+LAUNCH}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafc00fde8118ce03602d00d34a80fec4}{FLASH\+\_\+\+AR\+\_\+\+FAR}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab52c27d6657bd72f1860fa25a1faf8e3}{FLASH\+\_\+\+OBR\+\_\+\+OPTERR}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga052763d6c2daf0a422577a6c8a0be977}{FLASH\+\_\+\+OBR\+\_\+\+RDPRT}}~((uint32\+\_\+t)0x00000006)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc375a811c1acaf371446eec4144ba10}{FLASH\+\_\+\+OBR\+\_\+\+RDPRT\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10db84e7f05df3b4c73689e16ed21448}{FLASH\+\_\+\+OBR\+\_\+\+RDPRT\+\_\+2}}~((uint32\+\_\+t)0x00000006)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1585552c59923cb1e1979cdfdc77b991}{FLASH\+\_\+\+OBR\+\_\+\+USER}}~((uint32\+\_\+t)0x00007700)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecbb0d905783c45eedfcc51230f9226b}{FLASH\+\_\+\+OBR\+\_\+\+IWDG\+\_\+\+SW}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e84d6c706420de2335619043a06760d}{FLASH\+\_\+\+OBR\+\_\+n\+RST\+\_\+\+STOP}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d863a776a1d5a136e267bac209f6a85}{FLASH\+\_\+\+OBR\+\_\+n\+RST\+\_\+\+STDBY}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ebc84ae17c1bd9ca7a31f0439f85ae}{FLASH\+\_\+\+OBR\+\_\+n\+BOOT1}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace7279dfeb50e357393a3270d816879f}{FLASH\+\_\+\+OBR\+\_\+\+VDDA\+\_\+\+MONITOR}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga527e1d9d6a56f503947b14db99fca538}{FLASH\+\_\+\+OBR\+\_\+\+SRAM\+\_\+\+PE}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d3842e780ec47c1127de0ed4a93821d}{FLASH\+\_\+\+WRPR\+\_\+\+WRP}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc9664a6f63a277c45008301ba1ab81c}{OB\+\_\+\+RDP\+\_\+\+RDP}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f80cde3382946afe41036b8634da9cd}{OB\+\_\+\+RDP\+\_\+n\+RDP}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fe138dd9cd811a22c9365dfe84abf43}{OB\+\_\+\+USER\+\_\+\+USER}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2ddbb380f89a494e0f5349a67ad70b}{OB\+\_\+\+USER\+\_\+n\+USER}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d25a495ebadbcf4f71978ccf0d0ca99}{OB\+\_\+\+WRP0\+\_\+\+WRP0}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e1975d7a575c235f73529e1b4e094c1}{OB\+\_\+\+WRP0\+\_\+n\+WRP0}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92019c6c65ee52c192c604c9d9a3046f}{OB\+\_\+\+WRP1\+\_\+\+WRP1}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cad52ab1b2e38172d6a638025351327}{OB\+\_\+\+WRP1\+\_\+n\+WRP1}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae40a954baed88f695b84dc474807e4b8}{OB\+\_\+\+WRP2\+\_\+\+WRP2}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06b15486051b692120323f22348a9f87}{OB\+\_\+\+WRP2\+\_\+n\+WRP2}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga509ff5c1574a4e6c63591e9a992e2e19}{OB\+\_\+\+WRP3\+\_\+\+WRP3}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0044ce126eafc28666050726dbcd8f4c}{OB\+\_\+\+WRP3\+\_\+n\+WRP3}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262}{I2\+C\+\_\+\+CR1\+\_\+\+PE}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bd36da8f72bc91040e63af07dd6b5a4}{I2\+C\+\_\+\+CR1\+\_\+\+TXIE}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1fc89bf142bfc08ee78763e6e27cd80}{I2\+C\+\_\+\+CR1\+\_\+\+RXIE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga275e85befdb3d7ea7b5eb402cec574ec}{I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f71f7a55e13a467b2a5ed639e0fe18}{I2\+C\+\_\+\+CR1\+\_\+\+NACKIE}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f1576cb1a2cd847f55fe2a0820bb166}{I2\+C\+\_\+\+CR1\+\_\+\+STOPIE}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b37e64bdf6399ef12c3df77bcb1634f}{I2\+C\+\_\+\+CR1\+\_\+\+TCIE}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75e971012a02f9dad47a1629c6f5d956}{I2\+C\+\_\+\+CR1\+\_\+\+ERRIE}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga427139b91908d245b0bb846bed3fd859}{I2\+C\+\_\+\+CR1\+\_\+\+DFN}}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b33b8e33fa18fd49d6d1d8a69777289}{I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc661ef13da02e5bcb943f2003d576d}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da363db8ccde4108cf707cf86170650}{I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85a60efaeebfb879bec280f46beb30ea}{I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga973b09b232a3f758409353fd6ed765a2}{I2\+C\+\_\+\+CR1\+\_\+\+SBC}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197aaca79f64e832af3a0a0864c2a08c}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a226d059143573fab07f866853ce75}{I2\+C\+\_\+\+CR1\+\_\+\+WUPEN}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac28d4f433e501e727c91097dccc4616c}{I2\+C\+\_\+\+CR1\+\_\+\+GCEN}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca44767df3368d7f0a9a17c20c55d27b}{I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga656e66b079528ed6d5c282010e51a263}{I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2062e827a9d1d14c8c1b58ad6dbbf762}{I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga393649f17391feae45fa0db955b3fdf5}{I2\+C\+\_\+\+CR1\+\_\+\+PECEN}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a0478d3d85fc6aba608390ee2ea2d1c}{I2\+C\+\_\+\+CR2\+\_\+\+SADD}}~((uint32\+\_\+t)0x000003\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268ec714bbe4a75ea098c0e230a87697}{I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5454de5709c0e68a0068f9f5d39e5674}{I2\+C\+\_\+\+CR2\+\_\+\+ADD10}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2de0f12e6fb297c2c29bee5504e54377}{I2\+C\+\_\+\+CR2\+\_\+\+HEAD10R}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ac78b87a12a9eaf564f5a3f99928478}{I2\+C\+\_\+\+CR2\+\_\+\+START}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37007be453dd8a637be2d793d3b5f2a2}{I2\+C\+\_\+\+CR2\+\_\+\+STOP}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bcbbaf564cb68e3afed79c3cd34aa1f}{I2\+C\+\_\+\+CR2\+\_\+\+NACK}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a58895a897ccc34a8cbbe36b412b69}{I2\+C\+\_\+\+CR2\+\_\+\+NBYTES}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21a796045451013c964ef8b12ca6c9bb}{I2\+C\+\_\+\+CR2\+\_\+\+RELOAD}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf789c74e217ec8967bcabc156a6c54}{I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6989be2db6f3df41bf5cdb856b1a64c7}{I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb954a9a0e3e3898574643b6d725a70f}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1}}~((uint32\+\_\+t)0x000003\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5edd56eaa7593073d586caef6f90ef09}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3bb2ec380e9f35b474eaf148cefc552}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4627c5a89a3cbe9546321418f8cb9da2}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2}}~((uint32\+\_\+t)0x000000\+FE)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d9fa47c0b7a4b893e1a1d8ab891b0e5}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK}}~((uint32\+\_\+t)0x00000700)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6ec62ffdf8a682e5e0983add8fdfa26}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d52eba6adbdaa16094d8241aeb2b20}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eb185e660b02392b3faac65bae0c8df}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40f8fd2508d3b30a732c759443b306e6}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL}}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga952e8751cb0c5f6be6c14cf97d9530d0}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL}}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5cfdc434959893555b392e7f07bfff7}{I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC}}~((uint32\+\_\+t)0x\+F0000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a924e7fc2b71c82158224870f9d453}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA}}~((uint32\+\_\+t)0x00000\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0f7b6650f592e9ddc482648a1ea91f2}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d81bce8d2faf7acbef9a38510a8542}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5defcd355ce513e94e5f040b2dad75a6}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB}}~((uint32\+\_\+t)0x0\+FFF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95aa3d29b8e59de06a45d15d03f721af}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dfec198395c0f88454a86bacff60351}{I2\+C\+\_\+\+ISR\+\_\+\+TXE}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa848ab3d120a27401203329941c9dcb5}{I2\+C\+\_\+\+ISR\+\_\+\+TXIS}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0afd4e99e26dcec57a0f3be4dae2c022}{I2\+C\+\_\+\+ISR\+\_\+\+RXNE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c1a844fb3e55ca9db318d0bc2db4a07}{I2\+C\+\_\+\+ISR\+\_\+\+ADDR}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2fb99c13292fc510cfe85bf45ac6b77}{I2\+C\+\_\+\+ISR\+\_\+\+NACKF}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24dee623aba3059485449f8ce7d061b7}{I2\+C\+\_\+\+ISR\+\_\+\+STOPF}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac47bed557caa744aa763e1a8d0eba04d}{I2\+C\+\_\+\+ISR\+\_\+\+TC}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76008be670a9a4829aaf3753c79b3bbd}{I2\+C\+\_\+\+ISR\+\_\+\+TCR}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dd0d8fdc41303a1c31fc7466301be07}{I2\+C\+\_\+\+ISR\+\_\+\+BERR}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54ae33fec99aa351621ba6b483fbead3}{I2\+C\+\_\+\+ISR\+\_\+\+ARLO}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5976110d93d2f36f50c4c6467510914}{I2\+C\+\_\+\+ISR\+\_\+\+OVR}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b1d42968194fb42f9cc9bb2c2806281}{I2\+C\+\_\+\+ISR\+\_\+\+PECERR}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63fc8ce165c42d0d719c45e58a82f574}{I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c6c779bca999450c595fc797a1fdeec}{I2\+C\+\_\+\+ISR\+\_\+\+ALERT}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12ba21dc10ca08a2063a1c4672ffb886}{I2\+C\+\_\+\+ISR\+\_\+\+BUSY}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4890d7deb94106f946b28a7309e22aa}{I2\+C\+\_\+\+ISR\+\_\+\+DIR}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9050a7e2c1d8777251352f51197e4c80}{I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE}}~((uint32\+\_\+t)0x00\+FE0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac46e27edee02106eec30ede46a143e92}{I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab68515e7c5c0796da616c92943a17472}{I2\+C\+\_\+\+ICR\+\_\+\+NACKCF}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe59e51ed40569ab397e2cf9da3a347f}{I2\+C\+\_\+\+ICR\+\_\+\+STOPCF}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a64f0841ce0f5d234a72b968705c416}{I2\+C\+\_\+\+ICR\+\_\+\+BERRCF}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc8765152bfd75d343a06e3b696805d}{I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d46a31811a8b9489ca63f1c8e4c1021}{I2\+C\+\_\+\+ICR\+\_\+\+OVRCF}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b8f2f138f5a1dea3c54801a2750ef9d}{I2\+C\+\_\+\+ICR\+\_\+\+PECCF}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a76993c176007a7353a33b53e7d3136}{I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed440bb0bdb9b1134d7a21ebdf7d3ac3}{I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac30a300f7bcd680b82263f4059f67a89}{I2\+C\+\_\+\+PECR\+\_\+\+PEC}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54a8527f0da080debfb9cb25c02deaff}{I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6081e174c22df812fca8f244c0671787}{I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga957f7d5f8a0ec1a6956a7f05cfbd97c2}{IWDG\+\_\+\+KR\+\_\+\+KEY}}~((uint32\+\_\+t)0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de39c5672f17d326fceb5adc9adc090}{IWDG\+\_\+\+PR\+\_\+\+PR}}~((uint32\+\_\+t)0x00000007)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b727e7882603df1684cbf230520ca76}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba2551b90c68d95c736a116224b473e}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a1d7fde4e3e724a8644652ba9bb2b9}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87024bbb19f26def4c4c1510b22d3033}{IWDG\+\_\+\+RLR\+\_\+\+RL}}~((uint32\+\_\+t)0x00000\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269bd5618ba773d32275b93be004c554}{IWDG\+\_\+\+SR\+\_\+\+PVU}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadffb8339e556a3b10120b15f0dacc232}{IWDG\+\_\+\+SR\+\_\+\+RVU}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba26878a5ce95ea1889629b73f4c7ad5}{IWDG\+\_\+\+SR\+\_\+\+WVU}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a609548fc74e1d2214de4413081e03d}{IWDG\+\_\+\+WINR\+\_\+\+WIN}}~((uint32\+\_\+t)0x00000\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{PWR\+\_\+\+CR\+\_\+\+LPDS}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}{PWR\+\_\+\+CR\+\_\+\+PDDS}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3928de64f633b84770b1cfecea702fa7}{PWR\+\_\+\+CR\+\_\+\+CWUF}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44484cacc35c80cf82eb011d6cbe13a}{PWR\+\_\+\+CR\+\_\+\+CSBF}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d5c39759e69a294c0ab9bea8f142e5}{PWR\+\_\+\+CR\+\_\+\+PVDE}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac73c24d43953c7598e42acdd4c4e7435}{PWR\+\_\+\+CR\+\_\+\+PLS}}~((uint32\+\_\+t)0x000000\+E0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef447510818c468c202e3b4991ea08e}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+0}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd19d78943514a2f695a39b45594623}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+1}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8986ee557f443d4a8eebf68026bd52}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb6b904b20d7e4fff958c75748861216}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV0}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b71263f73f0c4e53ca91fc8d096818}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea128abc2fc4252b53d09ca2850e69e}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1782980a2fb12de80058729a74f174}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV3}}~((uint32\+\_\+t)0x00000060)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe79f097ea6c30a4ccf69ed3e177f85}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV4}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga326781d09a07b4d215424fbbae11b7b2}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV5}}~((uint32\+\_\+t)0x000000\+A0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff17e9c7fe7d837523b1e9a2f4e9baf}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV6}}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95e3b301b5470ae94d32c53a9fbdfc8b}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV7}}~((uint32\+\_\+t)0x000000\+E0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\+\_\+\+CR\+\_\+\+DBP}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465bb7ad9ca936688344e2a077539e6}{PWR\+\_\+\+CSR\+\_\+\+WUF}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4fd42f153660593cad6f4fe22ff76bb}{PWR\+\_\+\+CSR\+\_\+\+SBF}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3535ce181895cc00afeb28dcac68d04c}{PWR\+\_\+\+CSR\+\_\+\+PVDO}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga918aa3e6e5f97f7032d3eae8ac324eba}{PWR\+\_\+\+CSR\+\_\+\+VREFINTRDYF}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a92d9adb125e24ab1cd1a58a73efe19}{PWR\+\_\+\+CSR\+\_\+\+EWUP1}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3924963c0b869453e9be2b8f14c929dc}{PWR\+\_\+\+CSR\+\_\+\+EWUP2}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58d9b871a8a67cc724b836cc96a8d7d3}{PWR\+\_\+\+CSR\+\_\+\+EWUP3}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab999bbbc1d365d0100d34eaa9f426eb}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+0}}~((uint32\+\_\+t)0x00000008
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga569d6a29d774e0f125b0c2b3671fae3c}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+1}}~((uint32\+\_\+t)0x00000010
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d80d64137e36f5183f6aa7002de6f5}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+2}}~((uint32\+\_\+t)0x00000020
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe20245d2d971238dba9ee371a299ba9}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+3}}~((uint32\+\_\+t)0x00000040
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f9ab2e93a0b9b70d33812bcc5e920c1}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+4}}~((uint32\+\_\+t)0x00000080
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7daa7754e54d65916ddc54f37274d3a}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+0}}~((uint32\+\_\+t)0x00000100
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78054087161dee567cadbb4b4b96fb08}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+1}}~((uint32\+\_\+t)0x00000200
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c4bac85beb7de5916897f88150dc3f}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+2}}~((uint32\+\_\+t)0x00000400
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03f71cd53f075e9d35fcbfe7ed3f6e12}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+3}}~((uint32\+\_\+t)0x00000800
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf26eb00e1872a3754f200a3c32019e50}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+4}}~((uint32\+\_\+t)0x00001000
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c5b733061a3c4c6d69a7a15cbcb0b87}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+5}}~((uint32\+\_\+t)0x00002000
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee2d6b30ee4bf41d2b171adf273a6ee7}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+6}}~((uint32\+\_\+t)0x00004000
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab42d5e412867df093ec2ea4b8dc2bf29}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+7}}~((uint32\+\_\+t)0x00008000
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\+\_\+\+CFGR\+\_\+\+SW}}~((uint32\+\_\+t)0x00000003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSI}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSE}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87389cacb2eaf53730da13a2a33cd487}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+PLL}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\+\_\+\+CFGR\+\_\+\+SWS}}~((uint32\+\_\+t)0x0000000C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eae59112c51def51979e31e8695b39f}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+0}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3a5718999d7259f216137a23c2a379}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+1}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{RCC\+\_\+\+CFGR\+\_\+\+HPRE}}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b7d7f29b09a49c31404fc0d44645c84}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV1}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9eeb5e38e53e79b08a4ac438497ebea}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV2}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe860867ae4b1b6d28473ded1546d91}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV4}}~((uint32\+\_\+t)0x00000090)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca71d6b42bdb83b5ff5320578869a058}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV8}}~((uint32\+\_\+t)0x000000\+A0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3806da4f1afc9e5be0fca001c8c57815}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV16}}~((uint32\+\_\+t)0x000000\+B0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1caeba8dc2b4c0bb11be600e983e3370}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV64}}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga280da821f0da1bec1f4c0e132ddf8eab}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV128}}~((uint32\+\_\+t)0x000000\+D0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089930cedd5b2cb201e717438f29d25b}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV256}}~((uint32\+\_\+t)0x000000\+E0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5088dcbaefc55d4b6693e9b1e595ed0}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV512}}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1}}~((uint32\+\_\+t)0x00000700)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d37c20686faa340a77021117f5908b7}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad41049f8a28fdced6bb4d9267845ffa2}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fcb524f6ca203ddff1862c124d4f89f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8f6562bb2ecf65055a2f42cbb48ef11}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV1}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf832ad6844c907d9bb37c1536defcb0d}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e340725f46e9462d9b02a079b9fa8ae}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV4}}~((uint32\+\_\+t)0x00000500)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ddd6d657837e1971bb86e3bf1c15e72}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV8}}~((uint32\+\_\+t)0x00000600)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c38ba326bde7c7a18c4f7f2aacf823f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV16}}~((uint32\+\_\+t)0x00000700)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2}}~((uint32\+\_\+t)0x00003800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ca63155494ed59eb5e34bec1e5f4e9}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+0}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdb19c9e76fe8e8a7c991714c92e937f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+1}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adc802687eab5b6ece99a20793219db}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+2}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247aebf1999a38ea07785558d277bb1a}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV1}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99d9c91eaad122460d324a71cc939d1b}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV2}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4340fc3fc52eca36eb302959fbecb715}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV4}}~((uint32\+\_\+t)0x00002800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412b382a1134e0ee5614e0f4bcf97552}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV8}}~((uint32\+\_\+t)0x00003000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaece3ee58d4138f7452733bfa1ad37eb9}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV16}}~((uint32\+\_\+t)0x00003800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4a5dbbd286f07a97f5aa6e6f3f6a57}{RCC\+\_\+\+CFGR\+\_\+\+PLLSRC}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9663a4607082db6e39894950087850}{RCC\+\_\+\+CFGR\+\_\+\+PLLSRC\+\_\+\+HSI\+\_\+\+DIV2}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6088620a3c2162915b628cd7a4492579}{RCC\+\_\+\+CFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+PREDIV}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39cb6bd06fb93eed1e2fe9da0297810a}{RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0115b48668fc4d69d60ba6172b3973cc}{RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE\+\_\+\+HSE\+\_\+\+PREDIV\+\_\+\+DIV1}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2a06a450613eb60b94a5ce3b173a756}{RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE\+\_\+\+HSE\+\_\+\+PREDIV\+\_\+\+DIV2}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga538fd5df8d890696483a0e901d739309}{RCC\+\_\+\+CFGR\+\_\+\+PLLMUL}}~((uint32\+\_\+t)0x003\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00db50b9aedde139842945837323fef3}{RCC\+\_\+\+CFGR\+\_\+\+PLLMUL\+\_\+0}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5071ad49eba8116a452455050a45e393}{RCC\+\_\+\+CFGR\+\_\+\+PLLMUL\+\_\+1}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c7ccedfebcece45df4b537b55cc2ecf}{RCC\+\_\+\+CFGR\+\_\+\+PLLMUL\+\_\+2}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa214686c587e1215b6a002fdc99c9f2a}{RCC\+\_\+\+CFGR\+\_\+\+PLLMUL\+\_\+3}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcc53e7555ec8171db162de2bdd30d6f}{RCC\+\_\+\+CFGR\+\_\+\+PLLMUL2}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga599cf14f159345374d91a96e645b105b}{RCC\+\_\+\+CFGR\+\_\+\+PLLMUL3}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf76c27dba3f4be2433fd5a384a1877ae}{RCC\+\_\+\+CFGR\+\_\+\+PLLMUL4}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3eefd08698972d5ed05f76547ccdd93}{RCC\+\_\+\+CFGR\+\_\+\+PLLMUL5}}~((uint32\+\_\+t)0x000\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7e89d2d6400ab0e8583b6016ace93b7}{RCC\+\_\+\+CFGR\+\_\+\+PLLMUL6}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49c36310c8cbab5f934ee5766dc6c1c5}{RCC\+\_\+\+CFGR\+\_\+\+PLLMUL7}}~((uint32\+\_\+t)0x00140000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a409fec792612f0583ed37fd5bffd16}{RCC\+\_\+\+CFGR\+\_\+\+PLLMUL8}}~((uint32\+\_\+t)0x00180000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603d5a84759f97f12f9492b4c6da7918}{RCC\+\_\+\+CFGR\+\_\+\+PLLMUL9}}~((uint32\+\_\+t)0x001\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00eda495752ab6400a8610d3f71c634e}{RCC\+\_\+\+CFGR\+\_\+\+PLLMUL10}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2f10b3a0f764c794b7986bcc476c4c8}{RCC\+\_\+\+CFGR\+\_\+\+PLLMUL11}}~((uint32\+\_\+t)0x00240000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4d4ff081f554fcb4278df9f259f2392}{RCC\+\_\+\+CFGR\+\_\+\+PLLMUL12}}~((uint32\+\_\+t)0x00280000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a3e767c6d6d342f05a9dac2272ff01c}{RCC\+\_\+\+CFGR\+\_\+\+PLLMUL13}}~((uint32\+\_\+t)0x002\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51b08f0069351ceff373bcd0e216ea96}{RCC\+\_\+\+CFGR\+\_\+\+PLLMUL14}}~((uint32\+\_\+t)0x00300000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga687b2c837792e8c3f276ee1d4c20b7f4}{RCC\+\_\+\+CFGR\+\_\+\+PLLMUL15}}~((uint32\+\_\+t)0x00340000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1ef5de15a26513ab208a48a21f8aa58}{RCC\+\_\+\+CFGR\+\_\+\+PLLMUL16}}~((uint32\+\_\+t)0x00380000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d43413fd6b17bd988ccae9e34296412}{RCC\+\_\+\+CFGR\+\_\+\+I2\+SSRC}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ed9e949a8e74490b147d96bfabff35}{RCC\+\_\+\+CFGR\+\_\+\+I2\+SSRC\+\_\+\+SYSCLK}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa546c172ba3c7f38aa2151143fc0fbfa}{RCC\+\_\+\+CFGR\+\_\+\+I2\+SSRC\+\_\+\+EXT}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2d7212d83114d355736613e6dc1dbde}{RCC\+\_\+\+CFGR\+\_\+\+MCO}}~((uint32\+\_\+t)0x07000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7147402d137ccaa1c8608fcb1d3d2e01}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6ec148346aa17c67aafebcb616dd57b}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad02d5012ff73e9c839b909887ffde7f}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab345908eef02b3029dd78be58baa0c8d}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+NOCLOCK}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c817553f5f226b1d661b1448ed820a}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+LSI}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad10ee688b7cf27e652ffd003f177fdcd}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+LSE}}~((uint32\+\_\+t)0x03000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf3b078108fdaf7e66d15ae71ec4181}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+SYSCLK}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f0ac507b8c4e5d443c107d934cfdb1}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+HSI}}~((uint32\+\_\+t)0x05000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183179f1b1763f38ae88f2d8d90acd70}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+HSE}}~((uint32\+\_\+t)0x06000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1b83ae21df9327e2a705b19ce981da6}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PLL}}~((uint32\+\_\+t)0x07000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c2055812655d6acfda9a73dd2e94e10}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE}}~((uint32\+\_\+t)0x70000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98f09d53898c8b449c4bb3c4e7d5fb9}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+0}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2226fb2d3a83378d6736065c3ca2e71b}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+1}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53ae1dca228a7e8ff1e1af07b9adc246}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+2}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaaed1755f7701e28fb7a5756b0f80d0}{RCC\+\_\+\+CFGR\+\_\+\+PLLNODIV}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb94ccfe6a212f020e732d1dd787a6fb}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYF}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc100e7ae673dfcec7be79af0d91dfe}{RCC\+\_\+\+CIR\+\_\+\+LSERDYF}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad38877547c4cbbb94659d5726f377163}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYF}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11ea196450aac9ac35e283a66afc3da6}{RCC\+\_\+\+CIR\+\_\+\+HSERDYF}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f007895a17e668f22f7b8b24ca90aec}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYF}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66b719e4061294de35af58cc27aba7f}{RCC\+\_\+\+CIR\+\_\+\+CSSF}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872ba937149a7372138df06f8188ab56}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0ad2672c9ba1b26012cbc6d423dff8}{RCC\+\_\+\+CIR\+\_\+\+LSERDYIE}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac714351a6f9dab4741354fb017638580}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5492f9b58600cf66616eb931b48b3c11}{RCC\+\_\+\+CIR\+\_\+\+HSERDYIE}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b70927cab2ba9cf82d1620cf88b0f95}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga982989563f1a95c89bf7f4a25d99f704}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYC}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga144b5147f3a8d0bfda04618e301986aa}{RCC\+\_\+\+CIR\+\_\+\+LSERDYC}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b58377908e5c31a684747d0a80ecb2}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYC}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9464e8188d717902990b467a9396d238}{RCC\+\_\+\+CIR\+\_\+\+HSERDYC}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga245af864b194f0c2b2389ea1ee49a396}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYC}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46edb2b9568f002feba7b4312ed92c1f}{RCC\+\_\+\+CIR\+\_\+\+CSSC}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813d42b8d48ae6379c053a44870af49d}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd060cbefaef05487963bbd6c48d7c6}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ae8e338b3b42ad037e9e5b6eeb2c41}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7beb383e8769547599b967c24110ddf}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM15\+RST}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90337e162315ad0d44c0b99dd9cc71c2}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc7f1df686835ef47013b29e8e37a1c1}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51ca4659706d0e00333d4abff049dc0d}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d64bd82cf47a209afebc7d663e28383}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM6\+RST}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d2591ac0655a8798f4c16cef97e6f94}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6289a35547cf0d5300706f9baa18ea}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261e0f1b39cd1cab41ec6bf40c21867b}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3\+RST}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga195c39f08384ca1fa13b53a31d65d0a5}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga766478ebdcbb647eb3f32962543bd194}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART3\+RST}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd25346a7d7b0009090adfbca899b93}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412d59407e5dad43cf8ae1ea6f8bc5c3}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274d8cb48f0e89831efabea66d64af2a}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4326ab06b2201edb0148992aaa57d9ac}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+DAC1\+RST}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8dd6bd89cdf6b6b7affee5594bda87f}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C3\+RST}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}{RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga295a704767cb94ee624cbc4dd4c4cd9a}{RCC\+\_\+\+AHBENR\+\_\+\+SRAMEN}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a12de126652d191a1bc2c114c3395a}{RCC\+\_\+\+AHBENR\+\_\+\+FLITFEN}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}{RCC\+\_\+\+AHBENR\+\_\+\+CRCEN}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8909660b884f126ab1476daac7999619}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOAEN}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7995351a5b0545e8cd86a228d97dcec}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOBEN}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5c4504b7adbb13372e7536123a756b}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOCEN}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b7f4fd011c26e100682157c4a59890}{RCC\+\_\+\+AHBENR\+\_\+\+GPIODEN}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c0de1cc7b72b07f81bce3597a63dc39}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOFEN}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8b0a6995390dac918e69df678dc165c}{RCC\+\_\+\+AHBENR\+\_\+\+TSCEN}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e821cbba25eeb2e604a8cda8220f7e8}{RCC\+\_\+\+AHBENR\+\_\+\+ADC1\+EN}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a9d56a8aa1fa0f519ecbdf0d19dd4da}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f484ebf07ae2442eb20b588f1f0e858}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaece1d96f631bcf146e5998314fd90910}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29e566fb62e24640c55693324801d87c}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd3966a4d6ae47f06b3c095eaf26a610}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0279b1f0ff35c2df728d9653cabc0c}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6\+EN}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf712b922ee776a972d2efa3da0ea4733}{RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce64692c44bf95efbf2fed054e59be}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8757f8d1e1ff1447e08e5abea4615083}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8033e0312aea02ae7eb2d57da13e8298}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c19997ccd28464b80a7c3325da0ca60}{RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f10a1d47c2e57f0492d9b546588dd8c}{RCC\+\_\+\+APB1\+ENR\+\_\+\+DAC1\+EN}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96621806b8fb96891efa9364e370f3f7}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C3\+EN}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga965c85a677bddc166afc95974a012c20}{RCC\+\_\+\+BDCR\+\_\+\+LSE}}~((uint32\+\_\+t)0x00000007)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\+\_\+\+BDCR\+\_\+\+LSEON}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafca81172ed857ce6b94582fcaada87c}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9e761cf5e09906a38e9c7e8e750514c}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV}}~((uint32\+\_\+t)0x00000018)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf168a5913ecf4eb6eb5f87a825aa58}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+0}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9a3c17caf7eb216d874b7cf1d90358e}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+1}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL}}~((uint32\+\_\+t)0x00000300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6701d58e40e4c16e9be49436fcbe23d0}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4e378027f3293ec520ed6d18c633f4}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9c65ae31ae9175346857b1ace10645c}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+NOCLOCK}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f6cd2e581dabf6d442145603033205}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+LSE}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66773d3ffb98fb0c7a72e39a224f1cfd}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+LSI}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9db61bfa161573b4225c147d4ea0c3e}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+HSE}}~((uint32\+\_\+t)0x00000300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ea6f2df75f09b17df9582037ed6a53}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b85b3ab656dfa2809b15e6e530c17a2}{RCC\+\_\+\+BDCR\+\_\+\+BDRST}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\+\_\+\+CSR\+\_\+\+LSION}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab569110e757aee573ebf9ad80812e8bb}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc26c5996b14005a70afbeaa29aae716}{RCC\+\_\+\+CSR\+\_\+\+RMVF}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14163f80ac0b005217eb318d0639afef}{RCC\+\_\+\+CSR\+\_\+\+OBLRSTF}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e26d2902d11e638cd0b702332f53ab1}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga837e2d7e2395ac45ebe2aea95ecde9bf}{RCC\+\_\+\+CSR\+\_\+\+PORRSTF}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16e89534934436ee8958440882b71e6f}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22a7079ba87dd7acd5ed7fe7b704e85f}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacabd7bbde7e78c9c8f5fd46e34771826}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga675455250b91f125d52f5d347c2c0fbf}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga327f966b6e8dc82dc0ac950539ce0407}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOARST}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab07dc17b79c908bdbf9cf196947d0035}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOBRST}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b837c7b81c1a4b8f986c23b7c5b5afa}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOCRST}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9054c3b77b70344f0edb27e3397fee77}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIODRST}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74e619b0f46c362da4e814d044e9bf86}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOFRST}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a8ba350376d5f385e502dad368969f7}{RCC\+\_\+\+AHBRSTR\+\_\+\+TSCRST}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ba4b525486cf8d7fa2db0618e79f4d}{RCC\+\_\+\+AHBRSTR\+\_\+\+ADC1\+RST}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga022892b6d0e4ee671b82e7f6552b0074}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1f0d8a6688249c93d4342577606e372}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga366cc6535b0cda619b093c8ae767a6df}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30046625da7957a6788875d126481d26}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae60373eb10b355df5bddf6e077e5fa72}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ab86296ea2711b6365499106e4c4b5a}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV\+\_\+\+DIV1}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8beaa356ccf238b4f9d8ef61dbeae7b1}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV\+\_\+\+DIV2}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga554c3890138f4fabc86af31ec7508f26}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV\+\_\+\+DIV3}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03989668fed9fe564f60fb13cfcae681}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV\+\_\+\+DIV4}}~((uint32\+\_\+t)0x00000003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51d5a6f6ad3d9865ed8b6ab562c254d0}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV\+\_\+\+DIV5}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad76c4165380e49e9d9784e7bf5fab1b6}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV\+\_\+\+DIV6}}~((uint32\+\_\+t)0x00000005)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa63b565a6b48cee1ea49a0be9f2f9185}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV\+\_\+\+DIV7}}~((uint32\+\_\+t)0x00000006)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25aec8f8ebb84c4716db308dc179339b}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV\+\_\+\+DIV8}}~((uint32\+\_\+t)0x00000007)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97a9c6bb08a63295636119df733d0f9f}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV\+\_\+\+DIV9}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b94190a5066c1679c7d82c652536445}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV\+\_\+\+DIV10}}~((uint32\+\_\+t)0x00000009)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9932904c30e68bb7b52cea28cbeae69}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV\+\_\+\+DIV11}}~((uint32\+\_\+t)0x0000000A)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5402db0b8522c06ce3e1ff6813a508f0}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV\+\_\+\+DIV12}}~((uint32\+\_\+t)0x0000000B)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae35fc61c8c5b86c6b1d484a132bb3e45}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV\+\_\+\+DIV13}}~((uint32\+\_\+t)0x0000000C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d58f429410f5aaa9475a3a4b63492bc}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV\+\_\+\+DIV14}}~((uint32\+\_\+t)0x0000000D)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga579a0cc7dcca708fef65e3217c55666e}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV\+\_\+\+DIV15}}~((uint32\+\_\+t)0x0000000E)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95d845a26c3d1e98a883e6e1007c401e}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV\+\_\+\+DIV16}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a9f429249b184d3b88bc4e58522bfc4}{RCC\+\_\+\+CFGR2\+\_\+\+ADC1\+PRES}}~((uint32\+\_\+t)0x000001\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b9c35bc7f9a4c0d3b006d15e16b0a9a}{RCC\+\_\+\+CFGR2\+\_\+\+ADC1\+PRES\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab802261ca6d4fd939d5fa597aae624ec}{RCC\+\_\+\+CFGR2\+\_\+\+ADC1\+PRES\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d7513272d15e5914941a2bf68fb419}{RCC\+\_\+\+CFGR2\+\_\+\+ADC1\+PRES\+\_\+2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcadf826ed20fafbddac939c1f13281d}{RCC\+\_\+\+CFGR2\+\_\+\+ADC1\+PRES\+\_\+3}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga229b3f6046b1ff54a1196a92635bdf72}{RCC\+\_\+\+CFGR2\+\_\+\+ADC1\+PRES\+\_\+4}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3c445e490e0704658dcb58d36ab8e4c}{RCC\+\_\+\+CFGR2\+\_\+\+ADC1\+PRES\+\_\+\+NO}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28ea537f3ab9c7bf53a5c6d6f62073d8}{RCC\+\_\+\+CFGR2\+\_\+\+ADC1\+PRES\+\_\+\+DIV1}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6f38e4f78ea224348d82450b3ad421f}{RCC\+\_\+\+CFGR2\+\_\+\+ADC1\+PRES\+\_\+\+DIV2}}~((uint32\+\_\+t)0x00000110)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2c335ae6dbdacfcb1af9af0fdadd333}{RCC\+\_\+\+CFGR2\+\_\+\+ADC1\+PRES\+\_\+\+DIV4}}~((uint32\+\_\+t)0x00000120)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga110f6827d5820bc3c120f5e54f8c9303}{RCC\+\_\+\+CFGR2\+\_\+\+ADC1\+PRES\+\_\+\+DIV6}}~((uint32\+\_\+t)0x00000130)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30fcb3959935c21359e67a863f1833fd}{RCC\+\_\+\+CFGR2\+\_\+\+ADC1\+PRES\+\_\+\+DIV8}}~((uint32\+\_\+t)0x00000140)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ba46bae268da29a523d8210919236b4}{RCC\+\_\+\+CFGR2\+\_\+\+ADC1\+PRES\+\_\+\+DIV10}}~((uint32\+\_\+t)0x00000150)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b8d03d4329c06819e975981d8bb11d}{RCC\+\_\+\+CFGR2\+\_\+\+ADC1\+PRES\+\_\+\+DIV12}}~((uint32\+\_\+t)0x00000160)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cfb9c3d5f081e66408cf03429db9868}{RCC\+\_\+\+CFGR2\+\_\+\+ADC1\+PRES\+\_\+\+DIV16}}~((uint32\+\_\+t)0x00000170)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5bf451433b436d07dc2e98d14cc5713}{RCC\+\_\+\+CFGR2\+\_\+\+ADC1\+PRES\+\_\+\+DIV32}}~((uint32\+\_\+t)0x00000180)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac78753b9ec7224b2c76018838c281e32}{RCC\+\_\+\+CFGR2\+\_\+\+ADC1\+PRES\+\_\+\+DIV64}}~((uint32\+\_\+t)0x00000190)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751d4b594e5b3ce75186742a84b56794}{RCC\+\_\+\+CFGR2\+\_\+\+ADC1\+PRES\+\_\+\+DIV128}}~((uint32\+\_\+t)0x000001\+A0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55ccee2993e360acfcc700427103b572}{RCC\+\_\+\+CFGR2\+\_\+\+ADC1\+PRES\+\_\+\+DIV256}}~((uint32\+\_\+t)0x000001\+B0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7ecf61cefe76571a3492ec9f9df6407}{RCC\+\_\+\+CFGR3\+\_\+\+USART1\+SW}}~((uint32\+\_\+t)0x00000003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c8a42d41af73ea167f23af4e14a16a}{RCC\+\_\+\+CFGR3\+\_\+\+USART1\+SW\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6720ded5376daa5b634d1f2b21f99db0}{RCC\+\_\+\+CFGR3\+\_\+\+USART1\+SW\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5468e5cf3a5f069717e7dfb4b3811c08}{RCC\+\_\+\+CFGR3\+\_\+\+USART1\+SW\+\_\+\+PCLK}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4df150a834b1d29c3ea9497c02518aa2}{RCC\+\_\+\+CFGR3\+\_\+\+USART1\+SW\+\_\+\+SYSCLK}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ab80ddbf35c3372ce39ae60f7b10c2e}{RCC\+\_\+\+CFGR3\+\_\+\+USART1\+SW\+\_\+\+LSE}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39f135c5df8435a0b04cb5d0895de7f0}{RCC\+\_\+\+CFGR3\+\_\+\+USART1\+SW\+\_\+\+HSI}}~((uint32\+\_\+t)0x00000003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e3a4730a46e3502221ffdcfda948726}{RCC\+\_\+\+CFGR3\+\_\+\+I2\+CSW}}~((uint32\+\_\+t)0x00000070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5a2d49d45df299ff751fb904570d070}{RCC\+\_\+\+CFGR3\+\_\+\+I2\+C1\+SW}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ebf5a960ac1ed260c7c63148d381aaa}{RCC\+\_\+\+CFGR3\+\_\+\+I2\+C2\+SW}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga147391794168a62e88e12a2071466d31}{RCC\+\_\+\+CFGR3\+\_\+\+I2\+C3\+SW}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad1d0cd9a6442ea0a9de886f7e2f0ecc}{RCC\+\_\+\+CFGR3\+\_\+\+I2\+C1\+SW\+\_\+\+HSI}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5654d9fb8dfeb19e55cffc9a7c280ec3}{RCC\+\_\+\+CFGR3\+\_\+\+I2\+C1\+SW\+\_\+\+SYSCLK}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a7e16125bb21ed5f24b85b7ecbb1ba5}{RCC\+\_\+\+CFGR3\+\_\+\+I2\+C2\+SW\+\_\+\+HSI}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga336502cc36e4b72b9f9745329adb0950}{RCC\+\_\+\+CFGR3\+\_\+\+I2\+C2\+SW\+\_\+\+SYSCLK}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02bf10e0c4ae6e06949643fbdb97655a}{RCC\+\_\+\+CFGR3\+\_\+\+I2\+C3\+SW\+\_\+\+HSI}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95e2523cd8bbe3935de28917a76c864c}{RCC\+\_\+\+CFGR3\+\_\+\+I2\+C3\+SW\+\_\+\+SYSCLK}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00b2ad3083025d99ebef45f6ca52065f}{RCC\+\_\+\+CFGR3\+\_\+\+TIMSW}}~((uint32\+\_\+t)0x00002\+D00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57f98dc12daae0157a6899479559ebaf}{RCC\+\_\+\+CFGR3\+\_\+\+TIM1\+SW}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34523f9274492ee88f345b88eec1ea2a}{RCC\+\_\+\+CFGR3\+\_\+\+TIM15\+SW}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df8475359c93bfe230a2e7d12d7af23}{RCC\+\_\+\+CFGR3\+\_\+\+TIM16\+SW}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79485758214cae4952528123571f3494}{RCC\+\_\+\+CFGR3\+\_\+\+TIM17\+SW}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e37d3a9b58eb45b925eee397e194fd3}{RCC\+\_\+\+CFGR3\+\_\+\+TIM1\+SW\+\_\+\+HCLK}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c2765093b3f34cd0c32b17b38c47eb8}{RCC\+\_\+\+CFGR3\+\_\+\+TIM1\+SW\+\_\+\+PLL}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b458cb03d64fbd955a92f12d3554a3b}{RCC\+\_\+\+CFGR3\+\_\+\+TIM15\+SW\+\_\+\+HCLK}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga768d47c374668520fc0f805854813095}{RCC\+\_\+\+CFGR3\+\_\+\+TIM15\+SW\+\_\+\+PLL}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f0198895b217837fa90d16a300d6b55}{RCC\+\_\+\+CFGR3\+\_\+\+TIM16\+SW\+\_\+\+HCLK}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8380a9323e87cfe5c6ceaf012c96e17}{RCC\+\_\+\+CFGR3\+\_\+\+TIM16\+SW\+\_\+\+PLL}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a9cd7d700e7ed46fbe33b391fd220d3}{RCC\+\_\+\+CFGR3\+\_\+\+TIM17\+SW\+\_\+\+HCLK}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a31f3bb2006ef26ed35f0b25f96ace}{RCC\+\_\+\+CFGR3\+\_\+\+TIM17\+SW\+\_\+\+PLL}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990dfdd4bb37aac15b451332946d036a}{RCC\+\_\+\+CFGR3\+\_\+\+USART2\+SW}}~((uint32\+\_\+t)0x00030000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cb59ad73c087175032fffdf76a8c948}{RCC\+\_\+\+CFGR3\+\_\+\+USART2\+SW\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39cd2eae24dae1b804dc1d6767d8a113}{RCC\+\_\+\+CFGR3\+\_\+\+USART2\+SW\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d6c591013de0f3ea2951fcacaca2cb0}{RCC\+\_\+\+CFGR3\+\_\+\+USART2\+SW\+\_\+\+PCLK}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4b9a3ddc198cd2154c475f12e0cfe7c}{RCC\+\_\+\+CFGR3\+\_\+\+USART2\+SW\+\_\+\+SYSCLK}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga632060be27546401b095c0e08ddc8ea3}{RCC\+\_\+\+CFGR3\+\_\+\+USART2\+SW\+\_\+\+LSE}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae22816802a0c183ebb42f2b93d0cb500}{RCC\+\_\+\+CFGR3\+\_\+\+USART2\+SW\+\_\+\+HSI}}~((uint32\+\_\+t)0x00030000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74de59cb40fb8b784b7e52a86794ed7}{RCC\+\_\+\+CFGR3\+\_\+\+USART3\+SW}}~((uint32\+\_\+t)0x000\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaf6ebb0e93d20a1ba5e363e01d73469}{RCC\+\_\+\+CFGR3\+\_\+\+USART3\+SW\+\_\+0}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f8b67ec29fa18462b706792d76d09c2}{RCC\+\_\+\+CFGR3\+\_\+\+USART3\+SW\+\_\+1}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0e66b0c141237ddfb562beae374a4da}{RCC\+\_\+\+CFGR3\+\_\+\+USART3\+SW\+\_\+\+PCLK}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71d9c49b8c114d54f62e9db11c7d96b9}{RCC\+\_\+\+CFGR3\+\_\+\+USART3\+SW\+\_\+\+SYSCLK}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa43f5dd3e8cf8cd3a69169454878fc}{RCC\+\_\+\+CFGR3\+\_\+\+USART3\+SW\+\_\+\+LSE}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga579dd52481ca535cd2894109d6106caf}{RCC\+\_\+\+CFGR3\+\_\+\+USART3\+SW\+\_\+\+HSI}}~((uint32\+\_\+t)0x000\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{SPI\+\_\+\+CR1\+\_\+\+CPHA}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124}{SPI\+\_\+\+CR1\+\_\+\+CPOL}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55}{SPI\+\_\+\+CR1\+\_\+\+MSTR}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261af22667719a32b3ce566c1e261936}{SPI\+\_\+\+CR1\+\_\+\+BR}}~((uint32\+\_\+t)0x00000038)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\+\_\+\+CR1\+\_\+\+SPE}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e}{SPI\+\_\+\+CR1\+\_\+\+SSI}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382}{SPI\+\_\+\+CR1\+\_\+\+SSM}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883}{SPI\+\_\+\+CR1\+\_\+\+RXONLY}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3828b6114d16fada0dea07b902377a5c}{SPI\+\_\+\+CR1\+\_\+\+CRCL}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57072f13c2e54c12186ae8c5fdecb250}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{SPI\+\_\+\+CR1\+\_\+\+CRCEN}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd}{SPI\+\_\+\+CR2\+\_\+\+SSOE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7d9d05424a68e6b02b82280541dbd2}{SPI\+\_\+\+CR2\+\_\+\+NSSP}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3f41fa2150831afaac191046087f2}{SPI\+\_\+\+CR2\+\_\+\+FRF}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\+\_\+\+CR2\+\_\+\+ERRIE}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{SPI\+\_\+\+CR2\+\_\+\+TXEIE}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad72d3bea8f7b00a3aed164205560883e}{SPI\+\_\+\+CR2\+\_\+\+DS}}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c8b0bd4da867611af0da029844516da}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6a617224e715578574d6ecd4218624e}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadab568575d59e159d7b607216a02c802}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab05715df3b87f83b5caf3509e7b2eb34}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e02994914afef4270508bc3219db477}{SPI\+\_\+\+CR2\+\_\+\+FRXTH}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9d127b9a82de6ac3bbd50943f4691cc}{SPI\+\_\+\+CR2\+\_\+\+LDMARX}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1fe5d3bde9983ff16a5227671642e1d}{SPI\+\_\+\+CR2\+\_\+\+LDMATX}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{SPI\+\_\+\+SR\+\_\+\+RXNE}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{SPI\+\_\+\+SR\+\_\+\+TXE}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bd052f0b2e819ddd6bb16c2292a2de}{SPI\+\_\+\+SR\+\_\+\+CHSIDE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{SPI\+\_\+\+SR\+\_\+\+UDR}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{SPI\+\_\+\+SR\+\_\+\+CRCERR}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{SPI\+\_\+\+SR\+\_\+\+MODF}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\+\_\+\+SR\+\_\+\+OVR}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{SPI\+\_\+\+SR\+\_\+\+BSY}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2c7cac9431231663af42e6f5aabce6}{SPI\+\_\+\+SR\+\_\+\+FRE}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60df84101c523802832c4d1a2895d665}{SPI\+\_\+\+SR\+\_\+\+FRLVL}}~((uint32\+\_\+t)0x00000600)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa71097020570fca9a40525ab885006c6}{SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+0}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab005ca7ab6c83b59888e4f6185fd2495}{SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+1}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17880f1e186033ebc6917c008a623371}{SPI\+\_\+\+SR\+\_\+\+FTLVL}}~((uint32\+\_\+t)0x00001800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39582c6501a37d23965a05094b45b960}{SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+0}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaecd73445c075217abe6443b3788d702}{SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+1}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4da7d7f05a28d1aaa52ec557e55e1ad}{SPI\+\_\+\+DR\+\_\+\+DR}}~((uint32\+\_\+t)0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae968658ab837800723eafcc21af10247}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY}}~((uint32\+\_\+t)0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a01a578c2c7bb4e587a8f1610843181}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC}}~((uint32\+\_\+t)0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c69dc721e89e40056999b64572dff09}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC}}~((uint32\+\_\+t)0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc12f9d2003ab169a3f68e9d809f84ae}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN}}~((uint32\+\_\+t)0x00000006)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa20ad624085d2e533eea3662cb03d8fa}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+0}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6e940d195fa1633cb1b23414f00412}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+1}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c5be1f1c8b4689643e04cd5034e7f5f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a822a80be3a51524b42491248f8031f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD}}~((uint32\+\_\+t)0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeba0a45703463dfe05334364bdacbe8}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0142a3667f59bce9bae80d31e88a124a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a29efc32a31f903e89b7ddcd20857b}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf09fd11f6f97000266b30b015bf2cb68}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG}}~((uint32\+\_\+t)0x00000300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c398b9e79fcc61a497f9d7dd910352}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga406ce88b2580a421f5b28bdbeb303543}{SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6d4136a5ae12f9bd5940324282355a}{SPI\+\_\+\+I2\+SPR\+\_\+\+ODD}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae844133af99402c342767b0406cb874d}{SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE}}~((uint32\+\_\+t)0x00000003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc84f4abe53c4d2516ab017626477817}{SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa51c3dbda77acf522defca9e8b8801a3}{SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a260971e316f45829b3deba0121906}{SYSCFG\+\_\+\+CFGR1\+\_\+\+TIM1\+\_\+\+ITR3\+\_\+\+RMP}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa75b8f770869e906f017d6e6c62f3e97}{SYSCFG\+\_\+\+CFGR1\+\_\+\+DAC1\+\_\+\+TRIG1\+\_\+\+RMP}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1665274e5a19bf9ca114594e399133db}{SYSCFG\+\_\+\+CFGR1\+\_\+\+DMA\+\_\+\+RMP}}~((uint32\+\_\+t)0x00003800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7fa1213ab68bcce2a480325814366ff}{SYSCFG\+\_\+\+CFGR1\+\_\+\+TIM16\+\_\+\+DMA\+\_\+\+RMP}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93eb83f8ea3091f030fdfad3fdae926b}{SYSCFG\+\_\+\+CFGR1\+\_\+\+TIM17\+\_\+\+DMA\+\_\+\+RMP}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75edfd3eac5d1430b2a347c2c203e5d0}{SYSCFG\+\_\+\+CFGR1\+\_\+\+TIM6\+DAC1\+Ch1\+\_\+\+DMA\+\_\+\+RMP}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee5a1ca3b0408d359907fdc8ae1e44ae}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga218ec7f8116e53121ba41a9a57f2ab9c}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa82a8f51624e4fa343996c0d6166c2}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc009692a61536e59a135d5a6b63afc}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e28a2c5e89597d5d447b3d206a3fd6}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465e2f2a75b970e887cd2c8fb0b11e54}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00014002885de99f4a9e849fbaee60d2}{SYSCFG\+\_\+\+CFGR1\+\_\+\+ENCODER\+\_\+\+MODE}}~((uint32\+\_\+t)0x00\+C00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5bec65a433a8bd535537d736cb287cf}{SYSCFG\+\_\+\+CFGR1\+\_\+\+ENCODER\+\_\+\+MODE\+\_\+0}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c767fd9214b342f79489743dbf38c8a}{SYSCFG\+\_\+\+CFGR1\+\_\+\+ENCODER\+\_\+\+MODE\+\_\+1}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6d532c7b92bc3454f375f1792062a7a}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C3\+\_\+\+FMP}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b394199c7c2515aa4cf84d3e28d5e71}{SYSCFG\+\_\+\+CFGR1\+\_\+\+FPU\+\_\+\+IE}}~((uint32\+\_\+t)0x\+FC000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed60c67f0551da302b2fcbf7a45d56c}{SYSCFG\+\_\+\+CFGR1\+\_\+\+FPU\+\_\+\+IE\+\_\+0}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35f8d70bddd719864e4ee1cfa871217a}{SYSCFG\+\_\+\+CFGR1\+\_\+\+FPU\+\_\+\+IE\+\_\+1}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7707762bd4192fee7875ec7d5f1f27a1}{SYSCFG\+\_\+\+CFGR1\+\_\+\+FPU\+\_\+\+IE\+\_\+2}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf085379d759b80ce28d1672eb4a8a69f}{SYSCFG\+\_\+\+CFGR1\+\_\+\+FPU\+\_\+\+IE\+\_\+3}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8838d130a5c7a34402c789f98d812828}{SYSCFG\+\_\+\+CFGR1\+\_\+\+FPU\+\_\+\+IE\+\_\+4}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ebd31d4d65b65a38f34b7dd2915679f}{SYSCFG\+\_\+\+CFGR1\+\_\+\+FPU\+\_\+\+IE\+\_\+5}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b70d07448c3037234bc2abb8e3d884}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fc84838c77f799cb7e57d6e97c6c16d}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1}}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0a0a6b8223777937d8c9012658d6cd}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2}}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3bf2306f79ebb709da5ecf83e59ded4}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3}}~((uint32\+\_\+t)0x0000\+F000)
\begin{DoxyCompactList}\small\item\em EXTI0 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6de6aa8e32ae5cd07fd69e42e7226bd1}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PA}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf43c9ef6b61e39655cbe969967c79a69}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga861a4d7b48ffd93997267baaad12fd51}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6439042c8cd14f99fe3813cff47c0ee}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PD}}~((uint32\+\_\+t)0x00000003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb087e2ded8ac927ee9e1fc0234bfdef}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa897f1ac8311e57339eaf7813239eaf4}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PF}}~((uint32\+\_\+t)0x00000005)
\begin{DoxyCompactList}\small\item\em EXTI1 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b78c30e4ef4fa441582eb3c102865d}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PA}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a11fce288d19546c76257483e0dcb6}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45a8c814b13fa19f157364dc715c08a}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cb136eaf357affc4a28a8d423cabbb}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PD}}~((uint32\+\_\+t)0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f5c3d1e914af78112179a13e9c736d6}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PE}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43ea410456aa31dfe6ec4889de62428b}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PF}}~((uint32\+\_\+t)0x00000050)
\begin{DoxyCompactList}\small\item\em EXTI2 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4096f472e87e021f4d4c94457ddaf5f1}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PA}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd240d61fd8a9666621f0dee07a08e5}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03ce7faaf56aa9efcc74af65619e275e}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc35fcdcc89b487fab2901e1f5a7f41b}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PD}}~((uint32\+\_\+t)0x00000300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3f2b7465d81745f7a772e7689a29618}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PE}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab538769f1da056b3f57fb984adeef252}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PF}}~((uint32\+\_\+t)0x00000500)
\begin{DoxyCompactList}\small\item\em EXTI3 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ed24773c389f4477944c2c43d106c0}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PA}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga652183838bb096717551bf8a1917c257}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb1809e5b8a9ebc4b1cbc8967d985929}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga205440ffa174509d57c2b6a1814f8202}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PD}}~((uint32\+\_\+t)0x00003000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2b33beb6294fd7a257f0f3a36e0dcda}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PE}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2a57b4872977812e60d521268190e1e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6682a1b97b04c5c33085ffd2827ccd17}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5}}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c50caf6019fd7d5038d77e61f57ad7b}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6}}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga638ea3bb014752813d064d37b3388950}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7}}~((uint32\+\_\+t)0x0000\+F000)
\begin{DoxyCompactList}\small\item\em EXTI4 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51147f1747daf48dbcfad03285ae8889}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PA}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga917aeb0df688d6b34785085fc85d9e47}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ac312beeb19d3bb34a552546477613}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec62164e18d1b525e8272169b1efe642}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PD}}~((uint32\+\_\+t)0x00000003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d2292b6a856a8a71d82f595b580b9b}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0adc3c72bddc65977e3ef56df74ed40e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PF}}~((uint32\+\_\+t)0x00000005)
\begin{DoxyCompactList}\small\item\em EXTI5 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb9581c515a4bdf1ed88fe96d8c24794}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PA}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90a3f610234dfa13f56e72c76a12be74}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b6bdc1b4bfeda0d4034dc67f1a6046}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea392f1530c7cb794a63d04e268a70}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PD}}~((uint32\+\_\+t)0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4e6644d0144bfb0f913cf20eaf2f8e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PE}}~((uint32\+\_\+t)0x00000040)
\begin{DoxyCompactList}\small\item\em EXTI6 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga740e27c5bead2c914a134ac4ed4d05b3}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PF}}~((uint32\+\_\+t)0x00000050)
\begin{DoxyCompactList}\small\item\em EXTI6 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e87c78fb6dfde7c8b7f81fe3b65aae9}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PA}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6528de8e4ca8741e86ae254e1d6b2a70}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d8745705d5eb84c70a8554f61d59ac}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c97cdece451441e49120e754020cdc}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PD}}~((uint32\+\_\+t)0x00000300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga804218f2dd83c72e672143ec4f283ad3}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PE}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d36de53e52c8a4c7991513fec326df6}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PF}}~((uint32\+\_\+t)0x00000500)
\begin{DoxyCompactList}\small\item\em EXTI7 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1bfd3af524288b6ce54d7f9aef410a}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PA}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab18d324986b18858f901febbcc2a57b7}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f53618d9cf13af2b2ecf191da8595a}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PC}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38aa3b76227bb8e9d8cedc31c023f63}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PD}}~((uint32\+\_\+t)0x00003000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d097c1b5cbb62dc86327604907dcd4}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PE}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a656b18cc728e38acb72cf8d7e7935}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002462e4c233adc6dd502de726994575}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9}}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc06b17c3b3d393b749bf9924a43a80}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10}}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa66cc9a579696c8f5c41f5f138ee1e67}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11}}~((uint32\+\_\+t)0x0000\+F000)
\begin{DoxyCompactList}\small\item\em EXTI8 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c6843a871f1a06ca25c0de50048b10}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PA}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4818dc7bffc8dfc2acc48995a62e66c5}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba0d34ff57632d7753981404cef548e2}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PC}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa15260ba354dee354f0a71e7913009c3}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PD}}~((uint32\+\_\+t)0x00000003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185287204b8cead31d3760f65c5ca19d}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PE}}~((uint32\+\_\+t)0x00000004)
\begin{DoxyCompactList}\small\item\em EXTI9 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e284e59c4ff887b2e79851ac0a81c4}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PA}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9271cbc1ed09774a5fef4b379cab260}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc355176941881870c620c0837cab48}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PC}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75af3c7a94cfc78361c94b054f9fe064}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PD}}~((uint32\+\_\+t)0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafce176ef4b389251dadb98d9f59f8fe6}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PE}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76ef2422b4d021d0cc038cb6325ed311}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PF}}~((uint32\+\_\+t)0x00000050)
\begin{DoxyCompactList}\small\item\em EXTI10 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25acdbb9e916c440c41a060d861130ee}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PA}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d9aec4349bf38a4a9753b267b7de7e}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d2b81d49e30ab4fe96572be5da8484}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PC}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3553c540cd836d465824939c2e3b79}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PD}}~((uint32\+\_\+t)0x00000300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde568ef1c8f4bfaf18954e8ee0716a9}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PE}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ed841a11367cda67c7a416ed6d9b99}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PF}}~((uint32\+\_\+t)0x00000500)
\begin{DoxyCompactList}\small\item\em EXTI11 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca8a85d4512677eff6ed2aac897a366}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PA}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb3a8cc6b1763e303986553c0e4e7f8}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b01c8ba6cb27899a4f5fa494bf2b3f5}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PC}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a69d636cda0352da0982c54f582787d}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PD}}~((uint32\+\_\+t)0x00003000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44affe06868a0490f8d0cbbba51ff412}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PE}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d4b31f4a75d935b6a52afe6a16463d1}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f04cda5bfe876431d5ad864302d7fa1}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13}}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde06df3ec6e357374820a5a615991aa}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14}}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd325c27cff1ae3de773d5e205a33f4e}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15}}~((uint32\+\_\+t)0x0000\+F000)
\begin{DoxyCompactList}\small\item\em EXTI12 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ceaa63866465faa8145ce0c5d9a44d0}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PA}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8b00a462533a83c75c588340a2fa710}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d27668b1fa6b1accde06aa144faa970}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PC}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa46ddd43a361d82abcb3cb7779ac74ff}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PD}}~((uint32\+\_\+t)0x00000003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102ee111e27fd67228c169836dd0849e}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PE}}~((uint32\+\_\+t)0x00000004)
\begin{DoxyCompactList}\small\item\em EXTI13 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0514aaa894c9be44ba47c1346756f90b}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PA}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e6776e3ebfecc9e78c5aec77c48eff}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7833d4e3c6b7f3878f62a200a6ab14}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed530f628b3c37281f7a583af1cdb3c}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PD}}~((uint32\+\_\+t)0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dc5424bf39509a989464a81ec0714da}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PE}}~((uint32\+\_\+t)0x00000040)
\begin{DoxyCompactList}\small\item\em EXTI14 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ad140a68e3e4e0406a182a504679ea9}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PA}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5c1b8a0f2b4f79bd868bbb2b4eff617}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca668cdd447acb1740566f46de5eb19}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f20b2bfa9dc8b57a987c127c6dfa6fe}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PD}}~((uint32\+\_\+t)0x00000300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c13c49f6d93865ba05361cd86fddabf}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PE}}~((uint32\+\_\+t)0x00000400)
\begin{DoxyCompactList}\small\item\em EXTI15 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2f28920677dd99f9132ed28f7b1d5e2}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PA}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412f44d6a8f8f60420d7e7f8b5635e09}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49778592caef3a176ee82c9b83e25148}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23e07d92a68cf7f8c3e58b479638885}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PD}}~((uint32\+\_\+t)0x00003000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefd64bc0ea005d03068f2e9b8f425944}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PE}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac939ecc4db525e0d0e1297df2e910aa}{SYSCFG\+\_\+\+CFGR2\+\_\+\+LOCKUP\+\_\+\+LOCK}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f8c73dd43123c5d1802b8f1d1684546}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PVD\+\_\+\+LOCK}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\+\_\+\+CR1\+\_\+\+CEN}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\+\_\+\+CR1\+\_\+\+UDIS}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{TIM\+\_\+\+CR1\+\_\+\+URS}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{TIM\+\_\+\+CR1\+\_\+\+OPM}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\+\_\+\+CR1\+\_\+\+DIR}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\+\_\+\+CR1\+\_\+\+CMS}}~((uint32\+\_\+t)0x00000060)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83ca6f7810aba73dc8c12f22092d97a2}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+0}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ee4adcde3c001d3b97d2eae1730ea9}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+1}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\+\_\+\+CR1\+\_\+\+ARPE}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\+\_\+\+CR1\+\_\+\+CKD}}~((uint32\+\_\+t)0x00000300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga458d536d82aa3db7d227b0f00b36808f}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ff2d6c2c350e8b719a8ad49c9a6bcbe}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c8b29f2a8d1426cf31270643d811c7}{TIM\+\_\+\+CR1\+\_\+\+UIFREMAP}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\+\_\+\+CR2\+\_\+\+CCPC}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{TIM\+\_\+\+CR2\+\_\+\+CCUS}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{TIM\+\_\+\+CR2\+\_\+\+CCDS}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}{TIM\+\_\+\+CR2\+\_\+\+MMS}}~((uint32\+\_\+t)0x00000070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e55308e84106d6501201e66bd46ab6}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb74a815afdd856d51cfcf1ddf3fce6a}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\+\_\+\+CR2\+\_\+\+TI1S}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\+\_\+\+CR2\+\_\+\+OIS1}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae61f8d54923999fffb6db381e81f2b69}{TIM\+\_\+\+CR2\+\_\+\+OIS1N}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61467648a433bd887683b9a4760021fa}{TIM\+\_\+\+CR2\+\_\+\+OIS2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769146db660b832f3ef26f892b567bd4}{TIM\+\_\+\+CR2\+\_\+\+OIS2N}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad974d7c91edf6f1bd47e892b3b6f7565}{TIM\+\_\+\+CR2\+\_\+\+OIS3}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20fb9b62a7e8d114fbd180abd9f8ceae}{TIM\+\_\+\+CR2\+\_\+\+OIS3N}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad644f2f4b26e46587abedc8d3164e56e}{TIM\+\_\+\+CR2\+\_\+\+OIS4}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c885772c50b24cbef001463b4d6d618}{TIM\+\_\+\+CR2\+\_\+\+OIS5}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf1e1eb07347f77426b72990438c934}{TIM\+\_\+\+CR2\+\_\+\+OIS6}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae199132077792fb8efa01b87edd1c033}{TIM\+\_\+\+CR2\+\_\+\+MMS2}}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07efe60d8d7305b78085233ddaecb990}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+0}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0248e35956d0d22ac66dcd67aab317c5}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+1}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa49670c71a446e5201994716b08b1527}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+2}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3503937610adbf78153c1fcfa4bcd6ea}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+3}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\+\_\+\+SMCR\+\_\+\+SMS}}~((uint32\+\_\+t)0x00010007)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf87a33432788ed16b0582056d03bc29}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+3}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga985edf03adbe9e706c4d8cf3b311c5e9}{TIM\+\_\+\+SMCR\+\_\+\+OCCS}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}{TIM\+\_\+\+SMCR\+\_\+\+TS}}~((uint32\+\_\+t)0x00000070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb82212fcc89166a43ff97542da9182d}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf0dbaf4a2ec8759f283f82a958ef6a8}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\+\_\+\+SMCR\+\_\+\+MSM}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{TIM\+\_\+\+SMCR\+\_\+\+ETF}}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43745c2894cfc1e5ee619ac85d8d5a62}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga661e6cce23553cf0ad3a60d8573b9a2c}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5528381fb64ffbcc719de478391ae2}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6082700946fc61a6f9d6209e258fcc14}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{TIM\+\_\+\+SMCR\+\_\+\+ETPS}}~((uint32\+\_\+t)0x00003000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00b43cd09557a69ed10471ed76b228d8}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+0}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf12f04862dbc92ca238d1518b27b16b}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+1}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\+\_\+\+SMCR\+\_\+\+ECE}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{TIM\+\_\+\+SMCR\+\_\+\+ETP}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\+\_\+\+DIER\+\_\+\+UIE}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\+\_\+\+DIER\+\_\+\+COMIE}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\+\_\+\+DIER\+\_\+\+TIE}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\+\_\+\+DIER\+\_\+\+BIE}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\+\_\+\+DIER\+\_\+\+UDE}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\+\_\+\+DIER\+\_\+\+COMDE}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\+\_\+\+DIER\+\_\+\+TDE}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\+\_\+\+SR\+\_\+\+UIF}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\+\_\+\+SR\+\_\+\+COMIF}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\+\_\+\+SR\+\_\+\+TIF}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\+\_\+\+SR\+\_\+\+BIF}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0c136d9338baf71a64ff650b385645}{TIM\+\_\+\+SR\+\_\+\+B2\+IF}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2167773377ba03c863cc49342c67789f}{TIM\+\_\+\+SR\+\_\+\+CC5\+IF}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad16e2f81b0c4fe28e323f3302c2240db}{TIM\+\_\+\+SR\+\_\+\+CC6\+IF}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}{TIM\+\_\+\+EGR\+\_\+\+UG}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a}{TIM\+\_\+\+EGR\+\_\+\+CC1G}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055}{TIM\+\_\+\+EGR\+\_\+\+CC2G}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07}{TIM\+\_\+\+EGR\+\_\+\+CC3G}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305}{TIM\+\_\+\+EGR\+\_\+\+CC4G}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b}{TIM\+\_\+\+EGR\+\_\+\+COMG}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585}{TIM\+\_\+\+EGR\+\_\+\+TG}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18}{TIM\+\_\+\+EGR\+\_\+\+BG}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a7335ccbf7565d45b3efd51c213af2}{TIM\+\_\+\+EGR\+\_\+\+B2G}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\+\_\+\+CCMR1\+\_\+\+CC1S}}~((uint32\+\_\+t)0x00000003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4968b5500d58d1aebce888da31eb5d}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga299207b757f31c9c02471ab5f4f59dbe}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1M}}~((uint32\+\_\+t)0x00010070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93dfe7865726bc84363684b9fa01c93}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+3}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf}{TIM\+\_\+\+CCMR1\+\_\+\+CC2S}}~((uint32\+\_\+t)0x00000300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52bb0e50c11c35dcf42aeff7f1c22874}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78303c37fdbe0be80f5fc7d21e9eba45}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf610cf77c3c6c936ce7c4f85992e6c}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddbf508732039730125ab3e87e9d370}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2326bafe64ba2ebdde908d66219eaa6f}{TIM\+\_\+\+CCMR1\+\_\+\+OC2M}}~((uint32\+\_\+t)0x01007000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb68b91da16ffd509a6c7a2a397083c}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+0}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb673b7e2c016191579de704eb842e4}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+1}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad039a41e5fe97ddf904a0f9f95eb539e}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+2}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4afde805ac7d80768b0e8a94133cc108}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+3}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a8dd4ea04d262ec4e97b5c7a8677a5}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC}}~((uint32\+\_\+t)0x0000000C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05673358a44aeaa56daefca67341b29d}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+0}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf42b75da9b2f127dca98b6ca616f7add}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+1}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\+\_\+\+CCMR1\+\_\+\+IC1F}}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dde4afee556d2d8d22885f191da65a6}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga201491465e6864088210bccb8491be84}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa55ab1e0109b055cabef579c32d67b}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23da95530eb6d6451c7c9e451a580f42}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+3}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8e704f9ce5742f45e15e3b3126aa9d}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC}}~((uint32\+\_\+t)0x00000\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39206b27b5b1c5941b2a14ee8e2f1223}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+0}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae861d74943f3c045421f9fdc8b966841}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+1}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b942752d686c23323880ff576e7dffb}{TIM\+\_\+\+CCMR1\+\_\+\+IC2F}}~((uint32\+\_\+t)0x0000\+F000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d75acd7072f28844074702683d8493f}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+0}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e49318b54b16bda6fd7feea7c9a7dd}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+1}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932148c784f5cbee4dfcafcbadaf0107}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+2}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafece48b6f595ef9717d523fa23cea1e8}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+3}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabcc7e322b02c9c406b3ff70308260}{TIM\+\_\+\+CCMR2\+\_\+\+CC3S}}~((uint32\+\_\+t)0x00000003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c04aea2e89f1e89bd323d6d6e5e6c0}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bed6648aad6e8d16196246b355452dc}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d8d2847058747ce23a648668ce4dba}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276fd2250d2b085b73ef51cb4c099d24}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52095cae524adb237339bfee92e8168a}{TIM\+\_\+\+CCMR2\+\_\+\+OC3M}}~((uint32\+\_\+t)0x00010070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga899b26ffa9c5f30f143306b8598a537f}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91476ae2cc3449facafcad82569e14f8}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20394da7afcada6c3fc455b05004cff5}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa715c5b88b33870f6f8763f6df5dab4e}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+3}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4209d414df704ce96c54abb2ea2df66a}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga294e216b50edd1c2f891143e1f971048}{TIM\+\_\+\+CCMR2\+\_\+\+CC4S}}~((uint32\+\_\+t)0x00000300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabebaa6bffd90b32563bd0fc1ff4a9499}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6386ec77a3a451954325a1512d44f893}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70dc197250c2699d470aea1a7a42ad57}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e951cd3f6593e321cf79b662a1deaaa}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b}{TIM\+\_\+\+CCMR2\+\_\+\+OC4M}}~((uint32\+\_\+t)0x01007000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad866f52cce9ce32e3c0d181007b82de5}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+0}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd97b1c86dd4953f3382fea317d165af}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+1}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga431e5cdc0f3dc02fa5a54aa5193ddbab}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+2}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae00088921276b0185b802397e30e45f6}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+3}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1447dfe94bdd234382bb1f43307ea5c3}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc3d11f2e968752bc9ec7131c986c3a6}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC}}~((uint32\+\_\+t)0x00000000000C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga588513395cbf8be6f4749c140fbf811c}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+0}}~((uint32\+\_\+t)0x000000000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd27b9bdcc161c90dc1712074a66f29d}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+1}}~((uint32\+\_\+t)0x000000000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad218af6bd1de72891e1b85d582b766cd}{TIM\+\_\+\+CCMR2\+\_\+\+IC3F}}~((uint32\+\_\+t)0x0000000000\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d5450ebc9ac6ea833a2b341ceea061}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+0}}~((uint32\+\_\+t)0x000000000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f92a3f831685d6df7ab69e68181849}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+1}}~((uint32\+\_\+t)0x000000000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7d7a3c2686a6e31adc1adf2ce65df9}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+2}}~((uint32\+\_\+t)0x000000000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9696c3da027f2b292d077f1ab4cdd14b}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+3}}~((uint32\+\_\+t)0x000000000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd7591e2de10272f7fafb08cdd1b7b0}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC}}~((uint32\+\_\+t)0x000000000\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f7d206409bc551eab06819e17451e4}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+0}}~((uint32\+\_\+t)0x000000000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6690f5e98e02addd5e75643767c6d66}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+1}}~((uint32\+\_\+t)0x000000000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad51653fd06a591294d432385e794a19e}{TIM\+\_\+\+CCMR2\+\_\+\+IC4F}}~((uint32\+\_\+t)0x00000000\+F000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d5fc8b9a6ea27582cb6c25f9654888c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+0}}~((uint32\+\_\+t)0x000000001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4dcc1562c0c017493e4ee6b32354e85}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+1}}~((uint32\+\_\+t)0x000000002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b96de7db8b71ac7e414f247b871a53c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+2}}~((uint32\+\_\+t)0x000000004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d0f55e5b751f2caed6a943f5682a09}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+3}}~((uint32\+\_\+t)0x000000008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{TIM\+\_\+\+CCER\+\_\+\+CC1E}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\+\_\+\+CCER\+\_\+\+CC1P}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{TIM\+\_\+\+CCER\+\_\+\+CC2E}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}{TIM\+\_\+\+CCER\+\_\+\+CC2P}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a784649120eddec31998f34323d4156}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}{TIM\+\_\+\+CCER\+\_\+\+CC3E}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}{TIM\+\_\+\+CCER\+\_\+\+CC3P}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46cce61d3bd83b64257ba75e54ee1aa}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}{TIM\+\_\+\+CCER\+\_\+\+CC4E}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1}{TIM\+\_\+\+CCER\+\_\+\+CC4P}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b88bff3f38cec0617ce66fa5aef260}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NP}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ee3a244dfa78f27f9e248f142defd0}{TIM\+\_\+\+CCER\+\_\+\+CC5E}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cfe53a9c0e07852a83ec2dd09cbb016}{TIM\+\_\+\+CCER\+\_\+\+CC5P}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325a9db5038e4031b332099f9a0c990d}{TIM\+\_\+\+CCER\+\_\+\+CC6E}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80cc5355d63f2bcf28a31921e2a165e7}{TIM\+\_\+\+CCER\+\_\+\+CC6P}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc45c0315de82c1c3a38a243bcd00fc}{TIM\+\_\+\+CNT\+\_\+\+CNT}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9060f1ca4c5df1ab6e70af699ac71a16}{TIM\+\_\+\+CNT\+\_\+\+UIFCPY}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb85e4000ddab0ada67c5964810da35}{TIM\+\_\+\+PSC\+\_\+\+PSC}}~((uint32\+\_\+t)0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace50256fdecc38f641050a4a3266e4d9}{TIM\+\_\+\+ARR\+\_\+\+ARR}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcef8f28580e36cdfda3be1f7561afc7}{TIM\+\_\+\+RCR\+\_\+\+REP}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac927cc11eff415210dcf94657d8dfbe0}{TIM\+\_\+\+CCR1\+\_\+\+CCR1}}~((uint32\+\_\+t)0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751e5efd90bdd1fd5f38609f3f5762ba}{TIM\+\_\+\+CCR2\+\_\+\+CCR2}}~((uint32\+\_\+t)0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e85064d37d387851e95c5c1f35315a1}{TIM\+\_\+\+CCR3\+\_\+\+CCR3}}~((uint32\+\_\+t)0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c9dd67a6701b5498926ae536773eca}{TIM\+\_\+\+CCR4\+\_\+\+CCR4}}~((uint32\+\_\+t)0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a4e24f3276f4c908874940657dc7e7}{TIM\+\_\+\+CCR5\+\_\+\+CCR5}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadce130a8f74c02de0f6e2f8cb0f16b6e}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b51c31aab6f353303cffb10593a027}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf84ef0edc60a2bb1d724fd28ae522e}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac811f82d51257abd39a3ade0b7e2d990}{TIM\+\_\+\+CCR6\+\_\+\+CCR6}}~((uint32\+\_\+t)0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{TIM\+\_\+\+BDTR\+\_\+\+DTG}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b575cca31b0e22ef1d5b842aa162bfc}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f33ae1e9b7847a60032a60d0cc7f81d}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f06a132eba960bd6cc972e3580d537c}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7868643a65285fc7132f040c8950f43}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga503b44e30a5fb77c34630d1faca70213}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a12ecb0a8dd21bc164d9a345ea564f}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d418cbd0db89991522cb6be34a017e}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac945c8bcf5567912a88eb2acee53c45b}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{TIM\+\_\+\+BDTR\+\_\+\+LOCK}}~((uint32\+\_\+t)0x00000300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd1736c8172e7cd098bb591264b07bf}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756df80ff8c34399435f52dca18e6eee}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{TIM\+\_\+\+BDTR\+\_\+\+OSSI}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}{TIM\+\_\+\+BDTR\+\_\+\+OSSR}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\+\_\+\+BDTR\+\_\+\+BKE}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}{TIM\+\_\+\+BDTR\+\_\+\+BKP}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\+\_\+\+BDTR\+\_\+\+AOE}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\+\_\+\+BDTR\+\_\+\+MOE}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2be17c432a12ce3ec4a79aa380a01b6}{TIM\+\_\+\+BDTR\+\_\+\+BKF}}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb338853d60dffd23d45fc67b6649705}{TIM\+\_\+\+BDTR\+\_\+\+BK2F}}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50aff10d1577a94de8c4aa46cd2cbdb5}{TIM\+\_\+\+BDTR\+\_\+\+BK2E}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94911ade52aef76f5ad41613f9fc9590}{TIM\+\_\+\+BDTR\+\_\+\+BK2P}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9051ecac123cd89f9d2a835e4cde2e}{TIM\+\_\+\+DCR\+\_\+\+DBA}}~((uint32\+\_\+t)0x0000001F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf610e5fe4bb4b10736242df3b62bba}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0185643c163930e30f0a1cf5fe364e}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa5a89b93b97b0968a7d5563a18ab9d1}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga105f44ff18cbbd4ff4d60368c9184430}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1bc4b6dd7265dee2857f23d835b2dc}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e197a78484567d4c6093c28265f3eb}{TIM\+\_\+\+DCR\+\_\+\+DBL}}~((uint32\+\_\+t)0x00001\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677195c0b4892bb6717564c0528126a9}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad427ba987877e491f7a2be60e320dbea}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga369926f2a8ca5cf635ded9bb4619189c}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f1ec849c41d1abd46c528a4ac378c03}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607d7b87b1b4bf167aabad36f922a8f9}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+4}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afa2fc02bcd75c15122c4eb87d6cf83}{TIM\+\_\+\+DMAR\+\_\+\+DMAB}}~((uint32\+\_\+t)0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2911a0460dae22a933e359e6863c491f}{TIM16\+\_\+\+OR\+\_\+\+TI1\+\_\+\+RMP}}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d521da5893da29986d332ecb53c13b}{TIM16\+\_\+\+OR\+\_\+\+TI1\+\_\+\+RMP\+\_\+0}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4c247c99ce6b8fed75cd05de107a1c6}{TIM16\+\_\+\+OR\+\_\+\+TI1\+\_\+\+RMP\+\_\+1}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7ea976aff5c9e2dc8f38567142e03bd}{TIM1\+\_\+\+OR\+\_\+\+ETR\+\_\+\+RMP}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e3c6c18ca7b9aba1725d5dd94c96b48}{TIM1\+\_\+\+OR\+\_\+\+ETR\+\_\+\+RMP\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62869f186d252393c3beb1a9d2170917}{TIM1\+\_\+\+OR\+\_\+\+ETR\+\_\+\+RMP\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29c55d9aeb043bd377667862d6092e3a}{TIM1\+\_\+\+OR\+\_\+\+ETR\+\_\+\+RMP\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b33e4e4b4a8def03caa78a39e8ebbf}{TIM1\+\_\+\+OR\+\_\+\+ETR\+\_\+\+RMP\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1bfc494938e6bc6cecf58fe5200956a}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efaf0e7c00e772ba4662978f4793666}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9288ac5e548cd27131a8178dbb439148}{TIM\+\_\+\+CCMR3\+\_\+\+OC5M}}~((uint32\+\_\+t)0x00010070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97fd07a7ae92aa6a6b2566d91cbe32fb}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba30d9baa5e308b080bc7c0bc20b388}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc049a5a0b8a82af4416e64229e5a478}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf78cb1c998cc7cf37399aa471e338ab0}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+3}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9317192d013659f6d1708faeeda26922}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0edb08af3da878d46153477508fbbbf8}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421f1263c2900e4c952424d5cb062476}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41403a6becee1f75d12757fb922559cb}{TIM\+\_\+\+CCMR3\+\_\+\+OC6M}}~((uint32\+\_\+t)0x01007000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bec0b0b21d7f999ac1296bff0d065ca}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+0}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga918d4cefba958f09580585eb55e0c253}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+1}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7faa4f85b1118969ec7f596ed986cb56}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+2}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff0202c101a1709dbf736a349995e7d1}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+3}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d91bdb4d4c027143628767929f996b9}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4bed81b0f4bfd6fc705bfd0fcf1b97a}{TSC\+\_\+\+CR\+\_\+\+TSCE}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac07da87c403a4cbafed1f4755a8fde2d}{TSC\+\_\+\+CR\+\_\+\+START}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade0929fc68617e66ccbfacd72dedcf06}{TSC\+\_\+\+CR\+\_\+\+AM}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66cc52adb88fc4b2ce69ad94c3a5c9ad}{TSC\+\_\+\+CR\+\_\+\+SYNCPOL}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44583200695245ec9b9ae0ee6a09f3fb}{TSC\+\_\+\+CR\+\_\+\+IODEF}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb47d1e1d755553b5c7eb90339a4aea0}{TSC\+\_\+\+CR\+\_\+\+MCV}}~((uint32\+\_\+t)0x000000\+E0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae35e6d62c7af6a159fcc04a7a524eff5}{TSC\+\_\+\+CR\+\_\+\+MCV\+\_\+0}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95311743cb5fe9d1037f57edc3666548}{TSC\+\_\+\+CR\+\_\+\+MCV\+\_\+1}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb9a6d5a4a9e02bf3a0ec1af61249e49}{TSC\+\_\+\+CR\+\_\+\+MCV\+\_\+2}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae47718eaf04b8c134760ff95b3b1a2b7}{TSC\+\_\+\+CR\+\_\+\+PGPSC}}~((uint32\+\_\+t)0x00007000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce4a4a0c8479093ee5022b4b9b9956e}{TSC\+\_\+\+CR\+\_\+\+PGPSC\+\_\+0}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55e2bfd176fe1ca0ed654bf31abac178}{TSC\+\_\+\+CR\+\_\+\+PGPSC\+\_\+1}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef6afc810b582aee3a1c03afdf4e35c}{TSC\+\_\+\+CR\+\_\+\+PGPSC\+\_\+2}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa60ca84f13e44db29bcf1770e6973ca}{TSC\+\_\+\+CR\+\_\+\+SSPSC}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40821762cfb92e9fbfc34d327df79339}{TSC\+\_\+\+CR\+\_\+\+SSE}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga179977791be9b9b3678d4a018af6a2f4}{TSC\+\_\+\+CR\+\_\+\+SSD}}~((uint32\+\_\+t)0x00\+FE0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad25247bd394b2751fa11f7295ab83d10}{TSC\+\_\+\+CR\+\_\+\+SSD\+\_\+0}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82bafb551613ef3b76c1bc6faa175115}{TSC\+\_\+\+CR\+\_\+\+SSD\+\_\+1}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1017ff4525ec7572ca65a1a15e424990}{TSC\+\_\+\+CR\+\_\+\+SSD\+\_\+2}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d0829fda8f696eb7a83436b0381b553}{TSC\+\_\+\+CR\+\_\+\+SSD\+\_\+3}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be757bc87141e2119bc288de6f3c5ad}{TSC\+\_\+\+CR\+\_\+\+SSD\+\_\+4}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace3c89d8a1a5ce9cbf24077f0d3ea6d6}{TSC\+\_\+\+CR\+\_\+\+SSD\+\_\+5}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02e21a182ce6bf1dfb8b8518df57a70f}{TSC\+\_\+\+CR\+\_\+\+SSD\+\_\+6}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae51200f6ae20bcbd7032e5b574c272e3}{TSC\+\_\+\+CR\+\_\+\+CTPL}}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6515fc3649f7e277293ef57a0cf05665}{TSC\+\_\+\+CR\+\_\+\+CTPL\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacca1c175c904cf2b969bf9d913028361}{TSC\+\_\+\+CR\+\_\+\+CTPL\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c5fd1edf6e4e89ca7685ea17e12f4c8}{TSC\+\_\+\+CR\+\_\+\+CTPL\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5fc9b3da235645afd2122f7aa6ca80c}{TSC\+\_\+\+CR\+\_\+\+CTPL\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga205e829691df257eac92cfcbd52a9234}{TSC\+\_\+\+CR\+\_\+\+CTPH}}~((uint32\+\_\+t)0x\+F0000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd9e63fcd48bc9a5452938602b038d0}{TSC\+\_\+\+CR\+\_\+\+CTPH\+\_\+0}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25fdddd3bc31aae8a89e5f368a90d2ab}{TSC\+\_\+\+CR\+\_\+\+CTPH\+\_\+1}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c4a6e9a1e320d513b6f790748dda426}{TSC\+\_\+\+CR\+\_\+\+CTPH\+\_\+2}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5145023ed1e724732390a6019ee10f96}{TSC\+\_\+\+CR\+\_\+\+CTPH\+\_\+3}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18609c2bd9f0722e09b7c2a2feb36b98}{TSC\+\_\+\+IER\+\_\+\+EOAIE}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41bcb05f4f38c3cc3ee256d70962b503}{TSC\+\_\+\+IER\+\_\+\+MCEIE}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga740bad54c77081c9a7bef94b59275dfb}{TSC\+\_\+\+ICR\+\_\+\+EOAIC}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68531ebddec02a9850d537e3b301a245}{TSC\+\_\+\+ICR\+\_\+\+MCEIC}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9af41466f8ec826c6d53585d7e406c94}{TSC\+\_\+\+ISR\+\_\+\+EOAF}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08fce3de6964b2b9701254ceb90a0c9f}{TSC\+\_\+\+ISR\+\_\+\+MCEF}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa25cc0d8b7f3e595bac13268e5e25fc8}{TSC\+\_\+\+IOHCR\+\_\+\+G1\+\_\+\+IO1}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4147c9618c6eead6c51b414e94ba7da}{TSC\+\_\+\+IOHCR\+\_\+\+G1\+\_\+\+IO2}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea8f0d29b3ef4e73ac8b2ea96f32d8cd}{TSC\+\_\+\+IOHCR\+\_\+\+G1\+\_\+\+IO3}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48705b45ecd5fafb8ab7dc71f2da1d5d}{TSC\+\_\+\+IOHCR\+\_\+\+G1\+\_\+\+IO4}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8681571606b6796f2cd981635559c56}{TSC\+\_\+\+IOHCR\+\_\+\+G2\+\_\+\+IO1}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga904f727450371d79dd8ac2fd60b56511}{TSC\+\_\+\+IOHCR\+\_\+\+G2\+\_\+\+IO2}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c5d1e914479c16db0ded6f6bce8459a}{TSC\+\_\+\+IOHCR\+\_\+\+G2\+\_\+\+IO3}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d7880ae8eb9e743e428b6581fc30cf}{TSC\+\_\+\+IOHCR\+\_\+\+G2\+\_\+\+IO4}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30e4c08dcf346ac63a2eb8c9116b0e75}{TSC\+\_\+\+IOHCR\+\_\+\+G3\+\_\+\+IO1}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad88991f11f855f6ccfdb134f00dede16}{TSC\+\_\+\+IOHCR\+\_\+\+G3\+\_\+\+IO2}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1551f1d9718e48deb700eb4e37f41302}{TSC\+\_\+\+IOHCR\+\_\+\+G3\+\_\+\+IO3}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f2ba2e5bb73229545925d8be8e2ba16}{TSC\+\_\+\+IOHCR\+\_\+\+G3\+\_\+\+IO4}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5995a7a9bb38ddd5c2bd187b9f503c9f}{TSC\+\_\+\+IOHCR\+\_\+\+G4\+\_\+\+IO1}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d7e1dbd9de1e8bdce07927851a7a72}{TSC\+\_\+\+IOHCR\+\_\+\+G4\+\_\+\+IO2}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed99725c69d270e2d63070cffc882e33}{TSC\+\_\+\+IOHCR\+\_\+\+G4\+\_\+\+IO3}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47234ba070241ad44d8220e88df6b3f8}{TSC\+\_\+\+IOHCR\+\_\+\+G4\+\_\+\+IO4}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga590a418cdb27fd02a4cf121e42e569b2}{TSC\+\_\+\+IOHCR\+\_\+\+G5\+\_\+\+IO1}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade99d60646e3fa1517f799052a6cd5a6}{TSC\+\_\+\+IOHCR\+\_\+\+G5\+\_\+\+IO2}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da7c42861ebff9f1368ce0b891cc0aa}{TSC\+\_\+\+IOHCR\+\_\+\+G5\+\_\+\+IO3}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa38dc0c9e4de280da91030e4546e04bb}{TSC\+\_\+\+IOHCR\+\_\+\+G5\+\_\+\+IO4}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b5e8601c2751fbfbcb9d09b4e4e3d6f}{TSC\+\_\+\+IOHCR\+\_\+\+G6\+\_\+\+IO1}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6994edd44c8466c73563ebcecd3c9ab9}{TSC\+\_\+\+IOHCR\+\_\+\+G6\+\_\+\+IO2}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508bd77407f2294acef566ec79680f24}{TSC\+\_\+\+IOHCR\+\_\+\+G6\+\_\+\+IO3}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f2dfee7d77600fda369e454119851b7}{TSC\+\_\+\+IOHCR\+\_\+\+G6\+\_\+\+IO4}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga084806ce2eeaea2e540a8f8eff7359e8}{TSC\+\_\+\+IOHCR\+\_\+\+G7\+\_\+\+IO1}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga904ec89e24c54b8899aa2578c38580ce}{TSC\+\_\+\+IOHCR\+\_\+\+G7\+\_\+\+IO2}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga837cd46add4c630f7d1d335564ecd41c}{TSC\+\_\+\+IOHCR\+\_\+\+G7\+\_\+\+IO3}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga482cd03a685f379cc1b748f7684ce395}{TSC\+\_\+\+IOHCR\+\_\+\+G7\+\_\+\+IO4}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf93a44c09f3355e4940679eb7c80a068}{TSC\+\_\+\+IOHCR\+\_\+\+G8\+\_\+\+IO1}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172a21291f2b7b2de95004008721f646}{TSC\+\_\+\+IOHCR\+\_\+\+G8\+\_\+\+IO2}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaa845a5999eb2ede81a9d5c469a05c1}{TSC\+\_\+\+IOHCR\+\_\+\+G8\+\_\+\+IO3}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c4a0f449241d88969d59660bbbdac8c}{TSC\+\_\+\+IOHCR\+\_\+\+G8\+\_\+\+IO4}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd82b6899411d6e78512ed519d2c9a7f}{TSC\+\_\+\+IOASCR\+\_\+\+G1\+\_\+\+IO1}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fefef6a55f39aa48067a1c2524b4a86}{TSC\+\_\+\+IOASCR\+\_\+\+G1\+\_\+\+IO2}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d8ed0949d6947d14af3673b8df8bbed}{TSC\+\_\+\+IOASCR\+\_\+\+G1\+\_\+\+IO3}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315b64a0b36129c0af07aac7d9a074a1}{TSC\+\_\+\+IOASCR\+\_\+\+G1\+\_\+\+IO4}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc19a5bdb29490db6f0eb58e38b7e4e}{TSC\+\_\+\+IOASCR\+\_\+\+G2\+\_\+\+IO1}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79e85f60dd56c94d292afe16e94f5c1f}{TSC\+\_\+\+IOASCR\+\_\+\+G2\+\_\+\+IO2}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8228c36e743309c19108ec1acd6fa2b}{TSC\+\_\+\+IOASCR\+\_\+\+G2\+\_\+\+IO3}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a8d38ca46cc18da31ab4251d9600a56}{TSC\+\_\+\+IOASCR\+\_\+\+G2\+\_\+\+IO4}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee85c71c1ab007caab03b89054d905e7}{TSC\+\_\+\+IOASCR\+\_\+\+G3\+\_\+\+IO1}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dabef88c6eefffbfe230d2af841ab1a}{TSC\+\_\+\+IOASCR\+\_\+\+G3\+\_\+\+IO2}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c9bcda9c707d944ae3bc69ff990e0c1}{TSC\+\_\+\+IOASCR\+\_\+\+G3\+\_\+\+IO3}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b9496dae3ecdea0127cc48ca1f3b9bc}{TSC\+\_\+\+IOASCR\+\_\+\+G3\+\_\+\+IO4}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf630bc82f376391d7846b34d280abc94}{TSC\+\_\+\+IOASCR\+\_\+\+G4\+\_\+\+IO1}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac784e0da3d24f283c2d466c1ac100ac7}{TSC\+\_\+\+IOASCR\+\_\+\+G4\+\_\+\+IO2}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43060d8fa5382ba390da40a1386b93ff}{TSC\+\_\+\+IOASCR\+\_\+\+G4\+\_\+\+IO3}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd55955f843445f11d1c7d75c024ddaf}{TSC\+\_\+\+IOASCR\+\_\+\+G4\+\_\+\+IO4}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea67e6299dd4afdd1fbddfb9e810400b}{TSC\+\_\+\+IOASCR\+\_\+\+G5\+\_\+\+IO1}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac473ea3827fd3b8be7f680e2312c2c7b}{TSC\+\_\+\+IOASCR\+\_\+\+G5\+\_\+\+IO2}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ead086568ecc51e20d0b7b1854e1cbe}{TSC\+\_\+\+IOASCR\+\_\+\+G5\+\_\+\+IO3}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf712c84f43d1f00a89d3a351142588cb}{TSC\+\_\+\+IOASCR\+\_\+\+G5\+\_\+\+IO4}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab57e0cb1a489a65adcece563c1b2b657}{TSC\+\_\+\+IOASCR\+\_\+\+G6\+\_\+\+IO1}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga486fc83799f0b599a86535ac648f1966}{TSC\+\_\+\+IOASCR\+\_\+\+G6\+\_\+\+IO2}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13390ab79e7b1b53019e41476648a6cb}{TSC\+\_\+\+IOASCR\+\_\+\+G6\+\_\+\+IO3}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc48485735d1d84555a9b0f9a2bbf63c}{TSC\+\_\+\+IOASCR\+\_\+\+G6\+\_\+\+IO4}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafa6583c19f4cccd7408c0640d9a527b}{TSC\+\_\+\+IOASCR\+\_\+\+G7\+\_\+\+IO1}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f18b8a1325536d2a6b6d4419201a88d}{TSC\+\_\+\+IOASCR\+\_\+\+G7\+\_\+\+IO2}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81b2a03cdd4a4e1c9698d6b8269c9b0e}{TSC\+\_\+\+IOASCR\+\_\+\+G7\+\_\+\+IO3}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc37ecf4d213bfe1e6a7eadad1ef712e}{TSC\+\_\+\+IOASCR\+\_\+\+G7\+\_\+\+IO4}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bcfcacd23e4066b94e96123dfe3550f}{TSC\+\_\+\+IOASCR\+\_\+\+G8\+\_\+\+IO1}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf488334e8d87ba645f797bcf0f52387b}{TSC\+\_\+\+IOASCR\+\_\+\+G8\+\_\+\+IO2}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe93979868348844bde9664877060414}{TSC\+\_\+\+IOASCR\+\_\+\+G8\+\_\+\+IO3}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab85fdad743c240d1d8d0baaaec875298}{TSC\+\_\+\+IOASCR\+\_\+\+G8\+\_\+\+IO4}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7c90514a2b21ef121eb157ee318ba9}{TSC\+\_\+\+IOSCR\+\_\+\+G1\+\_\+\+IO1}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07a670311bcc0188d80a2836eb58a573}{TSC\+\_\+\+IOSCR\+\_\+\+G1\+\_\+\+IO2}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ccc80420fa141c83253ec8d0d5d8c75}{TSC\+\_\+\+IOSCR\+\_\+\+G1\+\_\+\+IO3}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d7a5de5458401ef7f637ac791bd03e}{TSC\+\_\+\+IOSCR\+\_\+\+G1\+\_\+\+IO4}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2642e94fd0535556cb1214b25ab54e82}{TSC\+\_\+\+IOSCR\+\_\+\+G2\+\_\+\+IO1}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7fdcf0810e671eae57b7fa808bb1e1}{TSC\+\_\+\+IOSCR\+\_\+\+G2\+\_\+\+IO2}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d07ef55b7a38154430c79df3792ef85}{TSC\+\_\+\+IOSCR\+\_\+\+G2\+\_\+\+IO3}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c5701fea4de413a0446bb50299db78e}{TSC\+\_\+\+IOSCR\+\_\+\+G2\+\_\+\+IO4}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbd5b56543201db684a3c3cf840fe9b4}{TSC\+\_\+\+IOSCR\+\_\+\+G3\+\_\+\+IO1}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga521dd998ded4c56b5ae57a3bc7a73969}{TSC\+\_\+\+IOSCR\+\_\+\+G3\+\_\+\+IO2}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42558ab59e1d8fe5b95d9c9d608926e8}{TSC\+\_\+\+IOSCR\+\_\+\+G3\+\_\+\+IO3}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fd6be0181629a724bcd0ff9927ef3d8}{TSC\+\_\+\+IOSCR\+\_\+\+G3\+\_\+\+IO4}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8f14899ff5b049f17080ab4ad73a78e}{TSC\+\_\+\+IOSCR\+\_\+\+G4\+\_\+\+IO1}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0edd6df22a62893fd06d623eed97818f}{TSC\+\_\+\+IOSCR\+\_\+\+G4\+\_\+\+IO2}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce6cc8fb0bbfe02e85987ddf5fa5621}{TSC\+\_\+\+IOSCR\+\_\+\+G4\+\_\+\+IO3}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56f71a21108c7bdf517abe879ef990cd}{TSC\+\_\+\+IOSCR\+\_\+\+G4\+\_\+\+IO4}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33091ef62bc05b2f348482a75d545593}{TSC\+\_\+\+IOSCR\+\_\+\+G5\+\_\+\+IO1}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10aec0233213b68740bb80772a1930f}{TSC\+\_\+\+IOSCR\+\_\+\+G5\+\_\+\+IO2}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87ba5a303406fdf8c9fb1bf25e074c0f}{TSC\+\_\+\+IOSCR\+\_\+\+G5\+\_\+\+IO3}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7cf2c83b88ec100e948aaee0b1c7bb9}{TSC\+\_\+\+IOSCR\+\_\+\+G5\+\_\+\+IO4}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed2e2b03e262d35c994f14cfb5f172d}{TSC\+\_\+\+IOSCR\+\_\+\+G6\+\_\+\+IO1}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f210fae3d97341f2d94e753538a5ef1}{TSC\+\_\+\+IOSCR\+\_\+\+G6\+\_\+\+IO2}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd96d6ff53e6ab99a00904cc71117022}{TSC\+\_\+\+IOSCR\+\_\+\+G6\+\_\+\+IO3}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab39c8dcda3f5d1c74ddedbaf709741d5}{TSC\+\_\+\+IOSCR\+\_\+\+G6\+\_\+\+IO4}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3385f46a99278be65b40c3586ee86c52}{TSC\+\_\+\+IOSCR\+\_\+\+G7\+\_\+\+IO1}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50b39ba39a76106db42595b8db7c5e4b}{TSC\+\_\+\+IOSCR\+\_\+\+G7\+\_\+\+IO2}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3de8ce4041a5aab4e1de11ba4bc1aec}{TSC\+\_\+\+IOSCR\+\_\+\+G7\+\_\+\+IO3}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8a494df48044ec17a5963f05dc22757}{TSC\+\_\+\+IOSCR\+\_\+\+G7\+\_\+\+IO4}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69d54f4e80ce860f644918a08577125f}{TSC\+\_\+\+IOSCR\+\_\+\+G8\+\_\+\+IO1}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c0f96e7bbe62fb765286e5af061bd5c}{TSC\+\_\+\+IOSCR\+\_\+\+G8\+\_\+\+IO2}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf54d34d7bb01be0253b7a38f9a00de76}{TSC\+\_\+\+IOSCR\+\_\+\+G8\+\_\+\+IO3}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978a6c0ce3c2748fdd73a015512b33ff}{TSC\+\_\+\+IOSCR\+\_\+\+G8\+\_\+\+IO4}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab72b81eebb75e5eb63d86e79e0a230db}{TSC\+\_\+\+IOCCR\+\_\+\+G1\+\_\+\+IO1}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed313819c3f07d83f966a707e71006a3}{TSC\+\_\+\+IOCCR\+\_\+\+G1\+\_\+\+IO2}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd978624dad34d428b0588fa6eda6940}{TSC\+\_\+\+IOCCR\+\_\+\+G1\+\_\+\+IO3}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41c929d5e60d13b71ff1d6745e281c4f}{TSC\+\_\+\+IOCCR\+\_\+\+G1\+\_\+\+IO4}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5754aa934264634361e0dda64c67f72}{TSC\+\_\+\+IOCCR\+\_\+\+G2\+\_\+\+IO1}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6bd0a2c23d06434ce49b8271df3c6a5}{TSC\+\_\+\+IOCCR\+\_\+\+G2\+\_\+\+IO2}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66346940b2e277bb02afb360614a0e8a}{TSC\+\_\+\+IOCCR\+\_\+\+G2\+\_\+\+IO3}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4078647a88048212fa079fb24dddbbd4}{TSC\+\_\+\+IOCCR\+\_\+\+G2\+\_\+\+IO4}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga753ebf022dcbf06c303d3bf21eb3518f}{TSC\+\_\+\+IOCCR\+\_\+\+G3\+\_\+\+IO1}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8c5c738f9eda3f412821c588fc7ca7d}{TSC\+\_\+\+IOCCR\+\_\+\+G3\+\_\+\+IO2}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ff45a42f7cb42606c71a6e31117e87c}{TSC\+\_\+\+IOCCR\+\_\+\+G3\+\_\+\+IO3}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f69b350a1c5606bcdbfa92bb5065c29}{TSC\+\_\+\+IOCCR\+\_\+\+G3\+\_\+\+IO4}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625564916e51f7c314c9697fb846407d}{TSC\+\_\+\+IOCCR\+\_\+\+G4\+\_\+\+IO1}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3079a52ff10b641604f4a0f6e9feb39}{TSC\+\_\+\+IOCCR\+\_\+\+G4\+\_\+\+IO2}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc53df7e1044fb53600ae195f2ca2d4b}{TSC\+\_\+\+IOCCR\+\_\+\+G4\+\_\+\+IO3}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261d0ef6bfce853e8b015cb02968365b}{TSC\+\_\+\+IOCCR\+\_\+\+G4\+\_\+\+IO4}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7282fe34b896af2a10d956b296d6721e}{TSC\+\_\+\+IOCCR\+\_\+\+G5\+\_\+\+IO1}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdff67a963895adb140a7097a33d9eb7}{TSC\+\_\+\+IOCCR\+\_\+\+G5\+\_\+\+IO2}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b69671302430ce7d25ea62c9db1eb7e}{TSC\+\_\+\+IOCCR\+\_\+\+G5\+\_\+\+IO3}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga246a8e90cd92cdcadbbe9cd6229de582}{TSC\+\_\+\+IOCCR\+\_\+\+G5\+\_\+\+IO4}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eadf59ed3695683921fe7de6bf95d12}{TSC\+\_\+\+IOCCR\+\_\+\+G6\+\_\+\+IO1}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ca002c2c5c77326e9f4ede0e6e2ff0}{TSC\+\_\+\+IOCCR\+\_\+\+G6\+\_\+\+IO2}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeead1322b93830f3d62e940d7240e2f3}{TSC\+\_\+\+IOCCR\+\_\+\+G6\+\_\+\+IO3}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd5115b9bdeb46a1cf8d3d69ab064d4c}{TSC\+\_\+\+IOCCR\+\_\+\+G6\+\_\+\+IO4}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadf1cc88082b9e690efa07ebf84f86a6}{TSC\+\_\+\+IOCCR\+\_\+\+G7\+\_\+\+IO1}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c9394233e52ad08b5a331878d5f0b8}{TSC\+\_\+\+IOCCR\+\_\+\+G7\+\_\+\+IO2}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab55ddd0d3ee2fdfca995f82982396ba7}{TSC\+\_\+\+IOCCR\+\_\+\+G7\+\_\+\+IO3}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a35ca0ae1a952d2058adc0cbed163f4}{TSC\+\_\+\+IOCCR\+\_\+\+G7\+\_\+\+IO4}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga505d18ed8927c2ef746006682f671344}{TSC\+\_\+\+IOCCR\+\_\+\+G8\+\_\+\+IO1}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03064c73fd25c29ead1dd1c361a6b911}{TSC\+\_\+\+IOCCR\+\_\+\+G8\+\_\+\+IO2}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6a8c3cead6d177c759df7f09f2a4152}{TSC\+\_\+\+IOCCR\+\_\+\+G8\+\_\+\+IO3}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad69b9268364a0c32da12dccc2f33ffac}{TSC\+\_\+\+IOCCR\+\_\+\+G8\+\_\+\+IO4}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18c3723e70c9f2fd76ee3b077cd6b491}{TSC\+\_\+\+IOGCSR\+\_\+\+G1E}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f40198e18f4fda5b1aa9a8c77e67f10}{TSC\+\_\+\+IOGCSR\+\_\+\+G2E}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fa19847b92a1cf45e004f0567fe867f}{TSC\+\_\+\+IOGCSR\+\_\+\+G3E}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga486b5c9d1448b68e82321c2a06679157}{TSC\+\_\+\+IOGCSR\+\_\+\+G4E}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c0350f2951a8932f68644cc46e0768b}{TSC\+\_\+\+IOGCSR\+\_\+\+G5E}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31fa42d25ae9646ec8a0d6a53023ffff}{TSC\+\_\+\+IOGCSR\+\_\+\+G6E}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15d928b53c999dd82c372e340e369402}{TSC\+\_\+\+IOGCSR\+\_\+\+G7E}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9736702559c92cf102b195cb85737431}{TSC\+\_\+\+IOGCSR\+\_\+\+G8E}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86fdc03c565bec02f1f5e32c5df65459}{TSC\+\_\+\+IOGCSR\+\_\+\+G1S}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaabb77752f29df4122ed3e7d146ecfbd}{TSC\+\_\+\+IOGCSR\+\_\+\+G2S}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0efba4a5e486fb9085528cebfa27d93}{TSC\+\_\+\+IOGCSR\+\_\+\+G3S}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2430ab8b88a76cf62aced0c8bb1efd9a}{TSC\+\_\+\+IOGCSR\+\_\+\+G4S}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86780b4dc1a9d63b9bafb358ee0e87ed}{TSC\+\_\+\+IOGCSR\+\_\+\+G5S}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf71d10228aa7a2440394403cf31f5519}{TSC\+\_\+\+IOGCSR\+\_\+\+G6S}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a59bde1aa432fbae77923c67cd9eb2}{TSC\+\_\+\+IOGCSR\+\_\+\+G7S}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2291afe0635f467c88e0b364304f159}{TSC\+\_\+\+IOGCSR\+\_\+\+G8S}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38399b5dcfbab2a1766fd39be2f35b8d}{TSC\+\_\+\+IOGXCR\+\_\+\+CNT}}~((uint32\+\_\+t)0x00003\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{USART\+\_\+\+CR1\+\_\+\+UE}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf035f3a6674183945975fdda9e5d3a}{USART\+\_\+\+CR1\+\_\+\+UESM}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{USART\+\_\+\+CR1\+\_\+\+RE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{USART\+\_\+\+CR1\+\_\+\+TE}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{USART\+\_\+\+CR1\+\_\+\+IDLEIE}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}{USART\+\_\+\+CR1\+\_\+\+RXNEIE}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{USART\+\_\+\+CR1\+\_\+\+TCIE}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}{USART\+\_\+\+CR1\+\_\+\+TXEIE}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{USART\+\_\+\+CR1\+\_\+\+PEIE}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe}{USART\+\_\+\+CR1\+\_\+\+PS}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}{USART\+\_\+\+CR1\+\_\+\+PCE}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad831dfc169fcf14b7284984dbecf322d}{USART\+\_\+\+CR1\+\_\+\+WAKE}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf15ab248c1ff14e344bf95a494c3ad8}{USART\+\_\+\+CR1\+\_\+\+M0}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ae32b0c22f90fa8295d2ed96c2fd54d}{USART\+\_\+\+CR1\+\_\+\+MME}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac6e25c121fc78142f8866809bc98aaa}{USART\+\_\+\+CR1\+\_\+\+CMIE}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed6caeb0cb48f1a7b34090f31a92a8e2}{USART\+\_\+\+CR1\+\_\+\+OVER8}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d95af966e08146e1172c4b828bda38}{USART\+\_\+\+CR1\+\_\+\+DEDT}}~((uint32\+\_\+t)0x001\+F0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b664114104da4e943d96b59ba37142}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9691b8bc3d8dcc892379bf7d920b6396}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeafaf7f6ddcceffd20558f162dd9c8e1}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe2670a86aa9a616ff375b6930ffa70b}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa005f970098bde194883b57529b0d306}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+4}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bdc2e80e4545996ecb5901915d13e28}{USART\+\_\+\+CR1\+\_\+\+DEAT}}~((uint32\+\_\+t)0x03\+E00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3c5a5427a9d6f31a4dff944079379c3}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+0}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga915c67729309721386a3211e7ef9c097}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+1}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37334305484b5177eb2b0c0fbd38f333}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+2}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad9044f6093b026dae8651416935dd2a}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+3}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21679d47bc5412b3ff3821da03d3695e}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+4}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfe55005a97f8ea7ca8e630e6c08912d}{USART\+\_\+\+CR1\+\_\+\+RTOIE}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae527749fded038f642974711b1d53ba3}{USART\+\_\+\+CR1\+\_\+\+EOBIE}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae19a4c9577dfb1569cf6f564fe6c4949}{USART\+\_\+\+CR1\+\_\+\+M1}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f0288b9c6aaeca7cb6550a2e6833e2}{USART\+\_\+\+CR1\+\_\+M}}~((uint32\+\_\+t)0x10001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8588feb26d8b36054a060d6b691823}{USART\+\_\+\+CR2\+\_\+\+ADDM7}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f9bc41700717fd93548e0e95b6072ed}{USART\+\_\+\+CR2\+\_\+\+LBDL}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4}{USART\+\_\+\+CR2\+\_\+\+LBDIE}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a62e93ae7864e89622bdd92508b615e}{USART\+\_\+\+CR2\+\_\+\+LBCL}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{USART\+\_\+\+CR2\+\_\+\+CPHA}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68}{USART\+\_\+\+CR2\+\_\+\+CPOL}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a396cde02ffa0c4d3fd9817b6af853}{USART\+\_\+\+CR2\+\_\+\+CLKEN}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf993e483318ebcecffd18649de766dc6}{USART\+\_\+\+CR2\+\_\+\+STOP}}~((uint32\+\_\+t)0x00003000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee6ee01c6e5325b378b2209ef20d0a61}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+0}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b24d14f0e5d1c76c878b08aad44d02b}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+1}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8931efa62c29d92f5c0ec5a05f907ef}{USART\+\_\+\+CR2\+\_\+\+LINEN}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aecba5721df1c1adb6d0264625accad}{USART\+\_\+\+CR2\+\_\+\+SWAP}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff10115e1adb07c00f42627cedf01e5}{USART\+\_\+\+CR2\+\_\+\+RXINV}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc2ad93cdc6d8f138f455a2fb671a211}{USART\+\_\+\+CR2\+\_\+\+TXINV}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f743bbd3df209bd1d434b17e08a78fe}{USART\+\_\+\+CR2\+\_\+\+DATAINV}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7342ab16574cebf157aa885a79986812}{USART\+\_\+\+CR2\+\_\+\+MSBFIRST}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa290a89959d43fecf43f89d66123a0a}{USART\+\_\+\+CR2\+\_\+\+ABREN}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b0a61926b32b1bbe136944c4133d2be}{USART\+\_\+\+CR2\+\_\+\+ABRMODE}}~((uint32\+\_\+t)0x00600000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a9e3740bd087f5170c58b85bc4e689}{USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+0}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac439d0281ee2e6f20261076a50314cff}{USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+1}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab89524eda63950f55bc47208a66b7dca}{USART\+\_\+\+CR2\+\_\+\+RTOEN}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee77fac25142271ad56d49685e518b3}{USART\+\_\+\+CR2\+\_\+\+ADD}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{USART\+\_\+\+CR3\+\_\+\+EIE}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c66373bfbae7724c836ac63b8411dd}{USART\+\_\+\+CR3\+\_\+\+IREN}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22af8d399f1adda62e31186f0309af80}{USART\+\_\+\+CR3\+\_\+\+IRLP}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac71129810fab0b46d91161a39e3f8d01}{USART\+\_\+\+CR3\+\_\+\+HDSEL}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f3b70b2ee9ff0b59e952fd7ab04373c}{USART\+\_\+\+CR3\+\_\+\+NACK}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9180b9249a26988f71d4bb2b0c3eec27}{USART\+\_\+\+CR3\+\_\+\+SCEN}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff130f15493c765353ec2fd605667c5a}{USART\+\_\+\+CR3\+\_\+\+DMAR}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993}{USART\+\_\+\+CR3\+\_\+\+DMAT}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{USART\+\_\+\+CR3\+\_\+\+RTSE}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{USART\+\_\+\+CR3\+\_\+\+CTSE}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}{USART\+\_\+\+CR3\+\_\+\+CTSIE}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{USART\+\_\+\+CR3\+\_\+\+ONEBIT}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33d63c7953788124179cd18a8890a91a}{USART\+\_\+\+CR3\+\_\+\+OVRDIS}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f1b53b09336e82958755747853a753}{USART\+\_\+\+CR3\+\_\+\+DDRE}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd65f9fd10ee8e99db1118828deb0441}{USART\+\_\+\+CR3\+\_\+\+DEM}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2000c42015289291da1c58fe27800d64}{USART\+\_\+\+CR3\+\_\+\+DEP}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac63401e737dd8c4ac061a67e092fbece}{USART\+\_\+\+CR3\+\_\+\+SCARCNT}}~((uint32\+\_\+t)0x000\+E0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab41fee0ce74f648c1da1bdf5afb0f88e}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+0}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga236904fec78373f4fa02948bbf1db56a}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+1}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81fd59d184128d73b8b82d249614cb27}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+2}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d102b464f15cbe18b0d83b61150293}{USART\+\_\+\+CR3\+\_\+\+WUS}}~((uint32\+\_\+t)0x00300000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37cfcb3873910e786d2ead7e7d4fb6bf}{USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+0}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3187bcba3c2e213f8a0523aa02837b32}{USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+1}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8006ca5d160f9805977f2c77f146a75c}{USART\+\_\+\+CR3\+\_\+\+WUFIE}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d7dd57632bcc0f7f3b635da39b4be3e}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+FRACTION}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+MANTISSA}}~((uint32\+\_\+t)0x0000\+FFF0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b423f0f4baf7d510ea70477e5c9203}{USART\+\_\+\+GTPR\+\_\+\+PSC}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e927fad0bfa430f54007e158e01f43b}{USART\+\_\+\+GTPR\+\_\+\+GT}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f6cdc5aefbbb5959a978588c1a6047e}{USART\+\_\+\+RTOR\+\_\+\+RTO}}~((uint32\+\_\+t)0x00\+FFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f65309076ce671d0efac5265eb276d}{USART\+\_\+\+RTOR\+\_\+\+BLEN}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad261e1474dfb5329b5520e22790b026b}{USART\+\_\+\+RQR\+\_\+\+ABRRQ}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d1a36c6b492c425b4e5cc94d983ecf1}{USART\+\_\+\+RQR\+\_\+\+SBKRQ}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aae0f4fb0a74822ce212ea7d9b8463a}{USART\+\_\+\+RQR\+\_\+\+MMRQ}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b148ee7c697bbcf836648063613612a}{USART\+\_\+\+RQR\+\_\+\+RXFRQ}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa40d2e52b5955b30c9399eb3dec769e8}{USART\+\_\+\+RQR\+\_\+\+TXFRQ}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10e69d231b67d698ab59db3d338baa6}{USART\+\_\+\+ISR\+\_\+\+PE}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27cc4dfb6d5e817a69c80471b87deb4b}{USART\+\_\+\+ISR\+\_\+\+FE}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09c7d19477a091689f50bd0ef5b6a3d8}{USART\+\_\+\+ISR\+\_\+\+NE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e5b4a08e3655bed8ec3022947cfc542}{USART\+\_\+\+ISR\+\_\+\+ORE}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacee745b19e0a6073280d234fdc96e627}{USART\+\_\+\+ISR\+\_\+\+IDLE}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39da7549976e5a5c91deff40e6044f03}{USART\+\_\+\+ISR\+\_\+\+RXNE}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa41e8667b30453a6b966aded9f5e8cbb}{USART\+\_\+\+ISR\+\_\+\+TC}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab59be9f02a6e304a82da3e298c6a72ab}{USART\+\_\+\+ISR\+\_\+\+TXE}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf00a820cca1d3bb31f9f4f602f070c44}{USART\+\_\+\+ISR\+\_\+\+LBDF}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fb259765d41183dc3c5fd36831358d1}{USART\+\_\+\+ISR\+\_\+\+CTSIF}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89131b07184422c83fda07ca20d4ce4c}{USART\+\_\+\+ISR\+\_\+\+CTS}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09f8a368294fb6a5c47de1193484f3b8}{USART\+\_\+\+ISR\+\_\+\+RTOF}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32ba49f7fad9ab499c6f2a1a1780c904}{USART\+\_\+\+ISR\+\_\+\+EOBF}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae762a0bed3b7ecde26377eccd40d1e10}{USART\+\_\+\+ISR\+\_\+\+ABRE}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbbfac6c1ba908d265572184b02daed2}{USART\+\_\+\+ISR\+\_\+\+ABRF}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb7fb858e7f0dec99740570ecfb922cc}{USART\+\_\+\+ISR\+\_\+\+BUSY}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8199e4dab14311318c87b77ef758c2f9}{USART\+\_\+\+ISR\+\_\+\+CMF}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74aecf8406973a8fd5c02615d8a7b2d1}{USART\+\_\+\+ISR\+\_\+\+SBKF}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df19201dd47f3bd43954621c88ef4a3}{USART\+\_\+\+ISR\+\_\+\+RWU}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ea420fd72b3f22e3ae5c22242c6b72}{USART\+\_\+\+ISR\+\_\+\+WUF}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1433ae77d20ec6da645117cde536f81}{USART\+\_\+\+ISR\+\_\+\+TEACK}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa513c61dd111de0945d8dd0778e70ad5}{USART\+\_\+\+ISR\+\_\+\+REACK}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga404185136eb68f679e82e0187d66e411}{USART\+\_\+\+ICR\+\_\+\+PECF}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8400b4500c41800e5f18fc7291a64c9f}{USART\+\_\+\+ICR\+\_\+\+FECF}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad50b0d2460df1cbddd9576c2f4637312}{USART\+\_\+\+ICR\+\_\+\+NCF}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375f76b0670ffeb5d2691592d9e7c422}{USART\+\_\+\+ICR\+\_\+\+ORECF}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d4d7675c0d36ce4347c3509d27c0760}{USART\+\_\+\+ICR\+\_\+\+IDLECF}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf92ea54425a962dde662b10b61d0250}{USART\+\_\+\+ICR\+\_\+\+TCCF}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7d1bc407d9e4168d7059043fe8e50f}{USART\+\_\+\+ICR\+\_\+\+LBDCF}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a630d4a5e4ce10ad6fdb9da47126f4f}{USART\+\_\+\+ICR\+\_\+\+CTSCF}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d2a589246fecc7a05607c22ea7e7ee3}{USART\+\_\+\+ICR\+\_\+\+RTOCF}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42bb71b7141c9fe56a06377a0071b616}{USART\+\_\+\+ICR\+\_\+\+EOBCF}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5478360c2639166c4d645b64cbf371be}{USART\+\_\+\+ICR\+\_\+\+CMCF}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0526db5696016ae784e46b80027044fa}{USART\+\_\+\+ICR\+\_\+\+WUCF}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1e63e26cd15479d01a5f13991e1184}{USART\+\_\+\+RDR\+\_\+\+RDR}}~((uint32\+\_\+t)0x000001\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab55732f51dc738c19c3d5b6d6d9d081}{USART\+\_\+\+TDR\+\_\+\+TDR}}~((uint32\+\_\+t)0x000001\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga400774feb33ed7544d57d6a0a76e0f70}{WWDG\+\_\+\+CR\+\_\+T}}~((uint32\+\_\+t)0x0000007F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d510237467b8e10ca1001574671ad8e}{WWDG\+\_\+\+CR\+\_\+\+T0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed4b5d3f4d2e0540058fd2253a8feb95}{WWDG\+\_\+\+CR\+\_\+\+T1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e9559da387f10bac2dc8ab0d4f6e6c}{WWDG\+\_\+\+CR\+\_\+\+T2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1e344f4a12c60e57cb643511379b261}{WWDG\+\_\+\+CR\+\_\+\+T3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1f89d17eb4b3bb1b67c2b0185061e45}{WWDG\+\_\+\+CR\+\_\+\+T4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc9870e0e3a5c171b9c1db817afcf0ee}{WWDG\+\_\+\+CR\+\_\+\+T5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a493575c9a7c6006a3af9d13399268}{WWDG\+\_\+\+CR\+\_\+\+T6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab647e9997b8b8e67de72af1aaea3f52f}{WWDG\+\_\+\+CR\+\_\+\+WDGA}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfbb9991bd6a3699399ca569c71fe8c9}{WWDG\+\_\+\+CFR\+\_\+W}}~((uint32\+\_\+t)0x0000007F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae37e08098d003f44eb8770a9d9bd40d0}{WWDG\+\_\+\+CFR\+\_\+\+W0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga698b68239773862647ef5f9d963b80c4}{WWDG\+\_\+\+CFR\+\_\+\+W1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166845425e89d01552bac0baeec686d9}{WWDG\+\_\+\+CFR\+\_\+\+W2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga344253edc9710aa6db6047b76cce723b}{WWDG\+\_\+\+CFR\+\_\+\+W3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec3a0817a2dcde78414d02c0cb5d201d}{WWDG\+\_\+\+CFR\+\_\+\+W4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8032c21626b10fcf5cd8ad36bc051663}{WWDG\+\_\+\+CFR\+\_\+\+W5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga106cdb96da03ce192628f54cefcbec2f}{WWDG\+\_\+\+CFR\+\_\+\+W6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga067b1d8238f1d5613481aba71a946638}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB}}~((uint32\+\_\+t)0x00000180)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4858525604534e493b8a09e0b04ace61}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB0}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d53e6fa74c43522ebacd6dd6f450d33}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB1}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931941dc5d795502371ac5dd8fbac1e9}{WWDG\+\_\+\+CFR\+\_\+\+EWI}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96cf9ddd91b6079c5aceef6f3e857b69}{WWDG\+\_\+\+SR\+\_\+\+EWIF}}~((uint32\+\_\+t)0x00000001)
\end{DoxyCompactItemize}
\doxysubsubsubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\+\_\+\+Type}} \{ \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1}{TAMP\+\_\+\+STAMP\+\_\+\+IRQn}} = 2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777}{RTC\+\_\+\+WKUP\+\_\+\+IRQn}} = 3
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae64d8fb6f0a1b39a3d8ac8febc0d8b22}{EXTI2\+\_\+\+TSC\+\_\+\+IRQn}} = 8
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb}{ADC1\+\_\+\+IRQn}} = 18
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e}{TIM1\+\_\+\+BRK\+\_\+\+TIM15\+\_\+\+IRQn}} = 24
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646}{TIM1\+\_\+\+UP\+\_\+\+TIM16\+\_\+\+IRQn}} = 25
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c}{TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM17\+\_\+\+IRQn}} = 26
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\+\_\+\+CC\+\_\+\+IRQn}} = 27
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2\+C2\+\_\+\+EV\+\_\+\+IRQn}} = 33
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2\+C2\+\_\+\+ER\+\_\+\+IRQn}} = 34
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\+\_\+\+IRQn}} = 36
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\+\_\+\+IRQn}} = 39
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44}{SPI3\+\_\+\+IRQn}} = 51
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45}{TIM6\+\_\+\+DAC\+\_\+\+IRQn}} = 54
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a40c0519ba4c65202ea0daefff69ddb51}{COMP2\+\_\+\+IRQn}} = 64
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3414343307c991802f031db26cc6ced7}{COMP4\+\_\+6\+\_\+\+IRQn}} = 65
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a}{I2\+C3\+\_\+\+EV\+\_\+\+IRQn}} = 72
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e}{I2\+C3\+\_\+\+ER\+\_\+\+IRQn}} = 73
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f}{FPU\+\_\+\+IRQn}} = 81
 \}
\begin{DoxyCompactList}\small\item\em STM32\+F301x6/\+STM32\+F301x8 device Interrupt Number Definition, according to the selected device in \doxylink{group___library__configuration__section}{Library\+\_\+configuration\+\_\+section}. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}
CMSIS STM32\+F301x6/\+STM32\+F301x8 Devices Peripheral Access Layer Header File. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+1.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
12-\/Sept-\/2014 \begin{DoxyVerb}     This file contains:
      - Data structures and the address mapping for all peripherals
      - Peripheral's registers declarations and bits definition
      - Macros to access peripheralпїЅs registers hardware
\end{DoxyVerb}

\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsubsection*{\begin{center}\copyright{} COPYRIGHT(c) 2014 STMicroelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "{}\+AS IS"{} AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 