# Unit 10: FPGA and ASIC Design

## ðŸ“‹ Unit Overview

**FPGA and ASIC** represent the two main implementation paths for digital designs. This unit compares these technologies, covering FPGA architecture, ASIC design flow, and the trade-offs in choosing between them.

---

## ðŸŽ¯ Unit Learning Objectives

After completing this unit, you will be able to:
- Understand FPGA architecture and programming
- Follow the complete ASIC design flow
- Compare FPGA vs ASIC for different applications
- Make informed technology selection decisions

---

## ðŸ“Š FPGA vs ASIC Overview

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    IMPLEMENTATION PATHS                              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚                        Digital Design                                â”‚
â”‚                            â”‚                                         â”‚
â”‚              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                          â”‚
â”‚              â”‚                           â”‚                           â”‚
â”‚              â–¼                           â–¼                           â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”               â”‚
â”‚   â”‚        FPGA         â”‚     â”‚        ASIC         â”‚               â”‚
â”‚   â”‚ (Field Programmable â”‚     â”‚ (Application        â”‚               â”‚
â”‚   â”‚  Gate Array)        â”‚     â”‚  Specific IC)       â”‚               â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜               â”‚
â”‚              â”‚                           â”‚                           â”‚
â”‚              â–¼                           â–¼                           â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”               â”‚
â”‚   â”‚ â€¢ Buy off-the-shelf â”‚     â”‚ â€¢ Custom fabricated â”‚               â”‚
â”‚   â”‚ â€¢ Program in field  â”‚     â”‚ â€¢ Fixed after fab   â”‚               â”‚
â”‚   â”‚ â€¢ Fast time-to-mkt  â”‚     â”‚ â€¢ Months to produce â”‚               â”‚
â”‚   â”‚ â€¢ Higher unit cost  â”‚     â”‚ â€¢ Lower unit cost   â”‚               â”‚
â”‚   â”‚ â€¢ Lower performance â”‚     â”‚ â€¢ Best performance  â”‚               â”‚
â”‚   â”‚ â€¢ More power/area   â”‚     â”‚ â€¢ Optimized P & A   â”‚               â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜               â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   When to choose:                                                   â”‚
â”‚                                                                      â”‚
â”‚   FPGA best for:              ASIC best for:                        â”‚
â”‚   â€¢ Prototyping               â€¢ High volume (>100K units)          â”‚
â”‚   â€¢ Low volume (<10K)         â€¢ Maximum performance                â”‚
â”‚   â€¢ Reconfigurable systems    â€¢ Lowest power                       â”‚
â”‚   â€¢ Fast time-to-market       â€¢ Lowest unit cost                   â”‚
â”‚   â€¢ Algorithm development     â€¢ Analog/mixed-signal               â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ðŸ“ˆ Cost Comparison

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    COST vs VOLUME                                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Total                                                              â”‚
â”‚   Cost ($)                                                          â”‚
â”‚       â†‘                                                             â”‚
â”‚       â”‚                                                             â”‚
â”‚       â”‚  ASIC                                                       â”‚
â”‚       â”‚  Total                        â•±                             â”‚
â”‚       â”‚   â•±                         â•±                               â”‚
â”‚       â”‚  â•±                        â•±                                 â”‚
â”‚       â”‚ â•±                       â•±                                   â”‚
â”‚       â”‚â•±                      â•±  FPGA                               â”‚
â”‚       â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â—â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                 â”‚
â”‚       â”‚               Crossover                                     â”‚
â”‚       â”‚               point                                         â”‚
â”‚       â”‚              (~50-100K                                      â”‚
â”‚       â”‚               units)                                        â”‚
â”‚       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ Volume         â”‚
â”‚                                                                      â”‚
â”‚   ASIC:                            FPGA:                            â”‚
â”‚   High NRE ($1M-$100M)             Low/no NRE                       â”‚
â”‚   Low unit cost ($1-$10)           Higher unit ($10-$1000)          â”‚
â”‚                                                                      â”‚
â”‚   NRE = Non-Recurring Engineering (design, masks, tooling)         â”‚
â”‚                                                                      â”‚
â”‚   Break-even: $\frac{NRE_{ASIC}}{Cost_{FPGA} - Cost_{ASIC}}$       â”‚
â”‚                                                                      â”‚
â”‚   Example:                                                          â”‚
â”‚   NRE_ASIC = $5M, Cost_FPGA = $50, Cost_ASIC = $5                 â”‚
â”‚   Break-even = $5M / ($50-$5) = 111,111 units                      â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ðŸ“š Chapter Index

| Chapter | Topic | Key Concepts |
|---------|-------|--------------|
| 10.1 | [FPGA Architecture](01-fpga-architecture.md) | LUTs, CLBs, routing, block RAM, DSP |
| 10.2 | [FPGA Design Flow](02-fpga-design-flow.md) | Synthesis, P&R, timing closure |
| 10.3 | [ASIC Design Flow](03-asic-design-flow.md) | RTL to GDSII, verification, signoff |
| 10.4 | [FPGA vs ASIC Comparison](04-fpga-asic-comparison.md) | Trade-offs, selection criteria |

---

## ðŸ”‘ Key Terminology

| Term | Definition |
|------|------------|
| LUT | Look-Up Table - basic logic element in FPGA |
| CLB | Configurable Logic Block - FPGA logic cluster |
| NRE | Non-Recurring Engineering costs |
| RTL | Register Transfer Level description |
| Netlist | Gate-level representation of design |
| GDSII | Graphic Database System II - mask layout format |

---

## ðŸ”— Navigation

| Previous | Up | Next |
|----------|-------|------|
| â† [Unit 9: Testing](../09-Testing-Verification/README.md) | [Course Home](../README.md) | [FPGA Architecture â†’](01-fpga-architecture.md) |
