#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Sep  5 17:41:58 2025
# Process ID         : 64040
# Current directory  : /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.runs/impl_1
# Command line       : vivado -log xilinx_dma_pcie_ep.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source xilinx_dma_pcie_ep.tcl -notrace
# Log file           : /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.runs/impl_1/xilinx_dma_pcie_ep.vdi
# Journal file       : /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.runs/impl_1/vivado.jou
# Running On         : lampranthus
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : AMD Ryzen 5 5500U with Radeon Graphics
# CPU Frequency      : 2014.102 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16052 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20347 MB
# Available Virtual  : 11697 MB
#-----------------------------------------------------------
source xilinx_dma_pcie_ep.tcl -notrace
Command: link_design -top xilinx_dma_pcie_ep -part xc7vx690tffg1761-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
INFO: [Project 1-454] Reading design checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_0.dcp' for cell 'xdma_0_i'
INFO: [Project 1-454] Reading design checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'xdma_app_i/blk_mem_axiLM_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'xdma_app_i/blk_mem_xdma_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1952.586 ; gain = 0.000 ; free physical = 8618 ; free virtual = 10277
INFO: [Netlist 29-17] Analyzing 1549 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc] for cell 'xdma_0_i/inst/pcie3_ip_i/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc:128]
INFO: [Timing 38-2] Deriving generated clocks [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc:128]
create_generated_clock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2995.723 ; gain = 765.453 ; free physical = 7738 ; free virtual = 9424
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc] for cell 'xdma_0_i/inst/pcie3_ip_i/inst'
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_0_board.xdc] for cell 'xdma_0_i/inst'
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_0_board.xdc] for cell 'xdma_0_i/inst'
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/source/xdma_0_pcie3_7vx_ip.xdc] for cell 'xdma_0_i/inst'
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/source/xdma_0_pcie3_7vx_ip.xdc] for cell 'xdma_0_i/inst'
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/imports/xilinx_xdma_pcie_x0y0.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ {*/AXI_BRAM_CTL/U0/gint_inst*.mem_reg*} && PRIMITIVE_TYPE =~ {*BRAM*}}'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/imports/xilinx_xdma_pcie_x0y0.xdc:140]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ {*xdma_inst/U0/gint_inst*.mem_reg*} && PRIMITIVE_TYPE =~ {*BRAM*}}'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/imports/xilinx_xdma_pcie_x0y0.xdc:140]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ {*axi_bram_gen_bypass_inst/U0/gint_inst*.mem_reg*} && PRIMITIVE_TYPE =~ {*BRAM*}}'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/imports/xilinx_xdma_pcie_x0y0.xdc:140]
WARNING: [Vivado 12-180] No cells matched '*'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/imports/xilinx_xdma_pcie_x0y0.xdc:140]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'REQP-1839' object list specifies likely unusable hierarchical instance 'xdma_app_i/blk_mem_xdma_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/imports/xilinx_xdma_pcie_x0y0.xdc:140]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'REQP-1839' object list specifies likely unusable hierarchical instance 'xdma_app_i/blk_mem_xdma_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/imports/xilinx_xdma_pcie_x0y0.xdc:140]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'REQP-1839' object list specifies likely unusable hierarchical instance 'xdma_app_i/blk_mem_xdma_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/imports/xilinx_xdma_pcie_x0y0.xdc:140]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'REQP-1839' object list specifies likely unusable hierarchical instance 'xdma_app_i/blk_mem_xdma_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/imports/xilinx_xdma_pcie_x0y0.xdc:140]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'REQP-1839' object list specifies likely unusable hierarchical instance 'xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/imports/xilinx_xdma_pcie_x0y0.xdc:140]
WARNING: [Vivado 12-508] No pins matched '*'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/imports/xilinx_xdma_pcie_x0y0.xdc:142]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/imports/xilinx_xdma_pcie_x0y0.xdc:142]
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/imports/xilinx_xdma_pcie_x0y0.xdc]
INFO: [Project 1-1714] 7 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 10 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2995.723 ; gain = 0.000 ; free physical = 7731 ; free virtual = 9418
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 567 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 20 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 520 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 18 instances
  RAM64X1S => RAM64X1S (RAMS64E): 9 instances

14 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 2995.723 ; gain = 1614.262 ; free physical = 7731 ; free virtual = 9418
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 23 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3003.727 ; gain = 0.000 ; free physical = 7689 ; free virtual = 9376

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17c4f5d54

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3003.727 ; gain = 0.000 ; free physical = 7672 ; free virtual = 9359

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 17c4f5d54

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3319.711 ; gain = 0.000 ; free physical = 7325 ; free virtual = 9013

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 17c4f5d54

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3319.711 ; gain = 0.000 ; free physical = 7325 ; free virtual = 9013
Phase 1 Initialization | Checksum: 17c4f5d54

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3319.711 ; gain = 0.000 ; free physical = 7325 ; free virtual = 9013

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 17c4f5d54

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3319.711 ; gain = 0.000 ; free physical = 7327 ; free virtual = 9014

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 17c4f5d54

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3319.711 ; gain = 0.000 ; free physical = 7327 ; free virtual = 9014
Phase 2 Timer Update And Timing Data Collection | Checksum: 17c4f5d54

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3319.711 ; gain = 0.000 ; free physical = 7327 ; free virtual = 9014

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 6 inverters resulting in an inversion of 18 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 10 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 120bc138c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3319.711 ; gain = 0.000 ; free physical = 7331 ; free virtual = 9019
Retarget | Checksum: 120bc138c
INFO: [Opt 31-389] Phase Retarget created 36 cells and removed 1177 cells
INFO: [Opt 31-1021] In phase Retarget, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 9 load pin(s).
Phase 4 Constant propagation | Checksum: 18f3dd714

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3319.711 ; gain = 0.000 ; free physical = 7333 ; free virtual = 9020
Constant propagation | Checksum: 18f3dd714
INFO: [Opt 31-389] Phase Constant propagation created 1169 cells and removed 1449 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3319.711 ; gain = 0.000 ; free physical = 7333 ; free virtual = 9020
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3319.711 ; gain = 0.000 ; free physical = 7334 ; free virtual = 9022
Phase 5 Sweep | Checksum: 1a51beec3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3319.711 ; gain = 0.000 ; free physical = 7335 ; free virtual = 9022
Sweep | Checksum: 1a51beec3
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3254 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 116cef755

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3351.727 ; gain = 32.016 ; free physical = 7335 ; free virtual = 9023
BUFG optimization | Checksum: 116cef755
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 116cef755

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3351.727 ; gain = 32.016 ; free physical = 7335 ; free virtual = 9023
Shift Register Optimization | Checksum: 116cef755
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 2 pins
Phase 8 Post Processing Netlist | Checksum: 149080c4c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3351.727 ; gain = 32.016 ; free physical = 7335 ; free virtual = 9023
Post Processing Netlist | Checksum: 149080c4c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1f57022dc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3351.727 ; gain = 32.016 ; free physical = 7335 ; free virtual = 9023

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3351.727 ; gain = 0.000 ; free physical = 7335 ; free virtual = 9023
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1f57022dc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3351.727 ; gain = 32.016 ; free physical = 7335 ; free virtual = 9023
Phase 9 Finalization | Checksum: 1f57022dc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3351.727 ; gain = 32.016 ; free physical = 7335 ; free virtual = 9023
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              36  |            1177  |                                              8  |
|  Constant propagation         |            1169  |            1449  |                                              0  |
|  Sweep                        |               0  |            3254  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1f57022dc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3351.727 ; gain = 32.016 ; free physical = 7335 ; free virtual = 9023

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 9 BRAM(s) out of a total of 50 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 25 newly gated: 55 Total Ports: 100
Ending PowerOpt Patch Enables Task | Checksum: 1bb904932

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6994 ; free virtual = 8688
Ending Power Optimization Task | Checksum: 1bb904932

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3846.297 ; gain = 494.570 ; free physical = 6994 ; free virtual = 8688

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: d77ee17b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 7004 ; free virtual = 8697
Ending Final Cleanup Task | Checksum: d77ee17b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 7004 ; free virtual = 8697

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 7004 ; free virtual = 8697
Ending Netlist Obfuscation Task | Checksum: d77ee17b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 7004 ; free virtual = 8697
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:24 . Memory (MB): peak = 3846.297 ; gain = 850.574 ; free physical = 7004 ; free virtual = 8697
INFO: [Vivado 12-24828] Executing command : report_drc -file xilinx_dma_pcie_ep_drc_opted.rpt -pb xilinx_dma_pcie_ep_drc_opted.pb -rpx xilinx_dma_pcie_ep_drc_opted.rpx
Command: report_drc -file xilinx_dma_pcie_ep_drc_opted.rpt -pb xilinx_dma_pcie_ep_drc_opted.pb -rpx xilinx_dma_pcie_ep_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.runs/impl_1/xilinx_dma_pcie_ep_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 7020 ; free virtual = 8716
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 7020 ; free virtual = 8716
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 7013 ; free virtual = 8711
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 7013 ; free virtual = 8715
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 7013 ; free virtual = 8715
Wrote Device Cache: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 7012 ; free virtual = 8716
Write Physdb Complete: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 7012 ; free virtual = 8716
INFO: [Common 17-1381] The checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.runs/impl_1/xilinx_dma_pcie_ep_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 23 day(s)
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6988 ; free virtual = 8693
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bc4e4004

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6988 ; free virtual = 8693
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6988 ; free virtual = 8693

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 117ab8d6a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6984 ; free virtual = 8700

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c3542361

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6882 ; free virtual = 8680

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c3542361

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6882 ; free virtual = 8680
Phase 1 Placer Initialization | Checksum: 1c3542361

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6882 ; free virtual = 8680

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 166a3a0b4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6914 ; free virtual = 8710

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b781aa38

Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6906 ; free virtual = 8703

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 21664d285

Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6906 ; free virtual = 8703

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 18c0cb857

Time (s): cpu = 00:01:38 ; elapsed = 00:00:42 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6864 ; free virtual = 8676

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 147ff0816

Time (s): cpu = 00:01:46 ; elapsed = 00:00:45 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6864 ; free virtual = 8672

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 1585 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 0, total 2, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 673 nets or LUTs. Breaked 2 LUTs, combined 671 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1408] Pass 1. Identified 1 candidate net for high-fanout optimization.
INFO: [Physopt 32-81] Processed net xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset. Replicated 13 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 13 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 13 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6856 ; free virtual = 8673
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6856 ; free virtual = 8673

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |            671  |                   673  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |           13  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           15  |            671  |                   674  |           0  |           9  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1b5aeffc5

Time (s): cpu = 00:01:57 ; elapsed = 00:00:51 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6852 ; free virtual = 8664
Phase 2.5 Global Place Phase2 | Checksum: 1e4269c52

Time (s): cpu = 00:02:01 ; elapsed = 00:00:53 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6853 ; free virtual = 8665
Phase 2 Global Placement | Checksum: 1e4269c52

Time (s): cpu = 00:02:01 ; elapsed = 00:00:53 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6853 ; free virtual = 8665

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ff4d0b83

Time (s): cpu = 00:02:10 ; elapsed = 00:00:57 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6849 ; free virtual = 8662

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24a34d699

Time (s): cpu = 00:02:26 ; elapsed = 00:01:04 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6851 ; free virtual = 8665

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24a59e7b2

Time (s): cpu = 00:02:27 ; elapsed = 00:01:04 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6851 ; free virtual = 8665

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 27e2bd4d2

Time (s): cpu = 00:02:27 ; elapsed = 00:01:05 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6851 ; free virtual = 8665

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 27cbbdf9e

Time (s): cpu = 00:02:48 ; elapsed = 00:01:12 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6820 ; free virtual = 8645

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 238aac6af

Time (s): cpu = 00:03:01 ; elapsed = 00:01:24 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6785 ; free virtual = 8627

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 214ddfdcf

Time (s): cpu = 00:03:03 ; elapsed = 00:01:26 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6778 ; free virtual = 8624

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 14e5fb883

Time (s): cpu = 00:03:03 ; elapsed = 00:01:26 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6778 ; free virtual = 8624

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1fef38fab

Time (s): cpu = 00:03:33 ; elapsed = 00:01:35 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6695 ; free virtual = 8574
Phase 3 Detail Placement | Checksum: 1fef38fab

Time (s): cpu = 00:03:33 ; elapsed = 00:01:35 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6695 ; free virtual = 8574

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 24c693bbf

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.122 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2917546b4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6679 ; free virtual = 8552
INFO: [Place 46-33] Processed net xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 232ca62d9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6679 ; free virtual = 8552
Phase 4.1.1.1 BUFG Insertion | Checksum: 24c693bbf

Time (s): cpu = 00:04:02 ; elapsed = 00:01:45 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6679 ; free virtual = 8552

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.406. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2c5e8d26b

Time (s): cpu = 00:04:51 ; elapsed = 00:02:14 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6489 ; free virtual = 8486

Time (s): cpu = 00:04:51 ; elapsed = 00:02:14 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6489 ; free virtual = 8486
Phase 4.1 Post Commit Optimization | Checksum: 2c5e8d26b

Time (s): cpu = 00:04:51 ; elapsed = 00:02:14 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6489 ; free virtual = 8486

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2c5e8d26b

Time (s): cpu = 00:04:52 ; elapsed = 00:02:15 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6491 ; free virtual = 8489

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2c5e8d26b

Time (s): cpu = 00:04:52 ; elapsed = 00:02:15 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6491 ; free virtual = 8489
Phase 4.3 Placer Reporting | Checksum: 2c5e8d26b

Time (s): cpu = 00:04:53 ; elapsed = 00:02:15 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6491 ; free virtual = 8489

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6491 ; free virtual = 8489

Time (s): cpu = 00:04:53 ; elapsed = 00:02:15 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6491 ; free virtual = 8489
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e6d48f7a

Time (s): cpu = 00:04:53 ; elapsed = 00:02:15 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6491 ; free virtual = 8489
Ending Placer Task | Checksum: 118163b35

Time (s): cpu = 00:04:54 ; elapsed = 00:02:15 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6491 ; free virtual = 8489
91 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:02 ; elapsed = 00:02:17 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6487 ; free virtual = 8485
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file xilinx_dma_pcie_ep_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6496 ; free virtual = 8494
INFO: [Vivado 12-24828] Executing command : report_io -file xilinx_dma_pcie_ep_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6497 ; free virtual = 8496
INFO: [Vivado 12-24828] Executing command : report_utilization -file xilinx_dma_pcie_ep_utilization_placed.rpt -pb xilinx_dma_pcie_ep_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6479 ; free virtual = 8487
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6462 ; free virtual = 8510
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6462 ; free virtual = 8510
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6461 ; free virtual = 8510
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6453 ; free virtual = 8506
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6453 ; free virtual = 8508
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6453 ; free virtual = 8508
INFO: [Common 17-1381] The checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.runs/impl_1/xilinx_dma_pcie_ep_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6463 ; free virtual = 8475
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 23 day(s)

Starting Initial Update Timing Task

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6347 ; free virtual = 8417
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.406 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6347 ; free virtual = 8417
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6337 ; free virtual = 8415
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6307 ; free virtual = 8422
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6307 ; free virtual = 8422
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6309 ; free virtual = 8424
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6301 ; free virtual = 8420
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6301 ; free virtual = 8422
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3846.297 ; gain = 0.000 ; free physical = 6301 ; free virtual = 8422
INFO: [Common 17-1381] The checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.runs/impl_1/xilinx_dma_pcie_ep_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 23 day(s)


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: bc9145c5 ConstDB: 0 ShapeSum: 1c6b48eb RouteDB: 3f19ac85
Post Restoration Checksum: NetGraph: 31199b51 | NumContArr: eab0ed8e | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2a11c7e19

Time (s): cpu = 00:01:46 ; elapsed = 00:01:01 . Memory (MB): peak = 4144.160 ; gain = 297.863 ; free physical = 5954 ; free virtual = 8146

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2a11c7e19

Time (s): cpu = 00:01:47 ; elapsed = 00:01:01 . Memory (MB): peak = 4145.160 ; gain = 298.863 ; free physical = 5954 ; free virtual = 8146

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2a11c7e19

Time (s): cpu = 00:01:47 ; elapsed = 00:01:02 . Memory (MB): peak = 4145.160 ; gain = 298.863 ; free physical = 5954 ; free virtual = 8147
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 253e5e89b

Time (s): cpu = 00:02:26 ; elapsed = 00:01:14 . Memory (MB): peak = 4352.801 ; gain = 506.504 ; free physical = 5477 ; free virtual = 7844
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.378  | TNS=0.000  | WHS=-0.432 | THS=-3979.788|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000957508 %
  Global Horizontal Routing Utilization  = 0.000530827 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 42149
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 42149
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 20bc4dd2a

Time (s): cpu = 00:02:41 ; elapsed = 00:01:17 . Memory (MB): peak = 4375.520 ; gain = 529.223 ; free physical = 5475 ; free virtual = 7842

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 20bc4dd2a

Time (s): cpu = 00:02:41 ; elapsed = 00:01:17 . Memory (MB): peak = 4375.520 ; gain = 529.223 ; free physical = 5475 ; free virtual = 7842

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1c225b31a

Time (s): cpu = 00:03:09 ; elapsed = 00:01:24 . Memory (MB): peak = 4375.520 ; gain = 529.223 ; free physical = 5523 ; free virtual = 7893
Phase 4 Initial Routing | Checksum: 1c225b31a

Time (s): cpu = 00:03:09 ; elapsed = 00:01:24 . Memory (MB): peak = 4375.520 ; gain = 529.223 ; free physical = 5521 ; free virtual = 7891
INFO: [Route 35-580] Design has 698 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+====================================================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                                                                |
+====================+===================+====================================================================================================================================================================+
| userclk1           | userclk1          | xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo/DIADI[14] |
| userclk1           | userclk1          | xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo/DIADI[9]  |
| userclk1           | userclk1          | xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo/DIADI[7]  |
| userclk1           | userclk1          | xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo/DIADI[4]  |
| userclk1           | userclk1          | xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo/DIADI[8]  |
+--------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 4699
 Number of Nodes with overlaps = 291
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.175  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 223a7fb5f

Time (s): cpu = 00:04:03 ; elapsed = 00:01:50 . Memory (MB): peak = 4375.520 ; gain = 529.223 ; free physical = 5529 ; free virtual = 7897
Phase 5 Rip-up And Reroute | Checksum: 223a7fb5f

Time (s): cpu = 00:04:03 ; elapsed = 00:01:50 . Memory (MB): peak = 4375.520 ; gain = 529.223 ; free physical = 5529 ; free virtual = 7897

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 223a7fb5f

Time (s): cpu = 00:04:03 ; elapsed = 00:01:50 . Memory (MB): peak = 4375.520 ; gain = 529.223 ; free physical = 5529 ; free virtual = 7897

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 223a7fb5f

Time (s): cpu = 00:04:04 ; elapsed = 00:01:50 . Memory (MB): peak = 4375.520 ; gain = 529.223 ; free physical = 5531 ; free virtual = 7899
Phase 6 Delay and Skew Optimization | Checksum: 223a7fb5f

Time (s): cpu = 00:04:04 ; elapsed = 00:01:50 . Memory (MB): peak = 4375.520 ; gain = 529.223 ; free physical = 5531 ; free virtual = 7899

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.254  | TNS=0.000  | WHS=0.037  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 23604e618

Time (s): cpu = 00:04:12 ; elapsed = 00:01:52 . Memory (MB): peak = 4375.520 ; gain = 529.223 ; free physical = 5537 ; free virtual = 7909
Phase 7 Post Hold Fix | Checksum: 23604e618

Time (s): cpu = 00:04:12 ; elapsed = 00:01:52 . Memory (MB): peak = 4375.520 ; gain = 529.223 ; free physical = 5538 ; free virtual = 7909

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.50197 %
  Global Horizontal Routing Utilization  = 1.74105 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 23604e618

Time (s): cpu = 00:04:13 ; elapsed = 00:01:52 . Memory (MB): peak = 4375.520 ; gain = 529.223 ; free physical = 5538 ; free virtual = 7909

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 23604e618

Time (s): cpu = 00:04:13 ; elapsed = 00:01:53 . Memory (MB): peak = 4375.520 ; gain = 529.223 ; free physical = 5540 ; free virtual = 7911

Phase 10 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y11/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0 to physical pin GTHE2_COMMON_X1Y2/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y10/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y9/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y8/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y7/GTSOUTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0 to physical pin GTHE2_COMMON_X1Y1/GTSOUTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y6/GTSOUTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y5/GTSOUTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y4/GTSOUTHREFCLK0
Phase 10 Depositing Routes | Checksum: 2593abe3b

Time (s): cpu = 00:04:19 ; elapsed = 00:01:55 . Memory (MB): peak = 4375.520 ; gain = 529.223 ; free physical = 5547 ; free virtual = 7919

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2593abe3b

Time (s): cpu = 00:04:19 ; elapsed = 00:01:55 . Memory (MB): peak = 4375.520 ; gain = 529.223 ; free physical = 5547 ; free virtual = 7919

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.254  | TNS=0.000  | WHS=0.037  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2593abe3b

Time (s): cpu = 00:04:19 ; elapsed = 00:01:55 . Memory (MB): peak = 4375.520 ; gain = 529.223 ; free physical = 5547 ; free virtual = 7919
Total Elapsed time in route_design: 115.23 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1144ab4f2

Time (s): cpu = 00:04:20 ; elapsed = 00:01:55 . Memory (MB): peak = 4375.520 ; gain = 529.223 ; free physical = 5547 ; free virtual = 7919
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1144ab4f2

Time (s): cpu = 00:04:20 ; elapsed = 00:01:55 . Memory (MB): peak = 4375.520 ; gain = 529.223 ; free physical = 5548 ; free virtual = 7919

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
126 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:21 ; elapsed = 00:01:56 . Memory (MB): peak = 4375.520 ; gain = 529.223 ; free physical = 5548 ; free virtual = 7919
INFO: [Vivado 12-24828] Executing command : report_drc -file xilinx_dma_pcie_ep_drc_routed.rpt -pb xilinx_dma_pcie_ep_drc_routed.pb -rpx xilinx_dma_pcie_ep_drc_routed.rpx
Command: report_drc -file xilinx_dma_pcie_ep_drc_routed.rpt -pb xilinx_dma_pcie_ep_drc_routed.pb -rpx xilinx_dma_pcie_ep_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.runs/impl_1/xilinx_dma_pcie_ep_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file xilinx_dma_pcie_ep_methodology_drc_routed.rpt -pb xilinx_dma_pcie_ep_methodology_drc_routed.pb -rpx xilinx_dma_pcie_ep_methodology_drc_routed.rpx
Command: report_methodology -file xilinx_dma_pcie_ep_methodology_drc_routed.rpt -pb xilinx_dma_pcie_ep_methodology_drc_routed.pb -rpx xilinx_dma_pcie_ep_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.runs/impl_1/xilinx_dma_pcie_ep_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:01 ; elapsed = 00:00:11 . Memory (MB): peak = 4375.520 ; gain = 0.000 ; free physical = 5529 ; free virtual = 7912
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file xilinx_dma_pcie_ep_timing_summary_routed.rpt -pb xilinx_dma_pcie_ep_timing_summary_routed.pb -rpx xilinx_dma_pcie_ep_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 4375.520 ; gain = 0.000 ; free physical = 5522 ; free virtual = 7908
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file xilinx_dma_pcie_ep_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file xilinx_dma_pcie_ep_bus_skew_routed.rpt -pb xilinx_dma_pcie_ep_bus_skew_routed.pb -rpx xilinx_dma_pcie_ep_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file xilinx_dma_pcie_ep_route_status.rpt -pb xilinx_dma_pcie_ep_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file xilinx_dma_pcie_ep_power_routed.rpt -pb xilinx_dma_pcie_ep_power_summary_routed.pb -rpx xilinx_dma_pcie_ep_power_routed.rpx
Command: report_power -file xilinx_dma_pcie_ep_power_routed.rpt -pb xilinx_dma_pcie_ep_power_summary_routed.pb -rpx xilinx_dma_pcie_ep_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
146 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 4431.547 ; gain = 56.027 ; free physical = 5478 ; free virtual = 7883
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file xilinx_dma_pcie_ep_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:02:06 ; elapsed = 00:00:34 . Memory (MB): peak = 4431.547 ; gain = 56.027 ; free physical = 5486 ; free virtual = 7889
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4431.547 ; gain = 0.000 ; free physical = 5475 ; free virtual = 7888
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4431.547 ; gain = 0.000 ; free physical = 5435 ; free virtual = 7888
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4431.547 ; gain = 0.000 ; free physical = 5435 ; free virtual = 7888
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.42 . Memory (MB): peak = 4431.547 ; gain = 0.000 ; free physical = 5434 ; free virtual = 7894
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4431.547 ; gain = 0.000 ; free physical = 5426 ; free virtual = 7890
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4431.547 ; gain = 0.000 ; free physical = 5426 ; free virtual = 7891
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4431.547 ; gain = 0.000 ; free physical = 5426 ; free virtual = 7891
INFO: [Common 17-1381] The checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.runs/impl_1/xilinx_dma_pcie_ep_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Sep  5 17:48:22 2025...
