LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY LAB305 IS
	PORT(SW: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		  HEX0: OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		  HEX1: OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		  HEX2: OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		  HEX3: OUT STD_LOGIC_VECTOR(7 DOWNTO 0));