Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Thu Apr 28 16:03:45 2022
| Host              : cmts1.cmts running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -file ./report/top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcu200-fsgd2104
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (134)
6. checking no_output_delay (817)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (134)
--------------------------------
 There are 134 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (817)
---------------------------------
 There are 817 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.243        0.000                      0                21986        0.067        0.000                      0                21986        0.965        0.000                       0                  8949  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.665}        3.330           300.300         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.243        0.000                      0                21986        0.067        0.000                      0                21986        0.965        0.000                       0                  8949  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.965ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_2_16_9_128_U0/buff_U/top_add_2_16_9_128_s_buff_ram_U/ram_reg_uram_0/CLK
                            (rising edge-triggered cell URAM288 clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            bd_0_i/hls_inst/inst/add_2_16_9_128_U0/v_1_reg_311_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.330ns  (ap_clk rise@3.330ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.732ns (83.389%)  route 0.345ns (16.610%))
  Logic Levels:           3  (CARRY8=2 LUT5=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8953, unset)         0.000     0.000    bd_0_i/hls_inst/inst/add_2_16_9_128_U0/buff_U/top_add_2_16_9_128_s_buff_ram_U/ap_clk
                         URAM288                                      r  bd_0_i/hls_inst/inst/add_2_16_9_128_U0/buff_U/top_add_2_16_9_128_s_buff_ram_U/ram_reg_uram_0/CLK
  -------------------------------------------------------------------    -------------------
                         URAM288 (Prop_URAM288_CLK_DOUT_A[0])
                                                      1.292     1.292 r  bd_0_i/hls_inst/inst/add_2_16_9_128_U0/buff_U/top_add_2_16_9_128_s_buff_ram_U/ram_reg_uram_0/DOUT_A[0]
                         net (fo=3, unplaced)         0.294     1.586    bd_0_i/hls_inst/inst/add_2_16_9_128_U0/buff_q1[0]
                         LUT5 (Prop_LUT5_I0_O)        0.125     1.711 r  bd_0_i/hls_inst/inst/add_2_16_9_128_U0/v_1_reg_311[7]_i_9/O
                         net (fo=1, unplaced)         0.020     1.731    bd_0_i/hls_inst/inst/add_2_16_9_128_U0/v_1_reg_311[7]_i_9_n_3
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.199     1.930 r  bd_0_i/hls_inst/inst/add_2_16_9_128_U0/v_1_reg_311_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     1.935    bd_0_i/hls_inst/inst/add_2_16_9_128_U0/v_1_reg_311_reg[7]_i_1_n_3
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     2.051 r  bd_0_i/hls_inst/inst/add_2_16_9_128_U0/v_1_reg_311_reg[15]_i_2/O[7]
                         net (fo=1, unplaced)         0.026     2.077    bd_0_i/hls_inst/inst/add_2_16_9_128_U0/v_1_fu_227_p2[15]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_2_16_9_128_U0/v_1_reg_311_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.330     3.330 r  
                                                      0.000     3.330 r  ap_clk (IN)
                         net (fo=8953, unset)         0.000     3.330    bd_0_i/hls_inst/inst/add_2_16_9_128_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_2_16_9_128_U0/v_1_reg_311_reg[15]/C
                         clock pessimism              0.000     3.330    
                         clock uncertainty           -0.035     3.295    
                         FDRE (Setup_FDRE_C_D)        0.025     3.320    bd_0_i/hls_inst/inst/add_2_16_9_128_U0/v_1_reg_311_reg[15]
  -------------------------------------------------------------------
                         required time                          3.320    
                         arrival time                          -2.077    
  -------------------------------------------------------------------
                         slack                                  1.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/rs_wreq/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[68][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8953, unset)         0.000     0.000    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/rs_wreq/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/rs_wreq/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/rs_wreq/data_p1_reg[0]/Q
                         net (fo=1, unplaced)         0.074     0.112    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[68][57]_srl32__0_0[0]
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[68][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8953, unset)         0.000     0.000    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/fifo_wreq/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[68][0]_srl32/CLK
                         clock pessimism              0.000     0.000    
                         SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.045     0.045    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[68][0]_srl32
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.665 }
Period(ns):         3.330
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     URAM288/CLK  n/a            2.000         3.330       1.330                bd_0_i/hls_inst/inst/add_2_16_9_128_U0/buff_U/top_add_2_16_9_128_s_buff_ram_U/ram_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK  n/a            0.700         1.665       0.965                bd_0_i/hls_inst/inst/add_2_16_9_128_U0/buff_U/top_add_2_16_9_128_s_buff_ram_U/ram_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK  n/a            0.700         1.665       0.965                bd_0_i/hls_inst/inst/add_2_16_9_128_U0/buff_U/top_add_2_16_9_128_s_buff_ram_U/ram_reg_uram_0/CLK



