	component mi_nios is
		port (
			bl_n_export       : out   std_logic;                                        -- export
			bl_p_export       : out   std_logic;                                        -- export
			clk_clk           : in    std_logic                     := 'X';             -- clk
			flash_dclk        : out   std_logic;                                        -- dclk
			flash_sce         : out   std_logic;                                        -- sce
			flash_sdo         : out   std_logic;                                        -- sdo
			flash_data0       : in    std_logic                     := 'X';             -- data0
			lcd32_data_export : inout std_logic_vector(15 downto 0) := (others => 'X'); -- export
			lcd_cs_export     : out   std_logic;                                        -- export
			lcd_rd_export     : out   std_logic;                                        -- export
			lcd_rs_export     : out   std_logic;                                        -- export
			lcd_wr_export     : out   std_logic;                                        -- export
			led_export        : out   std_logic_vector(7 downto 0);                     -- export
			reset_reset_n     : in    std_logic                     := 'X';             -- reset_n
			reset_1_export    : out   std_logic;                                        -- export
			sdram_addr        : out   std_logic_vector(11 downto 0);                    -- addr
			sdram_ba          : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_cas_n       : out   std_logic;                                        -- cas_n
			sdram_cke         : out   std_logic;                                        -- cke
			sdram_cs_n        : out   std_logic;                                        -- cs_n
			sdram_dq          : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_dqm         : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_ras_n       : out   std_logic;                                        -- ras_n
			sdram_we_n        : out   std_logic;                                        -- we_n
			sdram_clk_clk     : out   std_logic;                                        -- clk
			spi_touch_MISO    : in    std_logic                     := 'X';             -- MISO
			spi_touch_MOSI    : out   std_logic;                                        -- MOSI
			spi_touch_SCLK    : out   std_logic;                                        -- SCLK
			spi_touch_SS_n    : out   std_logic;                                        -- SS_n
			sw_export         : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			touch_cs_export   : out   std_logic;                                        -- export
			touch_irq_export  : in    std_logic                     := 'X'              -- export
		);
	end component mi_nios;

