Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar  6 14:38:54 2019
| Host         : DESKTOP-WHUT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./post_route_timing_summary.rpt
| Design       : top
| Device       : 7a200t-fbg484
| Speed File   : -3  PRODUCTION 1.20 2017-11-01
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.370        0.000                      0                 3436        0.154        0.000                      0                 3436        4.500        0.000                       0                  3641  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.370        0.000                      0                 3436        0.154        0.000                      0                 3436        4.500        0.000                       0                  3641  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 i_prm_sel/slv_reg0_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_prm_sel/edgeResult_reg[1588]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.663ns  (logic 0.490ns (5.071%)  route 9.173ns (94.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.191ns = ( 14.191 - 10.000 ) 
    Source Clock Delay      (SCD):    4.355ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.632     2.990    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.066 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3640, routed)        1.289     4.355    i_prm_sel/CLK_IBUF_BUFG
    SLICE_X136Y134       FDRE                                         r  i_prm_sel/slv_reg0_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y134       FDRE (Prop_fdre_C_Q)         0.393     4.748 r  i_prm_sel/slv_reg0_reg[7]_rep__0/Q
                         net (fo=150, routed)         9.173    13.921    i_prm_sel/slv_reg0_reg[7]_rep__0_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I4_O)        0.097    14.018 r  i_prm_sel/edgeResult[1588]_i_1/O
                         net (fo=1, routed)           0.000    14.018    i_prm_sel/edgeResult[1588]_i_1_n_0
    SLICE_X52Y83         FDRE                                         r  i_prm_sel/edgeResult_reg[1588]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W19                  IBUF (Prop_ibuf_I_O)         1.290    11.290 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.546    12.836    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.908 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3640, routed)        1.284    14.191    i_prm_sel/CLK_IBUF_BUFG
    SLICE_X52Y83         FDRE                                         r  i_prm_sel/edgeResult_reg[1588]/C
                         clock pessimism              0.163    14.354    
                         clock uncertainty           -0.035    14.319    
    SLICE_X52Y83         FDRE (Setup_fdre_C_D)        0.070    14.389    i_prm_sel/edgeResult_reg[1588]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                         -14.018    
  -------------------------------------------------------------------
                         slack                                  0.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 i_prm_sel/slv_reg0_reg[3]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_prm_sel/edgeResult_reg[226]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.186ns (31.982%)  route 0.396ns (68.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3640, routed)        0.594     1.587    i_prm_sel/CLK_IBUF_BUFG
    SLICE_X138Y109       FDRE                                         r  i_prm_sel/slv_reg0_reg[3]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y109       FDRE (Prop_fdre_C_Q)         0.141     1.728 r  i_prm_sel/slv_reg0_reg[3]_rep__10/Q
                         net (fo=126, routed)         0.396     2.123    i_prm_sel/slv_reg0_reg[3]_rep__10_n_0
    SLICE_X137Y93        LUT6 (Prop_lut6_I3_O)        0.045     2.168 r  i_prm_sel/edgeResult[226]_i_1/O
                         net (fo=1, routed)           0.000     2.168    i_prm_sel/edgeResult[226]_i_1_n_0
    SLICE_X137Y93        FDRE                                         r  i_prm_sel/edgeResult_reg[226]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.215    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3640, routed)        0.936     2.179    i_prm_sel/CLK_IBUF_BUFG
    SLICE_X137Y93        FDRE                                         r  i_prm_sel/edgeResult_reg[226]/C
                         clock pessimism             -0.256     1.924    
    SLICE_X137Y93        FDRE (Hold_fdre_C_D)         0.091     2.015    i_prm_sel/edgeResult_reg[226]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y100  i_prm_sel/edgeResult_reg[550]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X97Y148  i_prm_sel/edgeResult_reg[1039]/C



