==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from resize_image/resize_image.cpp:1:
resize_image/resize_image.cpp:13:2: error: indirection requires pointer operand ('HLS_MAT' (aka 'Mat<480, 640, (((0) & ((1 << 11) - 1)) + (((3) - 1) << 11))>') invalid)
 *OUTPUT_IMAGE = tmp;
 ^~~~~~~~~~~~~
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.h:4:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<65, 49, true, 5, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1042:71: note: in instantiation of member function 'ap_fixed_base<65, 49, true, 5, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator int() const { return to_int(); }
                                                                      ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2161:20: note: in instantiation of member function 'ap_fixed_base<65, 49, true, 5, 3, 0>::operator int' requested here
    int row_rate = (ap_fixed<4, 2, AP_RND>(0.5) + row_ratio * 65536);
                   ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2474:9: note: in instantiation of function template specialization 'hls::Resize_opr_bicubic<640, 480, 640, 480, 4096>' requested here
        Resize_opr_bicubic(_src,_dst);
        ^
resize_image/resize_image.cpp:11:2: note: in instantiation of function template specialization 'hls::Resize<4096, 480, 640, 480, 640>' requested here
 hls::Resize(SOURCE_IMAGE, tmp);
 ^
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.h:4:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<48, 32, true, 5, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1038:80: note: in instantiation of member function 'ap_fixed_base<48, 32, true, 5, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator short() const { return (short)to_int(); }
                                                                               ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2178:34: note: in instantiation of member function 'ap_fixed_base<48, 32, true, 5, 3, 0>::operator short' requested here
                      N16 drow = row * row_ratio;
                                 ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2474:9: note: in instantiation of function template specialization 'hls::Resize_opr_bicubic<640, 480, 640, 480, 4096>' requested here
        Resize_opr_bicubic(_src,_dst);
        ^
resize_image/resize_image.cpp:11:2: note: in instantiation of function template specialization 'hls::Resize<4096, 480, 640, 480, 640>' requested here
 hls::Resize(SOURCE_IMAGE, tmp);
 ^
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.h:4:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<33, 17, true, 5, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1038:80: note: in instantiation of member function 'ap_fixed_base<33, 17, true, 5, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator short() const { return (short)to_int(); }
                                                                               ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2186:34: note: in instantiation of member function 'ap_fixed_base<33, 17, true, 5, 3, 0>::operator short' requested here
                      N16 drow = row / row_ratio;
                                 ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2474:9: note: in instantiation of function template specialization 'hls::Resize_opr_bicubic<640, 480, 640, 480, 4096>' requested here
        Resize_opr_bicubic(_src,_dst);
        ^
resize_image/resize_image.cpp:11:2: note: in instantiation of function template specialization 'hls::Resize<4096, 480, 640, 480, 640>' requested here
 hls::Resize(SOURCE_IMAGE, tmp);
 ^
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.h:4:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<32, 16, true, 0, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1038:80: note: in instantiation of member function 'ap_fixed_base<32, 16, true, 0, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator short() const { return (short)to_int(); }
                                                                               ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2328:29: note: in instantiation of member function 'ap_fixed_base<32, 16, true, 0, 3, 0>::operator short' requested here
            short sx=(short)fx;
                            ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2477:9: note: in instantiation of function template specialization 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' requested here
        Resize_opr_linear(_src,_dst);
        ^
resize_image/resize_image.cpp:11:2: note: in instantiation of function template specialization 'hls::Resize<4096, 480, 640, 480, 640>' requested here
 hls::Resize(SOURCE_IMAGE, tmp);
 ^
4 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from resize_image/resize_image.cpp:1:
resize_image/resize_image.cpp:13:2: error: indirection requires pointer operand ('HLS_MAT' (aka 'Mat<480, 640, (((0) & ((1 << 11) - 1)) + (((3) - 1) << 11))>') invalid)
 *OUTPUT_IMAGE = tmp;
 ^~~~~~~~~~~~~
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.h:4:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<65, 49, true, 5, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1042:71: note: in instantiation of member function 'ap_fixed_base<65, 49, true, 5, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator int() const { return to_int(); }
                                                                      ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2161:20: note: in instantiation of member function 'ap_fixed_base<65, 49, true, 5, 3, 0>::operator int' requested here
    int row_rate = (ap_fixed<4, 2, AP_RND>(0.5) + row_ratio * 65536);
                   ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2474:9: note: in instantiation of function template specialization 'hls::Resize_opr_bicubic<640, 480, 640, 480, 4096>' requested here
        Resize_opr_bicubic(_src,_dst);
        ^
resize_image/resize_image.cpp:11:2: note: in instantiation of function template specialization 'hls::Resize<4096, 480, 640, 480, 640>' requested here
 hls::Resize(SOURCE_IMAGE, tmp);
 ^
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.h:4:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<48, 32, true, 5, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1038:80: note: in instantiation of member function 'ap_fixed_base<48, 32, true, 5, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator short() const { return (short)to_int(); }
                                                                               ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2178:34: note: in instantiation of member function 'ap_fixed_base<48, 32, true, 5, 3, 0>::operator short' requested here
                      N16 drow = row * row_ratio;
                                 ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2474:9: note: in instantiation of function template specialization 'hls::Resize_opr_bicubic<640, 480, 640, 480, 4096>' requested here
        Resize_opr_bicubic(_src,_dst);
        ^
resize_image/resize_image.cpp:11:2: note: in instantiation of function template specialization 'hls::Resize<4096, 480, 640, 480, 640>' requested here
 hls::Resize(SOURCE_IMAGE, tmp);
 ^
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.h:4:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<33, 17, true, 5, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1038:80: note: in instantiation of member function 'ap_fixed_base<33, 17, true, 5, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator short() const { return (short)to_int(); }
                                                                               ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2186:34: note: in instantiation of member function 'ap_fixed_base<33, 17, true, 5, 3, 0>::operator short' requested here
                      N16 drow = row / row_ratio;
                                 ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2474:9: note: in instantiation of function template specialization 'hls::Resize_opr_bicubic<640, 480, 640, 480, 4096>' requested here
        Resize_opr_bicubic(_src,_dst);
        ^
resize_image/resize_image.cpp:11:2: note: in instantiation of function template specialization 'hls::Resize<4096, 480, 640, 480, 640>' requested here
 hls::Resize(SOURCE_IMAGE, tmp);
 ^
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.h:4:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<32, 16, true, 0, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1038:80: note: in instantiation of member function 'ap_fixed_base<32, 16, true, 0, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator short() const { return (short)to_int(); }
                                                                               ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2328:29: note: in instantiation of member function 'ap_fixed_base<32, 16, true, 0, 3, 0>::operator short' requested here
            short sx=(short)fx;
                            ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2477:9: note: in instantiation of function template specialization 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' requested here
        Resize_opr_linear(_src,_dst);
        ^
resize_image/resize_image.cpp:11:2: note: in instantiation of function template specialization 'hls::Resize<4096, 480, 640, 480, 640>' requested here
 hls::Resize(SOURCE_IMAGE, tmp);
 ^
4 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from resize_image/resize_image.cpp:1:
resize_image/resize_image.cpp:13:2: error: indirection requires pointer operand ('HLS_MAT' (aka 'Mat<480, 640, (((0) & ((1 << 11) - 1)) + (((3) - 1) << 11))>') invalid)
 *OUTPUT_IMAGE = tmp;
 ^~~~~~~~~~~~~
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.h:4:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<65, 49, true, 5, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1042:71: note: in instantiation of member function 'ap_fixed_base<65, 49, true, 5, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator int() const { return to_int(); }
                                                                      ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2161:20: note: in instantiation of member function 'ap_fixed_base<65, 49, true, 5, 3, 0>::operator int' requested here
    int row_rate = (ap_fixed<4, 2, AP_RND>(0.5) + row_ratio * 65536);
                   ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2474:9: note: in instantiation of function template specialization 'hls::Resize_opr_bicubic<640, 480, 640, 480, 4096>' requested here
        Resize_opr_bicubic(_src,_dst);
        ^
resize_image/resize_image.cpp:11:2: note: in instantiation of function template specialization 'hls::Resize<4096, 480, 640, 480, 640>' requested here
 hls::Resize(SOURCE_IMAGE, tmp);
 ^
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.h:4:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<48, 32, true, 5, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1038:80: note: in instantiation of member function 'ap_fixed_base<48, 32, true, 5, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator short() const { return (short)to_int(); }
                                                                               ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2178:34: note: in instantiation of member function 'ap_fixed_base<48, 32, true, 5, 3, 0>::operator short' requested here
                      N16 drow = row * row_ratio;
                                 ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2474:9: note: in instantiation of function template specialization 'hls::Resize_opr_bicubic<640, 480, 640, 480, 4096>' requested here
        Resize_opr_bicubic(_src,_dst);
        ^
resize_image/resize_image.cpp:11:2: note: in instantiation of function template specialization 'hls::Resize<4096, 480, 640, 480, 640>' requested here
 hls::Resize(SOURCE_IMAGE, tmp);
 ^
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.h:4:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<33, 17, true, 5, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1038:80: note: in instantiation of member function 'ap_fixed_base<33, 17, true, 5, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator short() const { return (short)to_int(); }
                                                                               ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2186:34: note: in instantiation of member function 'ap_fixed_base<33, 17, true, 5, 3, 0>::operator short' requested here
                      N16 drow = row / row_ratio;
                                 ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2474:9: note: in instantiation of function template specialization 'hls::Resize_opr_bicubic<640, 480, 640, 480, 4096>' requested here
        Resize_opr_bicubic(_src,_dst);
        ^
resize_image/resize_image.cpp:11:2: note: in instantiation of function template specialization 'hls::Resize<4096, 480, 640, 480, 640>' requested here
 hls::Resize(SOURCE_IMAGE, tmp);
 ^
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.h:4:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<32, 16, true, 0, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1038:80: note: in instantiation of member function 'ap_fixed_base<32, 16, true, 0, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator short() const { return (short)to_int(); }
                                                                               ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2328:29: note: in instantiation of member function 'ap_fixed_base<32, 16, true, 0, 3, 0>::operator short' requested here
            short sx=(short)fx;
                            ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2477:9: note: in instantiation of function template specialization 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' requested here
        Resize_opr_linear(_src,_dst);
        ^
resize_image/resize_image.cpp:11:2: note: in instantiation of function template specialization 'hls::Resize<4096, 480, 640, 480, 640>' requested here
 hls::Resize(SOURCE_IMAGE, tmp);
 ^
4 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from resize_image/resize_image.cpp:1:
resize_image/resize_image.cpp:6:11: error: declaration of reference variable 'tmp' requires an initializer
 HLS_MAT &tmp;
          ^~~
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 165.438 ; gain = 73.977
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 165.438 ; gain = 73.977
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 4, hls::Scalar<3, unsigned char> >::shift_pixels_left()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::init' into 'scaleImage' (resize_image/resize_image.cpp:9).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::read' into 'hls::Mat<480, 640, 4096>::operator>>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::operator>>' into 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2405).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::write' into 'hls::Mat<480, 640, 4096>::operator<<' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::operator<<' into 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2439).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:54 . Memory (MB): peak = 265.754 ; gain = 174.293
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_copysign<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:18) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE9__signbitEv6' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'scaleImage' (resize_image/resize_image.cpp:4) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Resize<4096, 480, 640, 480, 640>' into 'scaleImage' (resize_image/resize_image.cpp:11) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 338.285 ; gain = 246.824
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'OUTPUT_IMAGE.data_stream.V' (resize_image/resize_image.cpp:3).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2314) in function 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2394) in function 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2418) in function 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2428) in function 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'SOURCE_IMAGE.data_stream.V' (resize_image/resize_image.cpp:3) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'OUTPUT_IMAGE.data_stream.V' (resize_image/resize_image.cpp:3) .
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SOURCE_IMAGE.data_stream.V' (resize_image/resize_image.cpp:3) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'OUTPUT_IMAGE.data_stream.V' (resize_image/resize_image.cpp:3) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_copysign<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:18) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE9__signbitEv6' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'scaleImage' (resize_image/resize_image.cpp:4) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'scaleImage' (resize_image/resize_image.cpp:4) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Resize<4096, 480, 640, 480, 640>' into 'scaleImage' (resize_image/resize_image.cpp:11) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:409:9) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500:12) in function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2323:45) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2392:13) in function 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:14:18) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:44:1) in function 'generic_ceil<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_ceil<double>' into 'scaleImage' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/ceildouble.cpp:7->resize_image/resize_image.cpp:4) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:59 . Memory (MB): peak = 459.438 ; gain = 367.977
WARNING: [XFORM 203-631] Renaming function 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' to 'Resize_opr_linear' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:409:21)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:01:02 . Memory (MB): peak = 490.969 ; gain = 399.508
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'scaleImage' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 63.019 seconds; current allocated memory: 424.164 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.259 seconds; current allocated memory: 426.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.143 seconds; current allocated memory: 427.146 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 427.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_0' to 'Resize_opr_linearbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_1' to 'Resize_opr_linearcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_2' to 'Resize_opr_lineardEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_0' to 'Resize_opr_lineareOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_1' to 'Resize_opr_linearfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_2' to 'Resize_opr_linearg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_sdiv_48ns_32s_48_52_seq_1' to 'scaleImage_sdiv_4hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_udiv_31ns_32s_16_35_1' to 'scaleImage_udiv_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_mul_mul_20s_8ns_28_1_1' to 'scaleImage_mul_mujbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'scaleImage_mul_mujbC': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_sdiv_4hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_udiv_3ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize_opr_linear'.
INFO: [HLS 200-111]  Elapsed time: 1.637 seconds; current allocated memory: 432.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/SOURCE_IMAGE_rows_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/SOURCE_IMAGE_cols_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/SOURCE_IMAGE_data_stream_0_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/SOURCE_IMAGE_data_stream_1_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/SOURCE_IMAGE_data_stream_2_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/OUTPUT_IMAGE_rows_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/OUTPUT_IMAGE_cols_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/OUTPUT_IMAGE_data_stream_0_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/OUTPUT_IMAGE_data_stream_1_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/OUTPUT_IMAGE_data_stream_2_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/scaleFactor' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'scaleImage' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'scaleImage_mask_table1' to 'scaleImage_mask_tkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_fmul_32ns_32ns_32_4_max_dsp_1' to 'scaleImage_fmul_3lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_fpext_32ns_64_2_1' to 'scaleImage_fpext_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'scaleImage_fmul_3lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_fpext_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaleImage'.
INFO: [HLS 200-111]  Elapsed time: 4.712 seconds; current allocated memory: 434.513 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_sdiv_4hbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_udiv_3ibs_div'
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_linearbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_lineareOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'scaleImage_mask_tkbM_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:19 . Memory (MB): peak = 519.691 ; gain = 428.230
INFO: [VHDL 208-304] Generating VHDL RTL for scaleImage.
INFO: [VLOG 209-307] Generating Verilog RTL for scaleImage.
INFO: [HLS 200-112] Total elapsed time: 79.015 seconds; peak allocated memory: 434.513 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from resize_image/resize_image.cpp:1:
resize_image/resize_image.cpp:13:2: error: member function 'init' not viable: 'this' argument has type 'volatile HLS_MAT' (aka 'volatile Mat<480, 640, (((0) & ((1 << 11) - 1)) + (((3) - 1) << 11))>'), but function is not marked volatile
 OUTPUT_IMAGE.init(outputHeight, outputWidth);
 ^~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:577:10: note: 'init' declared here
    void init(int _rows, int _cols);
         ^
In file included from resize_image/resize_image.cpp:1:
resize_image/resize_image.cpp:15:2: error: no matching function for call to 'Resize'
 hls::Resize(SOURCE_IMAGE, OUTPUT_IMAGE);
 ^~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2452:6: note: candidate template ignored: substitution failure [with SRC_T = 4096, ROWS = 480, COLS = 640, DROWS = 480, DCOLS = 640]
void Resize (
     ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 165.621 ; gain = 74.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 165.621 ; gain = 74.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 4, hls::Scalar<3, unsigned char> >::shift_pixels_left()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::init' into 'scaleImage' (resize_image/resize_image.cpp:13).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::read' into 'hls::Mat<480, 640, 4096>::operator>>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::operator>>' into 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2405).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::write' into 'hls::Mat<480, 640, 4096>::operator<<' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::operator<<' into 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2439).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:01:04 . Memory (MB): peak = 265.836 ; gain = 174.457
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_copysign<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:18) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE9__signbitEv6' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'scaleImage' (resize_image/resize_image.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Resize<4096, 480, 640, 480, 640>' into 'scaleImage' (resize_image/resize_image.cpp:15) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:01:06 . Memory (MB): peak = 337.188 ; gain = 245.809
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'OUTPUT_IMAGE.data_stream.V' (resize_image/resize_image.cpp:3).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2314) in function 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2394) in function 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2418) in function 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2428) in function 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'SOURCE_IMAGE.data_stream.V' (resize_image/resize_image.cpp:3) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'OUTPUT_IMAGE.data_stream.V' (resize_image/resize_image.cpp:3) .
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SOURCE_IMAGE.data_stream.V' (resize_image/resize_image.cpp:3) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'OUTPUT_IMAGE.data_stream.V' (resize_image/resize_image.cpp:3) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_copysign<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:18) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE9__signbitEv6' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_ceil<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'scaleImage' (resize_image/resize_image.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'scaleImage' (resize_image/resize_image.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Resize<4096, 480, 640, 480, 640>' into 'scaleImage' (resize_image/resize_image.cpp:15) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:409:9) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500:12) in function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2323:45) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2392:13) in function 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:14:18) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:44:1) in function 'generic_ceil<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_ceil<double>' into 'scaleImage' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/ceildouble.cpp:7->resize_image/resize_image.cpp:8) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:01:11 . Memory (MB): peak = 458.254 ; gain = 366.875
WARNING: [XFORM 203-631] Renaming function 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' to 'Resize_opr_linear' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:409:21)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:01:14 . Memory (MB): peak = 490.320 ; gain = 398.941
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'scaleImage' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 75.546 seconds; current allocated memory: 424.318 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.454 seconds; current allocated memory: 426.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.336 seconds; current allocated memory: 427.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.659 seconds; current allocated memory: 427.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_0' to 'Resize_opr_linearbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_1' to 'Resize_opr_linearcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_2' to 'Resize_opr_lineardEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_0' to 'Resize_opr_lineareOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_1' to 'Resize_opr_linearfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_2' to 'Resize_opr_linearg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_sdiv_48ns_32s_48_52_seq_1' to 'scaleImage_sdiv_4hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_udiv_31ns_32s_16_35_1' to 'scaleImage_udiv_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_mul_mul_20s_8ns_28_1_1' to 'scaleImage_mul_mujbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'scaleImage_mul_mujbC': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_sdiv_4hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_udiv_3ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize_opr_linear'.
INFO: [HLS 200-111]  Elapsed time: 1.627 seconds; current allocated memory: 432.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/SOURCE_IMAGE_rows_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/SOURCE_IMAGE_cols_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/SOURCE_IMAGE_data_stream_0_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/SOURCE_IMAGE_data_stream_1_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/SOURCE_IMAGE_data_stream_2_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/OUTPUT_IMAGE_rows_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/OUTPUT_IMAGE_cols_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/OUTPUT_IMAGE_data_stream_0_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/OUTPUT_IMAGE_data_stream_1_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/OUTPUT_IMAGE_data_stream_2_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/scaleFactor' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'scaleImage' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'scaleImage_mask_table1' to 'scaleImage_mask_tkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_fmul_32ns_32ns_32_4_max_dsp_1' to 'scaleImage_fmul_3lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_fpext_32ns_64_2_1' to 'scaleImage_fpext_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'scaleImage_fmul_3lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_fpext_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaleImage'.
INFO: [HLS 200-111]  Elapsed time: 4.153 seconds; current allocated memory: 434.720 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_sdiv_4hbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_udiv_3ibs_div'
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_linearbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_lineareOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'scaleImage_mask_tkbM_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:01:32 . Memory (MB): peak = 519.762 ; gain = 428.383
INFO: [VHDL 208-304] Generating VHDL RTL for scaleImage.
INFO: [VLOG 209-307] Generating Verilog RTL for scaleImage.
INFO: [HLS 200-112] Total elapsed time: 92.097 seconds; peak allocated memory: 434.720 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from resize_image/resize_image.cpp:1:
resize_image/resize_image.cpp:10:11: error: declaration of reference variable 'tmp' requires an initializer
 HLS_MAT &tmp;
          ^~~
resize_image/resize_image.cpp:13:2: error: member function 'init' not viable: 'this' argument has type 'volatile HLS_MAT' (aka 'volatile Mat<480, 640, (((0) & ((1 << 11) - 1)) + (((3) - 1) << 11))>'), but function is not marked volatile
 OUTPUT_IMAGE.init(outputHeight, outputWidth);
 ^~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:577:10: note: 'init' declared here
    void init(int _rows, int _cols);
         ^
In file included from resize_image/resize_image.cpp:1:
resize_image/resize_image.cpp:17:2: error: indirection requires pointer operand ('volatile HLS_MAT' (aka 'volatile Mat<480, 640, (((0) & ((1 << 11) - 1)) + (((3) - 1) << 11))>') invalid)
 *OUTPUT_IMAGE = tmp;
 ^~~~~~~~~~~~~
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from resize_image/resize_image.cpp:1:
resize_image/resize_image.cpp:10:11: error: declaration of reference variable 'tmp' requires an initializer
 HLS_MAT &tmp;
          ^~~
resize_image/resize_image.cpp:17:2: error: indirection requires pointer operand ('HLS_MAT' (aka 'Mat<480, 640, (((0) & ((1 << 11) - 1)) + (((3) - 1) << 11))>') invalid)
 *OUTPUT_IMAGE = tmp;
 ^~~~~~~~~~~~~
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from resize_image/resize_image.cpp:1:
resize_image/resize_image.cpp:10:11: error: declaration of reference variable 'tmp' requires an initializer
 HLS_MAT &tmp;
          ^~~
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from resize_image/resize_image.cpp:1:
resize_image/resize_image.cpp:7:11: error: declaration of reference variable 'tmp' requires an initializer
 HLS_MAT &tmp;
          ^~~
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:01 . Memory (MB): peak = 165.484 ; gain = 74.059
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:01 . Memory (MB): peak = 165.484 ; gain = 74.059
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 4, hls::Scalar<3, unsigned char> >::shift_pixels_left()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::init' into 'scaleImage' (resize_image/resize_image.cpp:10).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::read' into 'hls::Mat<480, 640, 4096>::operator>>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::operator>>' into 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2405).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::write' into 'hls::Mat<480, 640, 4096>::operator<<' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::operator<<' into 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2439).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:01:04 . Memory (MB): peak = 212.488 ; gain = 121.063
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'scaleImage' has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:01:05 . Memory (MB): peak = 244.586 ; gain = 153.160
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:06 . Memory (MB): peak = 308.934 ; gain = 217.508
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:07 . Memory (MB): peak = 323.156 ; gain = 231.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'scaleImage' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.908 seconds; current allocated memory: 252.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 252.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/SOURCE_IMAGE_rows_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/SOURCE_IMAGE_cols_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/SOURCE_IMAGE_data_stream_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/OUTPUT_IMAGE_rows_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/OUTPUT_IMAGE_cols_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/OUTPUT_IMAGE_data_stream_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'scaleImage' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_rows_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_cols_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_data_stream_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'scaleImage/SOURCE_IMAGE_data_stream_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_data_stream_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'scaleImage/SOURCE_IMAGE_data_stream_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_data_stream_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'scaleImage/SOURCE_IMAGE_data_stream_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_data_stream_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'scaleImage/SOURCE_IMAGE_data_stream_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_data_stream_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_data_stream_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'scaleImage/SOURCE_IMAGE_data_stream_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_data_stream_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'scaleImage/SOURCE_IMAGE_data_stream_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_data_stream_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'scaleImage/SOURCE_IMAGE_data_stream_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_data_stream_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'scaleImage/SOURCE_IMAGE_data_stream_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_data_stream_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_rows_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_cols_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_data_stream_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'scaleImage/OUTPUT_IMAGE_data_stream_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_data_stream_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'scaleImage/OUTPUT_IMAGE_data_stream_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_data_stream_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'scaleImage/OUTPUT_IMAGE_data_stream_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_data_stream_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'scaleImage/OUTPUT_IMAGE_data_stream_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_data_stream_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_data_stream_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'scaleImage/OUTPUT_IMAGE_data_stream_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_data_stream_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'scaleImage/OUTPUT_IMAGE_data_stream_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_data_stream_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'scaleImage/OUTPUT_IMAGE_data_stream_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_data_stream_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'scaleImage/OUTPUT_IMAGE_data_stream_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_data_stream_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaleImage'.
INFO: [HLS 200-111]  Elapsed time: 2.93 seconds; current allocated memory: 253.086 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:12 . Memory (MB): peak = 323.156 ; gain = 231.730
INFO: [VHDL 208-304] Generating VHDL RTL for scaleImage.
INFO: [VLOG 209-307] Generating Verilog RTL for scaleImage.
INFO: [HLS 200-112] Total elapsed time: 72.372 seconds; peak allocated memory: 253.086 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 165.531 ; gain = 74.094
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 165.531 ; gain = 74.094
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 4, hls::Scalar<3, unsigned char> >::shift_pixels_left()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::init' into 'scaleImage' (resize_image/resize_image.cpp:10).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::read' into 'hls::Mat<480, 640, 4096>::operator>>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::operator>>' into 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2405).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::write' into 'hls::Mat<480, 640, 4096>::operator<<' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::operator<<' into 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2439).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:58 . Memory (MB): peak = 212.543 ; gain = 121.105
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'scaleImage' (resize_image/resize_image.cpp:3) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:59 . Memory (MB): peak = 244.246 ; gain = 152.809
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:00 . Memory (MB): peak = 309.105 ; gain = 217.668
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:01 . Memory (MB): peak = 323.602 ; gain = 232.164
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'scaleImage' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.907 seconds; current allocated memory: 253.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 253.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/SOURCE_IMAGE_rows_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/SOURCE_IMAGE_cols_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/SOURCE_IMAGE_data_stream_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/OUTPUT_IMAGE_rows_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/OUTPUT_IMAGE_cols_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/OUTPUT_IMAGE_data_stream_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'scaleImage' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_rows_V_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_rows_V_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_rows_V_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_cols_V_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_cols_V_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_cols_V_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_data_stream_V_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_data_stream_V_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_data_stream_V_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_rows_V_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_rows_V_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_rows_V_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_cols_V_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_cols_V_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_cols_V_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_data_stream_V_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_data_stream_V_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_data_stream_V_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaleImage'.
INFO: [HLS 200-111]  Elapsed time: 1.342 seconds; current allocated memory: 253.608 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:05 . Memory (MB): peak = 323.602 ; gain = 232.164
INFO: [VHDL 208-304] Generating VHDL RTL for scaleImage.
INFO: [VLOG 209-307] Generating Verilog RTL for scaleImage.
INFO: [HLS 200-112] Total elapsed time: 64.748 seconds; peak allocated memory: 253.608 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from resize_image/resize_image.cpp:1:
resize_image/resize_image.cpp:10:2: error: member function 'init' not viable: 'this' argument has type 'volatile HLS_MAT' (aka 'volatile Mat<480, 640, (((0) & ((1 << 11) - 1)) + (((3) - 1) << 11))>'), but function is not marked volatile
 OUTPUT_IMAGE.init(600, 800);
 ^~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:577:10: note: 'init' declared here
    void init(int _rows, int _cols);
         ^
In file included from resize_image/resize_image.cpp:1:
resize_image/resize_image.cpp:12:2: error: no matching function for call to 'Resize'
 hls::Resize(SOURCE_IMAGE, OUTPUT_IMAGE);
 ^~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2452:6: note: candidate template ignored: substitution failure [with SRC_T = 4096, ROWS = 480, COLS = 640, DROWS = 480, DCOLS = 640]
void Resize (
     ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from resize_image/resize_image.cpp:1:
resize_image/resize_image.cpp:7:11: error: declaration of reference variable 'tmp' requires an initializer
 HLS_MAT &tmp;
          ^~~
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.h:4:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<65, 49, true, 5, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1042:71: note: in instantiation of member function 'ap_fixed_base<65, 49, true, 5, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator int() const { return to_int(); }
                                                                      ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2161:20: note: in instantiation of member function 'ap_fixed_base<65, 49, true, 5, 3, 0>::operator int' requested here
    int row_rate = (ap_fixed<4, 2, AP_RND>(0.5) + row_ratio * 65536);
                   ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2474:9: note: in instantiation of function template specialization 'hls::Resize_opr_bicubic<640, 480, 640, 480, 4096>' requested here
        Resize_opr_bicubic(_src,_dst);
        ^
resize_image/resize_image.cpp:12:2: note: in instantiation of function template specialization 'hls::Resize<4096, 480, 640, 480, 640>' requested here
 hls::Resize(SOURCE_IMAGE, OUTPUT_IMAGE);
 ^
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.h:4:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<48, 32, true, 5, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1038:80: note: in instantiation of member function 'ap_fixed_base<48, 32, true, 5, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator short() const { return (short)to_int(); }
                                                                               ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2178:34: note: in instantiation of member function 'ap_fixed_base<48, 32, true, 5, 3, 0>::operator short' requested here
                      N16 drow = row * row_ratio;
                                 ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2474:9: note: in instantiation of function template specialization 'hls::Resize_opr_bicubic<640, 480, 640, 480, 4096>' requested here
        Resize_opr_bicubic(_src,_dst);
        ^
resize_image/resize_image.cpp:12:2: note: in instantiation of function template specialization 'hls::Resize<4096, 480, 640, 480, 640>' requested here
 hls::Resize(SOURCE_IMAGE, OUTPUT_IMAGE);
 ^
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.h:4:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<33, 17, true, 5, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1038:80: note: in instantiation of member function 'ap_fixed_base<33, 17, true, 5, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator short() const { return (short)to_int(); }
                                                                               ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2186:34: note: in instantiation of member function 'ap_fixed_base<33, 17, true, 5, 3, 0>::operator short' requested here
                      N16 drow = row / row_ratio;
                                 ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2474:9: note: in instantiation of function template specialization 'hls::Resize_opr_bicubic<640, 480, 640, 480, 4096>' requested here
        Resize_opr_bicubic(_src,_dst);
        ^
resize_image/resize_image.cpp:12:2: note: in instantiation of function template specialization 'hls::Resize<4096, 480, 640, 480, 640>' requested here
 hls::Resize(SOURCE_IMAGE, OUTPUT_IMAGE);
 ^
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.h:4:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<32, 16, true, 0, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1038:80: note: in instantiation of member function 'ap_fixed_base<32, 16, true, 0, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator short() const { return (short)to_int(); }
                                                                               ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2328:29: note: in instantiation of member function 'ap_fixed_base<32, 16, true, 0, 3, 0>::operator short' requested here
            short sx=(short)fx;
                            ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2477:9: note: in instantiation of function template specialization 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' requested here
        Resize_opr_linear(_src,_dst);
        ^
resize_image/resize_image.cpp:12:2: note: in instantiation of function template specialization 'hls::Resize<4096, 480, 640, 480, 640>' requested here
 hls::Resize(SOURCE_IMAGE, OUTPUT_IMAGE);
 ^
4 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from resize_image/resize_image.cpp:1:
resize_image/resize_image.cpp:7:11: error: declaration of reference variable 'tmp' requires an initializer
 HLS_MAT &tmp;
          ^~~
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.h:4:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<65, 49, true, 5, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1042:71: note: in instantiation of member function 'ap_fixed_base<65, 49, true, 5, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator int() const { return to_int(); }
                                                                      ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2161:20: note: in instantiation of member function 'ap_fixed_base<65, 49, true, 5, 3, 0>::operator int' requested here
    int row_rate = (ap_fixed<4, 2, AP_RND>(0.5) + row_ratio * 65536);
                   ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2474:9: note: in instantiation of function template specialization 'hls::Resize_opr_bicubic<640, 480, 640, 480, 4096>' requested here
        Resize_opr_bicubic(_src,_dst);
        ^
resize_image/resize_image.cpp:12:2: note: in instantiation of function template specialization 'hls::Resize<4096, 480, 640, 480, 640>' requested here
 hls::Resize(SOURCE_IMAGE, OUTPUT_IMAGE);
 ^
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.h:4:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<48, 32, true, 5, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1038:80: note: in instantiation of member function 'ap_fixed_base<48, 32, true, 5, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator short() const { return (short)to_int(); }
                                                                               ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2178:34: note: in instantiation of member function 'ap_fixed_base<48, 32, true, 5, 3, 0>::operator short' requested here
                      N16 drow = row * row_ratio;
                                 ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2474:9: note: in instantiation of function template specialization 'hls::Resize_opr_bicubic<640, 480, 640, 480, 4096>' requested here
        Resize_opr_bicubic(_src,_dst);
        ^
resize_image/resize_image.cpp:12:2: note: in instantiation of function template specialization 'hls::Resize<4096, 480, 640, 480, 640>' requested here
 hls::Resize(SOURCE_IMAGE, OUTPUT_IMAGE);
 ^
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.h:4:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<33, 17, true, 5, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1038:80: note: in instantiation of member function 'ap_fixed_base<33, 17, true, 5, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator short() const { return (short)to_int(); }
                                                                               ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2186:34: note: in instantiation of member function 'ap_fixed_base<33, 17, true, 5, 3, 0>::operator short' requested here
                      N16 drow = row / row_ratio;
                                 ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2474:9: note: in instantiation of function template specialization 'hls::Resize_opr_bicubic<640, 480, 640, 480, 4096>' requested here
        Resize_opr_bicubic(_src,_dst);
        ^
resize_image/resize_image.cpp:12:2: note: in instantiation of function template specialization 'hls::Resize<4096, 480, 640, 480, 640>' requested here
 hls::Resize(SOURCE_IMAGE, OUTPUT_IMAGE);
 ^
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.h:4:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<32, 16, true, 0, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1038:80: note: in instantiation of member function 'ap_fixed_base<32, 16, true, 0, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator short() const { return (short)to_int(); }
                                                                               ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2328:29: note: in instantiation of member function 'ap_fixed_base<32, 16, true, 0, 3, 0>::operator short' requested here
            short sx=(short)fx;
                            ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2477:9: note: in instantiation of function template specialization 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' requested here
        Resize_opr_linear(_src,_dst);
        ^
resize_image/resize_image.cpp:12:2: note: in instantiation of function template specialization 'hls::Resize<4096, 480, 640, 480, 640>' requested here
 hls::Resize(SOURCE_IMAGE, OUTPUT_IMAGE);
 ^
4 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:09 . Memory (MB): peak = 165.910 ; gain = 74.535
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:09 . Memory (MB): peak = 165.910 ; gain = 74.535
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 4, hls::Scalar<3, unsigned char> >::shift_pixels_left()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::init' into 'hls::Mat<480, 640, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::init' into 'scaleImage' (resize_image/resize_image.cpp:10).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::init' into 'scaleImage' (resize_image/resize_image.cpp:9).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::read' into 'hls::Mat<480, 640, 4096>::operator>>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::operator>>' into 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2405).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::write' into 'hls::Mat<480, 640, 4096>::operator<<' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::operator<<' into 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2439).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:01:13 . Memory (MB): peak = 212.785 ; gain = 121.410
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'scaleImage' (resize_image/resize_image.cpp:3) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:01:14 . Memory (MB): peak = 243.730 ; gain = 152.355
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:16 . Memory (MB): peak = 308.668 ; gain = 217.293
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:16 . Memory (MB): peak = 322.664 ; gain = 231.289
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'scaleImage' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 76.448 seconds; current allocated memory: 253.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 253.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/SOURCE_IMAGE_rows_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/SOURCE_IMAGE_cols_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/SOURCE_IMAGE_data_stream_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/OUTPUT_IMAGE_rows_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/OUTPUT_IMAGE_cols_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/OUTPUT_IMAGE_data_stream_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'scaleImage' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_rows_V_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_rows_V_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_rows_V_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_cols_V_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_cols_V_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_cols_V_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_data_stream_V_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_data_stream_V_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_data_stream_V_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_rows_V_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_rows_V_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_rows_V_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_cols_V_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_cols_V_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_cols_V_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_data_stream_V_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_data_stream_V_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_data_stream_V_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaleImage'.
INFO: [HLS 200-111]  Elapsed time: 0.882 seconds; current allocated memory: 253.643 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:01:20 . Memory (MB): peak = 322.664 ; gain = 231.289
INFO: [VHDL 208-304] Generating VHDL RTL for scaleImage.
INFO: [VLOG 209-307] Generating Verilog RTL for scaleImage.
INFO: [HLS 200-112] Total elapsed time: 79.755 seconds; peak allocated memory: 253.643 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from resize_image/resize_image.cpp:1:
resize_image/resize_image.cpp:12:2: error: no matching function for call to 'Resize'
 hls::Resize(SOURCE_IMAGE, &tmp);
 ^~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2452:6: note: candidate template ignored: failed template argument deduction
void Resize (
     ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 166.246 ; gain = 74.773
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 166.246 ; gain = 74.773
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 4, hls::Scalar<3, unsigned char> >::shift_pixels_left()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::init' into 'hls::Mat<480, 640, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::init' into 'scaleImage' (resize_image/resize_image.cpp:10).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::init' into 'scaleImage' (resize_image/resize_image.cpp:9).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::read' into 'hls::Mat<480, 640, 4096>::operator>>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::operator>>' into 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2405).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::write' into 'hls::Mat<480, 640, 4096>::operator<<' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::operator<<' into 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2439).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:57 . Memory (MB): peak = 213.059 ; gain = 121.586
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'scaleImage' (resize_image/resize_image.cpp:3) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:58 . Memory (MB): peak = 244.359 ; gain = 152.887
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:59 . Memory (MB): peak = 309.578 ; gain = 218.105
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:59 . Memory (MB): peak = 323.559 ; gain = 232.086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'scaleImage' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.567 seconds; current allocated memory: 253.081 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 253.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/SOURCE_IMAGE_rows_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/SOURCE_IMAGE_cols_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/SOURCE_IMAGE_data_stream_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/OUTPUT_IMAGE_rows_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/OUTPUT_IMAGE_cols_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/OUTPUT_IMAGE_data_stream_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'scaleImage' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_rows_V_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_rows_V_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_rows_V_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_cols_V_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_cols_V_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_cols_V_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_data_stream_V_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_data_stream_V_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_data_stream_V_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_rows_V_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_rows_V_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_rows_V_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_cols_V_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_cols_V_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_cols_V_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_data_stream_V_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_data_stream_V_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_data_stream_V_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaleImage'.
INFO: [HLS 200-111]  Elapsed time: 1.004 seconds; current allocated memory: 253.643 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:03 . Memory (MB): peak = 323.559 ; gain = 232.086
INFO: [VHDL 208-304] Generating VHDL RTL for scaleImage.
INFO: [VLOG 209-307] Generating Verilog RTL for scaleImage.
INFO: [HLS 200-112] Total elapsed time: 62.941 seconds; peak allocated memory: 253.643 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from resize_image/resize_image.cpp:1:
resize_image/resize_image.cpp:10:2: error: member function 'init' not viable: 'this' argument has type 'volatile HLS_MAT' (aka 'volatile Mat<480, 640, (((0) & ((1 << 11) - 1)) + (((3) - 1) << 11))>'), but function is not marked volatile
 OUTPUT_IMAGE.init(600, 800);
 ^~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:577:10: note: 'init' declared here
    void init(int _rows, int _cols);
         ^
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.h:4:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<65, 49, true, 5, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1042:71: note: in instantiation of member function 'ap_fixed_base<65, 49, true, 5, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator int() const { return to_int(); }
                                                                      ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2161:20: note: in instantiation of member function 'ap_fixed_base<65, 49, true, 5, 3, 0>::operator int' requested here
    int row_rate = (ap_fixed<4, 2, AP_RND>(0.5) + row_ratio * 65536);
                   ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2474:9: note: in instantiation of function template specialization 'hls::Resize_opr_bicubic<640, 480, 640, 480, 4096>' requested here
        Resize_opr_bicubic(_src,_dst);
        ^
resize_image/resize_image.cpp:12:2: note: in instantiation of function template specialization 'hls::Resize<4096, 480, 640, 480, 640>' requested here
 hls::Resize(SOURCE_IMAGE, tmp);
 ^
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.h:4:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<48, 32, true, 5, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1038:80: note: in instantiation of member function 'ap_fixed_base<48, 32, true, 5, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator short() const { return (short)to_int(); }
                                                                               ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2178:34: note: in instantiation of member function 'ap_fixed_base<48, 32, true, 5, 3, 0>::operator short' requested here
                      N16 drow = row * row_ratio;
                                 ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2474:9: note: in instantiation of function template specialization 'hls::Resize_opr_bicubic<640, 480, 640, 480, 4096>' requested here
        Resize_opr_bicubic(_src,_dst);
        ^
resize_image/resize_image.cpp:12:2: note: in instantiation of function template specialization 'hls::Resize<4096, 480, 640, 480, 640>' requested here
 hls::Resize(SOURCE_IMAGE, tmp);
 ^
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.h:4:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<33, 17, true, 5, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1038:80: note: in instantiation of member function 'ap_fixed_base<33, 17, true, 5, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator short() const { return (short)to_int(); }
                                                                               ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2186:34: note: in instantiation of member function 'ap_fixed_base<33, 17, true, 5, 3, 0>::operator short' requested here
                      N16 drow = row / row_ratio;
                                 ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2474:9: note: in instantiation of function template specialization 'hls::Resize_opr_bicubic<640, 480, 640, 480, 4096>' requested here
        Resize_opr_bicubic(_src,_dst);
        ^
resize_image/resize_image.cpp:12:2: note: in instantiation of function template specialization 'hls::Resize<4096, 480, 640, 480, 640>' requested here
 hls::Resize(SOURCE_IMAGE, tmp);
 ^
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.h:4:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<32, 16, true, 0, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1038:80: note: in instantiation of member function 'ap_fixed_base<32, 16, true, 0, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator short() const { return (short)to_int(); }
                                                                               ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2328:29: note: in instantiation of member function 'ap_fixed_base<32, 16, true, 0, 3, 0>::operator short' requested here
            short sx=(short)fx;
                            ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2477:9: note: in instantiation of function template specialization 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' requested here
        Resize_opr_linear(_src,_dst);
        ^
resize_image/resize_image.cpp:12:2: note: in instantiation of function template specialization 'hls::Resize<4096, 480, 640, 480, 640>' requested here
 hls::Resize(SOURCE_IMAGE, tmp);
 ^
4 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:00 . Memory (MB): peak = 165.676 ; gain = 74.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:00 . Memory (MB): peak = 165.676 ; gain = 74.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 4, hls::Scalar<3, unsigned char> >::shift_pixels_left()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::init' into 'hls::Mat<480, 640, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::init' into 'scaleImage' (resize_image/resize_image.cpp:9).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::read' into 'hls::Mat<480, 640, 4096>::operator>>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::operator>>' into 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2405).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::write' into 'hls::Mat<480, 640, 4096>::operator<<' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::operator<<' into 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2439).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:01:04 . Memory (MB): peak = 212.531 ; gain = 121.098
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'scaleImage' (resize_image/resize_image.cpp:3) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:01:04 . Memory (MB): peak = 244.273 ; gain = 152.840
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:06 . Memory (MB): peak = 309.023 ; gain = 217.590
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:06 . Memory (MB): peak = 323.520 ; gain = 232.086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'scaleImage' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.259 seconds; current allocated memory: 253.100 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 253.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/SOURCE_IMAGE_rows_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/SOURCE_IMAGE_cols_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/SOURCE_IMAGE_data_stream_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/OUTPUT_IMAGE_rows_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/OUTPUT_IMAGE_cols_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/OUTPUT_IMAGE_data_stream_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'scaleImage' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_rows_V_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_rows_V_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_rows_V_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_cols_V_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_cols_V_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_cols_V_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_data_stream_V_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_data_stream_V_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/SOURCE_IMAGE_data_stream_V_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_rows_V_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_rows_V_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_rows_V_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_cols_V_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_cols_V_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_cols_V_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_data_stream_V_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_data_stream_V_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/OUTPUT_IMAGE_data_stream_V_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaleImage'.
INFO: [HLS 200-111]  Elapsed time: 1.396 seconds; current allocated memory: 253.662 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:01:10 . Memory (MB): peak = 323.520 ; gain = 232.086
INFO: [VHDL 208-304] Generating VHDL RTL for scaleImage.
INFO: [VLOG 209-307] Generating Verilog RTL for scaleImage.
INFO: [HLS 200-112] Total elapsed time: 70.04 seconds; peak allocated memory: 253.662 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from resize_image/resize_image.cpp:1:
resize_image/resize_image.cpp:14:2: error: indirection requires pointer operand ('volatile HLS_MAT' (aka 'volatile Mat<480, 640, (((0) & ((1 << 11) - 1)) + (((3) - 1) << 11))>') invalid)
 *OUTPUT_IMAGE = tmp;
 ^~~~~~~~~~~~~
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.h:4:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<65, 49, true, 5, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1042:71: note: in instantiation of member function 'ap_fixed_base<65, 49, true, 5, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator int() const { return to_int(); }
                                                                      ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2161:20: note: in instantiation of member function 'ap_fixed_base<65, 49, true, 5, 3, 0>::operator int' requested here
    int row_rate = (ap_fixed<4, 2, AP_RND>(0.5) + row_ratio * 65536);
                   ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2474:9: note: in instantiation of function template specialization 'hls::Resize_opr_bicubic<640, 480, 640, 480, 4096>' requested here
        Resize_opr_bicubic(_src,_dst);
        ^
resize_image/resize_image.cpp:12:2: note: in instantiation of function template specialization 'hls::Resize<4096, 480, 640, 480, 640>' requested here
 hls::Resize(SOURCE_IMAGE, tmp);
 ^
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.h:4:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<48, 32, true, 5, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1038:80: note: in instantiation of member function 'ap_fixed_base<48, 32, true, 5, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator short() const { return (short)to_int(); }
                                                                               ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2178:34: note: in instantiation of member function 'ap_fixed_base<48, 32, true, 5, 3, 0>::operator short' requested here
                      N16 drow = row * row_ratio;
                                 ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2474:9: note: in instantiation of function template specialization 'hls::Resize_opr_bicubic<640, 480, 640, 480, 4096>' requested here
        Resize_opr_bicubic(_src,_dst);
        ^
resize_image/resize_image.cpp:12:2: note: in instantiation of function template specialization 'hls::Resize<4096, 480, 640, 480, 640>' requested here
 hls::Resize(SOURCE_IMAGE, tmp);
 ^
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.h:4:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<33, 17, true, 5, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1038:80: note: in instantiation of member function 'ap_fixed_base<33, 17, true, 5, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator short() const { return (short)to_int(); }
                                                                               ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2186:34: note: in instantiation of member function 'ap_fixed_base<33, 17, true, 5, 3, 0>::operator short' requested here
                      N16 drow = row / row_ratio;
                                 ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2474:9: note: in instantiation of function template specialization 'hls::Resize_opr_bicubic<640, 480, 640, 480, 4096>' requested here
        Resize_opr_bicubic(_src,_dst);
        ^
resize_image/resize_image.cpp:12:2: note: in instantiation of function template specialization 'hls::Resize<4096, 480, 640, 480, 640>' requested here
 hls::Resize(SOURCE_IMAGE, tmp);
 ^
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.h:4:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<32, 16, true, 0, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1038:80: note: in instantiation of member function 'ap_fixed_base<32, 16, true, 0, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator short() const { return (short)to_int(); }
                                                                               ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2328:29: note: in instantiation of member function 'ap_fixed_base<32, 16, true, 0, 3, 0>::operator short' requested here
            short sx=(short)fx;
                            ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2477:9: note: in instantiation of function template specialization 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' requested here
        Resize_opr_linear(_src,_dst);
        ^
resize_image/resize_image.cpp:12:2: note: in instantiation of function template specialization 'hls::Resize<4096, 480, 640, 480, 640>' requested here
 hls::Resize(SOURCE_IMAGE, tmp);
 ^
4 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from resize_image/resize_image.cpp:1:
resize_image/resize_image.cpp:14:15: error: no viable overloaded '='
 OUTPUT_IMAGE = &tmp;
 ~~~~~~~~~~~~ ^ ~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:571:7: note: candidate function (the implicit copy assignment operator) not viable: 'this' argument has type 'volatile HLS_MAT' (aka 'volatile Mat<480, 640, (((0) & ((1 << 11) - 1)) + (((3) - 1) << 11))>'), but method is not marked volatile
class Mat {
      ^
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.h:4:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<65, 49, true, 5, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1042:71: note: in instantiation of member function 'ap_fixed_base<65, 49, true, 5, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator int() const { return to_int(); }
                                                                      ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2161:20: note: in instantiation of member function 'ap_fixed_base<65, 49, true, 5, 3, 0>::operator int' requested here
    int row_rate = (ap_fixed<4, 2, AP_RND>(0.5) + row_ratio * 65536);
                   ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2474:9: note: in instantiation of function template specialization 'hls::Resize_opr_bicubic<640, 480, 640, 480, 4096>' requested here
        Resize_opr_bicubic(_src,_dst);
        ^
resize_image/resize_image.cpp:12:2: note: in instantiation of function template specialization 'hls::Resize<4096, 480, 640, 480, 640>' requested here
 hls::Resize(SOURCE_IMAGE, tmp);
 ^
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.h:4:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<48, 32, true, 5, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1038:80: note: in instantiation of member function 'ap_fixed_base<48, 32, true, 5, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator short() const { return (short)to_int(); }
                                                                               ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2178:34: note: in instantiation of member function 'ap_fixed_base<48, 32, true, 5, 3, 0>::operator short' requested here
                      N16 drow = row * row_ratio;
                                 ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2474:9: note: in instantiation of function template specialization 'hls::Resize_opr_bicubic<640, 480, 640, 480, 4096>' requested here
        Resize_opr_bicubic(_src,_dst);
        ^
resize_image/resize_image.cpp:12:2: note: in instantiation of function template specialization 'hls::Resize<4096, 480, 640, 480, 640>' requested here
 hls::Resize(SOURCE_IMAGE, tmp);
 ^
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.h:4:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<33, 17, true, 5, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1038:80: note: in instantiation of member function 'ap_fixed_base<33, 17, true, 5, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator short() const { return (short)to_int(); }
                                                                               ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2186:34: note: in instantiation of member function 'ap_fixed_base<33, 17, true, 5, 3, 0>::operator short' requested here
                      N16 drow = row / row_ratio;
                                 ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2474:9: note: in instantiation of function template specialization 'hls::Resize_opr_bicubic<640, 480, 640, 480, 4096>' requested here
        Resize_opr_bicubic(_src,_dst);
        ^
resize_image/resize_image.cpp:12:2: note: in instantiation of function template specialization 'hls::Resize<4096, 480, 640, 480, 640>' requested here
 hls::Resize(SOURCE_IMAGE, tmp);
 ^
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.h:4:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<32, 16, true, 0, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:1038:80: note: in instantiation of member function 'ap_fixed_base<32, 16, true, 0, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator short() const { return (short)to_int(); }
                                                                               ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2328:29: note: in instantiation of member function 'ap_fixed_base<32, 16, true, 0, 3, 0>::operator short' requested here
            short sx=(short)fx;
                            ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2477:9: note: in instantiation of function template specialization 'hls::Resize_opr_linear<4096, 480, 640, 480, 640>' requested here
        Resize_opr_linear(_src,_dst);
        ^
resize_image/resize_image.cpp:12:2: note: in instantiation of function template specialization 'hls::Resize<4096, 480, 640, 480, 640>' requested here
 hls::Resize(SOURCE_IMAGE, tmp);
 ^
4 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
resize_image/resize_image.h:17:52: error: use of undeclared identifier 'inStream'
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, float &resizeFactor);
                                                   ^
resize_image/resize_image.h:17:127: error: type name requires a specifier or qualifier
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, float &resizeFactor);
                                                                                                                              ^
resize_image/resize_image.h:17:52: error: use of undeclared identifier 'inStream'
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, float &resizeFactor);
                                                   ^
resize_image/resize_image.h:17:127: error: type name requires a specifier or qualifier
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, float &resizeFactor);
                                                                                                                              ^
resize_image/resize_image.h:17:128: error: expected ')'
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, float &resizeFactor);
                                                                                                                               ^
resize_image/resize_image.h:17:16: note: to match this '('
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, float &resizeFactor);
               ^
In file included from resize_image/resize_image.cpp:1:
resize_image/resize_image.cpp:3:52: error: use of undeclared identifier 'inStream'
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, float &resizeFactor){
                                                   ^
resize_image/resize_image.cpp:3:127: error: type name requires a specifier or qualifier
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, float &resizeFactor){
                                                                                                                              ^
resize_image/resize_image.cpp:3:52: error: use of undeclared identifier 'inStream'
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, float &resizeFactor){
                                                   ^
resize_image/resize_image.cpp:3:127: error: type name requires a specifier or qualifier
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, float &resizeFactor){
                                                                                                                              ^
resize_image/resize_image.cpp:15:2: error: expected ')'
}
 ^
resize_image/resize_image.cpp:3:16: note: to match this '('
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, float &resizeFactor){
               ^
resize_image/resize_image.cpp:15:2: error: expected function body after function declarator
}
 ^
11 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
resize_image/resize_image.h:17:52: error: use of undeclared identifier 'inStream'
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, float &resizeFactor);
                                                   ^
resize_image/resize_image.h:17:127: error: type name requires a specifier or qualifier
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, float &resizeFactor);
                                                                                                                              ^
resize_image/resize_image.h:17:52: error: use of undeclared identifier 'inStream'
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, float &resizeFactor);
                                                   ^
resize_image/resize_image.h:17:127: error: type name requires a specifier or qualifier
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, float &resizeFactor);
                                                                                                                              ^
resize_image/resize_image.h:17:128: error: expected ')'
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, float &resizeFactor);
                                                                                                                               ^
resize_image/resize_image.h:17:16: note: to match this '('
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, float &resizeFactor);
               ^
In file included from resize_image/resize_image.cpp:1:
resize_image/resize_image.cpp:3:52: error: use of undeclared identifier 'inStream'
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, int rows, int cols){
                                                   ^
resize_image/resize_image.cpp:3:126: error: type name requires a specifier or qualifier
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, int rows, int cols){
                                                                                                                             ^
resize_image/resize_image.cpp:3:52: error: use of undeclared identifier 'inStream'
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, int rows, int cols){
                                                   ^
resize_image/resize_image.cpp:3:126: error: type name requires a specifier or qualifier
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, int rows, int cols){
                                                                                                                             ^
resize_image/resize_image.cpp:16:2: error: expected ')'
}
 ^
resize_image/resize_image.cpp:3:16: note: to match this '('
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, int rows, int cols){
               ^
resize_image/resize_image.cpp:16:2: error: expected function body after function declarator
}
 ^
11 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
resize_image/resize_image.h:17:52: error: use of undeclared identifier 'inStream'
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, int rows, int cols);
                                                   ^
resize_image/resize_image.h:17:126: error: type name requires a specifier or qualifier
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, int rows, int cols);
                                                                                                                             ^
resize_image/resize_image.h:17:52: error: use of undeclared identifier 'inStream'
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, int rows, int cols);
                                                   ^
resize_image/resize_image.h:17:126: error: type name requires a specifier or qualifier
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, int rows, int cols);
                                                                                                                             ^
resize_image/resize_image.h:17:127: error: expected ')'
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, int rows, int cols);
                                                                                                                              ^
resize_image/resize_image.h:17:16: note: to match this '('
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, int rows, int cols);
               ^
In file included from resize_image/resize_image.cpp:1:
resize_image/resize_image.cpp:3:52: error: use of undeclared identifier 'inStream'
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, int rows, int cols){
                                                   ^
resize_image/resize_image.cpp:3:126: error: type name requires a specifier or qualifier
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, int rows, int cols){
                                                                                                                             ^
resize_image/resize_image.cpp:3:52: error: use of undeclared identifier 'inStream'
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, int rows, int cols){
                                                   ^
resize_image/resize_image.cpp:3:126: error: type name requires a specifier or qualifier
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, int rows, int cols){
                                                                                                                             ^
resize_image/resize_image.cpp:16:2: error: expected ')'
}
 ^
resize_image/resize_image.cpp:3:16: note: to match this '('
void scaleImage(hls::stream<ap_axiu<32, 1, 1, 1>> &inStream, hls::stream<ap_axiu<32, 1, 1, 1>> &outStream, int rows, int cols){
               ^
resize_image/resize_image.cpp:16:2: error: expected function body after function declarator
}
 ^
11 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
resize_image/resize_image.h:16:43: error: use of undeclared identifier 'AXI_STREAM'
typedef hls::stream<ap_axiu<32, 1, 1, 1>> AXI_STREAM
                                          ^
resize_image/resize_image.h:18:81: error: type name requires a specifier or qualifier
void scaleImage(AXI_STREAM& inStream, AXI_STREAM& outStream, int rows, int cols);
                                                                                ^
In file included from resize_image/resize_image.cpp:1:
resize_image/resize_image.cpp:3:6: error: variable has incomplete type 'void'
void scaleImage(AXI_STREAM& inStream, AXI_STREAM& outStream, int rows, int cols){
     ^
resize_image/resize_image.cpp:3:17: error: use of undeclared identifier 'AXI_STREAM'
void scaleImage(AXI_STREAM& inStream, AXI_STREAM& outStream, int rows, int cols){
                ^
resize_image/resize_image.cpp:3:29: error: use of undeclared identifier 'inStream'
void scaleImage(AXI_STREAM& inStream, AXI_STREAM& outStream, int rows, int cols){
                            ^
resize_image/resize_image.cpp:3:81: error: expected ';' after top level declarator
void scaleImage(AXI_STREAM& inStream, AXI_STREAM& outStream, int rows, int cols){
                                                                                ^
                                                                                ;
6 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from resize_image/resize_image.cpp:1:
In file included from resize_image/resize_image.cpp:1:
resize_image/resize_image.h:16:43: error: use of undeclared identifier 'AXI_STREAM'
typedef hls::stream<ap_axiu<32, 1, 1, 1>> AXI_STREAM;
                                          ^
resize_image/resize_image.h:16:53: error: type name requires a specifier or qualifier
typedef hls::stream<ap_axiu<32, 1, 1, 1>> AXI_STREAM;
                                                    ^
resize_image/resize_image.h:18:6: error: variable has incomplete type 'void'
void scaleImage(AXI_STREAM& inStream, AXI_STREAM& outStream, int rows, int cols);
     ^
resize_image/resize_image.h:18:17: error: use of undeclared identifier 'AXI_STREAM'
void scaleImage(AXI_STREAM& inStream, AXI_STREAM& outStream, int rows, int cols);
                ^
resize_image/resize_image.h:18:29: error: use of undeclared identifier 'inStream'
void scaleImage(AXI_STREAM& inStream, AXI_STREAM& outStream, int rows, int cols);
                            ^
In file included from resize_image/resize_image.cpp:1:
resize_image/resize_image.cpp:3:6: error: variable has incomplete type 'void'
void scaleImage(AXI_STREAM& inStream, AXI_STREAM& outStream, int rows, int cols){
     ^
resize_image/resize_image.cpp:3:17: error: use of undeclared identifier 'AXI_STREAM'
void scaleImage(AXI_STREAM& inStream, AXI_STREAM& outStream, int rows, int cols){
                ^
resize_image/resize_image.cpp:3:29: error: use of undeclared identifier 'inStream'
void scaleImage(AXI_STREAM& inStream, AXI_STREAM& outStream, int rows, int cols){
                            ^
resize_image/resize_image.cpp:3:81: error: expected ';' after top level declarator
void scaleImage(AXI_STREAM& inStream, AXI_STREAM& outStream, int rows, int cols){
                                                                                ^
                                                                                ;
9 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 165.527 ; gain = 74.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 165.527 ; gain = 74.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 4, hls::Scalar<3, unsigned char> >::shift_pixels_left()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::init' into 'hls::Mat<480, 640, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::init' into 'hls::Mat<600, 800, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 480, 640, 4096>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::write' into 'hls::Mat<480, 640, 4096>::operator<<' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 480, 640, 4096>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::read' into 'hls::Mat<480, 640, 4096>::operator>>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::operator>>' into 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2405).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::write' into 'hls::Mat<600, 800, 4096>::operator<<' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator<<' into 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2439).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::read' into 'hls::Mat<600, 800, 4096>::operator>>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator>>' into 'hls::Mat2AXIvideo<32, 600, 800, 4096>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>.1' into 'hls::AXISetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>' into 'hls::Mat2AXIvideo<32, 600, 800, 4096>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:57 . Memory (MB): peak = 214.852 ; gain = 123.500
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:58 . Memory (MB): peak = 246.652 ; gain = 155.301
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'outImage.data_stream.V' (resize_image/resize_image.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'inImage.data_stream.V' (resize_image/resize_image.cpp:9).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2314) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<32, 600, 800, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 480, 640, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2394) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2418) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2428) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<32, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<32, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 480, 640, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 480, 640, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'inImage.data_stream.V' (resize_image/resize_image.cpp:9) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'outImage.data_stream.V' (resize_image/resize_image.cpp:10) .
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inImage.data_stream.V' (resize_image/resize_image.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outImage.data_stream.V' (resize_image/resize_image.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'scaleImage', detected/extracted 4 process function(s): 
	 'Block_Mat.exit6_proc'
	 'hls::AXIvideo2Mat<32, 480, 640, 4096>'
	 'hls::Resize<4096, 480, 640, 600, 800>'
	 'hls::Mat2AXIvideo<32, 600, 800, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:409:9) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500:12) in function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2323:45) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2392:13) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>'... converting 16 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2282)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:03 . Memory (MB): peak = 315.133 ; gain = 223.781
WARNING: [XFORM 203-631] Renaming function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' to 'Resize_opr_linear' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:409:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Resize<4096, 480, 640, 600, 800>' to 'Resize' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2454:9)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<32, 600, 800, 4096>' to 'Mat2AXIvideo' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 480, 640, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:01:07 . Memory (MB): peak = 368.027 ; gain = 276.676
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'scaleImage' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit6_proc' to 'Block_Mat_exit6_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 67.559 seconds; current allocated memory: 312.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 312.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.946 seconds; current allocated memory: 312.778 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 313.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.285 seconds; current allocated memory: 314.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.512 seconds; current allocated memory: 316.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.362 seconds; current allocated memory: 317.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 317.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.913 seconds; current allocated memory: 317.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 318.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 318.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 318.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit6_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.661 seconds; current allocated memory: 319.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.574 seconds; current allocated memory: 320.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_0' to 'Resize_opr_linearbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_1' to 'Resize_opr_linearcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_2' to 'Resize_opr_lineardEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_0' to 'Resize_opr_lineareOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_1' to 'Resize_opr_linearfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_2' to 'Resize_opr_linearg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_sdiv_43ns_32s_43_47_seq_1' to 'scaleImage_sdiv_4hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_sdiv_42ns_32s_42_46_seq_1' to 'scaleImage_sdiv_4ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_udiv_31ns_32s_16_35_1' to 'scaleImage_udiv_3jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_mul_mul_8ns_20s_28_1_1' to 'scaleImage_mul_mukbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'scaleImage_mul_mukbM': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_sdiv_4hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_sdiv_4ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_udiv_3jbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize_opr_linear'.
INFO: [HLS 200-111]  Elapsed time: 1.272 seconds; current allocated memory: 324.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize'.
INFO: [HLS 200-111]  Elapsed time: 3.461 seconds; current allocated memory: 325.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.821 seconds; current allocated memory: 326.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'scaleImage' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIlbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaleImage'.
INFO: [HLS 200-111]  Elapsed time: 1.055 seconds; current allocated memory: 327.410 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_sdiv_4hbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_sdiv_4ibs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_udiv_3jbC_div'
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_linearbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_rows_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_cols_V_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_rows_V_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_cols_V_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_rows_V_c14_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_cols_V_c15_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_data_stream_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_rows_V_c16_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_cols_V_c17_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resize_U0_U(start_for_Resize_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIlbW_U(start_for_Mat2AXIlbW)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:01:32 . Memory (MB): peak = 406.094 ; gain = 314.742
INFO: [VHDL 208-304] Generating VHDL RTL for scaleImage.
INFO: [VLOG 209-307] Generating Verilog RTL for scaleImage.
INFO: [HLS 200-112] Total elapsed time: 92.083 seconds; peak allocated memory: 327.410 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 166.398 ; gain = 74.996
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 166.398 ; gain = 74.996
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 4, hls::Scalar<3, unsigned char> >::shift_pixels_left()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::init' into 'hls::Mat<480, 640, 4096>::Mat.1' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::init' into 'hls::Mat<600, 800, 4096>::Mat.1' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 480, 640, 4096>' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::write' into 'hls::Mat<480, 640, 4096>::operator<<' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 480, 640, 4096>' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::read' into 'hls::Mat<480, 640, 4096>::operator>>' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::operator>>' into 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2405).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::write' into 'hls::Mat<600, 800, 4096>::operator<<' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator<<' into 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2439).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::read' into 'hls::Mat<600, 800, 4096>::operator>>' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 600, 800, 4096>' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 600, 800, 4096>' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 215.523 ; gain = 124.121
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
WARNING: [SYNCHK 200-23] D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 247.348 ; gain = 155.945
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'outImage.data_stream.V' (resize_image/resize_image.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'inImage.data_stream.V' (resize_image/resize_image.cpp:9).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2314) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 600, 800, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 480, 640, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2394) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2418) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2428) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 480, 640, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 480, 640, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'inImage.data_stream.V' (resize_image/resize_image.cpp:9) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'outImage.data_stream.V' (resize_image/resize_image.cpp:10) .
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inImage.data_stream.V' (resize_image/resize_image.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outImage.data_stream.V' (resize_image/resize_image.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'scaleImage', detected/extracted 4 process function(s): 
	 'Block_Mat.exit6_proc'
	 'hls::AXIvideo2Mat<24, 480, 640, 4096>'
	 'hls::Resize<4096, 480, 640, 600, 800>'
	 'hls::Mat2AXIvideo<24, 600, 800, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:409:9) to (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500:12) in function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2323:45) to (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2392:13) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>'... converting 16 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2282)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:48 . Memory (MB): peak = 316.723 ; gain = 225.320
WARNING: [XFORM 203-631] Renaming function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' to 'Resize_opr_linear' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:409:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Resize<4096, 480, 640, 600, 800>' to 'Resize' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2454:9)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 600, 800, 4096>' to 'Mat2AXIvideo' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 480, 640, 4096>' to 'AXIvideo2Mat' (D:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:50 . Memory (MB): peak = 370.152 ; gain = 278.750
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'scaleImage' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit6_proc' to 'Block_Mat_exit6_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.406 seconds; current allocated memory: 314.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 314.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 314.352 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 314.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.917 seconds; current allocated memory: 316.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.984 seconds; current allocated memory: 318.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.968 seconds; current allocated memory: 318.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 319.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.685 seconds; current allocated memory: 319.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 319.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 319.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 320.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit6_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 320.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 321.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_0' to 'Resize_opr_linearbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_1' to 'Resize_opr_linearcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_2' to 'Resize_opr_lineardEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_0' to 'Resize_opr_lineareOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_1' to 'Resize_opr_linearfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_2' to 'Resize_opr_linearg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_sdiv_43ns_32s_43_47_seq_1' to 'scaleImage_sdiv_4hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_sdiv_42ns_32s_42_46_seq_1' to 'scaleImage_sdiv_4ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_udiv_31ns_32s_16_35_1' to 'scaleImage_udiv_3jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_mul_mul_8ns_20s_28_1_1' to 'scaleImage_mul_mukbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'scaleImage_mul_mukbM': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_sdiv_4hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_sdiv_4ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_udiv_3jbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize_opr_linear'.
INFO: [HLS 200-111]  Elapsed time: 0.964 seconds; current allocated memory: 325.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize'.
INFO: [HLS 200-111]  Elapsed time: 2.164 seconds; current allocated memory: 327.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.688 seconds; current allocated memory: 328.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'scaleImage' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIlbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaleImage'.
INFO: [HLS 200-111]  Elapsed time: 1.044 seconds; current allocated memory: 328.962 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_sdiv_4hbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_sdiv_4ibs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_udiv_3jbC_div'
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_linearbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_rows_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_cols_V_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_rows_V_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_cols_V_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_rows_V_c14_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_cols_V_c15_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_data_stream_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_rows_V_c16_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_cols_V_c17_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resize_U0_U(start_for_Resize_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIlbW_U(start_for_Mat2AXIlbW)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:09 . Memory (MB): peak = 408.379 ; gain = 316.977
INFO: [VHDL 208-304] Generating VHDL RTL for scaleImage.
INFO: [VLOG 209-307] Generating Verilog RTL for scaleImage.
INFO: [HLS 200-112] Total elapsed time: 69.318 seconds; peak allocated memory: 328.962 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 166.012 ; gain = 74.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 166.012 ; gain = 74.555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<600, 800, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<600, 800, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<480, 640, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 4, hls::Scalar<1, unsigned char> >::shift_pixels_left()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<480, 640, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 0>::init' into 'hls::Mat<480, 640, 0>::Mat.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 0>::init' into 'hls::Mat<600, 800, 0>::Mat.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 480, 640, 0>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 0>::write' into 'hls::Mat<480, 640, 0>::operator<<' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 480, 640, 0>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 0>::read' into 'hls::Mat<480, 640, 0>::operator>>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 0>::operator>>' into 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2405).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 0>::write' into 'hls::Mat<600, 800, 0>::operator<<' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 0>::operator<<' into 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2439).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 0>::read' into 'hls::Mat<600, 800, 0>::operator>>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 0>::operator>>' into 'hls::Mat2AXIvideo<8, 600, 800, 0>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>.1' into 'hls::AXISetBitFields<8, unsigned char>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2AXIvideo<8, 600, 800, 0>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:51 . Memory (MB): peak = 214.922 ; gain = 123.465
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:52 . Memory (MB): peak = 249.090 ; gain = 157.633
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'outImage.data_stream.V' (resize_image/resize_image.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'inImage.data_stream.V' (resize_image/resize_image.cpp:9).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2314) in function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2394) in function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2418) in function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2428) in function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' completely with a factor of 1.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'inImage.data_stream.V' (resize_image/resize_image.cpp:9) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'outImage.data_stream.V' (resize_image/resize_image.cpp:10) .
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inImage.data_stream.V' (resize_image/resize_image.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outImage.data_stream.V' (resize_image/resize_image.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'scaleImage', detected/extracted 4 process function(s): 
	 'Block_Mat.exit6_proc'
	 'hls::AXIvideo2Mat<8, 480, 640, 0>'
	 'hls::Resize<0, 480, 640, 600, 800>'
	 'hls::Mat2AXIvideo<8, 600, 800, 0>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2323:45) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2392:13) in function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2433:23) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2440:13) in function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:56 . Memory (MB): peak = 315.941 ; gain = 224.484
WARNING: [XFORM 203-631] Renaming function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' to 'Resize_opr_linear' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:409:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Resize<0, 480, 640, 600, 800>' to 'Resize' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2454:9)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<8, 600, 800, 0>' to 'Mat2AXIvideo' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:120:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 480, 640, 0>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:60:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:59 . Memory (MB): peak = 367.191 ; gain = 275.734
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'scaleImage' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit6_proc' to 'Block_Mat_exit6_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.309 seconds; current allocated memory: 310.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 311.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.469 seconds; current allocated memory: 311.291 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 311.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.604 seconds; current allocated memory: 312.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.697 seconds; current allocated memory: 314.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.915 seconds; current allocated memory: 314.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 314.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.464 seconds; current allocated memory: 315.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 315.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 315.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 316.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit6_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 316.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 317.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_0' to 'Resize_opr_linearbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_0' to 'Resize_opr_linearcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_sdiv_43ns_32s_43_47_seq_1' to 'scaleImage_sdiv_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_sdiv_42ns_32s_42_46_seq_1' to 'scaleImage_sdiv_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_udiv_31ns_32s_16_35_1' to 'scaleImage_udiv_3fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_mul_mul_8ns_20s_28_1_1' to 'scaleImage_mul_mug8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'scaleImage_mul_mug8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_sdiv_4dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_sdiv_4eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_udiv_3fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize_opr_linear'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 320.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize'.
INFO: [HLS 200-111]  Elapsed time: 1.539 seconds; current allocated memory: 321.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 322.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'scaleImage' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaleImage'.
INFO: [HLS 200-111]  Elapsed time: 0.766 seconds; current allocated memory: 323.043 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_sdiv_4dEe_div'
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_sdiv_4eOg_div'
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_udiv_3fYi_div'
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_linearbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_linearcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_rows_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_cols_V_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_rows_V_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_cols_V_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_rows_V_c14_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_cols_V_c15_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_data_stream_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_rows_V_c16_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_cols_V_c17_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resize_U0_U(start_for_Resize_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIhbi_U(start_for_Mat2AXIhbi)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:12 . Memory (MB): peak = 399.668 ; gain = 308.211
INFO: [VHDL 208-304] Generating VHDL RTL for scaleImage.
INFO: [VLOG 209-307] Generating Verilog RTL for scaleImage.
INFO: [HLS 200-112] Total elapsed time: 72.386 seconds; peak allocated memory: 323.043 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 165.875 ; gain = 74.426
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 165.875 ; gain = 74.426
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<600, 800, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<600, 800, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<480, 640, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 4, hls::Scalar<1, unsigned char> >::shift_pixels_left()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<480, 640, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 0>::init' into 'hls::Mat<480, 640, 0>::Mat.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 0>::init' into 'hls::Mat<600, 800, 0>::Mat.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 480, 640, 0>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 0>::write' into 'hls::Mat<480, 640, 0>::operator<<' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 480, 640, 0>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 0>::read' into 'hls::Mat<480, 640, 0>::operator>>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 0>::operator>>' into 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2405).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 0>::write' into 'hls::Mat<600, 800, 0>::operator<<' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 0>::operator<<' into 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2439).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 0>::read' into 'hls::Mat<600, 800, 0>::operator>>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 0>::operator>>' into 'hls::Mat2AXIvideo<8, 600, 800, 0>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>.1' into 'hls::AXISetBitFields<8, unsigned char>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2AXIvideo<8, 600, 800, 0>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:56 . Memory (MB): peak = 215.043 ; gain = 123.594
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:57 . Memory (MB): peak = 246.398 ; gain = 154.949
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'outImage.data_stream.V' (resize_image/resize_image.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'inImage.data_stream.V' (resize_image/resize_image.cpp:9).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2314) in function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2394) in function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2418) in function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2428) in function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' completely with a factor of 1.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'inImage.data_stream.V' (resize_image/resize_image.cpp:9) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'outImage.data_stream.V' (resize_image/resize_image.cpp:10) .
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inImage.data_stream.V' (resize_image/resize_image.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outImage.data_stream.V' (resize_image/resize_image.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'scaleImage', detected/extracted 4 process function(s): 
	 'Block_Mat.exit6_proc'
	 'hls::AXIvideo2Mat<8, 480, 640, 0>'
	 'hls::Resize<0, 480, 640, 600, 800>'
	 'hls::Mat2AXIvideo<8, 600, 800, 0>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2323:45) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2392:13) in function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2433:23) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2440:13) in function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:00 . Memory (MB): peak = 315.727 ; gain = 224.277
WARNING: [XFORM 203-631] Renaming function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' to 'Resize_opr_linear' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:409:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Resize<0, 480, 640, 600, 800>' to 'Resize' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2454:9)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<8, 600, 800, 0>' to 'Mat2AXIvideo' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:120:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 480, 640, 0>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:60:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:01:03 . Memory (MB): peak = 367.457 ; gain = 276.008
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'scaleImage' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit6_proc' to 'Block_Mat_exit6_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 63.109 seconds; current allocated memory: 310.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 311.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 311.259 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 311.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.589 seconds; current allocated memory: 312.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.752 seconds; current allocated memory: 314.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.032 seconds; current allocated memory: 314.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 314.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 315.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 315.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 315.487 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 315.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit6_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.442 seconds; current allocated memory: 316.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 317.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_0' to 'Resize_opr_linearbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_0' to 'Resize_opr_linearcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_sdiv_43ns_32s_43_47_seq_1' to 'scaleImage_sdiv_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_sdiv_42ns_32s_42_46_seq_1' to 'scaleImage_sdiv_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_udiv_31ns_32s_16_35_1' to 'scaleImage_udiv_3fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_mul_mul_8ns_20s_28_1_1' to 'scaleImage_mul_mug8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'scaleImage_mul_mug8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_sdiv_4dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_sdiv_4eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_udiv_3fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize_opr_linear'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 320.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize'.
INFO: [HLS 200-111]  Elapsed time: 1.741 seconds; current allocated memory: 321.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.461 seconds; current allocated memory: 322.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'scaleImage' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaleImage'.
INFO: [HLS 200-111]  Elapsed time: 0.696 seconds; current allocated memory: 322.917 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_sdiv_4dEe_div'
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_sdiv_4eOg_div'
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_udiv_3fYi_div'
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_linearbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_linearcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_rows_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_cols_V_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_rows_V_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_cols_V_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_rows_V_c14_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_cols_V_c15_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_data_stream_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_rows_V_c16_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_cols_V_c17_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resize_U0_U(start_for_Resize_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIhbi_U(start_for_Mat2AXIhbi)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:01:17 . Memory (MB): peak = 399.324 ; gain = 307.875
INFO: [VHDL 208-304] Generating VHDL RTL for scaleImage.
INFO: [VLOG 209-307] Generating Verilog RTL for scaleImage.
INFO: [HLS 200-112] Total elapsed time: 76.814 seconds; peak allocated memory: 322.917 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:57 . Memory (MB): peak = 166.051 ; gain = 74.578
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:57 . Memory (MB): peak = 166.051 ; gain = 74.578
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 4, hls::Scalar<3, unsigned char> >::shift_pixels_left()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::init' into 'hls::Mat<480, 640, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::init' into 'hls::Mat<600, 800, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::read' into 'hls::Mat<480, 640, 4096>::operator>>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::operator>>' into 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2405).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::write' into 'hls::Mat<600, 800, 4096>::operator<<' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator<<' into 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2439).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:01:02 . Memory (MB): peak = 215.059 ; gain = 123.586
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
WARNING: [SYNCHK 200-77] The top function 'scaleImage' (resize_image/resize_image.cpp:3) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:01:04 . Memory (MB): peak = 247.934 ; gain = 156.461
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2314) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2394) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2418) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2428) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'inImage.data_stream.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'outImage.data_stream.V' .
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inImage.data_stream.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outImage.data_stream.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'inImage.data_stream.V.0' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'inImage.data_stream.V.1' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'inImage.data_stream.V.2' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'outImage.data_stream.V.0' is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'outImage.data_stream.V.1' is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'outImage.data_stream.V.2' is invalid: it has no data consumer.
INFO: [XFORM 203-712] Applying dataflow to function 'scaleImage', detected/extracted 2 process function(s): 
	 'Block_Mat.exit1_proc'
	 'hls::Resize<4096, 480, 640, 600, 800>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:409:9) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500:12) in function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2323:45) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2392:13) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>'... converting 16 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2282)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:08 . Memory (MB): peak = 315.402 ; gain = 223.930
WARNING: [XFORM 203-631] Renaming function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' to 'Resize_opr_linear' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:409:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Resize<4096, 480, 640, 600, 800>' to 'Resize' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2477:1)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:01:12 . Memory (MB): peak = 346.613 ; gain = 255.141
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'scaleImage' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit1_proc' to 'Block_Mat_exit1_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 72.07 seconds; current allocated memory: 289.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 289.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 43.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.897 seconds; current allocated memory: 291.596 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 293.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.086 seconds; current allocated memory: 293.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 293.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 294.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.468 seconds; current allocated memory: 294.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 294.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_0' to 'Resize_opr_linearbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_1' to 'Resize_opr_linearcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_2' to 'Resize_opr_lineardEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_0' to 'Resize_opr_lineareOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_1' to 'Resize_opr_linearfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_2' to 'Resize_opr_linearg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_sdiv_43ns_32s_43_47_seq_1' to 'scaleImage_sdiv_4hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_sdiv_42ns_32s_42_46_seq_1' to 'scaleImage_sdiv_4ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_udiv_31ns_32s_16_35_1' to 'scaleImage_udiv_3jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_mul_mul_8ns_20s_28_1_1' to 'scaleImage_mul_mukbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'scaleImage_mul_mukbM': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_sdiv_4hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_sdiv_4ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_udiv_3jbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize_opr_linear'.
INFO: [HLS 200-111]  Elapsed time: 0.927 seconds; current allocated memory: 298.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize'.
INFO: [HLS 200-111]  Elapsed time: 2.615 seconds; current allocated memory: 299.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'scaleImage' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'scaleImage/inStream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/inStream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/inStream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/inStream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/inStream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/inStream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/inStream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/outStream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/outStream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/outStream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/outStream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/outStream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/outStream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scaleImage/outStream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaleImage'.
INFO: [HLS 200-111]  Elapsed time: 2.065 seconds; current allocated memory: 299.813 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_sdiv_4hbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_sdiv_4ibs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_udiv_3jbC_div'
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_linearbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_rows_V_chan_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_cols_V_chan_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:01:28 . Memory (MB): peak = 375.098 ; gain = 283.625
INFO: [VHDL 208-304] Generating VHDL RTL for scaleImage.
INFO: [VLOG 209-307] Generating Verilog RTL for scaleImage.
INFO: [HLS 200-112] Total elapsed time: 87.852 seconds; peak allocated memory: 299.813 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:53 . Memory (MB): peak = 166.305 ; gain = 74.891
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:53 . Memory (MB): peak = 166.305 ; gain = 74.891
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 4, hls::Scalar<3, unsigned char> >::shift_pixels_left()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::init' into 'hls::Mat<480, 640, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::init' into 'hls::Mat<600, 800, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 480, 640, 4096>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::write' into 'hls::Mat<480, 640, 4096>::operator<<' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 480, 640, 4096>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::read' into 'hls::Mat<480, 640, 4096>::operator>>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::operator>>' into 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2405).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::write' into 'hls::Mat<600, 800, 4096>::operator<<' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator<<' into 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2439).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::read' into 'hls::Mat<600, 800, 4096>::operator>>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:57 . Memory (MB): peak = 215.422 ; gain = 124.008
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:58 . Memory (MB): peak = 250.129 ; gain = 158.715
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'outImage.data_stream.V' (resize_image/resize_image.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'inImage.data_stream.V' (resize_image/resize_image.cpp:9).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2314) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 600, 800, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 480, 640, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2394) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2418) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2428) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 480, 640, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 480, 640, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'inImage.data_stream.V' (resize_image/resize_image.cpp:9) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'outImage.data_stream.V' (resize_image/resize_image.cpp:10) .
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inImage.data_stream.V' (resize_image/resize_image.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outImage.data_stream.V' (resize_image/resize_image.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'scaleImage', detected/extracted 4 process function(s): 
	 'Block_Mat.exit6_proc'
	 'hls::AXIvideo2Mat<24, 480, 640, 4096>'
	 'hls::Resize<4096, 480, 640, 600, 800>'
	 'hls::Mat2AXIvideo<24, 600, 800, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:409:9) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500:12) in function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2323:45) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2392:13) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>'... converting 16 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2282)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:02 . Memory (MB): peak = 316.863 ; gain = 225.449
WARNING: [XFORM 203-631] Renaming function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' to 'Resize_opr_linear' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:409:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Resize<4096, 480, 640, 600, 800>' to 'Resize' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2454:9)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 600, 800, 4096>' to 'Mat2AXIvideo' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 480, 640, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:01:06 . Memory (MB): peak = 370.043 ; gain = 278.629
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'scaleImage' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit6_proc' to 'Block_Mat_exit6_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.588 seconds; current allocated memory: 314.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 314.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.764 seconds; current allocated memory: 314.336 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 314.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 316.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.332 seconds; current allocated memory: 318.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.369 seconds; current allocated memory: 318.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 319.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.864 seconds; current allocated memory: 319.318 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 319.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 319.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.533 seconds; current allocated memory: 320.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit6_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.626 seconds; current allocated memory: 320.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 321.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_0' to 'Resize_opr_linearbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_1' to 'Resize_opr_linearcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_2' to 'Resize_opr_lineardEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_0' to 'Resize_opr_lineareOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_1' to 'Resize_opr_linearfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_2' to 'Resize_opr_linearg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_sdiv_43ns_32s_43_47_seq_1' to 'scaleImage_sdiv_4hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_sdiv_42ns_32s_42_46_seq_1' to 'scaleImage_sdiv_4ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_udiv_31ns_32s_16_35_1' to 'scaleImage_udiv_3jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_mul_mul_8ns_20s_28_1_1' to 'scaleImage_mul_mukbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'scaleImage_mul_mukbM': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_sdiv_4hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_sdiv_4ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_udiv_3jbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize_opr_linear'.
INFO: [HLS 200-111]  Elapsed time: 1.357 seconds; current allocated memory: 325.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize'.
INFO: [HLS 200-111]  Elapsed time: 2.729 seconds; current allocated memory: 327.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.825 seconds; current allocated memory: 328.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'scaleImage' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIlbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaleImage'.
INFO: [HLS 200-111]  Elapsed time: 1.113 seconds; current allocated memory: 328.954 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_sdiv_4hbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_sdiv_4ibs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_udiv_3jbC_div'
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_linearbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_rows_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_cols_V_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_rows_V_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_cols_V_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_rows_V_c14_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_cols_V_c15_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_data_stream_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_rows_V_c16_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_cols_V_c17_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resize_U0_U(start_for_Resize_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIlbW_U(start_for_Mat2AXIlbW)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:01:30 . Memory (MB): peak = 408.918 ; gain = 317.504
INFO: [VHDL 208-304] Generating VHDL RTL for scaleImage.
INFO: [VLOG 209-307] Generating Verilog RTL for scaleImage.
INFO: [HLS 200-112] Total elapsed time: 89.746 seconds; peak allocated memory: 328.954 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:02 . Memory (MB): peak = 165.594 ; gain = 74.160
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:02 . Memory (MB): peak = 165.594 ; gain = 74.160
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 4, hls::Scalar<3, unsigned char> >::shift_pixels_left()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::init' into 'hls::Mat<480, 640, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::init' into 'hls::Mat<600, 800, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 480, 640, 4096>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::write' into 'hls::Mat<480, 640, 4096>::operator<<' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 480, 640, 4096>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::read' into 'hls::Mat<480, 640, 4096>::operator>>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::operator>>' into 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2405).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::write' into 'hls::Mat<600, 800, 4096>::operator<<' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator<<' into 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2439).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::read' into 'hls::Mat<600, 800, 4096>::operator>>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:06 . Memory (MB): peak = 215.426 ; gain = 123.992
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:07 . Memory (MB): peak = 248.035 ; gain = 156.602
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'outImage.data_stream.V' (resize_image/resize_image.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'inImage.data_stream.V' (resize_image/resize_image.cpp:9).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2314) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 600, 800, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 480, 640, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2394) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2418) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2428) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 480, 640, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 480, 640, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'inImage.data_stream.V' (resize_image/resize_image.cpp:9) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'outImage.data_stream.V' (resize_image/resize_image.cpp:10) .
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inImage.data_stream.V' (resize_image/resize_image.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outImage.data_stream.V' (resize_image/resize_image.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'scaleImage', detected/extracted 4 process function(s): 
	 'Block_Mat.exit6_proc'
	 'hls::AXIvideo2Mat<24, 480, 640, 4096>'
	 'hls::Resize<4096, 480, 640, 600, 800>'
	 'hls::Mat2AXIvideo<24, 600, 800, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:409:9) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500:12) in function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2323:45) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2392:13) in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>'... converting 16 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2282)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:01:12 . Memory (MB): peak = 317.664 ; gain = 226.230
WARNING: [XFORM 203-631] Renaming function 'hls::Resize_opr_linear<4096, 480, 640, 600, 800>' to 'Resize_opr_linear' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:409:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Resize<4096, 480, 640, 600, 800>' to 'Resize' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2454:9)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 600, 800, 4096>' to 'Mat2AXIvideo' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 480, 640, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:01:16 . Memory (MB): peak = 370.391 ; gain = 278.957
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'scaleImage' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit6_proc' to 'Block_Mat_exit6_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 76.404 seconds; current allocated memory: 314.030 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 314.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.751 seconds; current allocated memory: 314.336 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 314.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.248 seconds; current allocated memory: 316.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.154 seconds; current allocated memory: 318.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.721 seconds; current allocated memory: 318.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 319.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.925 seconds; current allocated memory: 319.317 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 319.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 319.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.612 seconds; current allocated memory: 320.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit6_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 320.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 321.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_0' to 'Resize_opr_linearbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_1' to 'Resize_opr_linearcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_2' to 'Resize_opr_lineardEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_0' to 'Resize_opr_lineareOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_1' to 'Resize_opr_linearfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_2' to 'Resize_opr_linearg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_sdiv_43ns_32s_43_47_seq_1' to 'scaleImage_sdiv_4hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_sdiv_42ns_32s_42_46_seq_1' to 'scaleImage_sdiv_4ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_udiv_31ns_32s_16_35_1' to 'scaleImage_udiv_3jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_mul_mul_8ns_20s_28_1_1' to 'scaleImage_mul_mukbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'scaleImage_mul_mukbM': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_sdiv_4hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_sdiv_4ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_udiv_3jbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize_opr_linear'.
INFO: [HLS 200-111]  Elapsed time: 1.108 seconds; current allocated memory: 325.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize'.
INFO: [HLS 200-111]  Elapsed time: 2.699 seconds; current allocated memory: 327.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 328.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'scaleImage' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIlbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaleImage'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 328.937 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_sdiv_4hbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_sdiv_4ibs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_udiv_3jbC_div'
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_linearbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_rows_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_cols_V_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_rows_V_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_cols_V_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_rows_V_c14_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_cols_V_c15_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_data_stream_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_rows_V_c16_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_cols_V_c17_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resize_U0_U(start_for_Resize_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIlbW_U(start_for_Mat2AXIlbW)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:01:37 . Memory (MB): peak = 408.953 ; gain = 317.520
INFO: [VHDL 208-304] Generating VHDL RTL for scaleImage.
INFO: [VLOG 209-307] Generating Verilog RTL for scaleImage.
INFO: [HLS 200-112] Total elapsed time: 96.879 seconds; peak allocated memory: 328.937 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'rows': C:\Users\mazzo\Desktop\Uni\Sistemi-Digitali\Sistemi-Digitali-M\Progetto\HLS\resize_image\resize_image.cpp:5
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 166.379 ; gain = 74.891
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 166.379 ; gain = 74.891
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<600, 800, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<600, 800, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<480, 640, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 4, hls::Scalar<1, unsigned char> >::shift_pixels_left()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<480, 640, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 0>::init' into 'hls::Mat<480, 640, 0>::Mat.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 0>::init' into 'hls::Mat<600, 800, 0>::Mat.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 480, 640, 0>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 0>::write' into 'hls::Mat<480, 640, 0>::operator<<' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 480, 640, 0>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 0>::read' into 'hls::Mat<480, 640, 0>::operator>>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 0>::operator>>' into 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2405).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 0>::write' into 'hls::Mat<600, 800, 0>::operator<<' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 0>::operator<<' into 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2439).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 0>::read' into 'hls::Mat<600, 800, 0>::operator>>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 0>::operator>>' into 'hls::Mat2AXIvideo<8, 600, 800, 0>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>.1' into 'hls::AXISetBitFields<8, unsigned char>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2AXIvideo<8, 600, 800, 0>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 215.504 ; gain = 124.016
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:57 . Memory (MB): peak = 248.512 ; gain = 157.023
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'outImage.data_stream.V' (resize_image/resize_image.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'inImage.data_stream.V' (resize_image/resize_image.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2314) in function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2394) in function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2418) in function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2428) in function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' completely with a factor of 1.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'inImage.data_stream.V' (resize_image/resize_image.cpp:7) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'outImage.data_stream.V' (resize_image/resize_image.cpp:8) .
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inImage.data_stream.V' (resize_image/resize_image.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outImage.data_stream.V' (resize_image/resize_image.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'scaleImage', detected/extracted 4 process function(s): 
	 'Block__proc'
	 'hls::AXIvideo2Mat<8, 480, 640, 0>'
	 'hls::Resize<0, 480, 640, 600, 800>'
	 'hls::Mat2AXIvideo<8, 600, 800, 0>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2323:45) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2392:13) in function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2433:23) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2440:13) in function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:00 . Memory (MB): peak = 315.609 ; gain = 224.121
WARNING: [XFORM 203-631] Renaming function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' to 'Resize_opr_linear' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:409:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Resize<0, 480, 640, 600, 800>' to 'Resize' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2454:9)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<8, 600, 800, 0>' to 'Mat2AXIvideo' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:120:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 480, 640, 0>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:60:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:01:02 . Memory (MB): peak = 367.582 ; gain = 276.094
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'scaleImage' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 62.663 seconds; current allocated memory: 310.915 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 311.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 311.216 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 311.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.874 seconds; current allocated memory: 312.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.816 seconds; current allocated memory: 314.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.129 seconds; current allocated memory: 314.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 314.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.689 seconds; current allocated memory: 315.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 315.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 315.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 315.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 316.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 317.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_0' to 'Resize_opr_linearbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_0' to 'Resize_opr_linearcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_sdiv_43ns_27s_43_47_seq_1' to 'scaleImage_sdiv_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_sdiv_42ns_27s_42_46_seq_1' to 'scaleImage_sdiv_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_udiv_26ns_32s_11_30_1' to 'scaleImage_udiv_2fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_mul_mul_8ns_20s_28_1_1' to 'scaleImage_mul_mug8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'scaleImage_mul_mug8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_sdiv_4dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_sdiv_4eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_udiv_2fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize_opr_linear'.
INFO: [HLS 200-111]  Elapsed time: 1.167 seconds; current allocated memory: 320.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize'.
INFO: [HLS 200-111]  Elapsed time: 2.684 seconds; current allocated memory: 321.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 321.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'scaleImage' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaleImage'.
INFO: [HLS 200-111]  Elapsed time: 1.115 seconds; current allocated memory: 322.651 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_sdiv_4dEe_div'
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_sdiv_4eOg_div'
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_udiv_2fYi_div'
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_linearbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_linearcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_rows_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_cols_V_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_rows_V_c_U(fifo_w11_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_cols_V_c_U(fifo_w11_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_rows_V_c8_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_cols_V_c9_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_data_stream_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_rows_V_c10_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_cols_V_c11_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resize_U0_U(start_for_Resize_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIhbi_U(start_for_Mat2AXIhbi)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:01:22 . Memory (MB): peak = 399.062 ; gain = 307.574
INFO: [VHDL 208-304] Generating VHDL RTL for scaleImage.
INFO: [VLOG 209-307] Generating Verilog RTL for scaleImage.
INFO: [HLS 200-112] Total elapsed time: 82.651 seconds; peak allocated memory: 322.651 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:09 . Memory (MB): peak = 165.730 ; gain = 74.270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:09 . Memory (MB): peak = 165.730 ; gain = 74.270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<600, 800, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<600, 800, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<240, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 4, hls::Scalar<1, unsigned char> >::shift_pixels_left()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 0>::init' into 'hls::Mat<600, 800, 0>::Mat.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 240, 320, 0>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 240, 320, 0>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::Resize_opr_linear<0, 240, 320, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2405).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 0>::write' into 'hls::Mat<600, 800, 0>::operator<<' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 0>::operator<<' into 'hls::Resize_opr_linear<0, 240, 320, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2439).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 0>::read' into 'hls::Mat<600, 800, 0>::operator>>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 0>::operator>>' into 'hls::Mat2AXIvideo<8, 600, 800, 0>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>.1' into 'hls::AXISetBitFields<8, unsigned char>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2AXIvideo<8, 600, 800, 0>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:01:13 . Memory (MB): peak = 214.832 ; gain = 123.371
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<0, 240, 320, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:01:15 . Memory (MB): peak = 247.750 ; gain = 156.289
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'outImage.data_stream.V' (resize_image/resize_image.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'inImage.data_stream.V' (resize_image/resize_image.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2314) in function 'hls::Resize_opr_linear<0, 240, 320, 600, 800>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2394) in function 'hls::Resize_opr_linear<0, 240, 320, 600, 800>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2418) in function 'hls::Resize_opr_linear<0, 240, 320, 600, 800>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2428) in function 'hls::Resize_opr_linear<0, 240, 320, 600, 800>' completely with a factor of 1.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'inImage.data_stream.V' (resize_image/resize_image.cpp:7) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'outImage.data_stream.V' (resize_image/resize_image.cpp:8) .
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inImage.data_stream.V' (resize_image/resize_image.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outImage.data_stream.V' (resize_image/resize_image.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<0, 240, 320, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'scaleImage', detected/extracted 4 process function(s): 
	 'Block__proc'
	 'hls::AXIvideo2Mat<8, 240, 320, 0>'
	 'hls::Resize<0, 240, 320, 600, 800>'
	 'hls::Mat2AXIvideo<8, 600, 800, 0>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2323:45) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2392:13) in function 'hls::Resize_opr_linear<0, 240, 320, 600, 800>'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2433:23) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2440:13) in function 'hls::Resize_opr_linear<0, 240, 320, 600, 800>'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:01:20 . Memory (MB): peak = 315.508 ; gain = 224.047
WARNING: [XFORM 203-631] Renaming function 'hls::Resize_opr_linear<0, 240, 320, 600, 800>' to 'Resize_opr_linear' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:409:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Resize<0, 240, 320, 600, 800>' to 'Resize' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2454:9)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<8, 600, 800, 0>' to 'Mat2AXIvideo' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:120:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 240, 320, 0>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:60:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:01:24 . Memory (MB): peak = 367.160 ; gain = 275.699
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'scaleImage' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 84.698 seconds; current allocated memory: 310.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 310.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.916 seconds; current allocated memory: 311.190 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 311.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 312.811 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.077 seconds; current allocated memory: 314.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.384 seconds; current allocated memory: 314.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 314.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.793 seconds; current allocated memory: 315.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 315.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 315.376 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.713 seconds; current allocated memory: 315.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 316.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 317.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_0' to 'Resize_opr_linearbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_0' to 'Resize_opr_linearcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_sdiv_42ns_27s_42_46_seq_1' to 'scaleImage_sdiv_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_sdiv_41ns_27s_41_45_seq_1' to 'scaleImage_sdiv_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_udiv_26ns_32s_11_30_1' to 'scaleImage_udiv_2fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_mul_mul_8ns_20s_28_1_1' to 'scaleImage_mul_mug8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'scaleImage_mul_mug8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_sdiv_4dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_sdiv_4eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_udiv_2fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize_opr_linear'.
INFO: [HLS 200-111]  Elapsed time: 1.329 seconds; current allocated memory: 320.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize'.
INFO: [HLS 200-111]  Elapsed time: 3.703 seconds; current allocated memory: 321.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.725 seconds; current allocated memory: 321.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'scaleImage' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaleImage'.
INFO: [HLS 200-111]  Elapsed time: 1.116 seconds; current allocated memory: 322.619 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_sdiv_4dEe_div'
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_sdiv_4eOg_div'
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_udiv_2fYi_div'
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_linearbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_linearcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_rows_V_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_rows_V_c_U(fifo_w11_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_cols_V_c_U(fifo_w11_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_rows_V_c8_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_data_stream_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_rows_V_c10_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_cols_V_c11_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resize_U0_U(start_for_Resize_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIhbi_U(start_for_Mat2AXIhbi)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:34 ; elapsed = 00:01:48 . Memory (MB): peak = 399.766 ; gain = 308.305
INFO: [VHDL 208-304] Generating VHDL RTL for scaleImage.
INFO: [VLOG 209-307] Generating Verilog RTL for scaleImage.
INFO: [HLS 200-112] Total elapsed time: 108.075 seconds; peak allocated memory: 322.619 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:07 . Memory (MB): peak = 165.961 ; gain = 74.500
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:07 . Memory (MB): peak = 165.961 ; gain = 74.500
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<600, 800, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<600, 800, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<480, 640, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 4, hls::Scalar<1, unsigned char> >::shift_pixels_left()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<480, 640, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 0>::init' into 'hls::Mat<480, 640, 0>::Mat.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 0>::init' into 'hls::Mat<600, 800, 0>::Mat.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 480, 640, 0>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 0>::write' into 'hls::Mat<480, 640, 0>::operator<<' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 480, 640, 0>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 0>::read' into 'hls::Mat<480, 640, 0>::operator>>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 0>::operator>>' into 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2405).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 0>::write' into 'hls::Mat<600, 800, 0>::operator<<' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 0>::operator<<' into 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2439).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 0>::read' into 'hls::Mat<600, 800, 0>::operator>>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 0>::operator>>' into 'hls::Mat2AXIvideo<8, 600, 800, 0>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>.1' into 'hls::AXISetBitFields<8, unsigned char>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2AXIvideo<8, 600, 800, 0>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:01:11 . Memory (MB): peak = 214.559 ; gain = 123.098
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:01:13 . Memory (MB): peak = 248.184 ; gain = 156.723
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'outImage.data_stream.V' (resize_image/resize_image.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'inImage.data_stream.V' (resize_image/resize_image.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2314) in function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2394) in function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2418) in function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2428) in function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' completely with a factor of 1.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'inImage.data_stream.V' (resize_image/resize_image.cpp:7) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'outImage.data_stream.V' (resize_image/resize_image.cpp:8) .
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inImage.data_stream.V' (resize_image/resize_image.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outImage.data_stream.V' (resize_image/resize_image.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'scaleImage', detected/extracted 4 process function(s): 
	 'Block__proc'
	 'hls::AXIvideo2Mat<8, 480, 640, 0>'
	 'hls::Resize<0, 480, 640, 600, 800>'
	 'hls::Mat2AXIvideo<8, 600, 800, 0>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2323:45) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2392:13) in function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2433:23) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2440:13) in function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:01:17 . Memory (MB): peak = 316.562 ; gain = 225.102
WARNING: [XFORM 203-631] Renaming function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' to 'Resize_opr_linear' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:409:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Resize<0, 480, 640, 600, 800>' to 'Resize' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2454:9)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<8, 600, 800, 0>' to 'Mat2AXIvideo' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:120:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 480, 640, 0>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:60:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:01:21 . Memory (MB): peak = 366.855 ; gain = 275.395
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'scaleImage' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 81.882 seconds; current allocated memory: 310.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 310.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.991 seconds; current allocated memory: 311.175 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 311.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.244 seconds; current allocated memory: 312.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.527 seconds; current allocated memory: 314.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.108 seconds; current allocated memory: 314.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 314.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.815 seconds; current allocated memory: 314.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 315.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 315.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.741 seconds; current allocated memory: 315.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.576 seconds; current allocated memory: 316.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 317.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_0' to 'Resize_opr_linearbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_0' to 'Resize_opr_linearcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_sdiv_43ns_27s_43_47_seq_1' to 'scaleImage_sdiv_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_sdiv_42ns_27s_42_46_seq_1' to 'scaleImage_sdiv_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_udiv_26ns_32s_11_30_1' to 'scaleImage_udiv_2fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_mul_mul_8ns_20s_28_1_1' to 'scaleImage_mul_mug8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'scaleImage_mul_mug8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_sdiv_4dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_sdiv_4eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_udiv_2fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize_opr_linear'.
INFO: [HLS 200-111]  Elapsed time: 1.368 seconds; current allocated memory: 320.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize'.
INFO: [HLS 200-111]  Elapsed time: 3.316 seconds; current allocated memory: 320.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 1.135 seconds; current allocated memory: 321.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'scaleImage' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaleImage'.
INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 322.640 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_sdiv_4dEe_div'
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_sdiv_4eOg_div'
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_udiv_2fYi_div'
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_linearbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_linearcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_rows_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_cols_V_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_rows_V_c_U(fifo_w11_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_cols_V_c_U(fifo_w11_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_rows_V_c8_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_cols_V_c9_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_data_stream_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_rows_V_c10_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_cols_V_c11_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resize_U0_U(start_for_Resize_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIhbi_U(start_for_Mat2AXIhbi)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:34 ; elapsed = 00:01:48 . Memory (MB): peak = 398.512 ; gain = 307.051
INFO: [VHDL 208-304] Generating VHDL RTL for scaleImage.
INFO: [VLOG 209-307] Generating Verilog RTL for scaleImage.
INFO: [HLS 200-112] Total elapsed time: 108.502 seconds; peak allocated memory: 322.640 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resize_image/resize_image.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:07 . Memory (MB): peak = 165.668 ; gain = 74.152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:07 . Memory (MB): peak = 165.668 ; gain = 74.152
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<600, 800, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<600, 800, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<480, 640, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 4, hls::Scalar<1, unsigned char> >::shift_pixels_left()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<480, 640, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 0>::init' into 'hls::Mat<480, 640, 0>::Mat.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 0>::init' into 'hls::Mat<600, 800, 0>::Mat.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 480, 640, 0>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 0>::write' into 'hls::Mat<480, 640, 0>::operator<<' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 480, 640, 0>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 0>::read' into 'hls::Mat<480, 640, 0>::operator>>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 0>::operator>>' into 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2405).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 0>::write' into 'hls::Mat<600, 800, 0>::operator<<' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 0>::operator<<' into 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2439).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 0>::read' into 'hls::Mat<600, 800, 0>::operator>>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 0>::operator>>' into 'hls::Mat2AXIvideo<8, 600, 800, 0>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>.1' into 'hls::AXISetBitFields<8, unsigned char>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2AXIvideo<8, 600, 800, 0>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:01:12 . Memory (MB): peak = 214.574 ; gain = 123.059
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:01:14 . Memory (MB): peak = 248.242 ; gain = 156.727
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'outImage.data_stream.V' (resize_image/resize_image.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'inImage.data_stream.V' (resize_image/resize_image.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2314) in function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2394) in function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2418) in function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2428) in function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' completely with a factor of 1.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'inImage.data_stream.V' (resize_image/resize_image.cpp:7) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'outImage.data_stream.V' (resize_image/resize_image.cpp:8) .
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inImage.data_stream.V' (resize_image/resize_image.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outImage.data_stream.V' (resize_image/resize_image.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'scaleImage', detected/extracted 4 process function(s): 
	 'Block__proc'
	 'hls::AXIvideo2Mat<8, 480, 640, 0>'
	 'hls::Resize<0, 480, 640, 600, 800>'
	 'hls::Mat2AXIvideo<8, 600, 800, 0>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2323:45) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2392:13) in function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2433:23) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2440:13) in function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:01:19 . Memory (MB): peak = 316.449 ; gain = 224.934
WARNING: [XFORM 203-631] Renaming function 'hls::Resize_opr_linear<0, 480, 640, 600, 800>' to 'Resize_opr_linear' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:409:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Resize<0, 480, 640, 600, 800>' to 'Resize' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2454:9)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<8, 600, 800, 0>' to 'Mat2AXIvideo' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:120:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 480, 640, 0>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:60:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:01:23 . Memory (MB): peak = 367.270 ; gain = 275.754
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'scaleImage' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 83.232 seconds; current allocated memory: 310.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 310.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.934 seconds; current allocated memory: 311.171 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 311.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.876 seconds; current allocated memory: 312.791 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.262 seconds; current allocated memory: 314.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.569 seconds; current allocated memory: 314.589 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 314.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.976 seconds; current allocated memory: 314.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 315.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 315.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.651 seconds; current allocated memory: 315.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.694 seconds; current allocated memory: 316.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 317.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_0' to 'Resize_opr_linearbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_0' to 'Resize_opr_linearcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_sdiv_43ns_27s_43_47_seq_1' to 'scaleImage_sdiv_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_sdiv_42ns_27s_42_46_seq_1' to 'scaleImage_sdiv_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_udiv_26ns_32s_11_30_1' to 'scaleImage_udiv_2fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaleImage_mul_mul_8ns_20s_28_1_1' to 'scaleImage_mul_mug8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'scaleImage_mul_mug8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_sdiv_4dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_sdiv_4eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'scaleImage_udiv_2fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize_opr_linear'.
INFO: [HLS 200-111]  Elapsed time: 1.289 seconds; current allocated memory: 320.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize'.
INFO: [HLS 200-111]  Elapsed time: 3.212 seconds; current allocated memory: 320.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 1.024 seconds; current allocated memory: 321.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaleImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scaleImage/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'scaleImage' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaleImage'.
INFO: [HLS 200-111]  Elapsed time: 1.044 seconds; current allocated memory: 322.636 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_sdiv_4dEe_div'
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_sdiv_4eOg_div'
INFO: [RTMG 210-282] Generating pipelined core: 'scaleImage_udiv_2fYi_div'
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_linearbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_linearcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_rows_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_cols_V_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_rows_V_c_U(fifo_w11_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_cols_V_c_U(fifo_w11_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_rows_V_c8_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inImage_cols_V_c9_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_data_stream_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_rows_V_c10_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outImage_cols_V_c11_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resize_U0_U(start_for_Resize_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIhbi_U(start_for_Mat2AXIhbi)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:46 . Memory (MB): peak = 398.434 ; gain = 306.918
INFO: [VHDL 208-304] Generating VHDL RTL for scaleImage.
INFO: [VLOG 209-307] Generating Verilog RTL for scaleImage.
INFO: [HLS 200-112] Total elapsed time: 106.468 seconds; peak allocated memory: 322.636 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
