digraph "0_linux_7f821fc9c77a9b01fe7b1d6e72717b33d8d64142@pointer" {
"1000119" [label="(Call,thr->ckpt_regs.msr & ~thr->regs->msr)"];
"1000117" [label="(Call,msr_diff = thr->ckpt_regs.msr & ~thr->regs->msr)"];
"1000131" [label="(Call,msr_diff & MSR_FP)"];
"1000146" [label="(Call,msr_diff & MSR_VEC)"];
"1000163" [label="(Call,msr_diff &= MSR_FP | MSR_VEC | MSR_VSX | MSR_FE0 | MSR_FE1)"];
"1000187" [label="(Call,thr->regs->msr |= msr_diff)"];
"1000167" [label="(Call,MSR_VEC | MSR_VSX | MSR_FE0 | MSR_FE1)"];
"1000165" [label="(Call,MSR_FP | MSR_VEC | MSR_VSX | MSR_FE0 | MSR_FE1)"];
"1000147" [label="(Identifier,msr_diff)"];
"1000109" [label="(Call,msr_diff = 0)"];
"1000169" [label="(Call,MSR_VSX | MSR_FE0 | MSR_FE1)"];
"1000193" [label="(Identifier,msr_diff)"];
"1000120" [label="(Call,thr->ckpt_regs.msr)"];
"1000167" [label="(Call,MSR_VEC | MSR_VSX | MSR_FE0 | MSR_FE1)"];
"1000145" [label="(ControlStructure,if (msr_diff & MSR_VEC))"];
"1000130" [label="(ControlStructure,if (msr_diff & MSR_FP))"];
"1000137" [label="(Identifier,thr)"];
"1000161" [label="(Identifier,ti)"];
"1000133" [label="(Identifier,MSR_FP)"];
"1000164" [label="(Identifier,msr_diff)"];
"1000148" [label="(Identifier,MSR_VEC)"];
"1000116" [label="(Block,)"];
"1000194" [label="(MethodReturn,static void)"];
"1000131" [label="(Call,msr_diff & MSR_FP)"];
"1000125" [label="(Call,~thr->regs->msr)"];
"1000132" [label="(Identifier,msr_diff)"];
"1000166" [label="(Identifier,MSR_FP)"];
"1000179" [label="(Call,tm_reclaim(thr, thr->regs->msr, cause))"];
"1000165" [label="(Call,MSR_FP | MSR_VEC | MSR_VSX | MSR_FE0 | MSR_FE1)"];
"1000146" [label="(Call,msr_diff & MSR_VEC)"];
"1000163" [label="(Call,msr_diff &= MSR_FP | MSR_VEC | MSR_VSX | MSR_FE0 | MSR_FE1)"];
"1000119" [label="(Call,thr->ckpt_regs.msr & ~thr->regs->msr)"];
"1000177" [label="(Call,mfmsr())"];
"1000107" [label="(Block,)"];
"1000117" [label="(Call,msr_diff = thr->ckpt_regs.msr & ~thr->regs->msr)"];
"1000168" [label="(Identifier,MSR_VEC)"];
"1000188" [label="(Call,thr->regs->msr)"];
"1000187" [label="(Call,thr->regs->msr |= msr_diff)"];
"1000152" [label="(Identifier,thr)"];
"1000118" [label="(Identifier,msr_diff)"];
"1000119" -> "1000117"  [label="AST: "];
"1000119" -> "1000125"  [label="CFG: "];
"1000120" -> "1000119"  [label="AST: "];
"1000125" -> "1000119"  [label="AST: "];
"1000117" -> "1000119"  [label="CFG: "];
"1000119" -> "1000194"  [label="DDG: ~thr->regs->msr"];
"1000119" -> "1000194"  [label="DDG: thr->ckpt_regs.msr"];
"1000119" -> "1000117"  [label="DDG: thr->ckpt_regs.msr"];
"1000119" -> "1000117"  [label="DDG: ~thr->regs->msr"];
"1000117" -> "1000116"  [label="AST: "];
"1000118" -> "1000117"  [label="AST: "];
"1000132" -> "1000117"  [label="CFG: "];
"1000117" -> "1000194"  [label="DDG: thr->ckpt_regs.msr & ~thr->regs->msr"];
"1000117" -> "1000131"  [label="DDG: msr_diff"];
"1000131" -> "1000130"  [label="AST: "];
"1000131" -> "1000133"  [label="CFG: "];
"1000132" -> "1000131"  [label="AST: "];
"1000133" -> "1000131"  [label="AST: "];
"1000137" -> "1000131"  [label="CFG: "];
"1000147" -> "1000131"  [label="CFG: "];
"1000131" -> "1000194"  [label="DDG: msr_diff & MSR_FP"];
"1000131" -> "1000146"  [label="DDG: msr_diff"];
"1000131" -> "1000165"  [label="DDG: MSR_FP"];
"1000146" -> "1000145"  [label="AST: "];
"1000146" -> "1000148"  [label="CFG: "];
"1000147" -> "1000146"  [label="AST: "];
"1000148" -> "1000146"  [label="AST: "];
"1000152" -> "1000146"  [label="CFG: "];
"1000161" -> "1000146"  [label="CFG: "];
"1000146" -> "1000194"  [label="DDG: msr_diff & MSR_VEC"];
"1000146" -> "1000163"  [label="DDG: msr_diff"];
"1000146" -> "1000167"  [label="DDG: MSR_VEC"];
"1000163" -> "1000116"  [label="AST: "];
"1000163" -> "1000165"  [label="CFG: "];
"1000164" -> "1000163"  [label="AST: "];
"1000165" -> "1000163"  [label="AST: "];
"1000177" -> "1000163"  [label="CFG: "];
"1000163" -> "1000194"  [label="DDG: msr_diff"];
"1000163" -> "1000194"  [label="DDG: msr_diff &= MSR_FP | MSR_VEC | MSR_VSX | MSR_FE0 | MSR_FE1"];
"1000163" -> "1000194"  [label="DDG: MSR_FP | MSR_VEC | MSR_VSX | MSR_FE0 | MSR_FE1"];
"1000165" -> "1000163"  [label="DDG: MSR_FP"];
"1000165" -> "1000163"  [label="DDG: MSR_VEC | MSR_VSX | MSR_FE0 | MSR_FE1"];
"1000163" -> "1000187"  [label="DDG: msr_diff"];
"1000187" -> "1000107"  [label="AST: "];
"1000187" -> "1000193"  [label="CFG: "];
"1000188" -> "1000187"  [label="AST: "];
"1000193" -> "1000187"  [label="AST: "];
"1000194" -> "1000187"  [label="CFG: "];
"1000187" -> "1000194"  [label="DDG: thr->regs->msr"];
"1000187" -> "1000194"  [label="DDG: thr->regs->msr |= msr_diff"];
"1000187" -> "1000194"  [label="DDG: msr_diff"];
"1000179" -> "1000187"  [label="DDG: thr->regs->msr"];
"1000109" -> "1000187"  [label="DDG: msr_diff"];
"1000167" -> "1000165"  [label="AST: "];
"1000167" -> "1000169"  [label="CFG: "];
"1000168" -> "1000167"  [label="AST: "];
"1000169" -> "1000167"  [label="AST: "];
"1000165" -> "1000167"  [label="CFG: "];
"1000167" -> "1000194"  [label="DDG: MSR_VSX | MSR_FE0 | MSR_FE1"];
"1000167" -> "1000194"  [label="DDG: MSR_VEC"];
"1000167" -> "1000165"  [label="DDG: MSR_VEC"];
"1000167" -> "1000165"  [label="DDG: MSR_VSX | MSR_FE0 | MSR_FE1"];
"1000169" -> "1000167"  [label="DDG: MSR_VSX"];
"1000169" -> "1000167"  [label="DDG: MSR_FE0 | MSR_FE1"];
"1000166" -> "1000165"  [label="AST: "];
"1000165" -> "1000194"  [label="DDG: MSR_FP"];
"1000165" -> "1000194"  [label="DDG: MSR_VEC | MSR_VSX | MSR_FE0 | MSR_FE1"];
}
