

================================================================
== Vivado HLS Report for 'relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s'
================================================================
* Date:           Wed Feb 21 03:47:14 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 0.967 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      187|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       54|     -|
|Register             |        -|      -|       87|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       87|      241|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |icmp_ln1494_1_fu_80_p2   |   icmp   |      0|  0|  20|          18|           1|
    |icmp_ln1494_2_fu_98_p2   |   icmp   |      0|  0|  20|          18|           1|
    |icmp_ln1494_3_fu_116_p2  |   icmp   |      0|  0|  20|          18|           1|
    |icmp_ln1494_4_fu_134_p2  |   icmp   |      0|  0|  20|          18|           1|
    |icmp_ln1494_fu_62_p2     |   icmp   |      0|  0|  20|          18|           1|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |select_ln45_1_fu_86_p3   |  select  |      0|  0|  17|           1|          17|
    |select_ln45_2_fu_104_p3  |  select  |      0|  0|  17|           1|          17|
    |select_ln45_3_fu_122_p3  |  select  |      0|  0|  17|           1|          17|
    |select_ln45_4_fu_140_p3  |  select  |      0|  0|  17|           1|          17|
    |select_ln45_fu_68_p3     |  select  |      0|  0|  17|           1|          17|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 187|          96|          91|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_done      |   9|          2|    1|          2|
    |ap_return_0  |   9|          2|   17|         34|
    |ap_return_1  |   9|          2|   17|         34|
    |ap_return_2  |   9|          2|   17|         34|
    |ap_return_3  |   9|          2|   17|         34|
    |ap_return_4  |   9|          2|   17|         34|
    +-------------+----+-----------+-----+-----------+
    |Total        |  54|         12|   86|        172|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |ap_return_0_preg  |  17|   0|   17|          0|
    |ap_return_1_preg  |  17|   0|   17|          0|
    |ap_return_2_preg  |  17|   0|   17|          0|
    |ap_return_3_preg  |  17|   0|   17|          0|
    |ap_return_4_preg  |  17|   0|   17|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  87|   0|   87|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+---------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> | return value |
|ap_start       |  in |    1| ap_ctrl_hs | relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> | return value |
|ap_done        | out |    1| ap_ctrl_hs | relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> | return value |
|ap_continue    |  in |    1| ap_ctrl_hs | relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> | return value |
|ap_idle        | out |    1| ap_ctrl_hs | relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> | return value |
|ap_ready       | out |    1| ap_ctrl_hs | relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> | return value |
|ap_return_0    | out |   17| ap_ctrl_hs | relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> | return value |
|ap_return_1    | out |   17| ap_ctrl_hs | relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> | return value |
|ap_return_2    | out |   17| ap_ctrl_hs | relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> | return value |
|ap_return_3    | out |   17| ap_ctrl_hs | relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> | return value |
|ap_return_4    | out |   17| ap_ctrl_hs | relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> | return value |
|data_0_V_read  |  in |   18|   ap_none  |                              data_0_V_read                             |    scalar    |
|data_1_V_read  |  in |   18|   ap_none  |                              data_1_V_read                             |    scalar    |
|data_2_V_read  |  in |   18|   ap_none  |                              data_2_V_read                             |    scalar    |
|data_3_V_read  |  in |   18|   ap_none  |                              data_3_V_read                             |    scalar    |
|data_4_V_read  |  in |   18|   ap_none  |                              data_4_V_read                             |    scalar    |
+---------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.96>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_4_V_read_3 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_4_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 2 'read' 'data_4_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_3_V_read_3 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_3_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 3 'read' 'data_3_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_2_V_read_3 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_2_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 4 'read' 'data_2_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_1_V_read_3 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_1_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 5 'read' 'data_1_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_0_V_read_3 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_0_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 6 'read' 'data_0_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [firmware/nnet_utils/nnet_activation.h:40]   --->   Operation 7 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i18 %data_0_V_read_3 to i17" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 8 'trunc' 'trunc_ln1494' <Predicate = (icmp_ln1494)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.69ns)   --->   "%icmp_ln1494 = icmp sgt i18 %data_0_V_read_3, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 9 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.26ns)   --->   "%select_ln45 = select i1 %icmp_ln1494, i17 %trunc_ln1494, i17 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 10 'select' 'select_ln45' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln1494_1 = trunc i18 %data_1_V_read_3 to i17" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 11 'trunc' 'trunc_ln1494_1' <Predicate = (icmp_ln1494_1)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.69ns)   --->   "%icmp_ln1494_1 = icmp sgt i18 %data_1_V_read_3, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 12 'icmp' 'icmp_ln1494_1' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.26ns)   --->   "%select_ln45_1 = select i1 %icmp_ln1494_1, i17 %trunc_ln1494_1, i17 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 13 'select' 'select_ln45_1' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln1494_2 = trunc i18 %data_2_V_read_3 to i17" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 14 'trunc' 'trunc_ln1494_2' <Predicate = (icmp_ln1494_2)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.69ns)   --->   "%icmp_ln1494_2 = icmp sgt i18 %data_2_V_read_3, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 15 'icmp' 'icmp_ln1494_2' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.26ns)   --->   "%select_ln45_2 = select i1 %icmp_ln1494_2, i17 %trunc_ln1494_2, i17 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 16 'select' 'select_ln45_2' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln1494_3 = trunc i18 %data_3_V_read_3 to i17" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 17 'trunc' 'trunc_ln1494_3' <Predicate = (icmp_ln1494_3)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.69ns)   --->   "%icmp_ln1494_3 = icmp sgt i18 %data_3_V_read_3, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 18 'icmp' 'icmp_ln1494_3' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.26ns)   --->   "%select_ln45_3 = select i1 %icmp_ln1494_3, i17 %trunc_ln1494_3, i17 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 19 'select' 'select_ln45_3' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln1494_4 = trunc i18 %data_4_V_read_3 to i17" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 20 'trunc' 'trunc_ln1494_4' <Predicate = (icmp_ln1494_4)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.69ns)   --->   "%icmp_ln1494_4 = icmp sgt i18 %data_4_V_read_3, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 21 'icmp' 'icmp_ln1494_4' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.26ns)   --->   "%select_ln45_4 = select i1 %icmp_ln1494_4, i17 %trunc_ln1494_4, i17 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 22 'select' 'select_ln45_4' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i17, i17, i17, i17, i17 } undef, i17 %select_ln45, 0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 23 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i17, i17, i17, i17, i17 } %mrv, i17 %select_ln45_1, 1" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 24 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i17, i17, i17, i17, i17 } %mrv_1, i17 %select_ln45_2, 2" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 25 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i17, i17, i17, i17, i17 } %mrv_2, i17 %select_ln45_3, 3" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 26 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i17, i17, i17, i17, i17 } %mrv_3, i17 %select_ln45_4, 4" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 27 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "ret { i17, i17, i17, i17, i17 } %mrv_4" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 28 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_4_V_read_3   (read        ) [ 00]
data_3_V_read_3   (read        ) [ 00]
data_2_V_read_3   (read        ) [ 00]
data_1_V_read_3   (read        ) [ 00]
data_0_V_read_3   (read        ) [ 00]
specpipeline_ln40 (specpipeline) [ 00]
trunc_ln1494      (trunc       ) [ 00]
icmp_ln1494       (icmp        ) [ 01]
select_ln45       (select      ) [ 00]
trunc_ln1494_1    (trunc       ) [ 00]
icmp_ln1494_1     (icmp        ) [ 01]
select_ln45_1     (select      ) [ 00]
trunc_ln1494_2    (trunc       ) [ 00]
icmp_ln1494_2     (icmp        ) [ 01]
select_ln45_2     (select      ) [ 00]
trunc_ln1494_3    (trunc       ) [ 00]
icmp_ln1494_3     (icmp        ) [ 01]
select_ln45_3     (select      ) [ 00]
trunc_ln1494_4    (trunc       ) [ 00]
icmp_ln1494_4     (icmp        ) [ 01]
select_ln45_4     (select      ) [ 00]
mrv               (insertvalue ) [ 00]
mrv_1             (insertvalue ) [ 00]
mrv_2             (insertvalue ) [ 00]
mrv_3             (insertvalue ) [ 00]
mrv_4             (insertvalue ) [ 00]
ret_ln50          (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="data_4_V_read_3_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="18" slack="0"/>
<pin id="30" dir="0" index="1" bw="18" slack="0"/>
<pin id="31" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_V_read_3/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="data_3_V_read_3_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="18" slack="0"/>
<pin id="36" dir="0" index="1" bw="18" slack="0"/>
<pin id="37" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_3/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="data_2_V_read_3_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="18" slack="0"/>
<pin id="42" dir="0" index="1" bw="18" slack="0"/>
<pin id="43" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_3/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="data_1_V_read_3_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="18" slack="0"/>
<pin id="48" dir="0" index="1" bw="18" slack="0"/>
<pin id="49" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_3/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="data_0_V_read_3_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="18" slack="0"/>
<pin id="54" dir="0" index="1" bw="18" slack="0"/>
<pin id="55" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_3/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="trunc_ln1494_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="18" slack="0"/>
<pin id="60" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1494/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="icmp_ln1494_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="18" slack="0"/>
<pin id="64" dir="0" index="1" bw="18" slack="0"/>
<pin id="65" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="select_ln45_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="17" slack="0"/>
<pin id="71" dir="0" index="2" bw="17" slack="0"/>
<pin id="72" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="trunc_ln1494_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="18" slack="0"/>
<pin id="78" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1494_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="icmp_ln1494_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="18" slack="0"/>
<pin id="82" dir="0" index="1" bw="18" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="select_ln45_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="17" slack="0"/>
<pin id="89" dir="0" index="2" bw="17" slack="0"/>
<pin id="90" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="trunc_ln1494_2_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="18" slack="0"/>
<pin id="96" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1494_2/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="icmp_ln1494_2_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="18" slack="0"/>
<pin id="100" dir="0" index="1" bw="18" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_2/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="select_ln45_2_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="17" slack="0"/>
<pin id="107" dir="0" index="2" bw="17" slack="0"/>
<pin id="108" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_2/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="trunc_ln1494_3_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="18" slack="0"/>
<pin id="114" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1494_3/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln1494_3_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="18" slack="0"/>
<pin id="118" dir="0" index="1" bw="18" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_3/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="select_ln45_3_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="17" slack="0"/>
<pin id="125" dir="0" index="2" bw="17" slack="0"/>
<pin id="126" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_3/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="trunc_ln1494_4_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="18" slack="0"/>
<pin id="132" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1494_4/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln1494_4_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="18" slack="0"/>
<pin id="136" dir="0" index="1" bw="18" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_4/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="select_ln45_4_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="17" slack="0"/>
<pin id="143" dir="0" index="2" bw="17" slack="0"/>
<pin id="144" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_4/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="mrv_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="85" slack="0"/>
<pin id="150" dir="0" index="1" bw="17" slack="0"/>
<pin id="151" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="mrv_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="85" slack="0"/>
<pin id="156" dir="0" index="1" bw="17" slack="0"/>
<pin id="157" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="mrv_2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="85" slack="0"/>
<pin id="162" dir="0" index="1" bw="17" slack="0"/>
<pin id="163" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="mrv_3_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="85" slack="0"/>
<pin id="168" dir="0" index="1" bw="17" slack="0"/>
<pin id="169" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="mrv_4_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="85" slack="0"/>
<pin id="174" dir="0" index="1" bw="17" slack="0"/>
<pin id="175" dir="1" index="2" bw="85" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="10" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="8" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="10" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="6" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="61"><net_src comp="52" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="52" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="22" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="62" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="58" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="24" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="79"><net_src comp="46" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="46" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="80" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="76" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="97"><net_src comp="40" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="40" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="98" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="94" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="115"><net_src comp="34" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="34" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="116" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="112" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="133"><net_src comp="28" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="28" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="134" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="130" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="68" pin="3"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="86" pin="3"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="154" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="104" pin="3"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="122" pin="3"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="140" pin="3"/><net_sink comp="172" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> : data_0_V_read | {1 }
	Port: relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> : data_1_V_read | {1 }
	Port: relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> : data_2_V_read | {1 }
	Port: relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> : data_3_V_read | {1 }
	Port: relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> : data_4_V_read | {1 }
  - Chain level:
	State 1
		select_ln45 : 1
		select_ln45_1 : 1
		select_ln45_2 : 1
		select_ln45_3 : 1
		select_ln45_4 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		mrv_4 : 6
		ret_ln50 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln1494_fu_62     |    0    |    20   |
|          |     icmp_ln1494_1_fu_80    |    0    |    20   |
|   icmp   |     icmp_ln1494_2_fu_98    |    0    |    20   |
|          |    icmp_ln1494_3_fu_116    |    0    |    20   |
|          |    icmp_ln1494_4_fu_134    |    0    |    20   |
|----------|----------------------------|---------|---------|
|          |      select_ln45_fu_68     |    0    |    17   |
|          |     select_ln45_1_fu_86    |    0    |    17   |
|  select  |    select_ln45_2_fu_104    |    0    |    17   |
|          |    select_ln45_3_fu_122    |    0    |    17   |
|          |    select_ln45_4_fu_140    |    0    |    17   |
|----------|----------------------------|---------|---------|
|          | data_4_V_read_3_read_fu_28 |    0    |    0    |
|          | data_3_V_read_3_read_fu_34 |    0    |    0    |
|   read   | data_2_V_read_3_read_fu_40 |    0    |    0    |
|          | data_1_V_read_3_read_fu_46 |    0    |    0    |
|          | data_0_V_read_3_read_fu_52 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     trunc_ln1494_fu_58     |    0    |    0    |
|          |    trunc_ln1494_1_fu_76    |    0    |    0    |
|   trunc  |    trunc_ln1494_2_fu_94    |    0    |    0    |
|          |    trunc_ln1494_3_fu_112   |    0    |    0    |
|          |    trunc_ln1494_4_fu_130   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         mrv_fu_148         |    0    |    0    |
|          |        mrv_1_fu_154        |    0    |    0    |
|insertvalue|        mrv_2_fu_160        |    0    |    0    |
|          |        mrv_3_fu_166        |    0    |    0    |
|          |        mrv_4_fu_172        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   185   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   185  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   185  |
+-----------+--------+--------+
