Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Apr  8 04:36:41 2021
| Host         : mads-pc5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hw_top_control_sets_placed.rpt
| Design       : hw_top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    32 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           17 |
| No           | No                    | Yes                    |              92 |           48 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |             152 |           51 |
| Yes          | No                    | Yes                    |             111 |           40 |
| Yes          | Yes                   | No                     |             146 |           59 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------------------------------------------------------------------------------------------------+---------------------------+------------------+----------------+
|        Clock Signal        |                                              Enable Signal                                              |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------------------+---------------------------------------------------------------------------------------------------------+---------------------------+------------------+----------------+
|  clock_IBUF_BUFG           |                                                                                                         | btnC                      |                1 |              1 |
|  clock_IBUF_BUFG           | CPU/reg_IDEX[op_code][6]_i_1_n_1                                                                        | CPU/PC_reg[1]_LDC_i_1_n_1 |                1 |              1 |
|  CPU/PC_reg[1]_LDC_i_1_n_1 |                                                                                                         | btnC                      |                1 |              1 |
|  display_clock_IBUF_BUFG   |                                                                                                         | CPU/rf0/SR[0]             |                1 |              2 |
|  debug_clock_IBUF_BUFG     | output_stream[59]_i_1_n_1                                                                               | output_stream[31]_i_1_n_1 |                3 |              4 |
|  debug_clock_IBUF_BUFG     | output_count[6]_i_1_n_1                                                                                 | output_stream[31]_i_1_n_1 |                2 |              7 |
|  debug_clock_IBUF_BUFG     | sel                                                                                                     | output_stream[31]_i_1_n_1 |                2 |              7 |
|  clock_IBUF_BUFG           | CPU/reg_MEMWR[op_code][6]_i_1_n_1                                                                       |                           |                2 |              7 |
|  display_clock_IBUF_BUFG   | DISPLAY/Digit2_reg[6][0]                                                                                |                           |                1 |              7 |
|  display_clock_IBUF_BUFG   | DISPLAY/Digit3_reg[6][0]                                                                                |                           |                3 |              7 |
|  display_clock_IBUF_BUFG   | DISPLAY/Digit1_reg[6][0]                                                                                |                           |                1 |              7 |
|  display_clock_IBUF_BUFG   | DISPLAY/E[0]                                                                                            |                           |                1 |              7 |
|  clock_IBUF_BUFG           | CPU/mm_output0                                                                                          |                           |                7 |             16 |
| ~clock_IBUF_BUFG           | CPU/rf0/reg_file[6]_7                                                                                   | CPU/rf0/SR[0]             |                6 |             16 |
| ~clock_IBUF_BUFG           | CPU/rf0/reg_file[4]_3                                                                                   | CPU/rf0/SR[0]             |                5 |             16 |
| ~clock_IBUF_BUFG           | CPU/rf0/reg_file[7]_0                                                                                   | CPU/rf0/SR[0]             |                7 |             16 |
| ~clock_IBUF_BUFG           | CPU/rf0/reg_file[1]_5                                                                                   | CPU/rf0/SR[0]             |                7 |             16 |
| ~clock_IBUF_BUFG           | CPU/rf0/reg_file[0]_6                                                                                   | CPU/rf0/SR[0]             |                7 |             16 |
| ~clock_IBUF_BUFG           | CPU/rf0/reg_file[2]_2                                                                                   | CPU/rf0/SR[0]             |                6 |             16 |
| ~clock_IBUF_BUFG           | CPU/rf0/reg_file[5]_4                                                                                   | CPU/rf0/SR[0]             |                7 |             16 |
| ~clock_IBUF_BUFG           | CPU/rf0/reg_file[3]_1                                                                                   | CPU/rf0/SR[0]             |                7 |             16 |
|  n_0_493_BUFG              |                                                                                                         |                           |                8 |             16 |
| ~n_0_493_BUFG              |                                                                                                         |                           |                9 |             16 |
|  debug_clock_IBUF_BUFG     | AuxStep_i_1_n_1                                                                                         |                           |               11 |             21 |
|  debug_clock_IBUF_BUFG     | input_stream[39]_i_1_n_1                                                                                |                           |               13 |             25 |
|  debug_clock_IBUF_BUFG     | output_stream[59]_i_1_n_1                                                                               |                           |               13 |             56 |
|  clock_IBUF_BUFG           | CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_0_0_i_1_n_1   |                           |               16 |             64 |
|  clock_IBUF_BUFG           | CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_0_0_i_1_n_1 |                           |               16 |             64 |
|  clock_IBUF_BUFG           | CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0_i_1_n_1 |                           |               16 |             64 |
|  clock_IBUF_BUFG           | CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_0_0_i_1_n_1 |                           |               16 |             64 |
|  clock_IBUF_BUFG           |                                                                                                         | CPU/rf0/SR[0]             |               46 |             89 |
|  clock_IBUF_BUFG           | CPU/reg_IDEX[op_code][6]_i_1_n_1                                                                        | CPU/rf0/SR[0]             |               39 |            110 |
+----------------------------+---------------------------------------------------------------------------------------------------------+---------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     1 |
| 4      |                     1 |
| 7      |                     7 |
| 16+    |                    20 |
+--------+-----------------------+


