<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>tsri.org.tw</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>yolo_top</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M_AXIS_S2MM</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_S2MM_TDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_S2MM_TKEEP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_S2MM_TLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_S2MM_TVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_S2MM_TREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXIS_MM2S</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXIS_MM2S_TDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXIS_MM2S_TKEEP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXIS_MM2S_TLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXIS_MM2S_TVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXIS_MM2S_TREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS_S2MM_ACLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_S2MM_ACLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_S2MM_ACLK.ASSOCIATED_BUSIF">M_AXIS_S2MM</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXIS_MM2S_ACLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXIS_MM2S_ACLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXIS_MM2S_ACLK.ASSOCIATED_BUSIF">S_AXIS_MM2S</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>yolo_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2c4a58fb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>yolo_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2c4a58fb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c758f4eb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>S_AXIS_MM2S_TVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXIS_MM2S_TREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXIS_MM2S_TDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TBITS&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXIS_MM2S_TKEEP</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TBYTE&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXIS_MM2S_TLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_S2MM_TVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_S2MM_TREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_S2MM_TDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TBITS&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_S2MM_TKEEP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TBYTE&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_S2MM_TLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>isif_data_dout</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TBITS&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>isif_strb_dout</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TBYTE&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>isif_last_dout</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>isif_user_dout</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>isif_empty_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>isif_read</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>osif_data_din</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TBITS&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>osif_strb_din</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TBYTE&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>osif_last_din</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>osif_user_din</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>osif_full_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>osif_write</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXIS_MM2S_ACLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_S2MM_ACLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>TBITS</spirit:name>
        <spirit:displayName>Tbits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TBITS">64</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>TBYTE</spirit:name>
        <spirit:displayName>Tbyte</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TBYTE">8</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>rtl/INPUT_STREAM_if.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>rtl/OUTPUT_STREAM_if.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/yolo_core.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>rtl/yolo_rst_if.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/yolo_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_37d4e297</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>rtl/INPUT_STREAM_if.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>rtl/OUTPUT_STREAM_if.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/yolo_core.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>rtl/yolo_rst_if.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/yolo_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/yolo_top_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_c758f4eb</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>yolo_top_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>TBITS</spirit:name>
      <spirit:displayName>Tbits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TBITS">64</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TBYTE</spirit:name>
      <spirit:displayName>Tbyte</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TBYTE">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">yolo_top_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>yolo_top_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-04-06T05:39:18Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25ab4f84_ARCHIVE_LOCATION">e:/proj_2019/nchu/yolotop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec86059_ARCHIVE_LOCATION">e:/proj_2019/nchu/yolotop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b681d1f_ARCHIVE_LOCATION">e:/proj_2019/nchu/yolotop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c27f2d0_ARCHIVE_LOCATION">e:/proj_2019/nchu/yolotop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6192644a_ARCHIVE_LOCATION">e:/proj_2019/nchu/yolotop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b2633e6_ARCHIVE_LOCATION">e:/proj_2019/nchu/yolotop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e7dc14c_ARCHIVE_LOCATION">e:/proj_2019/nchu/yolotop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40ae1a50_ARCHIVE_LOCATION">e:/proj_2019/nchu/yolotop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@751e151a_ARCHIVE_LOCATION">e:/proj_2019/nchu/yolotop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@773e2e9_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc5f3bc_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76445a8_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73cc76c8_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e1bf58d_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ee46ee5_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5911fdb5_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@552780a7_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b657de8_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6db98566_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a23d0c6_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f9aef63_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@447313a1_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29325dd0_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b6db188_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f4f208_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a76d942_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@639eff08_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b974fb9_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d94768e_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34a286f1_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@458b258f_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@329401e7_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a736d9d_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6394f2f4_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51606a2f_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63046a93_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37c523e1_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51628b3e_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34ac3dad_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d71fff5_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a33b2c2_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@606f6964_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16ee78d5_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49879d9a_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41f05243_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b12ab37_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bdc095c_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7858f113_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d6cc49_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b50fed_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17b78b0f_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fe670d4_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6def3dc5_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ae88acc_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26bcb2fa_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@382a77e0_ARCHIVE_LOCATION">c:/Users/Cong Syuan Chen/Desktop/2022_SOC_Lab/Lab6and7_2021_yk/lab6/YoloTop_ref</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="ee63730f"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="3e995a1e"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="f4e9ee9f"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="57be46fc"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="7f1d880e"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
