Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Nov 30 20:56:54 2025
| Host         : DESKTOP-6LGOCJL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_ip_test_timing_summary_routed.rpt -pb uart_ip_test_timing_summary_routed.pb -rpx uart_ip_test_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_ip_test
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  128         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (128)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (261)
5. checking no_input_delay (3)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (128)
--------------------------
 There are 128 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (261)
--------------------------------------------------
 There are 261 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  266          inf        0.000                      0                  266           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           266 Endpoints
Min Delay           266 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_core/uart_tx/TxD_ser_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.923ns  (logic 3.987ns (57.588%)  route 2.936ns (42.412%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE                         0.000     0.000 r  uart_core/uart_tx/TxD_ser_reg/C
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart_core/uart_tx/TxD_ser_reg/Q
                         net (fo=1, routed)           2.936     3.392    TX_OBUF
    W16                  OBUF (Prop_obuf_I_O)         3.531     6.923 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000     6.923    TX
    W16                                                               r  TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.537ns  (logic 4.003ns (61.241%)  route 2.534ns (38.759%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE                         0.000     0.000 r  led_reg[3]_lopt_replica_3/C
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           2.534     3.052    led_reg[3]_lopt_replica_3_1
    G14                  OBUF (Prop_obuf_I_O)         3.485     6.537 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.537    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.534ns  (logic 4.028ns (61.648%)  route 2.506ns (38.352%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE                         0.000     0.000 r  led_reg[3]/C
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_reg[3]/Q
                         net (fo=1, routed)           2.506     3.024    led_OBUF[0]
    D18                  OBUF (Prop_obuf_I_O)         3.510     6.534 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.534    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.797ns  (logic 3.987ns (68.785%)  route 1.809ns (31.215%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE                         0.000     0.000 r  led_reg[3]_lopt_replica/C
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.809     2.265    led_reg[3]_lopt_replica_1
    M14                  OBUF (Prop_obuf_I_O)         3.531     5.797 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.797    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.686ns  (logic 3.995ns (70.257%)  route 1.691ns (29.743%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE                         0.000     0.000 r  led_reg[3]_lopt_replica_2/C
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           1.691     2.147    led_reg[3]_lopt_replica_2_1
    M15                  OBUF (Prop_obuf_I_O)         3.539     5.686 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.686    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_tx/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_tx/RxD_buff_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.783ns  (logic 0.828ns (17.313%)  route 3.955ns (82.687%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE                         0.000     0.000 r  uart_core/uart_tx/FSM_onehot_state_reg[7]/C
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart_core/uart_tx/FSM_onehot_state_reg[7]/Q
                         net (fo=3, routed)           1.612     2.068    uart_core/uart_tx/FSM_onehot_state_reg_n_0_[7]
    SLICE_X36Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.192 r  uart_core/uart_tx/RxD_buff[7]_i_3/O
                         net (fo=11, routed)          0.693     2.885    uart_core/uart_tx/RxD_buff[7]_i_3_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I4_O)        0.124     3.009 r  uart_core/uart_tx/RxD_buff[7]_i_4/O
                         net (fo=10, routed)          1.047     4.056    uart_core/uart_tx/p_1_in
    SLICE_X37Y51         LUT5 (Prop_lut5_I4_O)        0.124     4.180 r  uart_core/uart_tx/RxD_buff[7]_i_1/O
                         net (fo=8, routed)           0.602     4.783    uart_core/uart_tx/RxD_buff[7]_i_1_n_0
    SLICE_X37Y51         FDRE                                         r  uart_core/uart_tx/RxD_buff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db/cnt_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.759ns  (logic 1.691ns (35.531%)  route 3.068ns (64.469%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  rst_IBUF_inst/O
                         net (fo=16, routed)          1.953     3.520    db/rst_IBUF
    SLICE_X42Y56         LUT4 (Prop_lut4_I3_O)        0.124     3.644 r  db/cnt[0]_i_1/O
                         net (fo=20, routed)          1.115     4.759    db/cnt[0]_i_1_n_0
    SLICE_X43Y54         FDRE                                         r  db/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db/cnt_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.759ns  (logic 1.691ns (35.531%)  route 3.068ns (64.469%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  rst_IBUF_inst/O
                         net (fo=16, routed)          1.953     3.520    db/rst_IBUF
    SLICE_X42Y56         LUT4 (Prop_lut4_I3_O)        0.124     3.644 r  db/cnt[0]_i_1/O
                         net (fo=20, routed)          1.115     4.759    db/cnt[0]_i_1_n_0
    SLICE_X43Y54         FDRE                                         r  db/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db/cnt_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.759ns  (logic 1.691ns (35.531%)  route 3.068ns (64.469%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  rst_IBUF_inst/O
                         net (fo=16, routed)          1.953     3.520    db/rst_IBUF
    SLICE_X42Y56         LUT4 (Prop_lut4_I3_O)        0.124     3.644 r  db/cnt[0]_i_1/O
                         net (fo=20, routed)          1.115     4.759    db/cnt[0]_i_1_n_0
    SLICE_X43Y54         FDRE                                         r  db/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db/cnt_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.759ns  (logic 1.691ns (35.531%)  route 3.068ns (64.469%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  rst_IBUF_inst/O
                         net (fo=16, routed)          1.953     3.520    db/rst_IBUF
    SLICE_X42Y56         LUT4 (Prop_lut4_I3_O)        0.124     3.644 r  db/cnt[0]_i_1/O
                         net (fo=20, routed)          1.115     4.759    db/cnt[0]_i_1_n_0
    SLICE_X43Y54         FDRE                                         r  db/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_core/uart_tx/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_tx/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE                         0.000     0.000 r  uart_core/uart_tx/FSM_onehot_state_reg[0]/C
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_core/uart_tx/FSM_onehot_state_reg[0]/Q
                         net (fo=2, routed)           0.113     0.254    uart_core/uart_tx/FSM_onehot_state_reg_n_0_[0]
    SLICE_X37Y50         FDRE                                         r  uart_core/uart_tx/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_rx/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_rx/ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.186ns (71.475%)  route 0.074ns (28.525%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE                         0.000     0.000 r  uart_core/uart_rx/FSM_onehot_state_reg[10]/C
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_core/uart_rx/FSM_onehot_state_reg[10]/Q
                         net (fo=3, routed)           0.074     0.215    uart_core/uart_rx/FSM_onehot_state_reg_n_0_[10]
    SLICE_X37Y53         LUT3 (Prop_lut3_I1_O)        0.045     0.260 r  uart_core/uart_rx/ready_i_1/O
                         net (fo=1, routed)           0.000     0.260    uart_core/uart_rx/ready_i_1_n_0
    SLICE_X37Y53         FDRE                                         r  uart_core/uart_rx/ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_rx/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_rx/FSM_onehot_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.128ns (45.308%)  route 0.155ns (54.692%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE                         0.000     0.000 r  uart_core/uart_rx/FSM_onehot_state_reg[7]/C
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart_core/uart_rx/FSM_onehot_state_reg[7]/Q
                         net (fo=3, routed)           0.155     0.283    uart_core/uart_rx/FSM_onehot_state_reg_n_0_[7]
    SLICE_X36Y53         FDRE                                         r  uart_core/uart_rx/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_tx/RxD_buff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_tx/RxD_buff_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.329%)  route 0.099ns (34.671%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE                         0.000     0.000 r  uart_core/uart_tx/RxD_buff_reg[7]/C
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_core/uart_tx/RxD_buff_reg[7]/Q
                         net (fo=1, routed)           0.099     0.240    uart_core/uart_tx/RxD_buff_reg_n_0_[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I5_O)        0.045     0.285 r  uart_core/uart_tx/RxD_buff[6]_i_1/O
                         net (fo=1, routed)           0.000     0.285    uart_core/uart_tx/RxD_buff[6]_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  uart_core/uart_tx/RxD_buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_rx/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_rx/FSM_onehot_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.508%)  route 0.121ns (42.492%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE                         0.000     0.000 r  uart_core/uart_rx/FSM_onehot_state_reg[6]/C
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart_core/uart_rx/FSM_onehot_state_reg[6]/Q
                         net (fo=3, routed)           0.121     0.285    uart_core/uart_rx/FSM_onehot_state_reg_n_0_[6]
    SLICE_X36Y53         FDRE                                         r  uart_core/uart_rx/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_tx/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_tx/FSM_onehot_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.294%)  route 0.145ns (50.706%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE                         0.000     0.000 r  uart_core/uart_tx/FSM_onehot_state_reg[6]/C
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_core/uart_tx/FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           0.145     0.286    uart_core/uart_tx/FSM_onehot_state_reg_n_0_[6]
    SLICE_X36Y50         FDRE                                         r  uart_core/uart_tx/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_rx/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_rx/data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE                         0.000     0.000 r  uart_core/uart_rx/FSM_onehot_state_reg[0]/C
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_core/uart_rx/FSM_onehot_state_reg[0]/Q
                         net (fo=14, routed)          0.109     0.250    uart_core/uart_rx/os_count
    SLICE_X37Y53         LUT6 (Prop_lut6_I1_O)        0.045     0.295 r  uart_core/uart_rx/data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.295    uart_core/uart_rx/data[0]_i_1_n_0
    SLICE_X37Y53         FDRE                                         r  uart_core/uart_rx/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_rx/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_rx/data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE                         0.000     0.000 r  uart_core/uart_rx/FSM_onehot_state_reg[0]/C
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_core/uart_rx/FSM_onehot_state_reg[0]/Q
                         net (fo=14, routed)          0.110     0.251    uart_core/uart_rx/os_count
    SLICE_X37Y53         LUT6 (Prop_lut6_I1_O)        0.045     0.296 r  uart_core/uart_rx/data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.296    uart_core/uart_rx/data[5]_i_1_n_0
    SLICE_X37Y53         FDRE                                         r  uart_core/uart_rx/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_tx/RxD_buff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_tx/RxD_buff_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.546%)  route 0.111ns (37.454%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE                         0.000     0.000 r  uart_core/uart_tx/RxD_buff_reg[2]/C
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_core/uart_tx/RxD_buff_reg[2]/Q
                         net (fo=1, routed)           0.111     0.252    uart_core/uart_tx/RxD_buff_reg_n_0_[2]
    SLICE_X37Y52         LUT6 (Prop_lut6_I5_O)        0.045     0.297 r  uart_core/uart_tx/RxD_buff[1]_i_1/O
                         net (fo=1, routed)           0.000     0.297    uart_core/uart_tx/RxD_buff[1]_i_1_n_0
    SLICE_X37Y52         FDRE                                         r  uart_core/uart_tx/RxD_buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_rx/ready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.186ns (61.638%)  route 0.116ns (38.362%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE                         0.000     0.000 r  uart_core/uart_rx/ready_reg/C
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_core/uart_rx/ready_reg/Q
                         net (fo=5, routed)           0.116     0.257    uart_core/uart_rx/rx_ready
    SLICE_X39Y52         LUT3 (Prop_lut3_I2_O)        0.045     0.302 r  uart_core/uart_rx/tx_data[7]_i_2/O
                         net (fo=1, routed)           0.000     0.302    uart_core_n_3
    SLICE_X39Y52         FDRE                                         r  tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------





