// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Gemv_Test_Weight_Loader_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_read,
        weight_mem2_dout,
        weight_mem2_empty_n,
        weight_mem2_read,
        weight_mem2_num_data_valid,
        weight_mem2_fifo_cap,
        weight_streams_2_din,
        weight_streams_2_full_n,
        weight_streams_2_write,
        weight_streams_2_num_data_valid,
        weight_streams_2_fifo_cap,
        mul_loc_c8_din,
        mul_loc_c8_full_n,
        mul_loc_c8_write,
        mul_loc_c8_num_data_valid,
        mul_loc_c8_fifo_cap
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] p_read;
input  [511:0] weight_mem2_dout;
input   weight_mem2_empty_n;
output   weight_mem2_read;
input  [2:0] weight_mem2_num_data_valid;
input  [2:0] weight_mem2_fifo_cap;
output  [511:0] weight_streams_2_din;
input   weight_streams_2_full_n;
output   weight_streams_2_write;
input  [31:0] weight_streams_2_num_data_valid;
input  [31:0] weight_streams_2_fifo_cap;
output  [31:0] mul_loc_c8_din;
input   mul_loc_c8_full_n;
output   mul_loc_c8_write;
input  [2:0] mul_loc_c8_num_data_valid;
input  [2:0] mul_loc_c8_fifo_cap;

reg ap_done;
reg ap_idle;
reg ap_ready;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    weight_mem2_blk_n;
reg    mul_loc_c8_blk_n;
reg   [511:0] weight_mem2_read_reg_136;
reg    ap_block_state1;
wire   [22:0] Iterations_fu_128_p3;
reg   [22:0] Iterations_reg_141;
wire    grp_Weight_Loader_2_Pipeline_VITIS_LOOP_9_1_fu_74_ap_start;
wire    grp_Weight_Loader_2_Pipeline_VITIS_LOOP_9_1_fu_74_ap_done;
wire    grp_Weight_Loader_2_Pipeline_VITIS_LOOP_9_1_fu_74_ap_idle;
wire    grp_Weight_Loader_2_Pipeline_VITIS_LOOP_9_1_fu_74_ap_ready;
wire   [511:0] grp_Weight_Loader_2_Pipeline_VITIS_LOOP_9_1_fu_74_weight_streams_2_din;
wire    grp_Weight_Loader_2_Pipeline_VITIS_LOOP_9_1_fu_74_weight_streams_2_write;
reg    grp_Weight_Loader_2_Pipeline_VITIS_LOOP_9_1_fu_74_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    mul_loc_c8_write_local;
reg    weight_mem2_read_local;
wire   [31:0] sub_ln59_fu_96_p2;
wire   [22:0] tmp_fu_102_p4;
wire   [0:0] tmp_3_fu_88_p3;
wire   [22:0] sub_ln59_2_fu_112_p2;
wire   [22:0] tmp_2_fu_118_p4;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 grp_Weight_Loader_2_Pipeline_VITIS_LOOP_9_1_fu_74_ap_start_reg = 1'b0;
end

Gemv_Test_Weight_Loader_2_Pipeline_VITIS_LOOP_9_1 grp_Weight_Loader_2_Pipeline_VITIS_LOOP_9_1_fu_74(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Weight_Loader_2_Pipeline_VITIS_LOOP_9_1_fu_74_ap_start),
    .ap_done(grp_Weight_Loader_2_Pipeline_VITIS_LOOP_9_1_fu_74_ap_done),
    .ap_idle(grp_Weight_Loader_2_Pipeline_VITIS_LOOP_9_1_fu_74_ap_idle),
    .ap_ready(grp_Weight_Loader_2_Pipeline_VITIS_LOOP_9_1_fu_74_ap_ready),
    .weight_streams_2_din(grp_Weight_Loader_2_Pipeline_VITIS_LOOP_9_1_fu_74_weight_streams_2_din),
    .weight_streams_2_full_n(weight_streams_2_full_n),
    .weight_streams_2_write(grp_Weight_Loader_2_Pipeline_VITIS_LOOP_9_1_fu_74_weight_streams_2_write),
    .weight_streams_2_num_data_valid(weight_streams_2_num_data_valid),
    .weight_streams_2_fifo_cap(weight_streams_2_fifo_cap),
    .Iterations(Iterations_reg_141),
    .weight_mem2_load(weight_mem2_read_reg_136)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_Weight_Loader_2_Pipeline_VITIS_LOOP_9_1_fu_74_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Weight_Loader_2_Pipeline_VITIS_LOOP_9_1_fu_74_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_Weight_Loader_2_Pipeline_VITIS_LOOP_9_1_fu_74_ap_start_reg <= 1'b1;
        end else if ((grp_Weight_Loader_2_Pipeline_VITIS_LOOP_9_1_fu_74_ap_ready == 1'b1)) begin
            grp_Weight_Loader_2_Pipeline_VITIS_LOOP_9_1_fu_74_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        Iterations_reg_141 <= Iterations_fu_128_p3;
        weight_mem2_read_reg_136 <= weight_mem2_dout;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_Weight_Loader_2_Pipeline_VITIS_LOOP_9_1_fu_74_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_Weight_Loader_2_Pipeline_VITIS_LOOP_9_1_fu_74_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_Weight_Loader_2_Pipeline_VITIS_LOOP_9_1_fu_74_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        mul_loc_c8_blk_n = mul_loc_c8_full_n;
    end else begin
        mul_loc_c8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        mul_loc_c8_write_local = 1'b1;
    end else begin
        mul_loc_c8_write_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        weight_mem2_blk_n = weight_mem2_empty_n;
    end else begin
        weight_mem2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        weight_mem2_read_local = 1'b1;
    end else begin
        weight_mem2_read_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_Weight_Loader_2_Pipeline_VITIS_LOOP_9_1_fu_74_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Iterations_fu_128_p3 = ((tmp_3_fu_88_p3[0:0] == 1'b1) ? sub_ln59_2_fu_112_p2 : tmp_2_fu_118_p4);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (mul_loc_c8_full_n == 1'b0) | (weight_mem2_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign grp_Weight_Loader_2_Pipeline_VITIS_LOOP_9_1_fu_74_ap_start = grp_Weight_Loader_2_Pipeline_VITIS_LOOP_9_1_fu_74_ap_start_reg;

assign mul_loc_c8_din = p_read;

assign mul_loc_c8_write = mul_loc_c8_write_local;

assign sub_ln59_2_fu_112_p2 = (23'd0 - tmp_fu_102_p4);

assign sub_ln59_fu_96_p2 = (32'd0 - p_read);

assign tmp_2_fu_118_p4 = {{p_read[31:9]}};

assign tmp_3_fu_88_p3 = p_read[32'd31];

assign tmp_fu_102_p4 = {{sub_ln59_fu_96_p2[31:9]}};

assign weight_mem2_read = weight_mem2_read_local;

assign weight_streams_2_din = grp_Weight_Loader_2_Pipeline_VITIS_LOOP_9_1_fu_74_weight_streams_2_din;

assign weight_streams_2_write = grp_Weight_Loader_2_Pipeline_VITIS_LOOP_9_1_fu_74_weight_streams_2_write;

endmodule //Gemv_Test_Weight_Loader_2
