Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Tue Sep 13 17:57:45 2016
| Host         : x230 running 64-bit Gentoo Base System release 2.2
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_red_pseudogen_dds_timing_summary_routed.rpt -rpx top_red_pseudogen_dds_timing_summary_routed.rpx
| Design       : top_red_pseudogen_dds
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.608        0.000                      0                 2202        0.060        0.000                      0                 2202        1.845        0.000                       0                  1046  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
analog_adc_clk_p_i  {0.000 4.000}        8.000           125.000         
  dac_2clk_out      {0.000 2.000}        4.000           250.000         
  dac_2ph_out       {-0.500 1.500}       4.000           250.000         
  dac_clk_fb        {0.000 4.000}        8.000           125.000         
  dac_clk_out       {0.000 4.000}        8.000           125.000         
clk_fpga_0          {0.000 4.000}        8.000           125.000         
clk_fpga_1          {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
analog_adc_clk_p_i                                                                                                                                                    2.000        0.000                       0                     2  
  dac_2clk_out                                                                                                                                                        1.845        0.000                       0                     3  
  dac_2ph_out                                                                                                                                                         1.845        0.000                       0                     3  
  dac_clk_fb                                                                                                                                                          5.845        0.000                       0                     3  
  dac_clk_out             0.608        0.000                      0                  272        0.070        0.000                      0                  272        3.500        0.000                       0                   157  
clk_fpga_0                1.582        0.000                      0                 1780        0.060        0.000                      0                 1780        3.020        0.000                       0                   878  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    dac_clk_out         1.404        0.000                      0                  159        0.129        0.000                      0                  159  
dac_clk_out   clk_fpga_0          3.477        0.000                      0                   12        0.637        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.962        0.000                      0                  104        0.533        0.000                      0                  104  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  analog_adc_clk_p_i
  To Clock:  analog_adc_clk_p_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         analog_adc_clk_p_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { analog_adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         8.000       5.845      BUFGCTRL_X0Y4   analog/adc_dac_clk/i_adc_buf/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  analog/adc_dac_clk/i_dac_plle2/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  analog/adc_dac_clk/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  analog/adc_dac_clk/i_dac_plle2/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  analog/adc_dac_clk/i_dac_plle2/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  analog/adc_dac_clk/i_dac_plle2/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  analog/adc_dac_clk/i_dac_plle2/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  dac_2clk_out
  To Clock:  dac_2clk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2clk_out
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { analog/adc_dac_clk/i_dac_plle2/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   analog/adc_dac_clk/i_dac2_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    analog/dac/i_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  analog/adc_dac_clk/i_dac_plle2/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  analog/adc_dac_clk/i_dac_plle2/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  dac_2ph_out
  To Clock:  dac_2ph_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2ph_out
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { analog/adc_dac_clk/i_dac_plle2/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   analog/adc_dac_clk/i_dac2ph_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    analog/dac/i_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  analog/adc_dac_clk/i_dac_plle2/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  analog/adc_dac_clk/i_dac_plle2/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_fb
  To Clock:  dac_clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { analog/adc_dac_clk/i_dac_plle2/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y5   analog/adc_dac_clk/i_dacfb_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  analog/adc_dac_clk/i_dac_plle2/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  analog/adc_dac_clk/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  analog/adc_dac_clk/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  analog/adc_dac_clk/i_dac_plle2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_out
  To Clock:  dac_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 analog/dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            analog/dac/i_dac_12/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.456ns (18.684%)  route 1.985ns (81.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.702     4.863    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.161 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.743     4.904    analog/dac/dac_clk_o
    SLICE_X43Y56         FDRE                                         r  analog/dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  analog/dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.985     7.345    analog/dac/dac_rst
    OLOGIC_X0Y91         ODDR                                         r  analog/dac/i_dac_12/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 f  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.509     8.421    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.912 f  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.544     8.456    analog/dac/dac_clk_o
    OLOGIC_X0Y91         ODDR                                         f  analog/dac/i_dac_12/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_R)       -0.798     7.953    analog/dac/i_dac_12
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 analog/dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            analog/dac/i_dac_3/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.456ns (19.211%)  route 1.918ns (80.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.702     4.863    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.161 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.743     4.904    analog/dac/dac_clk_o
    SLICE_X43Y56         FDRE                                         r  analog/dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  analog/dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.918     7.278    analog/dac/dac_rst
    OLOGIC_X0Y81         ODDR                                         r  analog/dac/i_dac_3/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 f  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.509     8.421    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.912 f  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.538     8.450    analog/dac/dac_clk_o
    OLOGIC_X0Y81         ODDR                                         f  analog/dac/i_dac_3/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.069     8.745    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_R)       -0.798     7.947    analog/dac/i_dac_3
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 analog/dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            analog/dac/i_dac_13/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.456ns (19.170%)  route 1.923ns (80.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.702     4.863    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.161 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.743     4.904    analog/dac/dac_clk_o
    SLICE_X43Y56         FDRE                                         r  analog/dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  analog/dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.923     7.283    analog/dac/dac_rst
    OLOGIC_X0Y92         ODDR                                         r  analog/dac/i_dac_13/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 f  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.509     8.421    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.912 f  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.544     8.456    analog/dac/dac_clk_o
    OLOGIC_X0Y92         ODDR                                         f  analog/dac/i_dac_13/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_R)       -0.798     7.953    analog/dac/i_dac_13
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -7.283    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 analog/dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            analog/dac/i_dac_10/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.456ns (19.305%)  route 1.906ns (80.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.702     4.863    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.161 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.743     4.904    analog/dac/dac_clk_o
    SLICE_X43Y56         FDRE                                         r  analog/dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  analog/dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.906     7.266    analog/dac/dac_rst
    OLOGIC_X0Y70         ODDR                                         r  analog/dac/i_dac_10/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 f  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.509     8.421    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.912 f  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.535     8.447    analog/dac/dac_clk_o
    OLOGIC_X0Y70         ODDR                                         f  analog/dac/i_dac_10/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y70         ODDR (Setup_oddr_C_R)       -0.798     7.944    analog/dac/i_dac_10
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.266    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 analog/dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            analog/dac/i_dac_2/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.456ns (19.509%)  route 1.881ns (80.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.702     4.863    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.161 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.743     4.904    analog/dac/dac_clk_o
    SLICE_X43Y56         FDRE                                         r  analog/dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  analog/dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.881     7.241    analog/dac/dac_rst
    OLOGIC_X0Y82         ODDR                                         r  analog/dac/i_dac_2/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 f  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.509     8.421    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.912 f  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.538     8.450    analog/dac/dac_clk_o
    OLOGIC_X0Y82         ODDR                                         f  analog/dac/i_dac_2/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.069     8.745    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_R)       -0.798     7.947    analog/dac/i_dac_2
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 analog/dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            analog/dac/i_dac_1/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.456ns (19.698%)  route 1.859ns (80.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.702     4.863    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.161 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.743     4.904    analog/dac/dac_clk_o
    SLICE_X43Y56         FDRE                                         r  analog/dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  analog/dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.859     7.219    analog/dac/dac_rst
    OLOGIC_X0Y85         ODDR                                         r  analog/dac/i_dac_1/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 f  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.509     8.421    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.912 f  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.540     8.452    analog/dac/dac_clk_o
    OLOGIC_X0Y85         ODDR                                         f  analog/dac/i_dac_1/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_R)       -0.798     7.949    analog/dac/i_dac_1
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.219    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 analog/dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            analog/dac/i_dac_4/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.456ns (19.804%)  route 1.847ns (80.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.702     4.863    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.161 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.743     4.904    analog/dac/dac_clk_o
    SLICE_X43Y56         FDRE                                         r  analog/dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  analog/dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.847     7.207    analog/dac/dac_rst
    OLOGIC_X0Y80         ODDR                                         r  analog/dac/i_dac_4/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 f  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.509     8.421    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.912 f  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.535     8.447    analog/dac/dac_clk_o
    OLOGIC_X0Y80         ODDR                                         f  analog/dac/i_dac_4/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_R)       -0.798     7.944    analog/dac/i_dac_4
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 analog/dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            analog/dac/i_dac_8/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.456ns (19.800%)  route 1.847ns (80.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.702     4.863    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.161 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.743     4.904    analog/dac/dac_clk_o
    SLICE_X43Y56         FDRE                                         r  analog/dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  analog/dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.847     7.207    analog/dac/dac_rst
    OLOGIC_X0Y64         ODDR                                         r  analog/dac/i_dac_8/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 f  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.509     8.421    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.912 f  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.540     8.452    analog/dac/dac_clk_o
    OLOGIC_X0Y64         ODDR                                         f  analog/dac/i_dac_8/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y64         ODDR (Setup_oddr_C_R)       -0.798     7.949    analog/dac/i_dac_8
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 analog/dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            analog/dac/i_dac_6/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.456ns (19.827%)  route 1.844ns (80.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 8.451 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.702     4.863    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.161 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.743     4.904    analog/dac/dac_clk_o
    SLICE_X43Y56         FDRE                                         r  analog/dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  analog/dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.844     7.204    analog/dac/dac_rst
    OLOGIC_X0Y66         ODDR                                         r  analog/dac/i_dac_6/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 f  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.509     8.421    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.912 f  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.539     8.451    analog/dac/dac_clk_o
    OLOGIC_X0Y66         ODDR                                         f  analog/dac/i_dac_6/C
                         clock pessimism              0.363     8.815    
                         clock uncertainty           -0.069     8.746    
    OLOGIC_X0Y66         ODDR (Setup_oddr_C_R)       -0.798     7.948    analog/dac/i_dac_6
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 analog/dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            analog/dac/i_dac_5/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.456ns (19.994%)  route 1.825ns (80.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.702     4.863    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.161 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.743     4.904    analog/dac/dac_clk_o
    SLICE_X43Y56         FDRE                                         r  analog/dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  analog/dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.825     7.185    analog/dac/dac_rst
    OLOGIC_X0Y79         ODDR                                         r  analog/dac/i_dac_5/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092     6.912 f  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.509     8.421    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.912 f  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.535     8.447    analog/dac/dac_clk_o
    OLOGIC_X0Y79         ODDR                                         f  analog/dac/i_dac_5/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y79         ODDR (Setup_oddr_C_R)       -0.798     7.944    analog/dac/i_dac_5
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.185    
  -------------------------------------------------------------------
                         slack                                  0.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 nco/nco_inst1/counter_s_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/nco_inst1/counter_s_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.367ns (77.525%)  route 0.106ns (22.475%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.551     1.606    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.056 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.561     1.616    nco/nco_inst1/dac_clk_o
    SLICE_X20Y49         FDRE                                         r  nco/nco_inst1/counter_s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.164     1.780 r  nco/nco_inst1/counter_s_reg[25]/Q
                         net (fo=8, routed)           0.106     1.886    nco/nco_inst1/step_scale_i[5]
    SLICE_X20Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     2.036 r  nco/nco_inst1/counter_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.037    nco/nco_inst1/counter_s_reg[24]_i_1_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.090 r  nco/nco_inst1/counter_s_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.090    nco/nco_inst1/counter_s_reg[28]_i_1_n_7
    SLICE_X20Y50         FDRE                                         r  nco/nco_inst1/counter_s_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.817     1.963    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.146 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.830     1.976    nco/nco_inst1/dac_clk_o
    SLICE_X20Y50         FDRE                                         r  nco/nco_inst1/counter_s_reg[28]/C
                         clock pessimism             -0.090     1.886    
    SLICE_X20Y50         FDRE (Hold_fdre_C_D)         0.134     2.020    nco/nco_inst1/counter_s_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 nco/nco_inst1/counter_s_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/nco_inst1/counter_s_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.380ns (78.126%)  route 0.106ns (21.874%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.551     1.606    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.056 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.561     1.616    nco/nco_inst1/dac_clk_o
    SLICE_X20Y49         FDRE                                         r  nco/nco_inst1/counter_s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.164     1.780 r  nco/nco_inst1/counter_s_reg[25]/Q
                         net (fo=8, routed)           0.106     1.886    nco/nco_inst1/step_scale_i[5]
    SLICE_X20Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     2.036 r  nco/nco_inst1/counter_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.037    nco/nco_inst1/counter_s_reg[24]_i_1_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.103 r  nco/nco_inst1/counter_s_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.103    nco/nco_inst1/counter_s_reg[28]_i_1_n_5
    SLICE_X20Y50         FDRE                                         r  nco/nco_inst1/counter_s_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.817     1.963    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.146 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.830     1.976    nco/nco_inst1/dac_clk_o
    SLICE_X20Y50         FDRE                                         r  nco/nco_inst1/counter_s_reg[30]/C
                         clock pessimism             -0.090     1.886    
    SLICE_X20Y50         FDRE (Hold_fdre_C_D)         0.134     2.020    nco/nco_inst1/counter_s_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 gene/pseudoGenRealLogic/data_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gene/pseudoGenRealLogic/data_s_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.551     1.606    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.056 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.561     1.616    gene/pseudoGenRealLogic/dac_clk_o
    SLICE_X21Y49         FDRE                                         r  gene/pseudoGenRealLogic/data_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  gene/pseudoGenRealLogic/data_s_reg[7]/Q
                         net (fo=3, routed)           0.120     1.877    gene/pseudoGenRealLogic/data_s_reg[7]
    SLICE_X21Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.037 r  gene/pseudoGenRealLogic/data_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.038    gene/pseudoGenRealLogic/data_s_reg[4]_i_1_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.092 r  gene/pseudoGenRealLogic/data_s_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.092    gene/pseudoGenRealLogic/data_s_reg[8]_i_1_n_7
    SLICE_X21Y50         FDRE                                         r  gene/pseudoGenRealLogic/data_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.817     1.963    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.146 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.830     1.976    gene/pseudoGenRealLogic/dac_clk_o
    SLICE_X21Y50         FDRE                                         r  gene/pseudoGenRealLogic/data_s_reg[8]/C
                         clock pessimism             -0.090     1.886    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.105     1.991    gene/pseudoGenRealLogic/data_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 nco/nco_inst1/counter_s_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/nco_inst1/counter_s_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.403ns (79.114%)  route 0.106ns (20.886%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.551     1.606    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.056 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.561     1.616    nco/nco_inst1/dac_clk_o
    SLICE_X20Y49         FDRE                                         r  nco/nco_inst1/counter_s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.164     1.780 r  nco/nco_inst1/counter_s_reg[25]/Q
                         net (fo=8, routed)           0.106     1.886    nco/nco_inst1/step_scale_i[5]
    SLICE_X20Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     2.036 r  nco/nco_inst1/counter_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.037    nco/nco_inst1/counter_s_reg[24]_i_1_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.126 r  nco/nco_inst1/counter_s_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.126    nco/nco_inst1/counter_s_reg[28]_i_1_n_6
    SLICE_X20Y50         FDRE                                         r  nco/nco_inst1/counter_s_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.817     1.963    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.146 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.830     1.976    nco/nco_inst1/dac_clk_o
    SLICE_X20Y50         FDRE                                         r  nco/nco_inst1/counter_s_reg[29]/C
                         clock pessimism             -0.090     1.886    
    SLICE_X20Y50         FDRE (Hold_fdre_C_D)         0.134     2.020    nco/nco_inst1/counter_s_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nco/nco_inst1/counter_s_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/nco_inst1/counter_s_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.405ns (79.195%)  route 0.106ns (20.805%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.551     1.606    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.056 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.561     1.616    nco/nco_inst1/dac_clk_o
    SLICE_X20Y49         FDRE                                         r  nco/nco_inst1/counter_s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.164     1.780 r  nco/nco_inst1/counter_s_reg[25]/Q
                         net (fo=8, routed)           0.106     1.886    nco/nco_inst1/step_scale_i[5]
    SLICE_X20Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     2.036 r  nco/nco_inst1/counter_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.037    nco/nco_inst1/counter_s_reg[24]_i_1_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.128 r  nco/nco_inst1/counter_s_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.128    nco/nco_inst1/counter_s_reg[28]_i_1_n_4
    SLICE_X20Y50         FDRE                                         r  nco/nco_inst1/counter_s_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.817     1.963    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.146 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.830     1.976    nco/nco_inst1/dac_clk_o
    SLICE_X20Y50         FDRE                                         r  nco/nco_inst1/counter_s_reg[31]/C
                         clock pessimism             -0.090     1.886    
    SLICE_X20Y50         FDRE (Hold_fdre_C_D)         0.134     2.020    nco/nco_inst1/counter_s_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 analog/dac/dac_dat_a_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            analog/dac/dac_dat_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.551     1.606    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.056 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.579     1.634    analog/dac/dac_clk_o
    SLICE_X39Y70         FDRE                                         r  analog/dac/dac_dat_a_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141     1.775 f  analog/dac/dac_dat_a_s_reg[4]/Q
                         net (fo=1, routed)           0.056     1.831    analog/dac/dac_dat_a_s[4]
    SLICE_X38Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.876 r  analog/dac/dac_dat_a[4]_i_1/O
                         net (fo=1, routed)           0.000     1.876    analog/dac/dac_dat_a[4]_i_1_n_0
    SLICE_X38Y70         FDRE                                         r  analog/dac/dac_dat_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.817     1.963    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.146 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.847     1.993    analog/dac/dac_clk_o
    SLICE_X38Y70         FDRE                                         r  analog/dac/dac_dat_a_reg[4]/C
                         clock pessimism             -0.346     1.647    
    SLICE_X38Y70         FDRE (Hold_fdre_C_D)         0.120     1.767    analog/dac/dac_dat_a_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 gene/pseudoGenRealLogic/data_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gene/pseudoGenRealLogic/data_s_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.551     1.606    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.056 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.561     1.616    gene/pseudoGenRealLogic/dac_clk_o
    SLICE_X21Y49         FDRE                                         r  gene/pseudoGenRealLogic/data_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  gene/pseudoGenRealLogic/data_s_reg[7]/Q
                         net (fo=3, routed)           0.120     1.877    gene/pseudoGenRealLogic/data_s_reg[7]
    SLICE_X21Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.037 r  gene/pseudoGenRealLogic/data_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.038    gene/pseudoGenRealLogic/data_s_reg[4]_i_1_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.103 r  gene/pseudoGenRealLogic/data_s_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.103    gene/pseudoGenRealLogic/data_s_reg[8]_i_1_n_5
    SLICE_X21Y50         FDRE                                         r  gene/pseudoGenRealLogic/data_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.817     1.963    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.146 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.830     1.976    gene/pseudoGenRealLogic/dac_clk_o
    SLICE_X21Y50         FDRE                                         r  gene/pseudoGenRealLogic/data_s_reg[10]/C
                         clock pessimism             -0.090     1.886    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.105     1.991    gene/pseudoGenRealLogic/data_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 gene/pseudoGenRealLogic/cpt_s_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gene/pseudoGenRealLogic/cpt_s_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.551     1.606    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.056 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.564     1.619    gene/pseudoGenRealLogic/dac_clk_o
    SLICE_X14Y49         FDRE                                         r  gene/pseudoGenRealLogic/cpt_s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  gene/pseudoGenRealLogic/cpt_s_reg[18]/Q
                         net (fo=2, routed)           0.134     1.894    gene/pseudoGenRealLogic/cpt_s_reg[18]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.054 r  gene/pseudoGenRealLogic/cpt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.054    gene/pseudoGenRealLogic/cpt_s_reg[16]_i_1_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.108 r  gene/pseudoGenRealLogic/cpt_s_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.108    gene/pseudoGenRealLogic/cpt_s_reg[20]_i_1_n_7
    SLICE_X14Y50         FDRE                                         r  gene/pseudoGenRealLogic/cpt_s_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.817     1.963    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.146 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.831     1.977    gene/pseudoGenRealLogic/dac_clk_o
    SLICE_X14Y50         FDRE                                         r  gene/pseudoGenRealLogic/cpt_s_reg[20]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.105     1.992    gene/pseudoGenRealLogic/cpt_s_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 gene/pseudoGenRealLogic/cpt_s_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gene/pseudoGenRealLogic/cpt_s_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.551     1.606    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.056 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.564     1.619    gene/pseudoGenRealLogic/dac_clk_o
    SLICE_X14Y49         FDRE                                         r  gene/pseudoGenRealLogic/cpt_s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  gene/pseudoGenRealLogic/cpt_s_reg[18]/Q
                         net (fo=2, routed)           0.134     1.894    gene/pseudoGenRealLogic/cpt_s_reg[18]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.054 r  gene/pseudoGenRealLogic/cpt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.054    gene/pseudoGenRealLogic/cpt_s_reg[16]_i_1_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.119 r  gene/pseudoGenRealLogic/cpt_s_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.119    gene/pseudoGenRealLogic/cpt_s_reg[20]_i_1_n_5
    SLICE_X14Y50         FDRE                                         r  gene/pseudoGenRealLogic/cpt_s_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.817     1.963    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.146 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.831     1.977    gene/pseudoGenRealLogic/dac_clk_o
    SLICE_X14Y50         FDRE                                         r  gene/pseudoGenRealLogic/cpt_s_reg[22]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.105     1.992    gene/pseudoGenRealLogic/cpt_s_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 gene/pseudoGenRealLogic/data_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gene/pseudoGenRealLogic/data_s_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.551     1.606    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.056 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.561     1.616    gene/pseudoGenRealLogic/dac_clk_o
    SLICE_X21Y49         FDRE                                         r  gene/pseudoGenRealLogic/data_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  gene/pseudoGenRealLogic/data_s_reg[7]/Q
                         net (fo=3, routed)           0.120     1.877    gene/pseudoGenRealLogic/data_s_reg[7]
    SLICE_X21Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.037 r  gene/pseudoGenRealLogic/data_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.038    gene/pseudoGenRealLogic/data_s_reg[4]_i_1_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.128 r  gene/pseudoGenRealLogic/data_s_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.128    gene/pseudoGenRealLogic/data_s_reg[8]_i_1_n_4
    SLICE_X21Y50         FDRE                                         r  gene/pseudoGenRealLogic/data_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.817     1.963    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.146 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.830     1.976    gene/pseudoGenRealLogic/dac_clk_o
    SLICE_X21Y50         FDRE                                         r  gene/pseudoGenRealLogic/data_s_reg[11]/C
                         clock pessimism             -0.090     1.886    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.105     1.991    gene/pseudoGenRealLogic/data_s_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { analog/adc_dac_clk/i_dac_plle2/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y12    nco/nco_inst1/rom_12.rom_inst/data_b_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y12    nco/nco_inst1/rom_12.rom_inst/data_b_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y13    nco/nco_inst1/rom_12.rom_inst/data_b_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y13    nco/nco_inst1/rom_12.rom_inst/data_b_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   analog/adc_dac_clk/i_dac1_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y86    analog/dac/i_dac_0/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y85    analog/dac/i_dac_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y70    analog/dac/i_dac_10/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y69    analog/dac/i_dac_11/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y91    analog/dac/i_dac_12/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X14Y48    gene/pseudoGenRealLogic/cpt_s_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X14Y48    gene/pseudoGenRealLogic/cpt_s_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X14Y48    gene/pseudoGenRealLogic/cpt_s_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X14Y49    gene/pseudoGenRealLogic/cpt_s_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X14Y49    gene/pseudoGenRealLogic/cpt_s_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X14Y49    gene/pseudoGenRealLogic/cpt_s_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X14Y49    gene/pseudoGenRealLogic/cpt_s_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X14Y50    gene/pseudoGenRealLogic/cpt_s_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X14Y50    gene/pseudoGenRealLogic/cpt_s_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X14Y50    gene/pseudoGenRealLogic/cpt_s_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X14Y48    gene/pseudoGenRealLogic/cpt_s_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X14Y48    gene/pseudoGenRealLogic/cpt_s_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X14Y48    gene/pseudoGenRealLogic/cpt_s_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X14Y49    gene/pseudoGenRealLogic/cpt_s_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X14Y49    gene/pseudoGenRealLogic/cpt_s_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X14Y49    gene/pseudoGenRealLogic/cpt_s_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X14Y49    gene/pseudoGenRealLogic/cpt_s_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y78    analog/dac/dac_dat_a_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y82    analog/dac/dac_dat_a_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y82    analog/dac/dac_dat_a_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/cpt_off_s_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 1.366ns (23.150%)  route 4.535ns (76.850%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.678     2.986    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X6Y38          FDRE                                         r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     3.504 f  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=12, routed)          0.694     4.198    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X6Y38          LUT2 (Prop_lut2_I1_O)        0.148     4.346 r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=12, routed)          1.228     5.574    nco/handle_comm/M00_AXI_arvalid
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.328     5.902 r  nco/handle_comm/readdata_s[31]_i_1/O
                         net (fo=37, routed)          0.814     6.717    nco/handle_comm/read_en_s
    SLICE_X16Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.841 f  nco/handle_comm/addr_reg[0]_i_1/O
                         net (fo=6, routed)           0.440     7.281    nco/handle_comm/addr_s[0]
    SLICE_X16Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.405 r  nco/handle_comm/cpt_off_s[31]_i_3/O
                         net (fo=31, routed)          0.505     7.910    nco/handle_comm/cpt_off_s_reg[31]_2
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.034 r  nco/handle_comm/cpt_off_s[31]_i_1/O
                         net (fo=32, routed)          0.853     8.887    nco/wb_nco_inst/E[0]
    SLICE_X17Y50         FDRE                                         r  nco/wb_nco_inst/cpt_off_s_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.491    10.683    nco/wb_nco_inst/CLK
    SLICE_X17Y50         FDRE                                         r  nco/wb_nco_inst/cpt_off_s_reg[24]/C
                         clock pessimism              0.116    10.799    
                         clock uncertainty           -0.125    10.674    
    SLICE_X17Y50         FDRE (Setup_fdre_C_CE)      -0.205    10.469    nco/wb_nco_inst/cpt_off_s_reg[24]
  -------------------------------------------------------------------
                         required time                         10.469    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/cpt_off_s_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 1.366ns (23.150%)  route 4.535ns (76.850%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.678     2.986    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X6Y38          FDRE                                         r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     3.504 f  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=12, routed)          0.694     4.198    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X6Y38          LUT2 (Prop_lut2_I1_O)        0.148     4.346 r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=12, routed)          1.228     5.574    nco/handle_comm/M00_AXI_arvalid
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.328     5.902 r  nco/handle_comm/readdata_s[31]_i_1/O
                         net (fo=37, routed)          0.814     6.717    nco/handle_comm/read_en_s
    SLICE_X16Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.841 f  nco/handle_comm/addr_reg[0]_i_1/O
                         net (fo=6, routed)           0.440     7.281    nco/handle_comm/addr_s[0]
    SLICE_X16Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.405 r  nco/handle_comm/cpt_off_s[31]_i_3/O
                         net (fo=31, routed)          0.505     7.910    nco/handle_comm/cpt_off_s_reg[31]_2
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.034 r  nco/handle_comm/cpt_off_s[31]_i_1/O
                         net (fo=32, routed)          0.853     8.887    nco/wb_nco_inst/E[0]
    SLICE_X17Y50         FDRE                                         r  nco/wb_nco_inst/cpt_off_s_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.491    10.683    nco/wb_nco_inst/CLK
    SLICE_X17Y50         FDRE                                         r  nco/wb_nco_inst/cpt_off_s_reg[25]/C
                         clock pessimism              0.116    10.799    
                         clock uncertainty           -0.125    10.674    
    SLICE_X17Y50         FDRE (Setup_fdre_C_CE)      -0.205    10.469    nco/wb_nco_inst/cpt_off_s_reg[25]
  -------------------------------------------------------------------
                         required time                         10.469    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/cpt_off_s_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 1.366ns (23.150%)  route 4.535ns (76.850%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.678     2.986    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X6Y38          FDRE                                         r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     3.504 f  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=12, routed)          0.694     4.198    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X6Y38          LUT2 (Prop_lut2_I1_O)        0.148     4.346 r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=12, routed)          1.228     5.574    nco/handle_comm/M00_AXI_arvalid
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.328     5.902 r  nco/handle_comm/readdata_s[31]_i_1/O
                         net (fo=37, routed)          0.814     6.717    nco/handle_comm/read_en_s
    SLICE_X16Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.841 f  nco/handle_comm/addr_reg[0]_i_1/O
                         net (fo=6, routed)           0.440     7.281    nco/handle_comm/addr_s[0]
    SLICE_X16Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.405 r  nco/handle_comm/cpt_off_s[31]_i_3/O
                         net (fo=31, routed)          0.505     7.910    nco/handle_comm/cpt_off_s_reg[31]_2
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.034 r  nco/handle_comm/cpt_off_s[31]_i_1/O
                         net (fo=32, routed)          0.853     8.887    nco/wb_nco_inst/E[0]
    SLICE_X17Y50         FDRE                                         r  nco/wb_nco_inst/cpt_off_s_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.491    10.683    nco/wb_nco_inst/CLK
    SLICE_X17Y50         FDRE                                         r  nco/wb_nco_inst/cpt_off_s_reg[26]/C
                         clock pessimism              0.116    10.799    
                         clock uncertainty           -0.125    10.674    
    SLICE_X17Y50         FDRE (Setup_fdre_C_CE)      -0.205    10.469    nco/wb_nco_inst/cpt_off_s_reg[26]
  -------------------------------------------------------------------
                         required time                         10.469    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/cpt_off_s_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 1.366ns (23.150%)  route 4.535ns (76.850%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.678     2.986    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X6Y38          FDRE                                         r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     3.504 f  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=12, routed)          0.694     4.198    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X6Y38          LUT2 (Prop_lut2_I1_O)        0.148     4.346 r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=12, routed)          1.228     5.574    nco/handle_comm/M00_AXI_arvalid
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.328     5.902 r  nco/handle_comm/readdata_s[31]_i_1/O
                         net (fo=37, routed)          0.814     6.717    nco/handle_comm/read_en_s
    SLICE_X16Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.841 f  nco/handle_comm/addr_reg[0]_i_1/O
                         net (fo=6, routed)           0.440     7.281    nco/handle_comm/addr_s[0]
    SLICE_X16Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.405 r  nco/handle_comm/cpt_off_s[31]_i_3/O
                         net (fo=31, routed)          0.505     7.910    nco/handle_comm/cpt_off_s_reg[31]_2
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.034 r  nco/handle_comm/cpt_off_s[31]_i_1/O
                         net (fo=32, routed)          0.853     8.887    nco/wb_nco_inst/E[0]
    SLICE_X17Y50         FDRE                                         r  nco/wb_nco_inst/cpt_off_s_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.491    10.683    nco/wb_nco_inst/CLK
    SLICE_X17Y50         FDRE                                         r  nco/wb_nco_inst/cpt_off_s_reg[28]/C
                         clock pessimism              0.116    10.799    
                         clock uncertainty           -0.125    10.674    
    SLICE_X17Y50         FDRE (Setup_fdre_C_CE)      -0.205    10.469    nco/wb_nco_inst/cpt_off_s_reg[28]
  -------------------------------------------------------------------
                         required time                         10.469    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/cpt_off_s_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 1.366ns (23.150%)  route 4.535ns (76.850%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.678     2.986    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X6Y38          FDRE                                         r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     3.504 f  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=12, routed)          0.694     4.198    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X6Y38          LUT2 (Prop_lut2_I1_O)        0.148     4.346 r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=12, routed)          1.228     5.574    nco/handle_comm/M00_AXI_arvalid
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.328     5.902 r  nco/handle_comm/readdata_s[31]_i_1/O
                         net (fo=37, routed)          0.814     6.717    nco/handle_comm/read_en_s
    SLICE_X16Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.841 f  nco/handle_comm/addr_reg[0]_i_1/O
                         net (fo=6, routed)           0.440     7.281    nco/handle_comm/addr_s[0]
    SLICE_X16Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.405 r  nco/handle_comm/cpt_off_s[31]_i_3/O
                         net (fo=31, routed)          0.505     7.910    nco/handle_comm/cpt_off_s_reg[31]_2
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.034 r  nco/handle_comm/cpt_off_s[31]_i_1/O
                         net (fo=32, routed)          0.853     8.887    nco/wb_nco_inst/E[0]
    SLICE_X17Y50         FDRE                                         r  nco/wb_nco_inst/cpt_off_s_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.491    10.683    nco/wb_nco_inst/CLK
    SLICE_X17Y50         FDRE                                         r  nco/wb_nco_inst/cpt_off_s_reg[29]/C
                         clock pessimism              0.116    10.799    
                         clock uncertainty           -0.125    10.674    
    SLICE_X17Y50         FDRE (Setup_fdre_C_CE)      -0.205    10.469    nco/wb_nco_inst/cpt_off_s_reg[29]
  -------------------------------------------------------------------
                         required time                         10.469    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/cpt_off_s_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 1.366ns (23.150%)  route 4.535ns (76.850%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.678     2.986    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X6Y38          FDRE                                         r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     3.504 f  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=12, routed)          0.694     4.198    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X6Y38          LUT2 (Prop_lut2_I1_O)        0.148     4.346 r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=12, routed)          1.228     5.574    nco/handle_comm/M00_AXI_arvalid
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.328     5.902 r  nco/handle_comm/readdata_s[31]_i_1/O
                         net (fo=37, routed)          0.814     6.717    nco/handle_comm/read_en_s
    SLICE_X16Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.841 f  nco/handle_comm/addr_reg[0]_i_1/O
                         net (fo=6, routed)           0.440     7.281    nco/handle_comm/addr_s[0]
    SLICE_X16Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.405 r  nco/handle_comm/cpt_off_s[31]_i_3/O
                         net (fo=31, routed)          0.505     7.910    nco/handle_comm/cpt_off_s_reg[31]_2
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.034 r  nco/handle_comm/cpt_off_s[31]_i_1/O
                         net (fo=32, routed)          0.853     8.887    nco/wb_nco_inst/E[0]
    SLICE_X17Y50         FDRE                                         r  nco/wb_nco_inst/cpt_off_s_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.491    10.683    nco/wb_nco_inst/CLK
    SLICE_X17Y50         FDRE                                         r  nco/wb_nco_inst/cpt_off_s_reg[30]/C
                         clock pessimism              0.116    10.799    
                         clock uncertainty           -0.125    10.674    
    SLICE_X17Y50         FDRE (Setup_fdre_C_CE)      -0.205    10.469    nco/wb_nco_inst/cpt_off_s_reg[30]
  -------------------------------------------------------------------
                         required time                         10.469    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/cpt_off_s_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 1.366ns (23.150%)  route 4.535ns (76.850%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.678     2.986    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X6Y38          FDRE                                         r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     3.504 f  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=12, routed)          0.694     4.198    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X6Y38          LUT2 (Prop_lut2_I1_O)        0.148     4.346 r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=12, routed)          1.228     5.574    nco/handle_comm/M00_AXI_arvalid
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.328     5.902 r  nco/handle_comm/readdata_s[31]_i_1/O
                         net (fo=37, routed)          0.814     6.717    nco/handle_comm/read_en_s
    SLICE_X16Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.841 f  nco/handle_comm/addr_reg[0]_i_1/O
                         net (fo=6, routed)           0.440     7.281    nco/handle_comm/addr_s[0]
    SLICE_X16Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.405 r  nco/handle_comm/cpt_off_s[31]_i_3/O
                         net (fo=31, routed)          0.505     7.910    nco/handle_comm/cpt_off_s_reg[31]_2
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.034 r  nco/handle_comm/cpt_off_s[31]_i_1/O
                         net (fo=32, routed)          0.853     8.887    nco/wb_nco_inst/E[0]
    SLICE_X17Y50         FDRE                                         r  nco/wb_nco_inst/cpt_off_s_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.491    10.683    nco/wb_nco_inst/CLK
    SLICE_X17Y50         FDRE                                         r  nco/wb_nco_inst/cpt_off_s_reg[31]/C
                         clock pessimism              0.116    10.799    
                         clock uncertainty           -0.125    10.674    
    SLICE_X17Y50         FDRE (Setup_fdre_C_CE)      -0.205    10.469    nco/wb_nco_inst/cpt_off_s_reg[31]
  -------------------------------------------------------------------
                         required time                         10.469    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/cpt_step_s_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.741ns  (logic 1.830ns (31.875%)  route 3.911ns (68.125%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.765     3.073    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=74, routed)          1.619     6.025    nco/handle_comm/M00_AXI_wvalid
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.149 r  nco/handle_comm/addr_reg[1]_i_2/O
                         net (fo=8, routed)           0.520     6.669    nco/handle_comm/write_en_s
    SLICE_X16Y43         LUT5 (Prop_lut5_I3_O)        0.124     6.793 f  nco/handle_comm/addr_reg[1]_i_1/O
                         net (fo=7, routed)           0.526     7.319    nco/handle_comm/addr_s[1]
    SLICE_X16Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.443 r  nco/handle_comm/cpt_step_s[31]_i_2/O
                         net (fo=31, routed)          0.565     8.008    nco/handle_comm/cpt_step_s_reg[31]
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.132 r  nco/handle_comm/cpt_step_s[31]_i_1/O
                         net (fo=32, routed)          0.682     8.814    nco/wb_nco_inst/aw_nco_axis_cs_reg[0]
    SLICE_X18Y50         FDRE                                         r  nco/wb_nco_inst/cpt_step_s_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.491    10.683    nco/wb_nco_inst/CLK
    SLICE_X18Y50         FDRE                                         r  nco/wb_nco_inst/cpt_step_s_reg[29]/C
                         clock pessimism              0.116    10.799    
                         clock uncertainty           -0.125    10.674    
    SLICE_X18Y50         FDRE (Setup_fdre_C_CE)      -0.205    10.469    nco/wb_nco_inst/cpt_step_s_reg[29]
  -------------------------------------------------------------------
                         required time                         10.469    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/cpt_step_s_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.741ns  (logic 1.830ns (31.875%)  route 3.911ns (68.125%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.765     3.073    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=74, routed)          1.619     6.025    nco/handle_comm/M00_AXI_wvalid
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.149 r  nco/handle_comm/addr_reg[1]_i_2/O
                         net (fo=8, routed)           0.520     6.669    nco/handle_comm/write_en_s
    SLICE_X16Y43         LUT5 (Prop_lut5_I3_O)        0.124     6.793 f  nco/handle_comm/addr_reg[1]_i_1/O
                         net (fo=7, routed)           0.526     7.319    nco/handle_comm/addr_s[1]
    SLICE_X16Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.443 r  nco/handle_comm/cpt_step_s[31]_i_2/O
                         net (fo=31, routed)          0.565     8.008    nco/handle_comm/cpt_step_s_reg[31]
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.132 r  nco/handle_comm/cpt_step_s[31]_i_1/O
                         net (fo=32, routed)          0.682     8.814    nco/wb_nco_inst/aw_nco_axis_cs_reg[0]
    SLICE_X18Y50         FDRE                                         r  nco/wb_nco_inst/cpt_step_s_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.491    10.683    nco/wb_nco_inst/CLK
    SLICE_X18Y50         FDRE                                         r  nco/wb_nco_inst/cpt_step_s_reg[31]/C
                         clock pessimism              0.116    10.799    
                         clock uncertainty           -0.125    10.674    
    SLICE_X18Y50         FDRE (Setup_fdre_C_CE)      -0.205    10.469    nco/wb_nco_inst/cpt_step_s_reg[31]
  -------------------------------------------------------------------
                         required time                         10.469    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/cpt_step_s_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 1.830ns (31.699%)  route 3.943ns (68.301%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.765     3.073    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=74, routed)          1.619     6.025    nco/handle_comm/M00_AXI_wvalid
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.149 r  nco/handle_comm/addr_reg[1]_i_2/O
                         net (fo=8, routed)           0.520     6.669    nco/handle_comm/write_en_s
    SLICE_X16Y43         LUT5 (Prop_lut5_I3_O)        0.124     6.793 f  nco/handle_comm/addr_reg[1]_i_1/O
                         net (fo=7, routed)           0.526     7.319    nco/handle_comm/addr_s[1]
    SLICE_X16Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.443 r  nco/handle_comm/cpt_step_s[31]_i_2/O
                         net (fo=31, routed)          0.565     8.008    nco/handle_comm/cpt_step_s_reg[31]
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.132 r  nco/handle_comm/cpt_step_s[31]_i_1/O
                         net (fo=32, routed)          0.714     8.846    nco/wb_nco_inst/aw_nco_axis_cs_reg[0]
    SLICE_X21Y47         FDRE                                         r  nco/wb_nco_inst/cpt_step_s_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.500    10.692    nco/wb_nco_inst/CLK
    SLICE_X21Y47         FDRE                                         r  nco/wb_nco_inst/cpt_step_s_reg[10]/C
                         clock pessimism              0.230    10.923    
                         clock uncertainty           -0.125    10.798    
    SLICE_X21Y47         FDRE (Setup_fdre_C_CE)      -0.205    10.593    nco/wb_nco_inst/cpt_step_s_reg[10]
  -------------------------------------------------------------------
                         required time                         10.593    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  1.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.176%)  route 0.216ns (62.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.586     0.927    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[61]/Q
                         net (fo=1, routed)           0.216     1.271    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[30]
    SLICE_X2Y50          FDRE                                         r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.853     1.223    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y50          FDRE                                         r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.017     1.211    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.189ns (42.561%)  route 0.255ns (57.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.586     0.927    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y48          FDRE                                         r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.255     1.323    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0
    SLICE_X3Y51          LUT3 (Prop_lut3_I1_O)        0.048     1.371 r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.371    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[1]_i_1__1_n_0
    SLICE_X3Y51          FDRE                                         r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.853     1.223    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.107     1.301    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.766%)  route 0.243ns (63.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.584     0.925    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.243     1.308    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.893     1.263    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.695%)  route 0.243ns (63.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.584     0.925    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.243     1.309    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.893     1.263    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.170%)  route 0.255ns (57.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.586     0.927    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y48          FDRE                                         r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.255     1.323    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0
    SLICE_X3Y51          LUT3 (Prop_lut3_I1_O)        0.045     1.368 r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.368    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[0]_i_1__1_n_0
    SLICE_X3Y51          FDRE                                         r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.853     1.223    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.091     1.285    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.809%)  route 0.211ns (62.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.584     0.925    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.211     1.263    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.893     1.263    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.180    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.784%)  route 0.234ns (61.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.584     0.925    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.148     1.072 r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.234     1.306    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[25]
    SLICE_X2Y51          FDRE                                         r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.853     1.223    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y51          FDRE                                         r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.017     1.211    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 nco/wb_nco_inst/cpt_off_s_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/readdata_s_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.908%)  route 0.305ns (62.092%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.562     0.903    nco/wb_nco_inst/CLK
    SLICE_X17Y50         FDRE                                         r  nco/wb_nco_inst/cpt_off_s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  nco/wb_nco_inst/cpt_off_s_reg[25]/Q
                         net (fo=1, routed)           0.305     1.348    nco/wb_nco_inst/cpt_off_s_reg_n_0_[25]
    SLICE_X16Y49         LUT4 (Prop_lut4_I0_O)        0.045     1.393 r  nco/wb_nco_inst/readdata_s[25]_i_1/O
                         net (fo=1, routed)           0.000     1.393    nco/wb_nco_inst/readdata_s[25]_i_1_n_0
    SLICE_X16Y49         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.832     1.202    nco/wb_nco_inst/CLK
    SLICE_X16Y49         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[25]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X16Y49         FDCE (Hold_fdce_C_D)         0.121     1.294    nco/wb_nco_inst/readdata_s_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.184%)  route 0.271ns (65.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.584     0.925    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.271     1.337    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.893     1.263    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.234    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.585     0.926    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y44          FDRE                                         r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.099     1.166    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[11]
    SLICE_X4Y43          SRLC32E                                      r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.853     1.223    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y43          SRLC32E                                      r  redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.281     0.942    
    SLICE_X4Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.059    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X13Y48   gene/wb_pseudoGenReal_inst/readdata_s_reg[31]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X13Y44   gene/wb_pseudoGenReal_inst/readdata_s_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X15Y43   gene/wb_pseudoGenReal_inst/readdata_s_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X15Y43   gene/wb_pseudoGenReal_inst/readdata_s_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X15Y45   gene/wb_pseudoGenReal_inst/readdata_s_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X15Y45   gene/wb_pseudoGenReal_inst/readdata_s_reg[7]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X14Y43   gene/wb_pseudoGenReal_inst/readdata_s_reg[8]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X14Y43   gene/wb_pseudoGenReal_inst/readdata_s_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X16Y43   nco/handle_comm/addr_reg_reg[0]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y43    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X6Y50    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X6Y50    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y42    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y44    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y42    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y44    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y45   redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y45   redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y43    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y44    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y44    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y45   redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y45   redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y46   redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y46   redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y46   redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dac_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        1.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.404ns  (required time - arrival time)
  Source:                 gene/wb_pseudoGenReal_inst/prescaler_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gene/pseudoGenRealLogic/cpt_s_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dac_clk_out rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 1.658ns (22.538%)  route 5.698ns (77.462%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.681     2.989    gene/wb_pseudoGenReal_inst/CLK
    SLICE_X13Y46         FDCE                                         r  gene/wb_pseudoGenReal_inst/prescaler_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDCE (Prop_fdce_C_Q)         0.456     3.445 r  gene/wb_pseudoGenReal_inst/prescaler_s_reg[10]/Q
                         net (fo=2, routed)           3.273     6.718    gene/pseudoGenRealLogic/Q[10]
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.842 r  gene/pseudoGenRealLogic/tick_s0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.842    gene/pseudoGenRealLogic/tick_s0_carry_i_1_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.243 r  gene/pseudoGenRealLogic/tick_s0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.243    gene/pseudoGenRealLogic/tick_s0_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  gene/pseudoGenRealLogic/tick_s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    gene/pseudoGenRealLogic/tick_s0_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.607 r  gene/pseudoGenRealLogic/tick_s0_carry__1/CO[2]
                         net (fo=2, routed)           0.779     8.386    redpitaya_axi_wrapper00/CO[0]
    SLICE_X16Y49         LUT2 (Prop_lut2_I1_O)        0.313     8.699 r  redpitaya_axi_wrapper00/cpt_s[0]_i_1/O
                         net (fo=32, routed)          1.647    10.345    gene/pseudoGenRealLogic/PR_OUT_DFF[0].peripheral_reset_reg[0]
    SLICE_X14Y45         FDRE                                         r  gene/pseudoGenRealLogic/cpt_s_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.509    12.421    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     9.227 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594    10.821    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.912 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.501    12.413    gene/pseudoGenRealLogic/dac_clk_o
    SLICE_X14Y45         FDRE                                         r  gene/pseudoGenRealLogic/cpt_s_reg[0]/C
                         clock pessimism              0.000    12.413    
                         clock uncertainty           -0.235    12.178    
    SLICE_X14Y45         FDRE (Setup_fdre_C_R)       -0.429    11.749    gene/pseudoGenRealLogic/cpt_s_reg[0]
  -------------------------------------------------------------------
                         required time                         11.749    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.404ns  (required time - arrival time)
  Source:                 gene/wb_pseudoGenReal_inst/prescaler_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gene/pseudoGenRealLogic/cpt_s_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dac_clk_out rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 1.658ns (22.538%)  route 5.698ns (77.462%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.681     2.989    gene/wb_pseudoGenReal_inst/CLK
    SLICE_X13Y46         FDCE                                         r  gene/wb_pseudoGenReal_inst/prescaler_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDCE (Prop_fdce_C_Q)         0.456     3.445 r  gene/wb_pseudoGenReal_inst/prescaler_s_reg[10]/Q
                         net (fo=2, routed)           3.273     6.718    gene/pseudoGenRealLogic/Q[10]
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.842 r  gene/pseudoGenRealLogic/tick_s0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.842    gene/pseudoGenRealLogic/tick_s0_carry_i_1_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.243 r  gene/pseudoGenRealLogic/tick_s0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.243    gene/pseudoGenRealLogic/tick_s0_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  gene/pseudoGenRealLogic/tick_s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    gene/pseudoGenRealLogic/tick_s0_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.607 r  gene/pseudoGenRealLogic/tick_s0_carry__1/CO[2]
                         net (fo=2, routed)           0.779     8.386    redpitaya_axi_wrapper00/CO[0]
    SLICE_X16Y49         LUT2 (Prop_lut2_I1_O)        0.313     8.699 r  redpitaya_axi_wrapper00/cpt_s[0]_i_1/O
                         net (fo=32, routed)          1.647    10.345    gene/pseudoGenRealLogic/PR_OUT_DFF[0].peripheral_reset_reg[0]
    SLICE_X14Y45         FDRE                                         r  gene/pseudoGenRealLogic/cpt_s_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.509    12.421    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     9.227 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594    10.821    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.912 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.501    12.413    gene/pseudoGenRealLogic/dac_clk_o
    SLICE_X14Y45         FDRE                                         r  gene/pseudoGenRealLogic/cpt_s_reg[1]/C
                         clock pessimism              0.000    12.413    
                         clock uncertainty           -0.235    12.178    
    SLICE_X14Y45         FDRE (Setup_fdre_C_R)       -0.429    11.749    gene/pseudoGenRealLogic/cpt_s_reg[1]
  -------------------------------------------------------------------
                         required time                         11.749    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.404ns  (required time - arrival time)
  Source:                 gene/wb_pseudoGenReal_inst/prescaler_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gene/pseudoGenRealLogic/cpt_s_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dac_clk_out rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 1.658ns (22.538%)  route 5.698ns (77.462%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.681     2.989    gene/wb_pseudoGenReal_inst/CLK
    SLICE_X13Y46         FDCE                                         r  gene/wb_pseudoGenReal_inst/prescaler_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDCE (Prop_fdce_C_Q)         0.456     3.445 r  gene/wb_pseudoGenReal_inst/prescaler_s_reg[10]/Q
                         net (fo=2, routed)           3.273     6.718    gene/pseudoGenRealLogic/Q[10]
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.842 r  gene/pseudoGenRealLogic/tick_s0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.842    gene/pseudoGenRealLogic/tick_s0_carry_i_1_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.243 r  gene/pseudoGenRealLogic/tick_s0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.243    gene/pseudoGenRealLogic/tick_s0_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  gene/pseudoGenRealLogic/tick_s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    gene/pseudoGenRealLogic/tick_s0_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.607 r  gene/pseudoGenRealLogic/tick_s0_carry__1/CO[2]
                         net (fo=2, routed)           0.779     8.386    redpitaya_axi_wrapper00/CO[0]
    SLICE_X16Y49         LUT2 (Prop_lut2_I1_O)        0.313     8.699 r  redpitaya_axi_wrapper00/cpt_s[0]_i_1/O
                         net (fo=32, routed)          1.647    10.345    gene/pseudoGenRealLogic/PR_OUT_DFF[0].peripheral_reset_reg[0]
    SLICE_X14Y45         FDRE                                         r  gene/pseudoGenRealLogic/cpt_s_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.509    12.421    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     9.227 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594    10.821    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.912 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.501    12.413    gene/pseudoGenRealLogic/dac_clk_o
    SLICE_X14Y45         FDRE                                         r  gene/pseudoGenRealLogic/cpt_s_reg[2]/C
                         clock pessimism              0.000    12.413    
                         clock uncertainty           -0.235    12.178    
    SLICE_X14Y45         FDRE (Setup_fdre_C_R)       -0.429    11.749    gene/pseudoGenRealLogic/cpt_s_reg[2]
  -------------------------------------------------------------------
                         required time                         11.749    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.404ns  (required time - arrival time)
  Source:                 gene/wb_pseudoGenReal_inst/prescaler_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gene/pseudoGenRealLogic/cpt_s_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dac_clk_out rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 1.658ns (22.538%)  route 5.698ns (77.462%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.681     2.989    gene/wb_pseudoGenReal_inst/CLK
    SLICE_X13Y46         FDCE                                         r  gene/wb_pseudoGenReal_inst/prescaler_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDCE (Prop_fdce_C_Q)         0.456     3.445 r  gene/wb_pseudoGenReal_inst/prescaler_s_reg[10]/Q
                         net (fo=2, routed)           3.273     6.718    gene/pseudoGenRealLogic/Q[10]
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.842 r  gene/pseudoGenRealLogic/tick_s0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.842    gene/pseudoGenRealLogic/tick_s0_carry_i_1_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.243 r  gene/pseudoGenRealLogic/tick_s0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.243    gene/pseudoGenRealLogic/tick_s0_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  gene/pseudoGenRealLogic/tick_s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    gene/pseudoGenRealLogic/tick_s0_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.607 r  gene/pseudoGenRealLogic/tick_s0_carry__1/CO[2]
                         net (fo=2, routed)           0.779     8.386    redpitaya_axi_wrapper00/CO[0]
    SLICE_X16Y49         LUT2 (Prop_lut2_I1_O)        0.313     8.699 r  redpitaya_axi_wrapper00/cpt_s[0]_i_1/O
                         net (fo=32, routed)          1.647    10.345    gene/pseudoGenRealLogic/PR_OUT_DFF[0].peripheral_reset_reg[0]
    SLICE_X14Y45         FDRE                                         r  gene/pseudoGenRealLogic/cpt_s_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.509    12.421    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     9.227 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594    10.821    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.912 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.501    12.413    gene/pseudoGenRealLogic/dac_clk_o
    SLICE_X14Y45         FDRE                                         r  gene/pseudoGenRealLogic/cpt_s_reg[3]/C
                         clock pessimism              0.000    12.413    
                         clock uncertainty           -0.235    12.178    
    SLICE_X14Y45         FDRE (Setup_fdre_C_R)       -0.429    11.749    gene/pseudoGenRealLogic/cpt_s_reg[3]
  -------------------------------------------------------------------
                         required time                         11.749    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 gene/wb_pseudoGenReal_inst/prescaler_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gene/pseudoGenRealLogic/cpt_s_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dac_clk_out rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.302ns  (logic 1.658ns (22.708%)  route 5.644ns (77.292%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 12.404 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.681     2.989    gene/wb_pseudoGenReal_inst/CLK
    SLICE_X13Y46         FDCE                                         r  gene/wb_pseudoGenReal_inst/prescaler_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDCE (Prop_fdce_C_Q)         0.456     3.445 r  gene/wb_pseudoGenReal_inst/prescaler_s_reg[10]/Q
                         net (fo=2, routed)           3.273     6.718    gene/pseudoGenRealLogic/Q[10]
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.842 r  gene/pseudoGenRealLogic/tick_s0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.842    gene/pseudoGenRealLogic/tick_s0_carry_i_1_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.243 r  gene/pseudoGenRealLogic/tick_s0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.243    gene/pseudoGenRealLogic/tick_s0_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  gene/pseudoGenRealLogic/tick_s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    gene/pseudoGenRealLogic/tick_s0_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.607 r  gene/pseudoGenRealLogic/tick_s0_carry__1/CO[2]
                         net (fo=2, routed)           0.779     8.386    redpitaya_axi_wrapper00/CO[0]
    SLICE_X16Y49         LUT2 (Prop_lut2_I1_O)        0.313     8.699 r  redpitaya_axi_wrapper00/cpt_s[0]_i_1/O
                         net (fo=32, routed)          1.592    10.291    gene/pseudoGenRealLogic/PR_OUT_DFF[0].peripheral_reset_reg[0]
    SLICE_X14Y51         FDRE                                         r  gene/pseudoGenRealLogic/cpt_s_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.509    12.421    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     9.227 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594    10.821    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.912 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.492    12.404    gene/pseudoGenRealLogic/dac_clk_o
    SLICE_X14Y51         FDRE                                         r  gene/pseudoGenRealLogic/cpt_s_reg[24]/C
                         clock pessimism              0.000    12.404    
                         clock uncertainty           -0.235    12.168    
    SLICE_X14Y51         FDRE (Setup_fdre_C_R)       -0.429    11.739    gene/pseudoGenRealLogic/cpt_s_reg[24]
  -------------------------------------------------------------------
                         required time                         11.739    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 gene/wb_pseudoGenReal_inst/prescaler_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gene/pseudoGenRealLogic/cpt_s_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dac_clk_out rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.302ns  (logic 1.658ns (22.708%)  route 5.644ns (77.292%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 12.404 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.681     2.989    gene/wb_pseudoGenReal_inst/CLK
    SLICE_X13Y46         FDCE                                         r  gene/wb_pseudoGenReal_inst/prescaler_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDCE (Prop_fdce_C_Q)         0.456     3.445 r  gene/wb_pseudoGenReal_inst/prescaler_s_reg[10]/Q
                         net (fo=2, routed)           3.273     6.718    gene/pseudoGenRealLogic/Q[10]
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.842 r  gene/pseudoGenRealLogic/tick_s0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.842    gene/pseudoGenRealLogic/tick_s0_carry_i_1_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.243 r  gene/pseudoGenRealLogic/tick_s0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.243    gene/pseudoGenRealLogic/tick_s0_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  gene/pseudoGenRealLogic/tick_s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    gene/pseudoGenRealLogic/tick_s0_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.607 r  gene/pseudoGenRealLogic/tick_s0_carry__1/CO[2]
                         net (fo=2, routed)           0.779     8.386    redpitaya_axi_wrapper00/CO[0]
    SLICE_X16Y49         LUT2 (Prop_lut2_I1_O)        0.313     8.699 r  redpitaya_axi_wrapper00/cpt_s[0]_i_1/O
                         net (fo=32, routed)          1.592    10.291    gene/pseudoGenRealLogic/PR_OUT_DFF[0].peripheral_reset_reg[0]
    SLICE_X14Y51         FDRE                                         r  gene/pseudoGenRealLogic/cpt_s_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.509    12.421    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     9.227 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594    10.821    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.912 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.492    12.404    gene/pseudoGenRealLogic/dac_clk_o
    SLICE_X14Y51         FDRE                                         r  gene/pseudoGenRealLogic/cpt_s_reg[25]/C
                         clock pessimism              0.000    12.404    
                         clock uncertainty           -0.235    12.168    
    SLICE_X14Y51         FDRE (Setup_fdre_C_R)       -0.429    11.739    gene/pseudoGenRealLogic/cpt_s_reg[25]
  -------------------------------------------------------------------
                         required time                         11.739    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 gene/wb_pseudoGenReal_inst/prescaler_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gene/pseudoGenRealLogic/cpt_s_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dac_clk_out rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.302ns  (logic 1.658ns (22.708%)  route 5.644ns (77.292%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 12.404 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.681     2.989    gene/wb_pseudoGenReal_inst/CLK
    SLICE_X13Y46         FDCE                                         r  gene/wb_pseudoGenReal_inst/prescaler_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDCE (Prop_fdce_C_Q)         0.456     3.445 r  gene/wb_pseudoGenReal_inst/prescaler_s_reg[10]/Q
                         net (fo=2, routed)           3.273     6.718    gene/pseudoGenRealLogic/Q[10]
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.842 r  gene/pseudoGenRealLogic/tick_s0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.842    gene/pseudoGenRealLogic/tick_s0_carry_i_1_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.243 r  gene/pseudoGenRealLogic/tick_s0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.243    gene/pseudoGenRealLogic/tick_s0_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  gene/pseudoGenRealLogic/tick_s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    gene/pseudoGenRealLogic/tick_s0_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.607 r  gene/pseudoGenRealLogic/tick_s0_carry__1/CO[2]
                         net (fo=2, routed)           0.779     8.386    redpitaya_axi_wrapper00/CO[0]
    SLICE_X16Y49         LUT2 (Prop_lut2_I1_O)        0.313     8.699 r  redpitaya_axi_wrapper00/cpt_s[0]_i_1/O
                         net (fo=32, routed)          1.592    10.291    gene/pseudoGenRealLogic/PR_OUT_DFF[0].peripheral_reset_reg[0]
    SLICE_X14Y51         FDRE                                         r  gene/pseudoGenRealLogic/cpt_s_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.509    12.421    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     9.227 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594    10.821    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.912 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.492    12.404    gene/pseudoGenRealLogic/dac_clk_o
    SLICE_X14Y51         FDRE                                         r  gene/pseudoGenRealLogic/cpt_s_reg[26]/C
                         clock pessimism              0.000    12.404    
                         clock uncertainty           -0.235    12.168    
    SLICE_X14Y51         FDRE (Setup_fdre_C_R)       -0.429    11.739    gene/pseudoGenRealLogic/cpt_s_reg[26]
  -------------------------------------------------------------------
                         required time                         11.739    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 gene/wb_pseudoGenReal_inst/prescaler_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gene/pseudoGenRealLogic/cpt_s_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dac_clk_out rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.302ns  (logic 1.658ns (22.708%)  route 5.644ns (77.292%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 12.404 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.681     2.989    gene/wb_pseudoGenReal_inst/CLK
    SLICE_X13Y46         FDCE                                         r  gene/wb_pseudoGenReal_inst/prescaler_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDCE (Prop_fdce_C_Q)         0.456     3.445 r  gene/wb_pseudoGenReal_inst/prescaler_s_reg[10]/Q
                         net (fo=2, routed)           3.273     6.718    gene/pseudoGenRealLogic/Q[10]
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.842 r  gene/pseudoGenRealLogic/tick_s0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.842    gene/pseudoGenRealLogic/tick_s0_carry_i_1_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.243 r  gene/pseudoGenRealLogic/tick_s0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.243    gene/pseudoGenRealLogic/tick_s0_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  gene/pseudoGenRealLogic/tick_s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    gene/pseudoGenRealLogic/tick_s0_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.607 r  gene/pseudoGenRealLogic/tick_s0_carry__1/CO[2]
                         net (fo=2, routed)           0.779     8.386    redpitaya_axi_wrapper00/CO[0]
    SLICE_X16Y49         LUT2 (Prop_lut2_I1_O)        0.313     8.699 r  redpitaya_axi_wrapper00/cpt_s[0]_i_1/O
                         net (fo=32, routed)          1.592    10.291    gene/pseudoGenRealLogic/PR_OUT_DFF[0].peripheral_reset_reg[0]
    SLICE_X14Y51         FDRE                                         r  gene/pseudoGenRealLogic/cpt_s_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.509    12.421    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     9.227 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594    10.821    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.912 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.492    12.404    gene/pseudoGenRealLogic/dac_clk_o
    SLICE_X14Y51         FDRE                                         r  gene/pseudoGenRealLogic/cpt_s_reg[27]/C
                         clock pessimism              0.000    12.404    
                         clock uncertainty           -0.235    12.168    
    SLICE_X14Y51         FDRE (Setup_fdre_C_R)       -0.429    11.739    gene/pseudoGenRealLogic/cpt_s_reg[27]
  -------------------------------------------------------------------
                         required time                         11.739    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 gene/wb_pseudoGenReal_inst/prescaler_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gene/pseudoGenRealLogic/cpt_s_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dac_clk_out rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 1.658ns (22.810%)  route 5.611ns (77.190%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 12.414 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.681     2.989    gene/wb_pseudoGenReal_inst/CLK
    SLICE_X13Y46         FDCE                                         r  gene/wb_pseudoGenReal_inst/prescaler_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDCE (Prop_fdce_C_Q)         0.456     3.445 r  gene/wb_pseudoGenReal_inst/prescaler_s_reg[10]/Q
                         net (fo=2, routed)           3.273     6.718    gene/pseudoGenRealLogic/Q[10]
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.842 r  gene/pseudoGenRealLogic/tick_s0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.842    gene/pseudoGenRealLogic/tick_s0_carry_i_1_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.243 r  gene/pseudoGenRealLogic/tick_s0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.243    gene/pseudoGenRealLogic/tick_s0_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  gene/pseudoGenRealLogic/tick_s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    gene/pseudoGenRealLogic/tick_s0_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.607 r  gene/pseudoGenRealLogic/tick_s0_carry__1/CO[2]
                         net (fo=2, routed)           0.779     8.386    redpitaya_axi_wrapper00/CO[0]
    SLICE_X16Y49         LUT2 (Prop_lut2_I1_O)        0.313     8.699 r  redpitaya_axi_wrapper00/cpt_s[0]_i_1/O
                         net (fo=32, routed)          1.559    10.258    gene/pseudoGenRealLogic/PR_OUT_DFF[0].peripheral_reset_reg[0]
    SLICE_X14Y47         FDRE                                         r  gene/pseudoGenRealLogic/cpt_s_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.509    12.421    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     9.227 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594    10.821    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.912 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.502    12.414    gene/pseudoGenRealLogic/dac_clk_o
    SLICE_X14Y47         FDRE                                         r  gene/pseudoGenRealLogic/cpt_s_reg[10]/C
                         clock pessimism              0.000    12.414    
                         clock uncertainty           -0.235    12.179    
    SLICE_X14Y47         FDRE (Setup_fdre_C_R)       -0.429    11.750    gene/pseudoGenRealLogic/cpt_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.750    
                         arrival time                         -10.258    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 gene/wb_pseudoGenReal_inst/prescaler_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gene/pseudoGenRealLogic/cpt_s_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dac_clk_out rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 1.658ns (22.810%)  route 5.611ns (77.190%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 12.414 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.681     2.989    gene/wb_pseudoGenReal_inst/CLK
    SLICE_X13Y46         FDCE                                         r  gene/wb_pseudoGenReal_inst/prescaler_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDCE (Prop_fdce_C_Q)         0.456     3.445 r  gene/wb_pseudoGenReal_inst/prescaler_s_reg[10]/Q
                         net (fo=2, routed)           3.273     6.718    gene/pseudoGenRealLogic/Q[10]
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.842 r  gene/pseudoGenRealLogic/tick_s0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.842    gene/pseudoGenRealLogic/tick_s0_carry_i_1_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.243 r  gene/pseudoGenRealLogic/tick_s0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.243    gene/pseudoGenRealLogic/tick_s0_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  gene/pseudoGenRealLogic/tick_s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    gene/pseudoGenRealLogic/tick_s0_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.607 r  gene/pseudoGenRealLogic/tick_s0_carry__1/CO[2]
                         net (fo=2, routed)           0.779     8.386    redpitaya_axi_wrapper00/CO[0]
    SLICE_X16Y49         LUT2 (Prop_lut2_I1_O)        0.313     8.699 r  redpitaya_axi_wrapper00/cpt_s[0]_i_1/O
                         net (fo=32, routed)          1.559    10.258    gene/pseudoGenRealLogic/PR_OUT_DFF[0].peripheral_reset_reg[0]
    SLICE_X14Y47         FDRE                                         r  gene/pseudoGenRealLogic/cpt_s_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    10.912 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.509    12.421    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     9.227 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594    10.821    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.912 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.502    12.414    gene/pseudoGenRealLogic/dac_clk_o
    SLICE_X14Y47         FDRE                                         r  gene/pseudoGenRealLogic/cpt_s_reg[11]/C
                         clock pessimism              0.000    12.414    
                         clock uncertainty           -0.235    12.179    
    SLICE_X14Y47         FDRE (Setup_fdre_C_R)       -0.429    11.750    gene/pseudoGenRealLogic/cpt_s_reg[11]
  -------------------------------------------------------------------
                         required time                         11.750    
                         arrival time                         -10.258    
  -------------------------------------------------------------------
                         slack                                  1.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 gene/wb_pseudoGenReal_inst/prescaler_s_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gene/pseudoGenRealLogic/tick_s_reg/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.365ns (23.884%)  route 1.163ns (76.116%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.564     0.905    gene/wb_pseudoGenReal_inst/CLK
    SLICE_X17Y47         FDCE                                         r  gene/wb_pseudoGenReal_inst/prescaler_s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDCE (Prop_fdce_C_Q)         0.141     1.046 r  gene/wb_pseudoGenReal_inst/prescaler_s_reg[18]/Q
                         net (fo=2, routed)           1.163     2.209    gene/pseudoGenRealLogic/Q[18]
    SLICE_X15Y48         LUT6 (Prop_lut6_I3_O)        0.045     2.254 r  gene/pseudoGenRealLogic/tick_s0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.254    gene/pseudoGenRealLogic/tick_s0_carry__0_i_2_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.369 r  gene/pseudoGenRealLogic/tick_s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.369    gene/pseudoGenRealLogic/tick_s0_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     2.433 r  gene/pseudoGenRealLogic/tick_s0_carry__1/CO[2]
                         net (fo=2, routed)           0.000     2.433    gene/pseudoGenRealLogic/CO[0]
    SLICE_X15Y49         FDRE                                         r  gene/pseudoGenRealLogic/tick_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.817     1.963    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.146 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.832     1.978    gene/pseudoGenRealLogic/dac_clk_o
    SLICE_X15Y49         FDRE                                         r  gene/pseudoGenRealLogic/tick_s_reg/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.235     2.213    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.091     2.304    gene/pseudoGenRealLogic/tick_s_reg
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 nco/wb_nco_inst/cpt_step_s_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/nco_inst1/counter_s_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.250ns (15.825%)  route 1.330ns (84.175%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.564     0.905    nco/wb_nco_inst/CLK
    SLICE_X19Y47         FDSE                                         r  nco/wb_nco_inst/cpt_step_s_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDSE (Prop_fdse_C_Q)         0.141     1.046 r  nco/wb_nco_inst/cpt_step_s_reg[19]/Q
                         net (fo=2, routed)           1.330     2.375    nco/wb_nco_inst/cpt_step_s[19]
    SLICE_X20Y47         LUT3 (Prop_lut3_I0_O)        0.045     2.420 r  nco/wb_nco_inst/counter_s[16]_i_2/O
                         net (fo=1, routed)           0.000     2.420    nco/nco_inst1/cpt_step_s_reg[19][3]
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.484 r  nco/nco_inst1/counter_s_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.484    nco/nco_inst1/counter_s_reg[16]_i_1_n_4
    SLICE_X20Y47         FDRE                                         r  nco/nco_inst1/counter_s_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.817     1.963    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.146 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.831     1.977    nco/nco_inst1/dac_clk_o
    SLICE_X20Y47         FDRE                                         r  nco/nco_inst1/counter_s_reg[19]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.235     2.212    
    SLICE_X20Y47         FDRE (Hold_fdre_C_D)         0.134     2.346    nco/nco_inst1/counter_s_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 nco/wb_nco_inst/cpt_step_s_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/nco_inst1/counter_s_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.256ns (16.201%)  route 1.324ns (83.799%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.563     0.904    nco/wb_nco_inst/CLK
    SLICE_X19Y44         FDSE                                         r  nco/wb_nco_inst/cpt_step_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDSE (Prop_fdse_C_Q)         0.141     1.044 r  nco/wb_nco_inst/cpt_step_s_reg[12]/Q
                         net (fo=2, routed)           1.324     2.369    nco/wb_nco_inst/cpt_step_s[12]
    SLICE_X20Y46         LUT3 (Prop_lut3_I0_O)        0.045     2.414 r  nco/wb_nco_inst/counter_s[12]_i_5/O
                         net (fo=1, routed)           0.000     2.414    nco/nco_inst1/cpt_step_s_reg[15][0]
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.484 r  nco/nco_inst1/counter_s_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.484    nco/nco_inst1/counter_s_reg[12]_i_1_n_7
    SLICE_X20Y46         FDRE                                         r  nco/nco_inst1/counter_s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.817     1.963    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.146 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.830     1.976    nco/nco_inst1/dac_clk_o
    SLICE_X20Y46         FDRE                                         r  nco/nco_inst1/counter_s_reg[12]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.235     2.211    
    SLICE_X20Y46         FDRE (Hold_fdre_C_D)         0.134     2.345    nco/nco_inst1/counter_s_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 nco/wb_nco_inst/cpt_step_s_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/nco_inst1/counter_s_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.291ns (18.374%)  route 1.293ns (81.626%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.564     0.905    nco/wb_nco_inst/CLK
    SLICE_X17Y49         FDRE                                         r  nco/wb_nco_inst/cpt_step_s_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  nco/wb_nco_inst/cpt_step_s_reg[30]/Q
                         net (fo=2, routed)           1.293     2.325    nco/wb_nco_inst/cpt_step_s[30]
    SLICE_X20Y50         LUT3 (Prop_lut3_I0_O)        0.098     2.423 r  nco/wb_nco_inst/counter_s[28]_i_3/O
                         net (fo=1, routed)           0.000     2.423    nco/nco_inst1/cpt_step_s_reg[31][2]
    SLICE_X20Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.488 r  nco/nco_inst1/counter_s_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.488    nco/nco_inst1/counter_s_reg[28]_i_1_n_5
    SLICE_X20Y50         FDRE                                         r  nco/nco_inst1/counter_s_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.817     1.963    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.146 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.830     1.976    nco/nco_inst1/dac_clk_o
    SLICE_X20Y50         FDRE                                         r  nco/nco_inst1/counter_s_reg[30]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.235     2.211    
    SLICE_X20Y50         FDRE (Hold_fdre_C_D)         0.134     2.345    nco/nco_inst1/counter_s_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 nco/wb_nco_inst/cpt_step_s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/nco_inst1/counter_s_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.256ns (16.088%)  route 1.335ns (83.912%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.561     0.902    nco/wb_nco_inst/CLK
    SLICE_X21Y47         FDRE                                         r  nco/wb_nco_inst/cpt_step_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  nco/wb_nco_inst/cpt_step_s_reg[8]/Q
                         net (fo=2, routed)           1.335     2.378    nco/wb_nco_inst/Q[6]
    SLICE_X20Y45         LUT3 (Prop_lut3_I0_O)        0.045     2.423 r  nco/wb_nco_inst/counter_s[8]_i_5/O
                         net (fo=1, routed)           0.000     2.423    nco/nco_inst1/cpt_step_s_reg[11][0]
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.493 r  nco/nco_inst1/counter_s_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.493    nco/nco_inst1/counter_s_reg[8]_i_1_n_7
    SLICE_X20Y45         FDRE                                         r  nco/nco_inst1/counter_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.817     1.963    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.146 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.830     1.976    nco/nco_inst1/dac_clk_o
    SLICE_X20Y45         FDRE                                         r  nco/nco_inst1/counter_s_reg[8]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.235     2.211    
    SLICE_X20Y45         FDRE (Hold_fdre_C_D)         0.134     2.345    nco/nco_inst1/counter_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 nco/wb_nco_inst/cpt_step_s_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/nco_inst1/counter_s_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.292ns (18.342%)  route 1.300ns (81.658%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.563     0.904    nco/wb_nco_inst/CLK
    SLICE_X19Y44         FDSE                                         r  nco/wb_nco_inst/cpt_step_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDSE (Prop_fdse_C_Q)         0.128     1.031 r  nco/wb_nco_inst/cpt_step_s_reg[5]/Q
                         net (fo=2, routed)           1.300     2.331    nco/wb_nco_inst/Q[3]
    SLICE_X20Y44         LUT3 (Prop_lut3_I0_O)        0.098     2.429 r  nco/wb_nco_inst/counter_s[4]_i_4/O
                         net (fo=1, routed)           0.000     2.429    nco/nco_inst1/cpt_step_s_reg[7][1]
    SLICE_X20Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.495 r  nco/nco_inst1/counter_s_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.495    nco/nco_inst1/counter_s_reg[4]_i_1_n_6
    SLICE_X20Y44         FDRE                                         r  nco/nco_inst1/counter_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.817     1.963    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.146 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.830     1.976    nco/nco_inst1/dac_clk_o
    SLICE_X20Y44         FDRE                                         r  nco/nco_inst1/counter_s_reg[5]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.235     2.211    
    SLICE_X20Y44         FDRE (Hold_fdre_C_D)         0.134     2.345    nco/nco_inst1/counter_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 nco/wb_nco_inst/cpt_step_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/nco_inst1/counter_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.291ns (18.271%)  route 1.302ns (81.729%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.563     0.904    nco/wb_nco_inst/CLK
    SLICE_X19Y44         FDRE                                         r  nco/wb_nco_inst/cpt_step_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  nco/wb_nco_inst/cpt_step_s_reg[3]/Q
                         net (fo=2, routed)           1.302     2.333    nco/wb_nco_inst/Q[1]
    SLICE_X20Y43         LUT3 (Prop_lut3_I0_O)        0.099     2.432 r  nco/wb_nco_inst/counter_s[0]_i_2/O
                         net (fo=1, routed)           0.000     2.432    nco/nco_inst1/cpt_step_s_reg[3][3]
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.496 r  nco/nco_inst1/counter_s_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.496    nco/nco_inst1/counter_s_reg[0]_i_1_n_4
    SLICE_X20Y43         FDRE                                         r  nco/nco_inst1/counter_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.817     1.963    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.146 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.830     1.976    nco/nco_inst1/dac_clk_o
    SLICE_X20Y43         FDRE                                         r  nco/nco_inst1/counter_s_reg[3]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.235     2.211    
    SLICE_X20Y43         FDRE (Hold_fdre_C_D)         0.134     2.345    nco/nco_inst1/counter_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 nco/wb_nco_inst/cpt_step_s_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/nco_inst1/counter_s_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.251ns (15.758%)  route 1.342ns (84.242%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.563     0.904    nco/wb_nco_inst/CLK
    SLICE_X18Y45         FDSE                                         r  nco/wb_nco_inst/cpt_step_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDSE (Prop_fdse_C_Q)         0.141     1.044 r  nco/wb_nco_inst/cpt_step_s_reg[14]/Q
                         net (fo=2, routed)           1.342     2.386    nco/wb_nco_inst/cpt_step_s[14]
    SLICE_X20Y46         LUT3 (Prop_lut3_I0_O)        0.045     2.431 r  nco/wb_nco_inst/counter_s[12]_i_3/O
                         net (fo=1, routed)           0.000     2.431    nco/nco_inst1/cpt_step_s_reg[15][2]
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.496 r  nco/nco_inst1/counter_s_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.496    nco/nco_inst1/counter_s_reg[12]_i_1_n_5
    SLICE_X20Y46         FDRE                                         r  nco/nco_inst1/counter_s_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.817     1.963    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.146 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.830     1.976    nco/nco_inst1/dac_clk_o
    SLICE_X20Y46         FDRE                                         r  nco/nco_inst1/counter_s_reg[14]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.235     2.211    
    SLICE_X20Y46         FDRE (Hold_fdre_C_D)         0.134     2.345    nco/nco_inst1/counter_s_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 nco/wb_nco_inst/cpt_step_s_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/nco_inst1/counter_s_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.250ns (15.671%)  route 1.345ns (84.329%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.562     0.903    nco/wb_nco_inst/CLK
    SLICE_X18Y50         FDRE                                         r  nco/wb_nco_inst/cpt_step_s_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  nco/wb_nco_inst/cpt_step_s_reg[31]/Q
                         net (fo=2, routed)           1.345     2.389    nco/wb_nco_inst/cpt_step_s[31]
    SLICE_X20Y50         LUT3 (Prop_lut3_I0_O)        0.045     2.434 r  nco/wb_nco_inst/counter_s[28]_i_2/O
                         net (fo=1, routed)           0.000     2.434    nco/nco_inst1/cpt_step_s_reg[31][3]
    SLICE_X20Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.498 r  nco/nco_inst1/counter_s_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.498    nco/nco_inst1/counter_s_reg[28]_i_1_n_4
    SLICE_X20Y50         FDRE                                         r  nco/nco_inst1/counter_s_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.817     1.963    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.146 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.830     1.976    nco/nco_inst1/dac_clk_o
    SLICE_X20Y50         FDRE                                         r  nco/nco_inst1/counter_s_reg[31]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.235     2.211    
    SLICE_X20Y50         FDRE (Hold_fdre_C_D)         0.134     2.345    nco/nco_inst1/counter_s_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 nco/wb_nco_inst/cpt_step_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/nco_inst1/counter_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.251ns (15.714%)  route 1.346ns (84.286%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.563     0.904    nco/wb_nco_inst/CLK
    SLICE_X19Y44         FDRE                                         r  nco/wb_nco_inst/cpt_step_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  nco/wb_nco_inst/cpt_step_s_reg[2]/Q
                         net (fo=2, routed)           1.346     2.391    nco/wb_nco_inst/Q[0]
    SLICE_X20Y43         LUT3 (Prop_lut3_I0_O)        0.045     2.436 r  nco/wb_nco_inst/counter_s[0]_i_3/O
                         net (fo=1, routed)           0.000     2.436    nco/nco_inst1/cpt_step_s_reg[3][2]
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.501 r  nco/nco_inst1/counter_s_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.501    nco/nco_inst1/counter_s_reg[0]_i_1_n_5
    SLICE_X20Y43         FDRE                                         r  nco/nco_inst1/counter_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.146 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.817     1.963    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.146 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.830     1.976    nco/nco_inst1/dac_clk_o
    SLICE_X20Y43         FDRE                                         r  nco/nco_inst1/counter_s_reg[2]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.235     2.211    
    SLICE_X20Y43         FDRE (Hold_fdre_C_D)         0.134     2.345    nco/nco_inst1/counter_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_out
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.637ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 nco/nco_inst1/counter_s_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/readdata_s_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.642ns (29.401%)  route 1.542ns (70.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.702     4.863    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.161 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.663     4.824    nco/nco_inst1/dac_clk_o
    SLICE_X20Y50         FDRE                                         r  nco/nco_inst1/counter_s_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.518     5.342 r  nco/nco_inst1/counter_s_reg[30]/Q
                         net (fo=8, routed)           1.542     6.884    nco/handle_comm/step_scale_i[8]
    SLICE_X21Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.008 r  nco/handle_comm/readdata_s[10]_i_1/O
                         net (fo=1, routed)           0.000     7.008    nco/wb_nco_inst/counter_s_reg[31]_0[8]
    SLICE_X21Y46         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.499    10.691    nco/wb_nco_inst/CLK
    SLICE_X21Y46         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[10]/C
                         clock pessimism              0.000    10.691    
                         clock uncertainty           -0.235    10.456    
    SLICE_X21Y46         FDCE (Setup_fdce_C_D)        0.029    10.485    nco/wb_nco_inst/readdata_s_reg[10]
  -------------------------------------------------------------------
                         required time                         10.485    
                         arrival time                          -7.008    
  -------------------------------------------------------------------
                         slack                                  3.477    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 nco/nco_inst1/counter_s_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/readdata_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.642ns (30.983%)  route 1.430ns (69.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.702     4.863    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.161 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.674     4.835    nco/nco_inst1/dac_clk_o
    SLICE_X20Y49         FDRE                                         r  nco/nco_inst1/counter_s_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.518     5.353 r  nco/nco_inst1/counter_s_reg[26]/Q
                         net (fo=8, routed)           1.430     6.783    nco/handle_comm/step_scale_i[4]
    SLICE_X21Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.907 r  nco/handle_comm/readdata_s[6]_i_1/O
                         net (fo=1, routed)           0.000     6.907    nco/wb_nco_inst/counter_s_reg[31]_0[4]
    SLICE_X21Y46         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.499    10.691    nco/wb_nco_inst/CLK
    SLICE_X21Y46         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[6]/C
                         clock pessimism              0.000    10.691    
                         clock uncertainty           -0.235    10.456    
    SLICE_X21Y46         FDCE (Setup_fdce_C_D)        0.031    10.487    nco/wb_nco_inst/readdata_s_reg[6]
  -------------------------------------------------------------------
                         required time                         10.487    
                         arrival time                          -6.907    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 nco/nco_inst1/counter_s_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/readdata_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.642ns (31.995%)  route 1.365ns (68.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.702     4.863    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.161 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.674     4.835    nco/nco_inst1/dac_clk_o
    SLICE_X20Y48         FDRE                                         r  nco/nco_inst1/counter_s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518     5.353 r  nco/nco_inst1/counter_s_reg[21]/Q
                         net (fo=8, routed)           1.365     6.718    nco/wb_nco_inst/step_scale_i[1]
    SLICE_X19Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.842 r  nco/wb_nco_inst/readdata_s[1]_i_1/O
                         net (fo=1, routed)           0.000     6.842    nco/wb_nco_inst/readdata_s[1]_i_1_n_0
    SLICE_X19Y43         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.500    10.692    nco/wb_nco_inst/CLK
    SLICE_X19Y43         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[1]/C
                         clock pessimism              0.000    10.692    
                         clock uncertainty           -0.235    10.457    
    SLICE_X19Y43         FDCE (Setup_fdce_C_D)        0.031    10.488    nco/wb_nco_inst/readdata_s_reg[1]
  -------------------------------------------------------------------
                         required time                         10.488    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.716ns  (required time - arrival time)
  Source:                 nco/nco_inst1/counter_s_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/readdata_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.642ns (33.142%)  route 1.295ns (66.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.702     4.863    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.161 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.674     4.835    nco/nco_inst1/dac_clk_o
    SLICE_X20Y49         FDRE                                         r  nco/nco_inst1/counter_s_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.518     5.353 r  nco/nco_inst1/counter_s_reg[27]/Q
                         net (fo=8, routed)           1.295     6.648    nco/handle_comm/step_scale_i[5]
    SLICE_X19Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.772 r  nco/handle_comm/readdata_s[7]_i_1/O
                         net (fo=1, routed)           0.000     6.772    nco/wb_nco_inst/counter_s_reg[31]_0[5]
    SLICE_X19Y45         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.500    10.692    nco/wb_nco_inst/CLK
    SLICE_X19Y45         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[7]/C
                         clock pessimism              0.000    10.692    
                         clock uncertainty           -0.235    10.457    
    SLICE_X19Y45         FDCE (Setup_fdce_C_D)        0.031    10.488    nco/wb_nco_inst/readdata_s_reg[7]
  -------------------------------------------------------------------
                         required time                         10.488    
                         arrival time                          -6.772    
  -------------------------------------------------------------------
                         slack                                  3.716    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 nco/nco_inst1/counter_s_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/readdata_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.642ns (35.155%)  route 1.184ns (64.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.702     4.863    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.161 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.674     4.835    nco/nco_inst1/dac_clk_o
    SLICE_X20Y48         FDRE                                         r  nco/nco_inst1/counter_s_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518     5.353 r  nco/nco_inst1/counter_s_reg[23]/Q
                         net (fo=8, routed)           1.184     6.537    nco/handle_comm/step_scale_i[1]
    SLICE_X21Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.661 r  nco/handle_comm/readdata_s[3]_i_1/O
                         net (fo=1, routed)           0.000     6.661    nco/wb_nco_inst/counter_s_reg[31]_0[1]
    SLICE_X21Y44         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.499    10.691    nco/wb_nco_inst/CLK
    SLICE_X21Y44         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[3]/C
                         clock pessimism              0.000    10.691    
                         clock uncertainty           -0.235    10.456    
    SLICE_X21Y44         FDCE (Setup_fdce_C_D)        0.029    10.485    nco/wb_nco_inst/readdata_s_reg[3]
  -------------------------------------------------------------------
                         required time                         10.485    
                         arrival time                          -6.661    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 nco/nco_inst1/counter_s_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/readdata_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.642ns (35.846%)  route 1.149ns (64.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.702     4.863    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.161 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.663     4.824    nco/nco_inst1/dac_clk_o
    SLICE_X20Y50         FDRE                                         r  nco/nco_inst1/counter_s_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.518     5.342 r  nco/nco_inst1/counter_s_reg[29]/Q
                         net (fo=7, routed)           1.149     6.491    nco/handle_comm/step_scale_i[7]
    SLICE_X19Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.615 r  nco/handle_comm/readdata_s[9]_i_1/O
                         net (fo=1, routed)           0.000     6.615    nco/wb_nco_inst/counter_s_reg[31]_0[7]
    SLICE_X19Y46         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.500    10.692    nco/wb_nco_inst/CLK
    SLICE_X19Y46         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[9]/C
                         clock pessimism              0.000    10.692    
                         clock uncertainty           -0.235    10.457    
    SLICE_X19Y46         FDCE (Setup_fdce_C_D)        0.029    10.486    nco/wb_nco_inst/readdata_s_reg[9]
  -------------------------------------------------------------------
                         required time                         10.486    
                         arrival time                          -6.615    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.962ns  (required time - arrival time)
  Source:                 nco/nco_inst1/counter_s_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/readdata_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.642ns (37.984%)  route 1.048ns (62.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.702     4.863    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.161 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.674     4.835    nco/nco_inst1/dac_clk_o
    SLICE_X20Y49         FDRE                                         r  nco/nco_inst1/counter_s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.518     5.353 r  nco/nco_inst1/counter_s_reg[25]/Q
                         net (fo=8, routed)           1.048     6.401    nco/handle_comm/step_scale_i[3]
    SLICE_X21Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.525 r  nco/handle_comm/readdata_s[5]_i_1/O
                         net (fo=1, routed)           0.000     6.525    nco/wb_nco_inst/counter_s_reg[31]_0[3]
    SLICE_X21Y44         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.499    10.691    nco/wb_nco_inst/CLK
    SLICE_X21Y44         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[5]/C
                         clock pessimism              0.000    10.691    
                         clock uncertainty           -0.235    10.456    
    SLICE_X21Y44         FDCE (Setup_fdce_C_D)        0.031    10.487    nco/wb_nco_inst/readdata_s_reg[5]
  -------------------------------------------------------------------
                         required time                         10.487    
                         arrival time                          -6.525    
  -------------------------------------------------------------------
                         slack                                  3.962    

Slack (MET) :             3.964ns  (required time - arrival time)
  Source:                 nco/nco_inst1/counter_s_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/readdata_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.687ns  (logic 0.642ns (38.063%)  route 1.045ns (61.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.702     4.863    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.161 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.674     4.835    nco/nco_inst1/dac_clk_o
    SLICE_X20Y48         FDRE                                         r  nco/nco_inst1/counter_s_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518     5.353 r  nco/nco_inst1/counter_s_reg[22]/Q
                         net (fo=8, routed)           1.045     6.398    nco/handle_comm/step_scale_i[0]
    SLICE_X19Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.522 r  nco/handle_comm/readdata_s[2]_i_1/O
                         net (fo=1, routed)           0.000     6.522    nco/wb_nco_inst/counter_s_reg[31]_0[0]
    SLICE_X19Y43         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.500    10.692    nco/wb_nco_inst/CLK
    SLICE_X19Y43         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[2]/C
                         clock pessimism              0.000    10.692    
                         clock uncertainty           -0.235    10.457    
    SLICE_X19Y43         FDCE (Setup_fdce_C_D)        0.029    10.486    nco/wb_nco_inst/readdata_s_reg[2]
  -------------------------------------------------------------------
                         required time                         10.486    
                         arrival time                          -6.522    
  -------------------------------------------------------------------
                         slack                                  3.964    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 nco/nco_inst1/counter_s_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/readdata_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.642ns (38.188%)  route 1.039ns (61.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.702     4.863    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.161 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.674     4.835    nco/nco_inst1/dac_clk_o
    SLICE_X20Y48         FDRE                                         r  nco/nco_inst1/counter_s_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518     5.353 r  nco/nco_inst1/counter_s_reg[20]/Q
                         net (fo=8, routed)           1.039     6.392    nco/wb_nco_inst/step_scale_i[0]
    SLICE_X19Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.516 r  nco/wb_nco_inst/readdata_s[0]_i_1/O
                         net (fo=1, routed)           0.000     6.516    nco/wb_nco_inst/readdata_s[0]_i_1_n_0
    SLICE_X19Y43         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.500    10.692    nco/wb_nco_inst/CLK
    SLICE_X19Y43         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[0]/C
                         clock pessimism              0.000    10.692    
                         clock uncertainty           -0.235    10.457    
    SLICE_X19Y43         FDCE (Setup_fdce_C_D)        0.032    10.489    nco/wb_nco_inst/readdata_s_reg[0]
  -------------------------------------------------------------------
                         required time                         10.489    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 nco/nco_inst1/counter_s_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/readdata_s_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.642ns (38.245%)  route 1.037ns (61.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.102     3.161 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           1.702     4.863    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.161 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         1.663     4.824    nco/nco_inst1/dac_clk_o
    SLICE_X20Y50         FDRE                                         r  nco/nco_inst1/counter_s_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.518     5.342 r  nco/nco_inst1/counter_s_reg[31]/Q
                         net (fo=5, routed)           1.037     6.379    nco/handle_comm/step_scale_i[9]
    SLICE_X19Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.503 r  nco/handle_comm/readdata_s[11]_i_1/O
                         net (fo=1, routed)           0.000     6.503    nco/wb_nco_inst/counter_s_reg[31]_0[9]
    SLICE_X19Y45         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.500    10.692    nco/wb_nco_inst/CLK
    SLICE_X19Y45         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[11]/C
                         clock pessimism              0.000    10.692    
                         clock uncertainty           -0.235    10.457    
    SLICE_X19Y45         FDCE (Setup_fdce_C_D)        0.029    10.486    nco/wb_nco_inst/readdata_s_reg[11]
  -------------------------------------------------------------------
                         required time                         10.486    
                         arrival time                          -6.503    
  -------------------------------------------------------------------
                         slack                                  3.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 nco/nco_inst1/counter_s_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/readdata_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.209ns (38.093%)  route 0.340ns (61.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.551     1.606    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.056 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.561     1.616    nco/nco_inst1/dac_clk_o
    SLICE_X20Y49         FDRE                                         r  nco/nco_inst1/counter_s_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.164     1.780 r  nco/nco_inst1/counter_s_reg[24]/Q
                         net (fo=8, routed)           0.340     2.120    nco/handle_comm/step_scale_i[2]
    SLICE_X19Y43         LUT6 (Prop_lut6_I1_O)        0.045     2.165 r  nco/handle_comm/readdata_s[4]_i_1/O
                         net (fo=1, routed)           0.000     2.165    nco/wb_nco_inst/counter_s_reg[31]_0[2]
    SLICE_X19Y43         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.831     1.201    nco/wb_nco_inst/CLK
    SLICE_X19Y43         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[4]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.235     1.436    
    SLICE_X19Y43         FDCE (Hold_fdce_C_D)         0.092     1.528    nco/wb_nco_inst/readdata_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 nco/nco_inst1/counter_s_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/readdata_s_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.209ns (35.870%)  route 0.374ns (64.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.551     1.606    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.056 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.559     1.614    nco/nco_inst1/dac_clk_o
    SLICE_X20Y50         FDRE                                         r  nco/nco_inst1/counter_s_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.164     1.778 r  nco/nco_inst1/counter_s_reg[31]/Q
                         net (fo=5, routed)           0.374     2.152    nco/handle_comm/step_scale_i[9]
    SLICE_X19Y45         LUT6 (Prop_lut6_I1_O)        0.045     2.197 r  nco/handle_comm/readdata_s[11]_i_1/O
                         net (fo=1, routed)           0.000     2.197    nco/wb_nco_inst/counter_s_reg[31]_0[9]
    SLICE_X19Y45         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.831     1.201    nco/wb_nco_inst/CLK
    SLICE_X19Y45         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[11]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.235     1.436    
    SLICE_X19Y45         FDCE (Hold_fdce_C_D)         0.091     1.527    nco/wb_nco_inst/readdata_s_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 nco/nco_inst1/counter_s_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/readdata_s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.209ns (34.886%)  route 0.390ns (65.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.551     1.606    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.056 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.559     1.614    nco/nco_inst1/dac_clk_o
    SLICE_X20Y50         FDRE                                         r  nco/nco_inst1/counter_s_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.164     1.778 r  nco/nco_inst1/counter_s_reg[28]/Q
                         net (fo=8, routed)           0.390     2.168    nco/handle_comm/step_scale_i[6]
    SLICE_X21Y46         LUT6 (Prop_lut6_I1_O)        0.045     2.213 r  nco/handle_comm/readdata_s[8]_i_1/O
                         net (fo=1, routed)           0.000     2.213    nco/wb_nco_inst/counter_s_reg[31]_0[6]
    SLICE_X21Y46         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.830     1.200    nco/wb_nco_inst/CLK
    SLICE_X21Y46         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[8]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.235     1.435    
    SLICE_X21Y46         FDCE (Hold_fdce_C_D)         0.092     1.527    nco/wb_nco_inst/readdata_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 nco/nco_inst1/counter_s_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/readdata_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.209ns (34.594%)  route 0.395ns (65.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.551     1.606    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.056 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.561     1.616    nco/nco_inst1/dac_clk_o
    SLICE_X20Y48         FDRE                                         r  nco/nco_inst1/counter_s_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.164     1.780 r  nco/nco_inst1/counter_s_reg[20]/Q
                         net (fo=8, routed)           0.395     2.175    nco/wb_nco_inst/step_scale_i[0]
    SLICE_X19Y43         LUT6 (Prop_lut6_I2_O)        0.045     2.220 r  nco/wb_nco_inst/readdata_s[0]_i_1/O
                         net (fo=1, routed)           0.000     2.220    nco/wb_nco_inst/readdata_s[0]_i_1_n_0
    SLICE_X19Y43         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.831     1.201    nco/wb_nco_inst/CLK
    SLICE_X19Y43         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[0]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.235     1.436    
    SLICE_X19Y43         FDCE (Hold_fdce_C_D)         0.092     1.528    nco/wb_nco_inst/readdata_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 nco/nco_inst1/counter_s_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/readdata_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.209ns (33.917%)  route 0.407ns (66.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.551     1.606    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.056 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.561     1.616    nco/nco_inst1/dac_clk_o
    SLICE_X20Y49         FDRE                                         r  nco/nco_inst1/counter_s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.164     1.780 r  nco/nco_inst1/counter_s_reg[25]/Q
                         net (fo=8, routed)           0.407     2.187    nco/handle_comm/step_scale_i[3]
    SLICE_X21Y44         LUT6 (Prop_lut6_I1_O)        0.045     2.232 r  nco/handle_comm/readdata_s[5]_i_1/O
                         net (fo=1, routed)           0.000     2.232    nco/wb_nco_inst/counter_s_reg[31]_0[3]
    SLICE_X21Y44         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.830     1.200    nco/wb_nco_inst/CLK
    SLICE_X21Y44         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[5]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.235     1.435    
    SLICE_X21Y44         FDCE (Hold_fdce_C_D)         0.092     1.527    nco/wb_nco_inst/readdata_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 nco/nco_inst1/counter_s_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/readdata_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.209ns (33.566%)  route 0.414ns (66.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.551     1.606    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.056 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.561     1.616    nco/nco_inst1/dac_clk_o
    SLICE_X20Y48         FDRE                                         r  nco/nco_inst1/counter_s_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.164     1.780 r  nco/nco_inst1/counter_s_reg[22]/Q
                         net (fo=8, routed)           0.414     2.194    nco/handle_comm/step_scale_i[0]
    SLICE_X19Y43         LUT6 (Prop_lut6_I1_O)        0.045     2.239 r  nco/handle_comm/readdata_s[2]_i_1/O
                         net (fo=1, routed)           0.000     2.239    nco/wb_nco_inst/counter_s_reg[31]_0[0]
    SLICE_X19Y43         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.831     1.201    nco/wb_nco_inst/CLK
    SLICE_X19Y43         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[2]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.235     1.436    
    SLICE_X19Y43         FDCE (Hold_fdce_C_D)         0.091     1.527    nco/wb_nco_inst/readdata_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 nco/nco_inst1/counter_s_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/readdata_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.209ns (32.104%)  route 0.442ns (67.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.551     1.606    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.056 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.559     1.614    nco/nco_inst1/dac_clk_o
    SLICE_X20Y50         FDRE                                         r  nco/nco_inst1/counter_s_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.164     1.778 r  nco/nco_inst1/counter_s_reg[29]/Q
                         net (fo=7, routed)           0.442     2.220    nco/handle_comm/step_scale_i[7]
    SLICE_X19Y46         LUT6 (Prop_lut6_I1_O)        0.045     2.265 r  nco/handle_comm/readdata_s[9]_i_1/O
                         net (fo=1, routed)           0.000     2.265    nco/wb_nco_inst/counter_s_reg[31]_0[7]
    SLICE_X19Y46         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.831     1.201    nco/wb_nco_inst/CLK
    SLICE_X19Y46         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[9]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.235     1.436    
    SLICE_X19Y46         FDCE (Hold_fdce_C_D)         0.091     1.527    nco/wb_nco_inst/readdata_s_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 nco/nco_inst1/counter_s_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/readdata_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.209ns (31.706%)  route 0.450ns (68.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.551     1.606    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.056 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.561     1.616    nco/nco_inst1/dac_clk_o
    SLICE_X20Y48         FDRE                                         r  nco/nco_inst1/counter_s_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.164     1.780 r  nco/nco_inst1/counter_s_reg[23]/Q
                         net (fo=8, routed)           0.450     2.230    nco/handle_comm/step_scale_i[1]
    SLICE_X21Y44         LUT6 (Prop_lut6_I1_O)        0.045     2.275 r  nco/handle_comm/readdata_s[3]_i_1/O
                         net (fo=1, routed)           0.000     2.275    nco/wb_nco_inst/counter_s_reg[31]_0[1]
    SLICE_X21Y44         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.830     1.200    nco/wb_nco_inst/CLK
    SLICE_X21Y44         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[3]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.235     1.435    
    SLICE_X21Y44         FDCE (Hold_fdce_C_D)         0.091     1.526    nco/wb_nco_inst/readdata_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 nco/nco_inst1/counter_s_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/readdata_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.209ns (29.515%)  route 0.499ns (70.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.551     1.606    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.056 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.561     1.616    nco/nco_inst1/dac_clk_o
    SLICE_X20Y49         FDRE                                         r  nco/nco_inst1/counter_s_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.164     1.780 r  nco/nco_inst1/counter_s_reg[27]/Q
                         net (fo=8, routed)           0.499     2.279    nco/handle_comm/step_scale_i[5]
    SLICE_X19Y45         LUT6 (Prop_lut6_I1_O)        0.045     2.324 r  nco/handle_comm/readdata_s[7]_i_1/O
                         net (fo=1, routed)           0.000     2.324    nco/wb_nco_inst/counter_s_reg[31]_0[5]
    SLICE_X19Y45         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.831     1.201    nco/wb_nco_inst/CLK
    SLICE_X19Y45         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[7]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.235     1.436    
    SLICE_X19Y45         FDCE (Hold_fdce_C_D)         0.092     1.528    nco/wb_nco_inst/readdata_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 nco/nco_inst1/counter_s_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/readdata_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.209ns (28.414%)  route 0.527ns (71.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  analog_adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    analog/adc_dac_clk/analog_adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  analog/adc_dac_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    analog/adc_dac_clk/adc_clk_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.056 r  analog/adc_dac_clk/i_adc_buf/O
                         net (fo=1, routed)           0.551     1.606    analog/adc_dac_clk/i_adc_buf_n_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  analog/adc_dac_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    analog/adc_dac_clk/dac_clk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.056 r  analog/adc_dac_clk/i_dac1_buf/O
                         net (fo=155, routed)         0.561     1.616    nco/nco_inst1/dac_clk_o
    SLICE_X20Y48         FDRE                                         r  nco/nco_inst1/counter_s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.164     1.780 r  nco/nco_inst1/counter_s_reg[21]/Q
                         net (fo=8, routed)           0.527     2.307    nco/wb_nco_inst/step_scale_i[1]
    SLICE_X19Y43         LUT6 (Prop_lut6_I2_O)        0.045     2.352 r  nco/wb_nco_inst/readdata_s[1]_i_1/O
                         net (fo=1, routed)           0.000     2.352    nco/wb_nco_inst/readdata_s[1]_i_1_n_0
    SLICE_X19Y43         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.831     1.201    nco/wb_nco_inst/CLK
    SLICE_X19Y43         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[1]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.235     1.436    
    SLICE_X19Y43         FDCE (Hold_fdce_C_D)         0.092     1.528    nco/wb_nco_inst/readdata_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.823    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.533ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/readdata_s_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.518ns (11.330%)  route 4.054ns (88.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.672     2.980    redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X16Y40         FDRE                                         r  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 f  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=236, routed)         4.054     7.552    nco/wb_nco_inst/rst_o[0]
    SLICE_X16Y49         FDCE                                         f  nco/wb_nco_inst/readdata_s_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.501    10.693    nco/wb_nco_inst/CLK
    SLICE_X16Y49         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[24]/C
                         clock pessimism              0.265    10.958    
                         clock uncertainty           -0.125    10.833    
    SLICE_X16Y49         FDCE (Recov_fdce_C_CLR)     -0.319    10.514    nco/wb_nco_inst/readdata_s_reg[24]
  -------------------------------------------------------------------
                         required time                         10.514    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/readdata_s_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.518ns (11.330%)  route 4.054ns (88.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.672     2.980    redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X16Y40         FDRE                                         r  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 f  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=236, routed)         4.054     7.552    nco/wb_nco_inst/rst_o[0]
    SLICE_X16Y49         FDCE                                         f  nco/wb_nco_inst/readdata_s_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.501    10.693    nco/wb_nco_inst/CLK
    SLICE_X16Y49         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[25]/C
                         clock pessimism              0.265    10.958    
                         clock uncertainty           -0.125    10.833    
    SLICE_X16Y49         FDCE (Recov_fdce_C_CLR)     -0.319    10.514    nco/wb_nco_inst/readdata_s_reg[25]
  -------------------------------------------------------------------
                         required time                         10.514    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             3.290ns  (required time - arrival time)
  Source:                 redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/readdata_s_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 0.518ns (12.681%)  route 3.567ns (87.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.672     2.980    redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X16Y40         FDRE                                         r  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 f  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=236, routed)         3.567     7.065    nco/wb_nco_inst/rst_o[0]
    SLICE_X16Y50         FDCE                                         f  nco/wb_nco_inst/readdata_s_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.491    10.683    nco/wb_nco_inst/CLK
    SLICE_X16Y50         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[28]/C
                         clock pessimism              0.116    10.799    
                         clock uncertainty           -0.125    10.674    
    SLICE_X16Y50         FDCE (Recov_fdce_C_CLR)     -0.319    10.355    nco/wb_nco_inst/readdata_s_reg[28]
  -------------------------------------------------------------------
                         required time                         10.355    
                         arrival time                          -7.065    
  -------------------------------------------------------------------
                         slack                                  3.290    

Slack (MET) :             3.290ns  (required time - arrival time)
  Source:                 redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/readdata_s_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 0.518ns (12.681%)  route 3.567ns (87.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.672     2.980    redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X16Y40         FDRE                                         r  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 f  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=236, routed)         3.567     7.065    nco/wb_nco_inst/rst_o[0]
    SLICE_X16Y50         FDCE                                         f  nco/wb_nco_inst/readdata_s_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.491    10.683    nco/wb_nco_inst/CLK
    SLICE_X16Y50         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[29]/C
                         clock pessimism              0.116    10.799    
                         clock uncertainty           -0.125    10.674    
    SLICE_X16Y50         FDCE (Recov_fdce_C_CLR)     -0.319    10.355    nco/wb_nco_inst/readdata_s_reg[29]
  -------------------------------------------------------------------
                         required time                         10.355    
                         arrival time                          -7.065    
  -------------------------------------------------------------------
                         slack                                  3.290    

Slack (MET) :             3.290ns  (required time - arrival time)
  Source:                 redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/readdata_s_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 0.518ns (12.681%)  route 3.567ns (87.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.672     2.980    redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X16Y40         FDRE                                         r  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 f  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=236, routed)         3.567     7.065    nco/wb_nco_inst/rst_o[0]
    SLICE_X16Y50         FDCE                                         f  nco/wb_nco_inst/readdata_s_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.491    10.683    nco/wb_nco_inst/CLK
    SLICE_X16Y50         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[30]/C
                         clock pessimism              0.116    10.799    
                         clock uncertainty           -0.125    10.674    
    SLICE_X16Y50         FDCE (Recov_fdce_C_CLR)     -0.319    10.355    nco/wb_nco_inst/readdata_s_reg[30]
  -------------------------------------------------------------------
                         required time                         10.355    
                         arrival time                          -7.065    
  -------------------------------------------------------------------
                         slack                                  3.290    

Slack (MET) :             3.290ns  (required time - arrival time)
  Source:                 redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/readdata_s_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 0.518ns (12.681%)  route 3.567ns (87.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.672     2.980    redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X16Y40         FDRE                                         r  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 f  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=236, routed)         3.567     7.065    nco/wb_nco_inst/rst_o[0]
    SLICE_X16Y50         FDCE                                         f  nco/wb_nco_inst/readdata_s_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.491    10.683    nco/wb_nco_inst/CLK
    SLICE_X16Y50         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[31]/C
                         clock pessimism              0.116    10.799    
                         clock uncertainty           -0.125    10.674    
    SLICE_X16Y50         FDCE (Recov_fdce_C_CLR)     -0.319    10.355    nco/wb_nco_inst/readdata_s_reg[31]
  -------------------------------------------------------------------
                         required time                         10.355    
                         arrival time                          -7.065    
  -------------------------------------------------------------------
                         slack                                  3.290    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/readdata_s_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.518ns (20.854%)  route 1.966ns (79.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.672     2.980    redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X16Y40         FDRE                                         r  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 f  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=236, routed)         1.966     5.464    nco/wb_nco_inst/rst_o[0]
    SLICE_X19Y45         FDCE                                         f  nco/wb_nco_inst/readdata_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.500    10.692    nco/wb_nco_inst/CLK
    SLICE_X19Y45         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[11]/C
                         clock pessimism              0.265    10.957    
                         clock uncertainty           -0.125    10.832    
    SLICE_X19Y45         FDCE (Recov_fdce_C_CLR)     -0.405    10.427    nco/wb_nco_inst/readdata_s_reg[11]
  -------------------------------------------------------------------
                         required time                         10.427    
                         arrival time                          -5.464    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/readdata_s_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.518ns (20.854%)  route 1.966ns (79.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.672     2.980    redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X16Y40         FDRE                                         r  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 f  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=236, routed)         1.966     5.464    nco/wb_nco_inst/rst_o[0]
    SLICE_X19Y45         FDCE                                         f  nco/wb_nco_inst/readdata_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.500    10.692    nco/wb_nco_inst/CLK
    SLICE_X19Y45         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[13]/C
                         clock pessimism              0.265    10.957    
                         clock uncertainty           -0.125    10.832    
    SLICE_X19Y45         FDCE (Recov_fdce_C_CLR)     -0.405    10.427    nco/wb_nco_inst/readdata_s_reg[13]
  -------------------------------------------------------------------
                         required time                         10.427    
                         arrival time                          -5.464    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/readdata_s_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.518ns (20.854%)  route 1.966ns (79.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.672     2.980    redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X16Y40         FDRE                                         r  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 f  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=236, routed)         1.966     5.464    nco/wb_nco_inst/rst_o[0]
    SLICE_X19Y45         FDCE                                         f  nco/wb_nco_inst/readdata_s_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.500    10.692    nco/wb_nco_inst/CLK
    SLICE_X19Y45         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[14]/C
                         clock pessimism              0.265    10.957    
                         clock uncertainty           -0.125    10.832    
    SLICE_X19Y45         FDCE (Recov_fdce_C_CLR)     -0.405    10.427    nco/wb_nco_inst/readdata_s_reg[14]
  -------------------------------------------------------------------
                         required time                         10.427    
                         arrival time                          -5.464    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco/wb_nco_inst/readdata_s_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.518ns (20.854%)  route 1.966ns (79.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.672     2.980    redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X16Y40         FDRE                                         r  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 f  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=236, routed)         1.966     5.464    nco/wb_nco_inst/rst_o[0]
    SLICE_X19Y45         FDCE                                         f  nco/wb_nco_inst/readdata_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.500    10.692    nco/wb_nco_inst/CLK
    SLICE_X19Y45         FDCE                                         r  nco/wb_nco_inst/readdata_s_reg[7]/C
                         clock pessimism              0.265    10.957    
                         clock uncertainty           -0.125    10.832    
    SLICE_X19Y45         FDCE (Recov_fdce_C_CLR)     -0.405    10.427    nco/wb_nco_inst/readdata_s_reg[7]
  -------------------------------------------------------------------
                         required time                         10.427    
                         arrival time                          -5.464    
  -------------------------------------------------------------------
                         slack                                  4.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gene/wb_pseudoGenReal_inst/prescaler_s_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.386%)  route 0.313ns (65.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.562     0.903    redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X16Y40         FDRE                                         r  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.164     1.067 f  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=236, routed)         0.313     1.379    gene/wb_pseudoGenReal_inst/rst_o[0]
    SLICE_X15Y44         FDCE                                         f  gene/wb_pseudoGenReal_inst/prescaler_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.831     1.201    gene/wb_pseudoGenReal_inst/CLK
    SLICE_X15Y44         FDCE                                         r  gene/wb_pseudoGenReal_inst/prescaler_s_reg[0]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X15Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    gene/wb_pseudoGenReal_inst/prescaler_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gene/wb_pseudoGenReal_inst/prescaler_s_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.386%)  route 0.313ns (65.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.562     0.903    redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X16Y40         FDRE                                         r  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.164     1.067 f  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=236, routed)         0.313     1.379    gene/wb_pseudoGenReal_inst/rst_o[0]
    SLICE_X15Y44         FDCE                                         f  gene/wb_pseudoGenReal_inst/prescaler_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.831     1.201    gene/wb_pseudoGenReal_inst/CLK
    SLICE_X15Y44         FDCE                                         r  gene/wb_pseudoGenReal_inst/prescaler_s_reg[2]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X15Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    gene/wb_pseudoGenReal_inst/prescaler_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gene/wb_pseudoGenReal_inst/prescaler_s_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.386%)  route 0.313ns (65.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.562     0.903    redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X16Y40         FDRE                                         r  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.164     1.067 f  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=236, routed)         0.313     1.379    gene/wb_pseudoGenReal_inst/rst_o[0]
    SLICE_X15Y44         FDCE                                         f  gene/wb_pseudoGenReal_inst/prescaler_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.831     1.201    gene/wb_pseudoGenReal_inst/CLK
    SLICE_X15Y44         FDCE                                         r  gene/wb_pseudoGenReal_inst/prescaler_s_reg[4]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X15Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    gene/wb_pseudoGenReal_inst/prescaler_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gene/wb_pseudoGenReal_inst/prescaler_s_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.386%)  route 0.313ns (65.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.562     0.903    redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X16Y40         FDRE                                         r  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.164     1.067 f  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=236, routed)         0.313     1.379    gene/wb_pseudoGenReal_inst/rst_o[0]
    SLICE_X15Y44         FDCE                                         f  gene/wb_pseudoGenReal_inst/prescaler_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.831     1.201    gene/wb_pseudoGenReal_inst/CLK
    SLICE_X15Y44         FDCE                                         r  gene/wb_pseudoGenReal_inst/prescaler_s_reg[5]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X15Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    gene/wb_pseudoGenReal_inst/prescaler_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gene/wb_pseudoGenReal_inst/prescaler_s_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.386%)  route 0.313ns (65.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.562     0.903    redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X16Y40         FDRE                                         r  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.164     1.067 f  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=236, routed)         0.313     1.379    gene/wb_pseudoGenReal_inst/rst_o[0]
    SLICE_X15Y44         FDCE                                         f  gene/wb_pseudoGenReal_inst/prescaler_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.831     1.201    gene/wb_pseudoGenReal_inst/CLK
    SLICE_X15Y44         FDCE                                         r  gene/wb_pseudoGenReal_inst/prescaler_s_reg[6]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X15Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    gene/wb_pseudoGenReal_inst/prescaler_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gene/wb_pseudoGenReal_inst/prescaler_s_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.386%)  route 0.313ns (65.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.562     0.903    redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X16Y40         FDRE                                         r  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.164     1.067 f  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=236, routed)         0.313     1.379    gene/wb_pseudoGenReal_inst/rst_o[0]
    SLICE_X15Y44         FDCE                                         f  gene/wb_pseudoGenReal_inst/prescaler_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.831     1.201    gene/wb_pseudoGenReal_inst/CLK
    SLICE_X15Y44         FDCE                                         r  gene/wb_pseudoGenReal_inst/prescaler_s_reg[7]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X15Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    gene/wb_pseudoGenReal_inst/prescaler_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gene/wb_pseudoGenReal_inst/prescaler_s_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.386%)  route 0.313ns (65.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.562     0.903    redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X16Y40         FDRE                                         r  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.164     1.067 f  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=236, routed)         0.313     1.379    gene/wb_pseudoGenReal_inst/rst_o[0]
    SLICE_X15Y44         FDPE                                         f  gene/wb_pseudoGenReal_inst/prescaler_s_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.831     1.201    gene/wb_pseudoGenReal_inst/CLK
    SLICE_X15Y44         FDPE                                         r  gene/wb_pseudoGenReal_inst/prescaler_s_reg[1]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X15Y44         FDPE (Remov_fdpe_C_PRE)     -0.095     0.844    gene/wb_pseudoGenReal_inst/prescaler_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gene/wb_pseudoGenReal_inst/prescaler_s_reg[3]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.386%)  route 0.313ns (65.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.562     0.903    redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X16Y40         FDRE                                         r  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.164     1.067 f  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=236, routed)         0.313     1.379    gene/wb_pseudoGenReal_inst/rst_o[0]
    SLICE_X15Y44         FDPE                                         f  gene/wb_pseudoGenReal_inst/prescaler_s_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.831     1.201    gene/wb_pseudoGenReal_inst/CLK
    SLICE_X15Y44         FDPE                                         r  gene/wb_pseudoGenReal_inst/prescaler_s_reg[3]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X15Y44         FDPE (Remov_fdpe_C_PRE)     -0.095     0.844    gene/wb_pseudoGenReal_inst/prescaler_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gene/wb_pseudoGenReal_inst/prescaler_s_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.164ns (34.075%)  route 0.317ns (65.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.562     0.903    redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X16Y40         FDRE                                         r  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.164     1.067 f  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=236, routed)         0.317     1.384    gene/wb_pseudoGenReal_inst/rst_o[0]
    SLICE_X14Y44         FDCE                                         f  gene/wb_pseudoGenReal_inst/prescaler_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.831     1.201    gene/wb_pseudoGenReal_inst/CLK
    SLICE_X14Y44         FDCE                                         r  gene/wb_pseudoGenReal_inst/prescaler_s_reg[8]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X14Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    gene/wb_pseudoGenReal_inst/prescaler_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gene/wb_pseudoGenReal_inst/prescaler_s_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.164ns (34.075%)  route 0.317ns (65.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.562     0.903    redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X16Y40         FDRE                                         r  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.164     1.067 f  redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=236, routed)         0.317     1.384    gene/wb_pseudoGenReal_inst/rst_o[0]
    SLICE_X14Y44         FDCE                                         f  gene/wb_pseudoGenReal_inst/prescaler_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.831     1.201    gene/wb_pseudoGenReal_inst/CLK
    SLICE_X14Y44         FDCE                                         r  gene/wb_pseudoGenReal_inst/prescaler_s_reg[9]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X14Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    gene/wb_pseudoGenReal_inst/prescaler_s_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.537    





