# AXI LITE CROSSBAR Core Generation 
## Introduction
AXI-LITE-CROSSBAR is AXI4-Lite based IP core that support multi clock for all master and slave interface.

For more information, visit: http://alexforencich.com/wiki/en/verilog/axi/start

## Generator Script
This directory contains the generator script which places the RTL to `rapidsilicon/ip/axil_crossbar/v2_0/<build-name>/src` directory and generates its wrapper in the same directory. 

## Parameters
There are four parameters for AXI-LITE-CROSSBAR core. These parameters, their keywords and values are given below:

    | Sr.No.|     Parameter    |      Keyword        |    Value             |
    |-------|------------------|---------------------|----------------------|
    |   1.  |   DATA_WIDTH     |     data_width      |  8,16,32,64,128,256  |
    |   2.  |   ADDR_WIDTH     |     addr_width      |  32,64,128,256       |
    |   3.  |   S_COUNT        |     s_count         |  1-4                 |
    |   4.  |   M_COUNT        |     m_count         |  2-4                 |


To generate RTL with above parameters, run the following command:
```
python3 axil_crossbar_gen.py --data_width=32 --addr_width=64 --s_count=1 --m_count=2 --build-name=crossbar_wrapper --build
```

## TCL File
This python script also generates a raptor.tcl file which will be placed in `rapidsilicon/ip/axil_crossbar/v2_0/<build-name>/synth` directory.


## References
https://github.com/alexforencich/verilog-axi/blob/master/rtl/axil_crossbar.v
