#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x150e834e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x150eb9ca0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x150eb8a50 .scope module, "bgezl_tb" "bgezl_tb" 4 1;
 .timescale 0 0;
v0x150ee4de0_0 .net "active", 0 0, L_0x150eee110;  1 drivers
v0x150ee4e90_0 .var "clk", 0 0;
v0x150ee4fa0_0 .var "clk_enable", 0 0;
v0x150ee5030_0 .net "data_address", 31 0, v0x150ee2dc0_0;  1 drivers
v0x150ee50c0_0 .net "data_read", 0 0, L_0x150eed750;  1 drivers
v0x150ee5150_0 .var "data_readdata", 31 0;
v0x150ee51e0_0 .net "data_write", 0 0, L_0x150eed1e0;  1 drivers
v0x150ee5270_0 .net "data_writedata", 31 0, v0x150edbbd0_0;  1 drivers
v0x150ee5340_0 .net "instr_address", 31 0, L_0x150eee240;  1 drivers
v0x150ee5450_0 .var "instr_readdata", 31 0;
v0x150ee54e0_0 .net "register_v0", 31 0, L_0x150eeba90;  1 drivers
v0x150ee55b0_0 .var "reset", 0 0;
S_0x150e85e90 .scope begin, "$unm_blk_3" "$unm_blk_3" 4 36, 4 36 0, S_0x150eb8a50;
 .timescale 0 0;
v0x150ec2f20_0 .var "b_imm", 17 0;
v0x150ed86d0_0 .var "b_offset", 31 0;
v0x150ed8770_0 .var "curr_addr", 31 0;
v0x150ed8820_0 .var "i", 4 0;
v0x150ed88d0_0 .var "imm", 15 0;
v0x150ed89c0_0 .var "imm_instr", 31 0;
v0x150ed8a70_0 .var "link_addr", 31 0;
v0x150ed8b20_0 .var "opcode", 5 0;
v0x150ed8bd0_0 .var "rs", 4 0;
v0x150ed8ce0_0 .var "rt", 4 0;
v0x150ed8d90_0 .var "test", 31 0;
E_0x150eb7460 .event posedge, v0x150edbee0_0;
S_0x150ed8e40 .scope module, "dut" "mips_cpu_harvard" 4 254, 5 1 0, S_0x150eb8a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x150ee6c50 .functor OR 1, L_0x150ee6900, L_0x150ee6b10, C4<0>, C4<0>;
L_0x150ee6d40 .functor BUFZ 1, L_0x150ee63f0, C4<0>, C4<0>, C4<0>;
L_0x150ee7170 .functor AND 1, L_0x150ee63f0, L_0x150ee72c0, C4<1>, C4<1>;
L_0x150ee7440 .functor OR 1, L_0x150ee7170, L_0x150ee71e0, C4<0>, C4<0>;
L_0x150ee7570 .functor OR 1, L_0x150ee7440, L_0x150ee6ff0, C4<0>, C4<0>;
L_0x150ee7690 .functor OR 1, L_0x150ee7570, L_0x150ee8930, C4<0>, C4<0>;
L_0x150ee7740 .functor OR 1, L_0x150ee7690, L_0x150ee83c0, C4<0>, C4<0>;
L_0x150ee82d0 .functor AND 1, L_0x150ee7de0, L_0x150ee7f00, C4<1>, C4<1>;
L_0x150ee83c0 .functor OR 1, L_0x150ee7b80, L_0x150ee82d0, C4<0>, C4<0>;
L_0x150ee8930 .functor AND 1, L_0x150ee80b0, L_0x150ee85e0, C4<1>, C4<1>;
L_0x150ee8e90 .functor OR 1, L_0x150ee87d0, L_0x150ee8b00, C4<0>, C4<0>;
L_0x150ee6f10 .functor OR 1, L_0x150ee9280, L_0x150ee9530, C4<0>, C4<0>;
L_0x150ee9860 .functor AND 1, L_0x150ee8d50, L_0x150ee6f10, C4<1>, C4<1>;
L_0x150ee9a60 .functor OR 1, L_0x150ee96f0, L_0x150ee9ba0, C4<0>, C4<0>;
L_0x150ee9ef0 .functor OR 1, L_0x150ee9a60, L_0x150ee9dd0, C4<0>, C4<0>;
L_0x150ee9950 .functor AND 1, L_0x150ee63f0, L_0x150ee9ef0, C4<1>, C4<1>;
L_0x150ee9c80 .functor AND 1, L_0x150ee63f0, L_0x150eea0e0, C4<1>, C4<1>;
L_0x150ee9fa0 .functor AND 1, L_0x150ee63f0, L_0x150ee81b0, C4<1>, C4<1>;
L_0x150eeaba0 .functor AND 1, v0x150ee2ca0_0, v0x150ee4ae0_0, C4<1>, C4<1>;
L_0x150eeac10 .functor AND 1, L_0x150eeaba0, L_0x150ee7740, C4<1>, C4<1>;
L_0x150eead40 .functor OR 1, L_0x150ee83c0, L_0x150ee8930, C4<0>, C4<0>;
L_0x150eebb00 .functor BUFZ 32, L_0x150eeb6f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x150eebbf0 .functor BUFZ 32, L_0x150eeb9a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x150eecb60 .functor AND 1, v0x150ee4fa0_0, L_0x150ee9950, C4<1>, C4<1>;
L_0x150eecbd0 .functor AND 1, L_0x150eecb60, v0x150ee2ca0_0, C4<1>, C4<1>;
L_0x150eeb410 .functor AND 1, L_0x150eecbd0, L_0x150eecdb0, C4<1>, C4<1>;
L_0x150eed090 .functor AND 1, v0x150ee2ca0_0, v0x150ee4ae0_0, C4<1>, C4<1>;
L_0x150eed1e0 .functor AND 1, L_0x150eed090, L_0x150ee7910, C4<1>, C4<1>;
L_0x150eece50 .functor OR 1, L_0x150eed290, L_0x150eed330, C4<0>, C4<0>;
L_0x150eed6e0 .functor AND 1, L_0x150eece50, L_0x150eecf40, C4<1>, C4<1>;
L_0x150eed750 .functor OR 1, L_0x150ee6ff0, L_0x150eed6e0, C4<0>, C4<0>;
L_0x150eee110 .functor BUFZ 1, v0x150ee2ca0_0, C4<0>, C4<0>, C4<0>;
L_0x150eee240 .functor BUFZ 32, v0x150ee2d30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x150eddf70_0 .net *"_ivl_100", 31 0, L_0x150ee8540;  1 drivers
L_0x1580884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150ede000_0 .net *"_ivl_103", 25 0, L_0x1580884d8;  1 drivers
L_0x158088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150ede090_0 .net/2u *"_ivl_104", 31 0, L_0x158088520;  1 drivers
v0x150ede120_0 .net *"_ivl_106", 0 0, L_0x150ee80b0;  1 drivers
v0x150ede1b0_0 .net *"_ivl_109", 5 0, L_0x150ee8730;  1 drivers
L_0x158088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x150ede250_0 .net/2u *"_ivl_110", 5 0, L_0x158088568;  1 drivers
v0x150ede300_0 .net *"_ivl_112", 0 0, L_0x150ee85e0;  1 drivers
v0x150ede3a0_0 .net *"_ivl_116", 31 0, L_0x150ee8a60;  1 drivers
L_0x1580885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150ede450_0 .net *"_ivl_119", 25 0, L_0x1580885b0;  1 drivers
L_0x1580880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x150ede560_0 .net/2u *"_ivl_12", 5 0, L_0x1580880a0;  1 drivers
L_0x1580885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x150ede610_0 .net/2u *"_ivl_120", 31 0, L_0x1580885f8;  1 drivers
v0x150ede6c0_0 .net *"_ivl_122", 0 0, L_0x150ee87d0;  1 drivers
v0x150ede760_0 .net *"_ivl_124", 31 0, L_0x150ee8c70;  1 drivers
L_0x158088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150ede810_0 .net *"_ivl_127", 25 0, L_0x158088640;  1 drivers
L_0x158088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x150ede8c0_0 .net/2u *"_ivl_128", 31 0, L_0x158088688;  1 drivers
v0x150ede970_0 .net *"_ivl_130", 0 0, L_0x150ee8b00;  1 drivers
v0x150edea10_0 .net *"_ivl_134", 31 0, L_0x150ee8fe0;  1 drivers
L_0x1580886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150edeba0_0 .net *"_ivl_137", 25 0, L_0x1580886d0;  1 drivers
L_0x158088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150edec30_0 .net/2u *"_ivl_138", 31 0, L_0x158088718;  1 drivers
v0x150edece0_0 .net *"_ivl_140", 0 0, L_0x150ee8d50;  1 drivers
v0x150eded80_0 .net *"_ivl_143", 5 0, L_0x150ee9390;  1 drivers
L_0x158088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x150edee30_0 .net/2u *"_ivl_144", 5 0, L_0x158088760;  1 drivers
v0x150edeee0_0 .net *"_ivl_146", 0 0, L_0x150ee9280;  1 drivers
v0x150edef80_0 .net *"_ivl_149", 5 0, L_0x150ee9650;  1 drivers
L_0x1580887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x150edf030_0 .net/2u *"_ivl_150", 5 0, L_0x1580887a8;  1 drivers
v0x150edf0e0_0 .net *"_ivl_152", 0 0, L_0x150ee9530;  1 drivers
v0x150edf180_0 .net *"_ivl_155", 0 0, L_0x150ee6f10;  1 drivers
v0x150edf220_0 .net *"_ivl_159", 1 0, L_0x150ee99c0;  1 drivers
L_0x1580880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x150edf2d0_0 .net/2u *"_ivl_16", 5 0, L_0x1580880e8;  1 drivers
L_0x1580887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x150edf380_0 .net/2u *"_ivl_160", 1 0, L_0x1580887f0;  1 drivers
v0x150edf430_0 .net *"_ivl_162", 0 0, L_0x150ee96f0;  1 drivers
L_0x158088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x150edf4d0_0 .net/2u *"_ivl_164", 5 0, L_0x158088838;  1 drivers
v0x150edf580_0 .net *"_ivl_166", 0 0, L_0x150ee9ba0;  1 drivers
v0x150edeab0_0 .net *"_ivl_169", 0 0, L_0x150ee9a60;  1 drivers
L_0x158088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x150edf810_0 .net/2u *"_ivl_170", 5 0, L_0x158088880;  1 drivers
v0x150edf8a0_0 .net *"_ivl_172", 0 0, L_0x150ee9dd0;  1 drivers
v0x150edf930_0 .net *"_ivl_175", 0 0, L_0x150ee9ef0;  1 drivers
L_0x1580888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x150edf9c0_0 .net/2u *"_ivl_178", 5 0, L_0x1580888c8;  1 drivers
v0x150edfa60_0 .net *"_ivl_180", 0 0, L_0x150eea0e0;  1 drivers
L_0x158088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x150edfb00_0 .net/2u *"_ivl_184", 5 0, L_0x158088910;  1 drivers
v0x150edfbb0_0 .net *"_ivl_186", 0 0, L_0x150ee81b0;  1 drivers
L_0x158088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x150edfc50_0 .net/2u *"_ivl_194", 4 0, L_0x158088958;  1 drivers
v0x150edfd00_0 .net *"_ivl_197", 4 0, L_0x150eea7d0;  1 drivers
v0x150edfdb0_0 .net *"_ivl_199", 4 0, L_0x150eea660;  1 drivers
v0x150edfe60_0 .net *"_ivl_20", 31 0, L_0x150ee6760;  1 drivers
v0x150edff10_0 .net *"_ivl_200", 4 0, L_0x150eea700;  1 drivers
v0x150edffc0_0 .net *"_ivl_205", 0 0, L_0x150eeaba0;  1 drivers
v0x150ee0060_0 .net *"_ivl_209", 0 0, L_0x150eead40;  1 drivers
L_0x1580889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x150ee0100_0 .net/2u *"_ivl_210", 31 0, L_0x1580889a0;  1 drivers
v0x150ee01b0_0 .net *"_ivl_212", 31 0, L_0x150ee9d30;  1 drivers
v0x150ee0260_0 .net *"_ivl_214", 31 0, L_0x150eea870;  1 drivers
v0x150ee0310_0 .net *"_ivl_216", 31 0, L_0x150eeb0e0;  1 drivers
v0x150ee03c0_0 .net *"_ivl_218", 31 0, L_0x150eeafa0;  1 drivers
v0x150ee0470_0 .net *"_ivl_227", 0 0, L_0x150eecb60;  1 drivers
v0x150ee0510_0 .net *"_ivl_229", 0 0, L_0x150eecbd0;  1 drivers
L_0x158088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150ee05b0_0 .net *"_ivl_23", 25 0, L_0x158088130;  1 drivers
v0x150ee0660_0 .net *"_ivl_230", 31 0, L_0x150eecd10;  1 drivers
L_0x158088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150ee0710_0 .net *"_ivl_233", 30 0, L_0x158088ac0;  1 drivers
L_0x158088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x150ee07c0_0 .net/2u *"_ivl_234", 31 0, L_0x158088b08;  1 drivers
v0x150ee0870_0 .net *"_ivl_236", 0 0, L_0x150eecdb0;  1 drivers
L_0x158088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x150ee0910_0 .net/2u *"_ivl_24", 31 0, L_0x158088178;  1 drivers
v0x150ee09c0_0 .net *"_ivl_241", 0 0, L_0x150eed090;  1 drivers
L_0x158088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x150ee0a60_0 .net/2u *"_ivl_244", 5 0, L_0x158088b50;  1 drivers
L_0x158088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x150ee0b10_0 .net/2u *"_ivl_248", 5 0, L_0x158088b98;  1 drivers
v0x150ee0bc0_0 .net *"_ivl_255", 0 0, L_0x150eecf40;  1 drivers
v0x150edf620_0 .net *"_ivl_257", 0 0, L_0x150eed6e0;  1 drivers
v0x150edf6c0_0 .net *"_ivl_26", 0 0, L_0x150ee6900;  1 drivers
v0x150edf760_0 .net *"_ivl_261", 15 0, L_0x150eedb80;  1 drivers
v0x150ee0c50_0 .net *"_ivl_262", 17 0, L_0x150eed410;  1 drivers
L_0x158088c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x150ee0d00_0 .net *"_ivl_265", 1 0, L_0x158088c28;  1 drivers
v0x150ee0db0_0 .net *"_ivl_268", 15 0, L_0x150eede30;  1 drivers
L_0x158088c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x150ee0e60_0 .net *"_ivl_270", 1 0, L_0x158088c70;  1 drivers
v0x150ee0f10_0 .net *"_ivl_273", 0 0, L_0x150eedd60;  1 drivers
L_0x158088cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x150ee0fc0_0 .net/2u *"_ivl_274", 13 0, L_0x158088cb8;  1 drivers
L_0x158088d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x150ee1070_0 .net/2u *"_ivl_276", 13 0, L_0x158088d00;  1 drivers
v0x150ee1120_0 .net *"_ivl_278", 13 0, L_0x150eeded0;  1 drivers
v0x150ee11d0_0 .net *"_ivl_28", 31 0, L_0x150ee6a20;  1 drivers
L_0x1580881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150ee1280_0 .net *"_ivl_31", 25 0, L_0x1580881c0;  1 drivers
L_0x158088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x150ee1330_0 .net/2u *"_ivl_32", 31 0, L_0x158088208;  1 drivers
v0x150ee13e0_0 .net *"_ivl_34", 0 0, L_0x150ee6b10;  1 drivers
v0x150ee1480_0 .net *"_ivl_4", 31 0, L_0x150ee62c0;  1 drivers
v0x150ee1530_0 .net *"_ivl_41", 2 0, L_0x150ee6df0;  1 drivers
L_0x158088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x150ee15e0_0 .net/2u *"_ivl_42", 2 0, L_0x158088250;  1 drivers
v0x150ee1690_0 .net *"_ivl_47", 2 0, L_0x150ee70d0;  1 drivers
L_0x158088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x150ee1740_0 .net/2u *"_ivl_48", 2 0, L_0x158088298;  1 drivers
v0x150ee17f0_0 .net *"_ivl_53", 0 0, L_0x150ee72c0;  1 drivers
v0x150ee1890_0 .net *"_ivl_55", 0 0, L_0x150ee7170;  1 drivers
v0x150ee1930_0 .net *"_ivl_57", 0 0, L_0x150ee7440;  1 drivers
v0x150ee19d0_0 .net *"_ivl_59", 0 0, L_0x150ee7570;  1 drivers
v0x150ee1a70_0 .net *"_ivl_61", 0 0, L_0x150ee7690;  1 drivers
v0x150ee1b10_0 .net *"_ivl_65", 2 0, L_0x150ee7850;  1 drivers
L_0x1580882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x150ee1bc0_0 .net/2u *"_ivl_66", 2 0, L_0x1580882e0;  1 drivers
L_0x158088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150ee1c70_0 .net *"_ivl_7", 25 0, L_0x158088010;  1 drivers
v0x150ee1d20_0 .net *"_ivl_70", 31 0, L_0x150ee7ae0;  1 drivers
L_0x158088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150ee1dd0_0 .net *"_ivl_73", 25 0, L_0x158088328;  1 drivers
L_0x158088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x150ee1e80_0 .net/2u *"_ivl_74", 31 0, L_0x158088370;  1 drivers
v0x150ee1f30_0 .net *"_ivl_76", 0 0, L_0x150ee7b80;  1 drivers
v0x150ee1fd0_0 .net *"_ivl_78", 31 0, L_0x150ee7d40;  1 drivers
L_0x158088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150ee2080_0 .net/2u *"_ivl_8", 31 0, L_0x158088058;  1 drivers
L_0x1580883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150ee2130_0 .net *"_ivl_81", 25 0, L_0x1580883b8;  1 drivers
L_0x158088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x150ee21e0_0 .net/2u *"_ivl_82", 31 0, L_0x158088400;  1 drivers
v0x150ee2290_0 .net *"_ivl_84", 0 0, L_0x150ee7de0;  1 drivers
v0x150ee2330_0 .net *"_ivl_87", 0 0, L_0x150ee7ca0;  1 drivers
v0x150ee23e0_0 .net *"_ivl_88", 31 0, L_0x150ee7fb0;  1 drivers
L_0x158088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150ee2490_0 .net *"_ivl_91", 30 0, L_0x158088448;  1 drivers
L_0x158088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x150ee2540_0 .net/2u *"_ivl_92", 31 0, L_0x158088490;  1 drivers
v0x150ee25f0_0 .net *"_ivl_94", 0 0, L_0x150ee7f00;  1 drivers
v0x150ee2690_0 .net *"_ivl_97", 0 0, L_0x150ee82d0;  1 drivers
v0x150ee2730_0 .net "active", 0 0, L_0x150eee110;  alias, 1 drivers
v0x150ee27d0_0 .net "alu_op1", 31 0, L_0x150eebb00;  1 drivers
v0x150ee2870_0 .net "alu_op2", 31 0, L_0x150eebbf0;  1 drivers
v0x150ee2910_0 .net "alui_instr", 0 0, L_0x150ee71e0;  1 drivers
v0x150ee29b0_0 .net "b_flag", 0 0, v0x150ed9a90_0;  1 drivers
v0x150ee2a60_0 .net "b_imm", 17 0, L_0x150eedc40;  1 drivers
v0x150ee2af0_0 .net "b_offset", 31 0, L_0x150eee030;  1 drivers
v0x150ee2b80_0 .net "clk", 0 0, v0x150ee4e90_0;  1 drivers
v0x150ee2c10_0 .net "clk_enable", 0 0, v0x150ee4fa0_0;  1 drivers
v0x150ee2ca0_0 .var "cpu_active", 0 0;
v0x150ee2d30_0 .var "curr_addr", 31 0;
v0x150ee2dc0_0 .var "data_address", 31 0;
v0x150ee2e60_0 .net "data_read", 0 0, L_0x150eed750;  alias, 1 drivers
v0x150ee2f00_0 .net "data_readdata", 31 0, v0x150ee5150_0;  1 drivers
v0x150ee2fe0_0 .net "data_write", 0 0, L_0x150eed1e0;  alias, 1 drivers
v0x150ee3080_0 .net "data_writedata", 31 0, v0x150edbbd0_0;  alias, 1 drivers
v0x150ee3120_0 .var "delay_slot", 31 0;
v0x150ee31c0_0 .net "effective_addr", 31 0, v0x150ed9e50_0;  1 drivers
v0x150ee3260_0 .net "funct_code", 5 0, L_0x150ee6220;  1 drivers
v0x150ee3310_0 .net "hi_out", 31 0, v0x150edbf90_0;  1 drivers
v0x150ee33d0_0 .net "hl_reg_enable", 0 0, L_0x150eeb410;  1 drivers
v0x150ee34a0_0 .net "instr_address", 31 0, L_0x150eee240;  alias, 1 drivers
v0x150ee3540_0 .net "instr_opcode", 5 0, L_0x150ee60c0;  1 drivers
v0x150ee35e0_0 .net "instr_readdata", 31 0, v0x150ee5450_0;  1 drivers
v0x150ee36b0_0 .net "j_imm", 0 0, L_0x150ee8e90;  1 drivers
v0x150ee3750_0 .net "j_reg", 0 0, L_0x150ee9860;  1 drivers
v0x150ee37f0_0 .net "link_const", 0 0, L_0x150ee83c0;  1 drivers
v0x150ee3890_0 .net "link_reg", 0 0, L_0x150ee8930;  1 drivers
v0x150ee3930_0 .net "lo_out", 31 0, v0x150edc6c0_0;  1 drivers
v0x150ee39d0_0 .net "load_data", 31 0, v0x150edaf40_0;  1 drivers
v0x150ee3a80_0 .net "load_instr", 0 0, L_0x150ee6ff0;  1 drivers
v0x150ee3b10_0 .net "lw", 0 0, L_0x150ee6510;  1 drivers
v0x150ee3bb0_0 .net "mfhi", 0 0, L_0x150ee9c80;  1 drivers
v0x150ee3c50_0 .net "mflo", 0 0, L_0x150ee9fa0;  1 drivers
v0x150ee3cf0_0 .net "movefrom", 0 0, L_0x150ee6c50;  1 drivers
v0x150ee3d90_0 .net "muldiv", 0 0, L_0x150ee9950;  1 drivers
v0x150ee3e30_0 .var "next_delay_slot", 31 0;
v0x150ee3ee0_0 .net "partial_store", 0 0, L_0x150eece50;  1 drivers
v0x150ee3f80_0 .net "r_format", 0 0, L_0x150ee63f0;  1 drivers
v0x150ee4020_0 .net "reg_a_read_data", 31 0, L_0x150eeb6f0;  1 drivers
v0x150ee40e0_0 .net "reg_a_read_index", 4 0, L_0x150eea580;  1 drivers
v0x150ee4190_0 .net "reg_b_read_data", 31 0, L_0x150eeb9a0;  1 drivers
v0x150ee4220_0 .net "reg_b_read_index", 4 0, L_0x150eea1c0;  1 drivers
v0x150ee42e0_0 .net "reg_dst", 0 0, L_0x150ee6d40;  1 drivers
v0x150ee4370_0 .net "reg_write", 0 0, L_0x150ee7740;  1 drivers
v0x150ee4410_0 .net "reg_write_data", 31 0, L_0x150eeb370;  1 drivers
v0x150ee44d0_0 .net "reg_write_enable", 0 0, L_0x150eeac10;  1 drivers
v0x150ee4580_0 .net "reg_write_index", 4 0, L_0x150eeaa40;  1 drivers
v0x150ee4630_0 .net "register_v0", 31 0, L_0x150eeba90;  alias, 1 drivers
v0x150ee46e0_0 .net "reset", 0 0, v0x150ee55b0_0;  1 drivers
v0x150ee4770_0 .net "result", 31 0, v0x150eda2a0_0;  1 drivers
v0x150ee4820_0 .net "result_hi", 31 0, v0x150ed9c40_0;  1 drivers
v0x150ee48f0_0 .net "result_lo", 31 0, v0x150ed9da0_0;  1 drivers
v0x150ee49c0_0 .net "sb", 0 0, L_0x150eed290;  1 drivers
v0x150ee4a50_0 .net "sh", 0 0, L_0x150eed330;  1 drivers
v0x150ee4ae0_0 .var "state", 0 0;
v0x150ee4b80_0 .net "store_instr", 0 0, L_0x150ee7910;  1 drivers
v0x150ee4c20_0 .net "sw", 0 0, L_0x150ee6680;  1 drivers
E_0x150ed8960/0 .event edge, v0x150ed9a90_0, v0x150ee3120_0, v0x150ee2af0_0, v0x150ee36b0_0;
E_0x150ed8960/1 .event edge, v0x150ed9cf0_0, v0x150ee3750_0, v0x150edd380_0;
E_0x150ed8960 .event/or E_0x150ed8960/0, E_0x150ed8960/1;
E_0x150ed91d0 .event edge, v0x150edb8b0_0, v0x150ed9e50_0;
L_0x150ee60c0 .part v0x150ee5450_0, 26, 6;
L_0x150ee6220 .part v0x150ee5450_0, 0, 6;
L_0x150ee62c0 .concat [ 6 26 0 0], L_0x150ee60c0, L_0x158088010;
L_0x150ee63f0 .cmp/eq 32, L_0x150ee62c0, L_0x158088058;
L_0x150ee6510 .cmp/eq 6, L_0x150ee60c0, L_0x1580880a0;
L_0x150ee6680 .cmp/eq 6, L_0x150ee60c0, L_0x1580880e8;
L_0x150ee6760 .concat [ 6 26 0 0], L_0x150ee60c0, L_0x158088130;
L_0x150ee6900 .cmp/eq 32, L_0x150ee6760, L_0x158088178;
L_0x150ee6a20 .concat [ 6 26 0 0], L_0x150ee60c0, L_0x1580881c0;
L_0x150ee6b10 .cmp/eq 32, L_0x150ee6a20, L_0x158088208;
L_0x150ee6df0 .part L_0x150ee60c0, 3, 3;
L_0x150ee6ff0 .cmp/eq 3, L_0x150ee6df0, L_0x158088250;
L_0x150ee70d0 .part L_0x150ee60c0, 3, 3;
L_0x150ee71e0 .cmp/eq 3, L_0x150ee70d0, L_0x158088298;
L_0x150ee72c0 .reduce/nor L_0x150ee9950;
L_0x150ee7850 .part L_0x150ee60c0, 3, 3;
L_0x150ee7910 .cmp/eq 3, L_0x150ee7850, L_0x1580882e0;
L_0x150ee7ae0 .concat [ 6 26 0 0], L_0x150ee60c0, L_0x158088328;
L_0x150ee7b80 .cmp/eq 32, L_0x150ee7ae0, L_0x158088370;
L_0x150ee7d40 .concat [ 6 26 0 0], L_0x150ee60c0, L_0x1580883b8;
L_0x150ee7de0 .cmp/eq 32, L_0x150ee7d40, L_0x158088400;
L_0x150ee7ca0 .part v0x150ee5450_0, 20, 1;
L_0x150ee7fb0 .concat [ 1 31 0 0], L_0x150ee7ca0, L_0x158088448;
L_0x150ee7f00 .cmp/eq 32, L_0x150ee7fb0, L_0x158088490;
L_0x150ee8540 .concat [ 6 26 0 0], L_0x150ee60c0, L_0x1580884d8;
L_0x150ee80b0 .cmp/eq 32, L_0x150ee8540, L_0x158088520;
L_0x150ee8730 .part v0x150ee5450_0, 0, 6;
L_0x150ee85e0 .cmp/eq 6, L_0x150ee8730, L_0x158088568;
L_0x150ee8a60 .concat [ 6 26 0 0], L_0x150ee60c0, L_0x1580885b0;
L_0x150ee87d0 .cmp/eq 32, L_0x150ee8a60, L_0x1580885f8;
L_0x150ee8c70 .concat [ 6 26 0 0], L_0x150ee60c0, L_0x158088640;
L_0x150ee8b00 .cmp/eq 32, L_0x150ee8c70, L_0x158088688;
L_0x150ee8fe0 .concat [ 6 26 0 0], L_0x150ee60c0, L_0x1580886d0;
L_0x150ee8d50 .cmp/eq 32, L_0x150ee8fe0, L_0x158088718;
L_0x150ee9390 .part v0x150ee5450_0, 0, 6;
L_0x150ee9280 .cmp/eq 6, L_0x150ee9390, L_0x158088760;
L_0x150ee9650 .part v0x150ee5450_0, 0, 6;
L_0x150ee9530 .cmp/eq 6, L_0x150ee9650, L_0x1580887a8;
L_0x150ee99c0 .part L_0x150ee6220, 3, 2;
L_0x150ee96f0 .cmp/eq 2, L_0x150ee99c0, L_0x1580887f0;
L_0x150ee9ba0 .cmp/eq 6, L_0x150ee6220, L_0x158088838;
L_0x150ee9dd0 .cmp/eq 6, L_0x150ee6220, L_0x158088880;
L_0x150eea0e0 .cmp/eq 6, L_0x150ee6220, L_0x1580888c8;
L_0x150ee81b0 .cmp/eq 6, L_0x150ee6220, L_0x158088910;
L_0x150eea580 .part v0x150ee5450_0, 21, 5;
L_0x150eea1c0 .part v0x150ee5450_0, 16, 5;
L_0x150eea7d0 .part v0x150ee5450_0, 11, 5;
L_0x150eea660 .part v0x150ee5450_0, 16, 5;
L_0x150eea700 .functor MUXZ 5, L_0x150eea660, L_0x150eea7d0, L_0x150ee6d40, C4<>;
L_0x150eeaa40 .functor MUXZ 5, L_0x150eea700, L_0x158088958, L_0x150ee83c0, C4<>;
L_0x150ee9d30 .arith/sum 32, v0x150ee3120_0, L_0x1580889a0;
L_0x150eea870 .functor MUXZ 32, v0x150eda2a0_0, v0x150edaf40_0, L_0x150ee6ff0, C4<>;
L_0x150eeb0e0 .functor MUXZ 32, L_0x150eea870, v0x150edc6c0_0, L_0x150ee9fa0, C4<>;
L_0x150eeafa0 .functor MUXZ 32, L_0x150eeb0e0, v0x150edbf90_0, L_0x150ee9c80, C4<>;
L_0x150eeb370 .functor MUXZ 32, L_0x150eeafa0, L_0x150ee9d30, L_0x150eead40, C4<>;
L_0x150eecd10 .concat [ 1 31 0 0], v0x150ee4ae0_0, L_0x158088ac0;
L_0x150eecdb0 .cmp/eq 32, L_0x150eecd10, L_0x158088b08;
L_0x150eed290 .cmp/eq 6, L_0x150ee60c0, L_0x158088b50;
L_0x150eed330 .cmp/eq 6, L_0x150ee60c0, L_0x158088b98;
L_0x150eecf40 .reduce/nor v0x150ee4ae0_0;
L_0x150eedb80 .part v0x150ee5450_0, 0, 16;
L_0x150eed410 .concat [ 16 2 0 0], L_0x150eedb80, L_0x158088c28;
L_0x150eede30 .part L_0x150eed410, 0, 16;
L_0x150eedc40 .concat [ 2 16 0 0], L_0x158088c70, L_0x150eede30;
L_0x150eedd60 .part L_0x150eedc40, 17, 1;
L_0x150eeded0 .functor MUXZ 14, L_0x158088d00, L_0x158088cb8, L_0x150eedd60, C4<>;
L_0x150eee030 .concat [ 18 14 0 0], L_0x150eedc40, L_0x150eeded0;
S_0x150ed9200 .scope module, "cpu_alu" "alu" 5 134, 6 1 0, S_0x150ed8e40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x150ed9560_0 .net *"_ivl_10", 15 0, L_0x150eec4f0;  1 drivers
L_0x158088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150ed9620_0 .net/2u *"_ivl_14", 15 0, L_0x158088a78;  1 drivers
v0x150ed96d0_0 .net *"_ivl_17", 15 0, L_0x150eec630;  1 drivers
v0x150ed9790_0 .net *"_ivl_5", 0 0, L_0x150eebe40;  1 drivers
v0x150ed9840_0 .net *"_ivl_6", 15 0, L_0x150ee9430;  1 drivers
v0x150ed9930_0 .net *"_ivl_9", 15 0, L_0x150eec1f0;  1 drivers
v0x150ed99e0_0 .net "addr_rt", 4 0, L_0x150eec8a0;  1 drivers
v0x150ed9a90_0 .var "b_flag", 0 0;
v0x150ed9b30_0 .net "funct", 5 0, L_0x150eeae30;  1 drivers
v0x150ed9c40_0 .var "hi", 31 0;
v0x150ed9cf0_0 .net "instructionword", 31 0, v0x150ee5450_0;  alias, 1 drivers
v0x150ed9da0_0 .var "lo", 31 0;
v0x150ed9e50_0 .var "memaddroffset", 31 0;
v0x150ed9f00_0 .var "multresult", 63 0;
v0x150ed9fb0_0 .net "op1", 31 0, L_0x150eebb00;  alias, 1 drivers
v0x150eda060_0 .net "op2", 31 0, L_0x150eebbf0;  alias, 1 drivers
v0x150eda110_0 .net "opcode", 5 0, L_0x150eebda0;  1 drivers
v0x150eda2a0_0 .var "result", 31 0;
v0x150eda330_0 .net "shamt", 4 0, L_0x150eec800;  1 drivers
v0x150eda3e0_0 .net/s "sign_op1", 31 0, L_0x150eebb00;  alias, 1 drivers
v0x150eda4a0_0 .net/s "sign_op2", 31 0, L_0x150eebbf0;  alias, 1 drivers
v0x150eda530_0 .net "simmediatedata", 31 0, L_0x150eec590;  1 drivers
v0x150eda5c0_0 .net "simmediatedatas", 31 0, L_0x150eec590;  alias, 1 drivers
v0x150eda650_0 .net "uimmediatedata", 31 0, L_0x150eec6d0;  1 drivers
v0x150eda6e0_0 .net "unsign_op1", 31 0, L_0x150eebb00;  alias, 1 drivers
v0x150eda7b0_0 .net "unsign_op2", 31 0, L_0x150eebbf0;  alias, 1 drivers
v0x150eda890_0 .var "unsigned_result", 31 0;
E_0x150ed94d0/0 .event edge, v0x150eda110_0, v0x150ed9fb0_0, v0x150eda530_0, v0x150ed9b30_0;
E_0x150ed94d0/1 .event edge, v0x150eda060_0, v0x150eda330_0, v0x150ed9f00_0, v0x150ed99e0_0;
E_0x150ed94d0/2 .event edge, v0x150eda650_0, v0x150eda890_0;
E_0x150ed94d0 .event/or E_0x150ed94d0/0, E_0x150ed94d0/1, E_0x150ed94d0/2;
L_0x150eebda0 .part v0x150ee5450_0, 26, 6;
L_0x150eeae30 .part v0x150ee5450_0, 0, 6;
L_0x150eebe40 .part v0x150ee5450_0, 15, 1;
LS_0x150ee9430_0_0 .concat [ 1 1 1 1], L_0x150eebe40, L_0x150eebe40, L_0x150eebe40, L_0x150eebe40;
LS_0x150ee9430_0_4 .concat [ 1 1 1 1], L_0x150eebe40, L_0x150eebe40, L_0x150eebe40, L_0x150eebe40;
LS_0x150ee9430_0_8 .concat [ 1 1 1 1], L_0x150eebe40, L_0x150eebe40, L_0x150eebe40, L_0x150eebe40;
LS_0x150ee9430_0_12 .concat [ 1 1 1 1], L_0x150eebe40, L_0x150eebe40, L_0x150eebe40, L_0x150eebe40;
L_0x150ee9430 .concat [ 4 4 4 4], LS_0x150ee9430_0_0, LS_0x150ee9430_0_4, LS_0x150ee9430_0_8, LS_0x150ee9430_0_12;
L_0x150eec1f0 .part v0x150ee5450_0, 0, 16;
L_0x150eec4f0 .concat [ 16 0 0 0], L_0x150eec1f0;
L_0x150eec590 .concat [ 16 16 0 0], L_0x150eec4f0, L_0x150ee9430;
L_0x150eec630 .part v0x150ee5450_0, 0, 16;
L_0x150eec6d0 .concat [ 16 16 0 0], L_0x150eec630, L_0x158088a78;
L_0x150eec800 .part v0x150ee5450_0, 6, 5;
L_0x150eec8a0 .part v0x150ee5450_0, 16, 5;
S_0x150eda9e0 .scope module, "cpu_load_block" "load_block" 5 147, 7 1 0, S_0x150ed8e40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x150edac80_0 .net "address", 31 0, v0x150ed9e50_0;  alias, 1 drivers
v0x150edad30_0 .net "datafromMem", 31 0, v0x150ee5150_0;  alias, 1 drivers
v0x150edadd0_0 .net "instr_word", 31 0, v0x150ee5450_0;  alias, 1 drivers
v0x150edaea0_0 .net "opcode", 5 0, L_0x150eec9a0;  1 drivers
v0x150edaf40_0 .var "out_transformed", 31 0;
v0x150edb030_0 .net "regword", 31 0, L_0x150eeb9a0;  alias, 1 drivers
v0x150edb0e0_0 .net "whichbyte", 1 0, L_0x150eeca40;  1 drivers
E_0x150edac20/0 .event edge, v0x150edaea0_0, v0x150edad30_0, v0x150edb0e0_0, v0x150ed9cf0_0;
E_0x150edac20/1 .event edge, v0x150edb030_0;
E_0x150edac20 .event/or E_0x150edac20/0, E_0x150edac20/1;
L_0x150eec9a0 .part v0x150ee5450_0, 26, 6;
L_0x150eeca40 .part v0x150ed9e50_0, 0, 2;
S_0x150edb210 .scope module, "dut" "store_block" 5 204, 8 1 0, S_0x150ed8e40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x150edb4b0_0 .net *"_ivl_1", 1 0, L_0x150eed940;  1 drivers
L_0x158088be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x150edb570_0 .net *"_ivl_5", 0 0, L_0x158088be0;  1 drivers
v0x150edb620_0 .net "bytenum", 2 0, L_0x150eed5f0;  1 drivers
v0x150edb6e0_0 .net "dataword", 31 0, v0x150ee5150_0;  alias, 1 drivers
v0x150edb7a0_0 .net "eff_addr", 31 0, v0x150ed9e50_0;  alias, 1 drivers
v0x150edb8b0_0 .net "opcode", 5 0, L_0x150ee60c0;  alias, 1 drivers
v0x150edb940_0 .net "regbyte", 7 0, L_0x150eeda20;  1 drivers
v0x150edb9f0_0 .net "reghalfword", 15 0, L_0x150eedac0;  1 drivers
v0x150edbaa0_0 .net "regword", 31 0, L_0x150eeb9a0;  alias, 1 drivers
v0x150edbbd0_0 .var "storedata", 31 0;
E_0x150edb450/0 .event edge, v0x150edb8b0_0, v0x150edb030_0, v0x150edb620_0, v0x150edb940_0;
E_0x150edb450/1 .event edge, v0x150edad30_0, v0x150edb9f0_0;
E_0x150edb450 .event/or E_0x150edb450/0, E_0x150edb450/1;
L_0x150eed940 .part v0x150ed9e50_0, 0, 2;
L_0x150eed5f0 .concat [ 2 1 0 0], L_0x150eed940, L_0x158088be0;
L_0x150eeda20 .part L_0x150eeb9a0, 0, 8;
L_0x150eedac0 .part L_0x150eeb9a0, 0, 16;
S_0x150edbca0 .scope module, "hi" "hl_reg" 5 171, 9 1 0, S_0x150ed8e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x150edbee0_0 .net "clk", 0 0, v0x150ee4e90_0;  alias, 1 drivers
v0x150edbf90_0 .var "data", 31 0;
v0x150edc040_0 .net "data_in", 31 0, v0x150ed9c40_0;  alias, 1 drivers
v0x150edc110_0 .net "data_out", 31 0, v0x150edbf90_0;  alias, 1 drivers
v0x150edc1b0_0 .net "enable", 0 0, L_0x150eeb410;  alias, 1 drivers
v0x150edc290_0 .net "reset", 0 0, v0x150ee55b0_0;  alias, 1 drivers
S_0x150edc3b0 .scope module, "lo" "hl_reg" 5 163, 9 1 0, S_0x150ed8e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x150edc630_0 .net "clk", 0 0, v0x150ee4e90_0;  alias, 1 drivers
v0x150edc6c0_0 .var "data", 31 0;
v0x150edc750_0 .net "data_in", 31 0, v0x150ed9da0_0;  alias, 1 drivers
v0x150edc820_0 .net "data_out", 31 0, v0x150edc6c0_0;  alias, 1 drivers
v0x150edc8c0_0 .net "enable", 0 0, L_0x150eeb410;  alias, 1 drivers
v0x150edc990_0 .net "reset", 0 0, v0x150ee55b0_0;  alias, 1 drivers
S_0x150edcaa0 .scope module, "register" "regfile" 5 105, 10 1 0, S_0x150ed8e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x150eeb6f0 .functor BUFZ 32, L_0x150eeb280, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x150eeb9a0 .functor BUFZ 32, L_0x150eeb7e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x150edd730_2 .array/port v0x150edd730, 2;
L_0x150eeba90 .functor BUFZ 32, v0x150edd730_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x150edcdd0_0 .net *"_ivl_0", 31 0, L_0x150eeb280;  1 drivers
v0x150edce90_0 .net *"_ivl_10", 6 0, L_0x150eeb880;  1 drivers
L_0x158088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x150edcf30_0 .net *"_ivl_13", 1 0, L_0x158088a30;  1 drivers
v0x150edcfd0_0 .net *"_ivl_2", 6 0, L_0x150eeb5d0;  1 drivers
L_0x1580889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x150edd080_0 .net *"_ivl_5", 1 0, L_0x1580889e8;  1 drivers
v0x150edd170_0 .net *"_ivl_8", 31 0, L_0x150eeb7e0;  1 drivers
v0x150edd220_0 .net "r_clk", 0 0, v0x150ee4e90_0;  alias, 1 drivers
v0x150edd2f0_0 .net "r_clk_enable", 0 0, v0x150ee4fa0_0;  alias, 1 drivers
v0x150edd380_0 .net "read_data1", 31 0, L_0x150eeb6f0;  alias, 1 drivers
v0x150edd490_0 .net "read_data2", 31 0, L_0x150eeb9a0;  alias, 1 drivers
v0x150edd520_0 .net "read_reg1", 4 0, L_0x150eea580;  alias, 1 drivers
v0x150edd5d0_0 .net "read_reg2", 4 0, L_0x150eea1c0;  alias, 1 drivers
v0x150edd680_0 .net "register_v0", 31 0, L_0x150eeba90;  alias, 1 drivers
v0x150edd730 .array "registers", 0 31, 31 0;
v0x150eddad0_0 .net "reset", 0 0, v0x150ee55b0_0;  alias, 1 drivers
v0x150eddba0_0 .net "write_control", 0 0, L_0x150eeac10;  alias, 1 drivers
v0x150eddc30_0 .net "write_data", 31 0, L_0x150eeb370;  alias, 1 drivers
v0x150edddc0_0 .net "write_reg", 4 0, L_0x150eeaa40;  alias, 1 drivers
L_0x150eeb280 .array/port v0x150edd730, L_0x150eeb5d0;
L_0x150eeb5d0 .concat [ 5 2 0 0], L_0x150eea580, L_0x1580889e8;
L_0x150eeb7e0 .array/port v0x150edd730, L_0x150eeb880;
L_0x150eeb880 .concat [ 5 2 0 0], L_0x150eea1c0, L_0x158088a30;
S_0x150ea4760 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x158053640 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x150ee56c0_0 .net "in", 31 0, o0x158053640;  0 drivers
v0x150ee5750_0 .var "out", 31 0;
S_0x150eb7ce0 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x158053700 .functor BUFZ 1, C4<z>; HiZ drive
v0x150ee57e0_0 .net "clk", 0 0, o0x158053700;  0 drivers
o0x158053730 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x150ee5870_0 .net "data_address", 31 0, o0x158053730;  0 drivers
o0x158053760 .functor BUFZ 1, C4<z>; HiZ drive
v0x150ee5920_0 .net "data_read", 0 0, o0x158053760;  0 drivers
v0x150ee59d0_0 .var "data_readdata", 31 0;
o0x1580537c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x150ee5a80_0 .net "data_write", 0 0, o0x1580537c0;  0 drivers
o0x1580537f0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x150ee5b60_0 .net "data_writedata", 31 0, o0x1580537f0;  0 drivers
S_0x150e89eb0 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x158053940 .functor BUFZ 1, C4<z>; HiZ drive
v0x150ee5ca0_0 .net "clk", 0 0, o0x158053940;  0 drivers
v0x150ee5d50_0 .var "curr_addr", 31 0;
o0x1580539a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x150ee5e00_0 .net "enable", 0 0, o0x1580539a0;  0 drivers
o0x1580539d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x150ee5eb0_0 .net "next_addr", 31 0, o0x1580539d0;  0 drivers
o0x158053a00 .functor BUFZ 1, C4<z>; HiZ drive
v0x150ee5f60_0 .net "reset", 0 0, o0x158053a00;  0 drivers
E_0x150ec36c0 .event posedge, v0x150ee5ca0_0;
    .scope S_0x150edcaa0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150edd730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150edd730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150edd730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150edd730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150edd730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150edd730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150edd730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150edd730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150edd730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150edd730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150edd730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150edd730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150edd730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150edd730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150edd730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150edd730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150edd730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150edd730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150edd730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150edd730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150edd730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150edd730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150edd730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150edd730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150edd730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150edd730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150edd730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150edd730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150edd730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150edd730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150edd730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150edd730, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x150edcaa0;
T_1 ;
    %wait E_0x150eb7460;
    %load/vec4 v0x150eddad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x150edd2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x150eddba0_0;
    %load/vec4 v0x150edddc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x150eddc30_0;
    %load/vec4 v0x150edddc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150edd730, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x150ed9200;
T_2 ;
    %wait E_0x150ed94d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150ed9a90_0, 0, 1;
    %load/vec4 v0x150eda110_0;
    %parti/s 2, 4, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x150eda3e0_0;
    %load/vec4 v0x150eda530_0;
    %add;
    %store/vec4 v0x150ed9e50_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x150eda110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0x150ed9b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %jmp T_2.38;
T_2.17 ;
    %load/vec4 v0x150eda4a0_0;
    %ix/getv 4, v0x150eda330_0;
    %shiftl 4;
    %store/vec4 v0x150eda890_0, 0, 32;
    %jmp T_2.38;
T_2.18 ;
    %load/vec4 v0x150eda4a0_0;
    %ix/getv 4, v0x150eda330_0;
    %shiftr 4;
    %store/vec4 v0x150eda890_0, 0, 32;
    %jmp T_2.38;
T_2.19 ;
    %load/vec4 v0x150eda4a0_0;
    %ix/getv 4, v0x150eda330_0;
    %shiftr/s 4;
    %store/vec4 v0x150eda890_0, 0, 32;
    %jmp T_2.38;
T_2.20 ;
    %load/vec4 v0x150eda4a0_0;
    %load/vec4 v0x150eda6e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x150eda890_0, 0, 32;
    %jmp T_2.38;
T_2.21 ;
    %load/vec4 v0x150eda4a0_0;
    %load/vec4 v0x150eda6e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x150eda890_0, 0, 32;
    %jmp T_2.38;
T_2.22 ;
    %load/vec4 v0x150eda4a0_0;
    %load/vec4 v0x150eda6e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x150eda890_0, 0, 32;
    %jmp T_2.38;
T_2.23 ;
    %load/vec4 v0x150eda3e0_0;
    %pad/s 64;
    %load/vec4 v0x150eda4a0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x150ed9f00_0, 0, 64;
    %load/vec4 v0x150ed9f00_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x150ed9c40_0, 0, 32;
    %load/vec4 v0x150ed9f00_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x150ed9da0_0, 0, 32;
    %jmp T_2.38;
T_2.24 ;
    %load/vec4 v0x150eda6e0_0;
    %pad/u 64;
    %load/vec4 v0x150eda7b0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x150ed9f00_0, 0, 64;
    %load/vec4 v0x150ed9f00_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x150ed9c40_0, 0, 32;
    %load/vec4 v0x150ed9f00_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x150ed9da0_0, 0, 32;
    %jmp T_2.38;
T_2.25 ;
    %load/vec4 v0x150eda3e0_0;
    %load/vec4 v0x150eda4a0_0;
    %mod/s;
    %store/vec4 v0x150ed9c40_0, 0, 32;
    %load/vec4 v0x150eda3e0_0;
    %load/vec4 v0x150eda4a0_0;
    %div/s;
    %store/vec4 v0x150ed9da0_0, 0, 32;
    %jmp T_2.38;
T_2.26 ;
    %load/vec4 v0x150eda6e0_0;
    %load/vec4 v0x150eda7b0_0;
    %mod;
    %store/vec4 v0x150ed9c40_0, 0, 32;
    %load/vec4 v0x150eda6e0_0;
    %load/vec4 v0x150eda7b0_0;
    %div;
    %store/vec4 v0x150ed9da0_0, 0, 32;
    %jmp T_2.38;
T_2.27 ;
    %load/vec4 v0x150ed9fb0_0;
    %store/vec4 v0x150ed9c40_0, 0, 32;
    %jmp T_2.38;
T_2.28 ;
    %load/vec4 v0x150ed9fb0_0;
    %store/vec4 v0x150ed9da0_0, 0, 32;
    %jmp T_2.38;
T_2.29 ;
    %load/vec4 v0x150eda3e0_0;
    %load/vec4 v0x150eda4a0_0;
    %add;
    %store/vec4 v0x150eda890_0, 0, 32;
    %jmp T_2.38;
T_2.30 ;
    %load/vec4 v0x150eda6e0_0;
    %load/vec4 v0x150eda7b0_0;
    %add;
    %store/vec4 v0x150eda890_0, 0, 32;
    %jmp T_2.38;
T_2.31 ;
    %load/vec4 v0x150eda6e0_0;
    %load/vec4 v0x150eda7b0_0;
    %sub;
    %store/vec4 v0x150eda890_0, 0, 32;
    %jmp T_2.38;
T_2.32 ;
    %load/vec4 v0x150eda6e0_0;
    %load/vec4 v0x150eda7b0_0;
    %and;
    %store/vec4 v0x150eda890_0, 0, 32;
    %jmp T_2.38;
T_2.33 ;
    %load/vec4 v0x150eda6e0_0;
    %load/vec4 v0x150eda7b0_0;
    %or;
    %store/vec4 v0x150eda890_0, 0, 32;
    %jmp T_2.38;
T_2.34 ;
    %load/vec4 v0x150eda6e0_0;
    %load/vec4 v0x150eda7b0_0;
    %xor;
    %store/vec4 v0x150eda890_0, 0, 32;
    %jmp T_2.38;
T_2.35 ;
    %load/vec4 v0x150eda6e0_0;
    %load/vec4 v0x150eda7b0_0;
    %or;
    %inv;
    %store/vec4 v0x150eda890_0, 0, 32;
    %jmp T_2.38;
T_2.36 ;
    %load/vec4 v0x150eda3e0_0;
    %load/vec4 v0x150eda4a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.39, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.40, 8;
T_2.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.40, 8;
 ; End of false expr.
    %blend;
T_2.40;
    %store/vec4 v0x150eda890_0, 0, 32;
    %jmp T_2.38;
T_2.37 ;
    %load/vec4 v0x150eda6e0_0;
    %load/vec4 v0x150eda7b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.41, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.42, 8;
T_2.41 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.42, 8;
 ; End of false expr.
    %blend;
T_2.42;
    %store/vec4 v0x150eda890_0, 0, 32;
    %jmp T_2.38;
T_2.38 ;
    %pop/vec4 1;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0x150ed99e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.45, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.46, 6;
    %jmp T_2.47;
T_2.43 ;
    %load/vec4 v0x150eda3e0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.48, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150ed9a90_0, 0, 1;
    %jmp T_2.49;
T_2.48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150ed9a90_0, 0, 1;
T_2.49 ;
    %jmp T_2.47;
T_2.44 ;
    %load/vec4 v0x150eda3e0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.50, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150ed9a90_0, 0, 1;
    %jmp T_2.51;
T_2.50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150ed9a90_0, 0, 1;
T_2.51 ;
    %jmp T_2.47;
T_2.45 ;
    %load/vec4 v0x150eda3e0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.52, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150ed9a90_0, 0, 1;
    %jmp T_2.53;
T_2.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150ed9a90_0, 0, 1;
T_2.53 ;
    %jmp T_2.47;
T_2.46 ;
    %load/vec4 v0x150eda3e0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150ed9a90_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150ed9a90_0, 0, 1;
T_2.55 ;
    %jmp T_2.47;
T_2.47 ;
    %pop/vec4 1;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0x150eda3e0_0;
    %load/vec4 v0x150eda4a0_0;
    %cmp/e;
    %jmp/0xz  T_2.56, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150ed9a90_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150ed9a90_0, 0, 1;
T_2.57 ;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0x150eda3e0_0;
    %load/vec4 v0x150eda060_0;
    %cmp/ne;
    %jmp/0xz  T_2.58, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150ed9a90_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150ed9a90_0, 0, 1;
T_2.59 ;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0x150eda3e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150ed9a90_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150ed9a90_0, 0, 1;
T_2.61 ;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0x150eda3e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150ed9a90_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150ed9a90_0, 0, 1;
T_2.63 ;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0x150eda3e0_0;
    %load/vec4 v0x150eda530_0;
    %add;
    %store/vec4 v0x150eda890_0, 0, 32;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0x150eda6e0_0;
    %load/vec4 v0x150eda530_0;
    %add;
    %store/vec4 v0x150eda890_0, 0, 32;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0x150eda3e0_0;
    %load/vec4 v0x150eda530_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.64, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.65, 8;
T_2.64 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.65, 8;
 ; End of false expr.
    %blend;
T_2.65;
    %store/vec4 v0x150eda890_0, 0, 32;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0x150eda6e0_0;
    %load/vec4 v0x150eda5c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.66, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.67, 8;
T_2.66 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.67, 8;
 ; End of false expr.
    %blend;
T_2.67;
    %store/vec4 v0x150eda890_0, 0, 32;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0x150eda6e0_0;
    %load/vec4 v0x150eda650_0;
    %and;
    %store/vec4 v0x150eda890_0, 0, 32;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0x150eda6e0_0;
    %load/vec4 v0x150eda650_0;
    %or;
    %store/vec4 v0x150eda890_0, 0, 32;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0x150eda6e0_0;
    %load/vec4 v0x150eda650_0;
    %xor;
    %store/vec4 v0x150eda890_0, 0, 32;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0x150eda650_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x150eda890_0, 0, 32;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0x150eda890_0;
    %store/vec4 v0x150eda2a0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x150eda9e0;
T_3 ;
    %wait E_0x150edac20;
    %load/vec4 v0x150edaea0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0x150edad30_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x150edad30_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150edad30_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150edad30_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150edaf40_0, 0, 32;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0x150edb0e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.9 ;
    %load/vec4 v0x150edad30_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x150edad30_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150edaf40_0, 0, 32;
    %jmp T_3.13;
T_3.10 ;
    %load/vec4 v0x150edad30_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x150edad30_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150edaf40_0, 0, 32;
    %jmp T_3.13;
T_3.11 ;
    %load/vec4 v0x150edad30_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x150edad30_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150edaf40_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x150edad30_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x150edad30_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150edaf40_0, 0, 32;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x150edb0e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %jmp T_3.18;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x150edad30_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150edaf40_0, 0, 32;
    %jmp T_3.18;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x150edad30_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150edaf40_0, 0, 32;
    %jmp T_3.18;
T_3.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x150edad30_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150edaf40_0, 0, 32;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x150edad30_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150edaf40_0, 0, 32;
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x150edb0e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %jmp T_3.21;
T_3.19 ;
    %load/vec4 v0x150edad30_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x150edad30_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150edaf40_0, 0, 32;
    %jmp T_3.21;
T_3.20 ;
    %load/vec4 v0x150edad30_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x150edad30_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150edaf40_0, 0, 32;
    %jmp T_3.21;
T_3.21 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x150edb0e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %jmp T_3.24;
T_3.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x150edad30_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150edaf40_0, 0, 32;
    %jmp T_3.24;
T_3.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x150edad30_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150edaf40_0, 0, 32;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x150edadd0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x150edaf40_0, 0, 32;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x150edb0e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %jmp T_3.29;
T_3.25 ;
    %load/vec4 v0x150edb030_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x150edad30_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150edaf40_0, 0, 32;
    %jmp T_3.29;
T_3.26 ;
    %load/vec4 v0x150edb030_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x150edad30_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150edad30_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150edaf40_0, 0, 32;
    %jmp T_3.29;
T_3.27 ;
    %load/vec4 v0x150edb030_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x150edad30_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150edad30_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150edad30_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150edaf40_0, 0, 32;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0x150edad30_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x150edad30_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150edad30_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150edad30_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150edaf40_0, 0, 32;
    %jmp T_3.29;
T_3.29 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x150edb0e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %jmp T_3.34;
T_3.30 ;
    %load/vec4 v0x150edad30_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x150edad30_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150edad30_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150edad30_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150edaf40_0, 0, 32;
    %jmp T_3.34;
T_3.31 ;
    %load/vec4 v0x150edad30_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x150edad30_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150edad30_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150edb030_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150edaf40_0, 0, 32;
    %jmp T_3.34;
T_3.32 ;
    %load/vec4 v0x150edad30_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x150edad30_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150edb030_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150edaf40_0, 0, 32;
    %jmp T_3.34;
T_3.33 ;
    %load/vec4 v0x150edad30_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x150edb030_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150edaf40_0, 0, 32;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x150edc3b0;
T_4 ;
    %wait E_0x150eb7460;
    %load/vec4 v0x150edc990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x150edc6c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x150edc8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x150edc750_0;
    %assign/vec4 v0x150edc6c0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x150edbca0;
T_5 ;
    %wait E_0x150eb7460;
    %load/vec4 v0x150edc290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x150edbf90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x150edc1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x150edc040_0;
    %assign/vec4 v0x150edbf90_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x150edb210;
T_6 ;
    %wait E_0x150edb450;
    %load/vec4 v0x150edb8b0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x150edbaa0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x150edbbd0_0, 4, 8;
    %load/vec4 v0x150edbaa0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x150edbbd0_0, 4, 8;
    %load/vec4 v0x150edbaa0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x150edbbd0_0, 4, 8;
    %load/vec4 v0x150edbaa0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x150edbbd0_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x150edb8b0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x150edb620_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x150edb940_0;
    %load/vec4 v0x150edb6e0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150edbbd0_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x150edb6e0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x150edb940_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150edb6e0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x150edbbd0_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x150edb6e0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x150edb940_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150edb6e0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150edbbd0_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x150edb6e0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x150edb940_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150edbbd0_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x150edb8b0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x150edb620_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x150edb9f0_0;
    %load/vec4 v0x150edb6e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150edbbd0_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x150edb6e0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x150edb9f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150edbbd0_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x150ed8e40;
T_7 ;
    %wait E_0x150ed91d0;
    %load/vec4 v0x150ee3540_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x150ee31c0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x150ee2dc0_0, 0, 32;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x150ed8e40;
T_8 ;
    %wait E_0x150ed8960;
    %load/vec4 v0x150ee29b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x150ee3120_0;
    %load/vec4 v0x150ee2af0_0;
    %add;
    %store/vec4 v0x150ee3e30_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x150ee36b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x150ee3120_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x150ee35e0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x150ee3e30_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x150ee3750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x150ee4020_0;
    %store/vec4 v0x150ee3e30_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x150ee3120_0;
    %addi 4, 0, 32;
    %store/vec4 v0x150ee3e30_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x150ed8e40;
T_9 ;
    %wait E_0x150eb7460;
    %load/vec4 v0x150ee2c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x150ee46e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x150ee2d30_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x150ee3120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x150ee2ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150ee4ae0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x150ee2ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x150ee4ae0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x150ee4ae0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x150ee4ae0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150ee4ae0_0, 0;
    %load/vec4 v0x150ee3120_0;
    %assign/vec4 v0x150ee2d30_0, 0;
    %load/vec4 v0x150ee3e30_0;
    %assign/vec4 v0x150ee3120_0, 0;
    %load/vec4 v0x150ee2d30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150ee2ca0_0, 0;
T_9.10 ;
T_9.8 ;
T_9.7 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x150ed8e40;
T_10 ;
    %wait E_0x150eb7460;
    %vpi_call/w 5 271 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 5 272 "$display", "reset=%h, clk_enable=%h", v0x150ee46e0_0, v0x150ee2c10_0 {0 0 0};
    %vpi_call/w 5 273 "$display", "i_word=%b, active=%h, reg_write_enable=%h", v0x150ee35e0_0, v0x150ee2730_0, v0x150ee44d0_0 {0 0 0};
    %vpi_call/w 5 274 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x150ee40e0_0, v0x150ee4220_0 {0 0 0};
    %vpi_call/w 5 275 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x150ee4020_0, v0x150ee4190_0 {0 0 0};
    %vpi_call/w 5 276 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d, load_instr=%h", v0x150ee4410_0, v0x150ee4770_0, v0x150ee4580_0, v0x150ee3a80_0 {0 0 0};
    %vpi_call/w 5 277 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x150ee3d90_0, v0x150ee48f0_0, v0x150ee4820_0, v0x150ee3930_0, v0x150ee3310_0 {0 0 0};
    %vpi_call/w 5 278 "$display", "b_flag=%h, b_offset=%h", v0x150ee29b0_0, v0x150ee2af0_0 {0 0 0};
    %vpi_call/w 5 279 "$display", "pc=%h, state=%h, delay_slot=%h, next_delay=%h, j_reg=%b", v0x150ee2d30_0, v0x150ee4ae0_0, v0x150ee3120_0, v0x150ee3e30_0, v0x150ee3750_0 {0 0 0};
    %vpi_call/w 5 280 "$display", "instr_address=%h", v0x150ee34a0_0 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_0x150eb8a50;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150ee4e90_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 2000, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x150ee4e90_0;
    %inv;
    %store/vec4 v0x150ee4e90_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x150eb8a50;
T_12 ;
    %fork t_1, S_0x150e85e90;
    %jmp t_0;
    .scope S_0x150e85e90;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150ee55b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150ee4fa0_0, 0, 1;
    %wait E_0x150eb7460;
    %delay 2, 0;
    %wait E_0x150eb7460;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150ee55b0_0, 0, 1;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x150ed8b20_0, 0, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x150ed8bd0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x150ed8ce0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x150ed88d0_0, 0, 16;
    %load/vec4 v0x150ed8b20_0;
    %load/vec4 v0x150ed8bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150ed8ce0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150ed88d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150ed89c0_0, 0, 32;
    %load/vec4 v0x150ed89c0_0;
    %store/vec4 v0x150ee5450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x150ee5150_0, 0, 32;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x150ed8770_0, 0, 32;
    %load/vec4 v0x150ee5340_0;
    %load/vec4 v0x150ed8770_0;
    %cmp/e;
    %jmp/0xz  T_12.0, 4;
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 4 86 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x150ed8770_0, v0x150ee5340_0 {0 0 0};
T_12.1 ;
    %wait E_0x150eb7460;
    %delay 2, 0;
    %load/vec4 v0x150ed8770_0;
    %addi 4, 0, 32;
    %store/vec4 v0x150ed8770_0, 0, 32;
    %load/vec4 v0x150ee5340_0;
    %load/vec4 v0x150ed8770_0;
    %cmp/e;
    %jmp/0xz  T_12.2, 4;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 4 91 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x150ed8770_0, v0x150ee5340_0 {0 0 0};
T_12.3 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x150ed8820_0, 0, 5;
    %pushi/vec4 29, 0, 32;
T_12.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.5, 5;
    %jmp/1 T_12.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x150ed8b20_0, 0, 6;
    %load/vec4 v0x150ed8820_0;
    %store/vec4 v0x150ed8bd0_0, 0, 5;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x150ed8ce0_0, 0, 5;
    %load/vec4 v0x150ed8820_0;
    %pad/u 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x150ed88d0_0, 0, 16;
    %load/vec4 v0x150ed8b20_0;
    %load/vec4 v0x150ed8bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150ed8ce0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150ed88d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150ed89c0_0, 0, 32;
    %load/vec4 v0x150ed89c0_0;
    %store/vec4 v0x150ee5450_0, 0, 32;
    %wait E_0x150eb7460;
    %delay 2, 0;
    %load/vec4 v0x150ed8770_0;
    %addi 8, 0, 32;
    %store/vec4 v0x150ed8a70_0, 0, 32;
    %load/vec4 v0x150ed88d0_0;
    %pad/u 18;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x150ec2f20_0, 0, 18;
    %load/vec4 v0x150ec2f20_0;
    %parti/s 1, 17, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.6, 8;
    %pushi/vec4 16383, 0, 14;
    %jmp/1 T_12.7, 8;
T_12.6 ; End of true expr.
    %pushi/vec4 0, 0, 14;
    %jmp/0 T_12.7, 8;
 ; End of false expr.
    %blend;
T_12.7;
    %load/vec4 v0x150ec2f20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150ed86d0_0, 0, 32;
    %load/vec4 v0x150ed8770_0;
    %addi 4, 0, 32;
    %load/vec4 v0x150ed86d0_0;
    %add;
    %store/vec4 v0x150ed8770_0, 0, 32;
    %load/vec4 v0x150ee5340_0;
    %load/vec4 v0x150ed8770_0;
    %cmp/e;
    %jmp/0xz  T_12.8, 4;
    %jmp T_12.9;
T_12.8 ;
    %vpi_call/w 4 113 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x150ed8770_0, v0x150ee5340_0 {0 0 0};
T_12.9 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x150ed8b20_0, 0, 6;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x150ed8bd0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x150ed8ce0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x150ed88d0_0, 0, 16;
    %load/vec4 v0x150ed8b20_0;
    %load/vec4 v0x150ed8bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150ed8ce0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150ed88d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150ed89c0_0, 0, 32;
    %load/vec4 v0x150ed89c0_0;
    %store/vec4 v0x150ee5450_0, 0, 32;
    %wait E_0x150eb7460;
    %delay 2, 0;
    %load/vec4 v0x150ee54e0_0;
    %load/vec4 v0x150ed8a70_0;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 4 125 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=%h, actual v0=%h", v0x150ed8a70_0, v0x150ee54e0_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x150ed8770_0;
    %addi 4, 0, 32;
    %store/vec4 v0x150ed8770_0, 0, 32;
    %load/vec4 v0x150ee5340_0;
    %load/vec4 v0x150ed8770_0;
    %cmp/e;
    %jmp/0xz  T_12.12, 4;
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 4 127 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x150ed8770_0, v0x150ee5340_0 {0 0 0};
T_12.13 ;
    %load/vec4 v0x150ed8820_0;
    %addi 1, 0, 5;
    %store/vec4 v0x150ed8820_0, 0, 5;
    %jmp T_12.4;
T_12.5 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x150ed8820_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x150ed8d90_0, 0, 32;
    %pushi/vec4 29, 0, 32;
T_12.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.15, 5;
    %jmp/1 T_12.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x150ed8b20_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x150ed8bd0_0, 0, 5;
    %load/vec4 v0x150ed8820_0;
    %store/vec4 v0x150ed8ce0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x150ed88d0_0, 0, 16;
    %load/vec4 v0x150ed8b20_0;
    %load/vec4 v0x150ed8bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150ed8ce0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150ed88d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150ed89c0_0, 0, 32;
    %load/vec4 v0x150ed89c0_0;
    %store/vec4 v0x150ee5450_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x150ed8d90_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150ee5150_0, 0, 32;
    %wait E_0x150eb7460;
    %delay 2, 0;
    %load/vec4 v0x150ee51e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.16, 8;
    %jmp T_12.17;
T_12.16 ;
    %vpi_call/w 4 149 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.17 ;
    %load/vec4 v0x150ee50c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.18, 8;
    %jmp T_12.19;
T_12.18 ;
    %vpi_call/w 4 150 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.19 ;
    %load/vec4 v0x150ed8770_0;
    %addi 4, 0, 32;
    %store/vec4 v0x150ed8770_0, 0, 32;
    %load/vec4 v0x150ee5340_0;
    %load/vec4 v0x150ed8770_0;
    %cmp/e;
    %jmp/0xz  T_12.20, 4;
    %jmp T_12.21;
T_12.20 ;
    %vpi_call/w 4 152 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x150ed8770_0, v0x150ee5340_0 {0 0 0};
T_12.21 ;
    %load/vec4 v0x150ed8d90_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x150ed8d90_0, 0, 32;
    %load/vec4 v0x150ed8820_0;
    %addi 1, 0, 5;
    %store/vec4 v0x150ed8820_0, 0, 5;
    %jmp T_12.14;
T_12.15 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x150ed8820_0, 0, 5;
    %pushi/vec4 29, 0, 32;
T_12.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.23, 5;
    %jmp/1 T_12.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x150ed8b20_0, 0, 6;
    %load/vec4 v0x150ed8820_0;
    %store/vec4 v0x150ed8bd0_0, 0, 5;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x150ed8ce0_0, 0, 5;
    %load/vec4 v0x150ed8820_0;
    %pad/u 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x150ed88d0_0, 0, 16;
    %load/vec4 v0x150ed8b20_0;
    %load/vec4 v0x150ed8bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150ed8ce0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150ed88d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150ed89c0_0, 0, 32;
    %load/vec4 v0x150ed89c0_0;
    %store/vec4 v0x150ee5450_0, 0, 32;
    %wait E_0x150eb7460;
    %delay 2, 0;
    %load/vec4 v0x150ed8770_0;
    %addi 8, 0, 32;
    %store/vec4 v0x150ed8a70_0, 0, 32;
    %load/vec4 v0x150ed88d0_0;
    %pad/u 18;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x150ec2f20_0, 0, 18;
    %load/vec4 v0x150ec2f20_0;
    %parti/s 1, 17, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.24, 8;
    %pushi/vec4 16383, 0, 14;
    %jmp/1 T_12.25, 8;
T_12.24 ; End of true expr.
    %pushi/vec4 0, 0, 14;
    %jmp/0 T_12.25, 8;
 ; End of false expr.
    %blend;
T_12.25;
    %load/vec4 v0x150ec2f20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150ed86d0_0, 0, 32;
    %load/vec4 v0x150ed8770_0;
    %addi 4, 0, 32;
    %load/vec4 v0x150ed86d0_0;
    %add;
    %store/vec4 v0x150ed8770_0, 0, 32;
    %load/vec4 v0x150ee5340_0;
    %load/vec4 v0x150ed8770_0;
    %cmp/e;
    %jmp/0xz  T_12.26, 4;
    %jmp T_12.27;
T_12.26 ;
    %vpi_call/w 4 175 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x150ed8770_0, v0x150ee5340_0 {0 0 0};
T_12.27 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x150ed8b20_0, 0, 6;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x150ed8bd0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x150ed8ce0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x150ed88d0_0, 0, 16;
    %load/vec4 v0x150ed8b20_0;
    %load/vec4 v0x150ed8bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150ed8ce0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150ed88d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150ed89c0_0, 0, 32;
    %load/vec4 v0x150ed89c0_0;
    %store/vec4 v0x150ee5450_0, 0, 32;
    %wait E_0x150eb7460;
    %delay 2, 0;
    %load/vec4 v0x150ee54e0_0;
    %load/vec4 v0x150ed8a70_0;
    %cmp/e;
    %jmp/0xz  T_12.28, 4;
    %jmp T_12.29;
T_12.28 ;
    %vpi_call/w 4 187 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=%h, actual v0=%h", v0x150ed8a70_0, v0x150ee54e0_0 {0 0 0};
T_12.29 ;
    %load/vec4 v0x150ed8770_0;
    %addi 4, 0, 32;
    %store/vec4 v0x150ed8770_0, 0, 32;
    %load/vec4 v0x150ee5340_0;
    %load/vec4 v0x150ed8770_0;
    %cmp/e;
    %jmp/0xz  T_12.30, 4;
    %jmp T_12.31;
T_12.30 ;
    %vpi_call/w 4 189 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x150ed8770_0, v0x150ee5340_0 {0 0 0};
T_12.31 ;
    %load/vec4 v0x150ed8820_0;
    %addi 1, 0, 5;
    %store/vec4 v0x150ed8820_0, 0, 5;
    %jmp T_12.22;
T_12.23 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x150ed8820_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x150ed8d90_0, 0, 32;
    %pushi/vec4 29, 0, 32;
T_12.32 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.33, 5;
    %jmp/1 T_12.33, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x150ed8b20_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x150ed8bd0_0, 0, 5;
    %load/vec4 v0x150ed8820_0;
    %store/vec4 v0x150ed8ce0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x150ed88d0_0, 0, 16;
    %load/vec4 v0x150ed8b20_0;
    %load/vec4 v0x150ed8bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150ed8ce0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150ed88d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150ed89c0_0, 0, 32;
    %load/vec4 v0x150ed89c0_0;
    %store/vec4 v0x150ee5450_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x150ed8d90_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150ee5150_0, 0, 32;
    %wait E_0x150eb7460;
    %delay 2, 0;
    %load/vec4 v0x150ee51e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.34, 8;
    %jmp T_12.35;
T_12.34 ;
    %vpi_call/w 4 211 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.35 ;
    %load/vec4 v0x150ee50c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.36, 8;
    %jmp T_12.37;
T_12.36 ;
    %vpi_call/w 4 212 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.37 ;
    %load/vec4 v0x150ed8770_0;
    %addi 4, 0, 32;
    %store/vec4 v0x150ed8770_0, 0, 32;
    %load/vec4 v0x150ee5340_0;
    %load/vec4 v0x150ed8770_0;
    %cmp/e;
    %jmp/0xz  T_12.38, 4;
    %jmp T_12.39;
T_12.38 ;
    %vpi_call/w 4 214 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x150ed8770_0, v0x150ee5340_0 {0 0 0};
T_12.39 ;
    %load/vec4 v0x150ed8d90_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x150ed8d90_0, 0, 32;
    %load/vec4 v0x150ed8820_0;
    %addi 1, 0, 5;
    %store/vec4 v0x150ed8820_0, 0, 5;
    %jmp T_12.32;
T_12.33 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x150ed8820_0, 0, 5;
    %pushi/vec4 29, 0, 32;
T_12.40 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.41, 5;
    %jmp/1 T_12.41, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x150ed8b20_0, 0, 6;
    %load/vec4 v0x150ed8820_0;
    %store/vec4 v0x150ed8bd0_0, 0, 5;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x150ed8ce0_0, 0, 5;
    %load/vec4 v0x150ed8820_0;
    %pad/u 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x150ed88d0_0, 0, 16;
    %load/vec4 v0x150ed8b20_0;
    %load/vec4 v0x150ed8bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150ed8ce0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150ed88d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150ed89c0_0, 0, 32;
    %load/vec4 v0x150ed89c0_0;
    %store/vec4 v0x150ee5450_0, 0, 32;
    %wait E_0x150eb7460;
    %delay 2, 0;
    %load/vec4 v0x150ed8770_0;
    %addi 8, 0, 32;
    %store/vec4 v0x150ed8a70_0, 0, 32;
    %load/vec4 v0x150ed8770_0;
    %addi 4, 0, 32;
    %store/vec4 v0x150ed8770_0, 0, 32;
    %load/vec4 v0x150ee5340_0;
    %load/vec4 v0x150ed8770_0;
    %cmp/e;
    %jmp/0xz  T_12.42, 4;
    %jmp T_12.43;
T_12.42 ;
    %vpi_call/w 4 235 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x150ed8770_0, v0x150ee5340_0 {0 0 0};
T_12.43 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x150ed8b20_0, 0, 6;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x150ed8bd0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x150ed8ce0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x150ed88d0_0, 0, 16;
    %load/vec4 v0x150ed8b20_0;
    %load/vec4 v0x150ed8bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150ed8ce0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150ed88d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150ed89c0_0, 0, 32;
    %load/vec4 v0x150ed89c0_0;
    %store/vec4 v0x150ee5450_0, 0, 32;
    %wait E_0x150eb7460;
    %delay 2, 0;
    %load/vec4 v0x150ee54e0_0;
    %load/vec4 v0x150ed8a70_0;
    %cmp/e;
    %jmp/0xz  T_12.44, 4;
    %jmp T_12.45;
T_12.44 ;
    %vpi_call/w 4 247 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=%h, actual v0=%h", v0x150ed8a70_0, v0x150ee54e0_0 {0 0 0};
T_12.45 ;
    %load/vec4 v0x150ed8770_0;
    %addi 4, 0, 32;
    %store/vec4 v0x150ed8770_0, 0, 32;
    %load/vec4 v0x150ee5340_0;
    %load/vec4 v0x150ed8770_0;
    %cmp/e;
    %jmp/0xz  T_12.46, 4;
    %jmp T_12.47;
T_12.46 ;
    %vpi_call/w 4 249 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x150ed8770_0, v0x150ee5340_0 {0 0 0};
T_12.47 ;
    %load/vec4 v0x150ed8820_0;
    %addi 1, 0, 5;
    %store/vec4 v0x150ed8820_0, 0, 5;
    %jmp T_12.40;
T_12.41 ;
    %pop/vec4 1;
    %end;
    .scope S_0x150eb8a50;
t_0 %join;
    %end;
    .thread T_12;
    .scope S_0x150e89eb0;
T_13 ;
    %wait E_0x150ec36c0;
    %load/vec4 v0x150ee5f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x150ee5d50_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x150ee5e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x150ee5eb0_0;
    %assign/vec4 v0x150ee5d50_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "test/tb/bgezal_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
