// Seed: 3463767544
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    output tri1 id_2,
    input supply1 id_3
);
  wire id_5;
  module_0(
      id_5, id_5, id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = 1'b0;
  wire id_21;
  id_22 :
  assert property (@(posedge id_9) id_9)
  else $display(id_18, id_5 == id_2 - 1);
  initial begin
    id_14 <= 1;
    id_6 = 1'b0;
  end
  module_0(
      id_9, id_6, id_10
  );
endmodule
