Fitter report for ALU
Mon Jul 20 10:02:55 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. Output Pin Default Load For Reported TCO
 16. Fitter Resource Utilization by Entity
 17. Delay Chain Summary
 18. Pad To Core Delay Chain Fanout
 19. Non-Global High Fan-Out Signals
 20. Other Routing Usage Summary
 21. LAB Logic Elements
 22. LAB Signals Sourced
 23. LAB Signals Sourced Out
 24. LAB Distinct Inputs
 25. Fitter Device Options
 26. Operating Settings and Conditions
 27. Fitter Messages
 28. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Mon Jul 20 10:02:55 2020           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; ALU                                             ;
; Top-level Entity Name              ; ALU                                             ;
; Family                             ; Cyclone II                                      ;
; Device                             ; EP2C5F256C6                                     ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 636 / 4,608 ( 14 % )                            ;
;     Total combinational functions  ; 636 / 4,608 ( 14 % )                            ;
;     Dedicated logic registers      ; 0 / 4,608 ( 0 % )                               ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 109 / 158 ( 69 % )                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0 / 119,808 ( 0 % )                             ;
; Embedded Multiplier 9-bit elements ; 0 / 26 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; AUTO                           ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 749 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 749 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 746     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 3       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Arman_PC/Desktop/ALU/output_files/ALU.pin.


+--------------------------------------------------------------------+
; Fitter Resource Usage Summary                                      ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Total logic elements                        ; 636 / 4,608 ( 14 % ) ;
;     -- Combinational with no register       ; 636                  ;
;     -- Register only                        ; 0                    ;
;     -- Combinational with a register        ; 0                    ;
;                                             ;                      ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 361                  ;
;     -- 3 input functions                    ; 248                  ;
;     -- <=2 input functions                  ; 27                   ;
;     -- Register only                        ; 0                    ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 542                  ;
;     -- arithmetic mode                      ; 94                   ;
;                                             ;                      ;
; Total registers*                            ; 0 / 5,058 ( 0 % )    ;
;     -- Dedicated logic registers            ; 0 / 4,608 ( 0 % )    ;
;     -- I/O registers                        ; 0 / 450 ( 0 % )      ;
;                                             ;                      ;
; Total LABs:  partially or completely used   ; 43 / 288 ( 15 % )    ;
; Virtual pins                                ; 0                    ;
; I/O pins                                    ; 109 / 158 ( 69 % )   ;
;     -- Clock pins                           ; 2 / 4 ( 50 % )       ;
;                                             ;                      ;
; Global signals                              ; 0                    ;
; M4Ks                                        ; 0 / 26 ( 0 % )       ;
; Total block memory bits                     ; 0 / 119,808 ( 0 % )  ;
; Total block memory implementation bits      ; 0 / 119,808 ( 0 % )  ;
; Embedded Multiplier 9-bit elements          ; 0 / 26 ( 0 % )       ;
; PLLs                                        ; 0 / 2 ( 0 % )        ;
; Global clocks                               ; 0 / 8 ( 0 % )        ;
; JTAGs                                       ; 0 / 1 ( 0 % )        ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )        ;
; CRC blocks                                  ; 0 / 1 ( 0 % )        ;
; Average interconnect usage (total/H/V)      ; 6% / 6% / 5%         ;
; Peak interconnect usage (total/H/V)         ; 6% / 7% / 6%         ;
; Maximum fan-out                             ; 86                   ;
; Highest non-global fan-out                  ; 86                   ;
; Total fan-out                               ; 2278                 ;
; Average fan-out                             ; 3.05                 ;
+---------------------------------------------+----------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 636 / 4608 ( 14 % ) ; 0 / 4608 ( 0 % )               ;
;     -- Combinational with no register       ; 636                 ; 0                              ;
;     -- Register only                        ; 0                   ; 0                              ;
;     -- Combinational with a register        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 361                 ; 0                              ;
;     -- 3 input functions                    ; 248                 ; 0                              ;
;     -- <=2 input functions                  ; 27                  ; 0                              ;
;     -- Register only                        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 542                 ; 0                              ;
;     -- arithmetic mode                      ; 94                  ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 0                   ; 0                              ;
;     -- Dedicated logic registers            ; 0 / 4608 ( 0 % )    ; 0 / 4608 ( 0 % )               ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 43 / 288 ( 15 % )   ; 0 / 288 ( 0 % )                ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 109                 ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 26 ( 0 % )      ; 0 / 26 ( 0 % )                 ;
; Total memory bits                           ; 0                   ; 0                              ;
; Total RAM block bits                        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 0                   ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 0                              ;
;     -- Output Connections                   ; 0                   ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 2278                ; 0                              ;
;     -- Registered Connections               ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 0                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 73                  ; 0                              ;
;     -- Output Ports                         ; 36                  ; 0                              ;
;     -- Bidir Ports                          ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                        ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; cin         ; G15   ; 3        ; 28           ; 9            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in1[0]      ; H16   ; 3        ; 28           ; 7            ; 0           ; 11                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in1[10]     ; R10   ; 4        ; 17           ; 0            ; 0           ; 10                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in1[11]     ; L10   ; 4        ; 17           ; 0            ; 1           ; 10                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in1[12]     ; P11   ; 4        ; 17           ; 0            ; 3           ; 10                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in1[13]     ; N11   ; 4        ; 19           ; 0            ; 0           ; 9                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in1[14]     ; M16   ; 3        ; 28           ; 4            ; 0           ; 9                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in1[15]     ; K16   ; 3        ; 28           ; 6            ; 1           ; 9                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in1[16]     ; F16   ; 3        ; 28           ; 10           ; 3           ; 10                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in1[17]     ; F15   ; 3        ; 28           ; 9            ; 0           ; 9                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in1[18]     ; T10   ; 4        ; 19           ; 0            ; 3           ; 9                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in1[19]     ; R12   ; 4        ; 21           ; 0            ; 0           ; 9                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in1[1]      ; H15   ; 3        ; 28           ; 7            ; 1           ; 11                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in1[20]     ; H12   ; 3        ; 28           ; 8            ; 1           ; 10                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in1[21]     ; T12   ; 4        ; 21           ; 0            ; 1           ; 9                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in1[22]     ; B12   ; 2        ; 21           ; 14           ; 0           ; 11                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in1[23]     ; C12   ; 2        ; 24           ; 14           ; 0           ; 9                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in1[24]     ; L15   ; 3        ; 28           ; 5            ; 2           ; 10                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in1[25]     ; K10   ; 4        ; 19           ; 0            ; 1           ; 10                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in1[26]     ; F9    ; 2        ; 17           ; 14           ; 3           ; 10                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in1[27]     ; A11   ; 2        ; 21           ; 14           ; 2           ; 10                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in1[28]     ; G13   ; 3        ; 28           ; 11           ; 3           ; 10                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in1[29]     ; B13   ; 2        ; 24           ; 14           ; 1           ; 10                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in1[2]      ; F10   ; 2        ; 17           ; 14           ; 2           ; 10                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in1[30]     ; H11   ; 3        ; 28           ; 10           ; 1           ; 11                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in1[31]     ; D16   ; 3        ; 28           ; 11           ; 0           ; 13                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in1[3]      ; G16   ; 3        ; 28           ; 9            ; 2           ; 10                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in1[4]      ; G12   ; 3        ; 28           ; 10           ; 0           ; 10                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in1[5]      ; L7    ; 4        ; 9            ; 0            ; 3           ; 9                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in1[6]      ; N10   ; 4        ; 14           ; 0            ; 2           ; 10                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in1[7]      ; N9    ; 4        ; 14           ; 0            ; 3           ; 9                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in1[8]      ; B9    ; 2        ; 14           ; 14           ; 3           ; 11                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in1[9]      ; D11   ; 2        ; 14           ; 14           ; 0           ; 10                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in2[0]      ; G7    ; 2        ; 7            ; 14           ; 3           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in2[10]     ; L16   ; 3        ; 28           ; 5            ; 1           ; 5                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in2[11]     ; T11   ; 4        ; 14           ; 0            ; 1           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in2[12]     ; N8    ; 4        ; 7            ; 0            ; 2           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in2[13]     ; K11   ; 4        ; 19           ; 0            ; 2           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in2[14]     ; T9    ; 4        ; 12           ; 0            ; 1           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in2[15]     ; M14   ; 3        ; 28           ; 5            ; 4           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in2[16]     ; J11   ; 3        ; 28           ; 10           ; 2           ; 5                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in2[17]     ; J12   ; 3        ; 28           ; 8            ; 0           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in2[18]     ; K15   ; 3        ; 28           ; 6            ; 0           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in2[19]     ; L9    ; 4        ; 17           ; 0            ; 2           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in2[1]      ; A9    ; 2        ; 14           ; 14           ; 2           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in2[20]     ; M15   ; 3        ; 28           ; 4            ; 1           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in2[21]     ; L14   ; 3        ; 28           ; 5            ; 3           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in2[22]     ; P13   ; 4        ; 21           ; 0            ; 2           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in2[23]     ; D14   ; 3        ; 28           ; 12           ; 0           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in2[24]     ; L8    ; 4        ; 9            ; 0            ; 2           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in2[25]     ; K1    ; 1        ; 0            ; 5            ; 1           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in2[26]     ; A12   ; 2        ; 21           ; 14           ; 1           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in2[27]     ; G6    ; 2        ; 7            ; 14           ; 2           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in2[28]     ; A8    ; 2        ; 12           ; 14           ; 0           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in2[29]     ; A6    ; 2        ; 7            ; 14           ; 1           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in2[2]      ; J16   ; 3        ; 28           ; 7            ; 3           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in2[30]     ; C5    ; 2        ; 5            ; 14           ; 2           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in2[31]     ; B7    ; 2        ; 12           ; 14           ; 2           ; 7                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in2[3]      ; J15   ; 3        ; 28           ; 7            ; 2           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in2[4]      ; N16   ; 3        ; 28           ; 4            ; 2           ; 5                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in2[5]      ; D10   ; 2        ; 14           ; 14           ; 1           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in2[6]      ; K2    ; 1        ; 0            ; 5            ; 0           ; 5                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in2[7]      ; R11   ; 4        ; 14           ; 0            ; 0           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in2[8]      ; B11   ; 2        ; 24           ; 14           ; 3           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; in2[9]      ; E16   ; 3        ; 28           ; 12           ; 4           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; opcode[0]   ; D8    ; 2        ; 9            ; 14           ; 2           ; 62                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; opcode[1]   ; F8    ; 2        ; 9            ; 14           ; 1           ; 70                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; opcode[2]   ; B10   ; 2        ; 17           ; 14           ; 0           ; 37                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; shiftamt[0] ; G11   ; 2        ; 19           ; 14           ; 2           ; 66                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; shiftamt[1] ; A7    ; 2        ; 12           ; 14           ; 1           ; 86                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; shiftamt[2] ; C11   ; 2        ; 19           ; 14           ; 0           ; 52                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; shiftamt[3] ; A10   ; 2        ; 17           ; 14           ; 1           ; 33                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; shiftamt[4] ; G10   ; 2        ; 19           ; 14           ; 1           ; 55                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                            ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Eq       ; F7    ; 2        ; 9            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Overflow ; T6    ; 4        ; 7            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Sign     ; A5    ; 2        ; 3            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Zero     ; D13   ; 3        ; 28           ; 12           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out[0]   ; D15   ; 3        ; 28           ; 11           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out[10]  ; T7    ; 4        ; 7            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out[11]  ; K4    ; 1        ; 0            ; 5            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out[12]  ; R7    ; 4        ; 7            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out[13]  ; K5    ; 1        ; 0            ; 5            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out[14]  ; R8    ; 4        ; 9            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out[15]  ; C13   ; 2        ; 26           ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out[16]  ; B6    ; 2        ; 7            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out[17]  ; P16   ; 3        ; 28           ; 3            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out[18]  ; L12   ; 4        ; 24           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out[19]  ; P12   ; 4        ; 21           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out[1]   ; B14   ; 2        ; 26           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out[20]  ; P15   ; 3        ; 28           ; 3            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out[21]  ; A13   ; 2        ; 24           ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out[22]  ; C4    ; 2        ; 5            ; 14           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out[23]  ; H13   ; 3        ; 28           ; 11           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out[24]  ; B4    ; 2        ; 3            ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out[25]  ; E1    ; 1        ; 0            ; 11           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out[26]  ; A3    ; 2        ; 1            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out[27]  ; F3    ; 1        ; 0            ; 11           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out[28]  ; B5    ; 2        ; 3            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out[29]  ; D4    ; 1        ; 0            ; 11           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out[2]   ; B3    ; 2        ; 1            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out[30]  ; E2    ; 1        ; 0            ; 11           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out[31]  ; A4    ; 2        ; 3            ; 14           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out[3]   ; C14   ; 3        ; 28           ; 12           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out[4]   ; C6    ; 2        ; 5            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out[5]   ; D6    ; 2        ; 5            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out[6]   ; E4    ; 1        ; 0            ; 12           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out[7]   ; R9    ; 4        ; 12           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out[8]   ; E14   ; 3        ; 28           ; 12           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; out[9]   ; T8    ; 4        ; 9            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 11 / 35 ( 31 % ) ; 3.3V          ; --           ;
; 2        ; 40 / 43 ( 93 % ) ; 3.3V          ; --           ;
; 3        ; 34 / 39 ( 87 % ) ; 3.3V          ; --           ;
; 4        ; 27 / 41 ( 66 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 166        ; 2        ; out[26]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A4       ; 165        ; 2        ; out[31]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 163        ; 2        ; Sign                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 155        ; 2        ; in2[29]                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 149        ; 2        ; shiftamt[1]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 148        ; 2        ; in2[28]                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 146        ; 2        ; in2[1]                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 141        ; 2        ; shiftamt[3]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 136        ; 2        ; in1[27]                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 135        ; 2        ; in2[26]                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 132        ; 2        ; out[21]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 128        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 167        ; 2        ; out[2]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B4       ; 164        ; 2        ; out[24]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B5       ; 162        ; 2        ; out[28]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B6       ; 154        ; 2        ; out[16]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 150        ; 2        ; in2[31]                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B9       ; 147        ; 2        ; in1[8]                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 140        ; 2        ; opcode[2]                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 133        ; 2        ; in2[8]                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 134        ; 2        ; in1[22]                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 131        ; 2        ; in1[29]                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ; 127        ; 2        ; out[1]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C1       ; 2          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 3          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 0          ; 1        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C4       ; 161        ; 2        ; out[22]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C5       ; 160        ; 2        ; in2[30]                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C6       ; 159        ; 2        ; out[4]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 137        ; 2        ; shiftamt[2]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ; 130        ; 2        ; in1[23]                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C13      ; 129        ; 2        ; out[15]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ; 123        ; 3        ; out[3]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; C15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C16      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D1       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D2       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D3       ; 8          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D4       ; 9          ; 1        ; out[29]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D5       ; 4          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D6       ; 158        ; 2        ; out[5]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 153        ; 2        ; opcode[0]                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D10      ; 145        ; 2        ; in2[5]                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ; 144        ; 2        ; in1[9]                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D13      ; 124        ; 3        ; Zero                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D14      ; 126        ; 3        ; in2[23]                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D15      ; 120        ; 3        ; out[0]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D16      ; 121        ; 3        ; in1[31]                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 11         ; 1        ; out[25]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E2       ; 12         ; 1        ; out[30]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E3       ; 6          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E4       ; 7          ; 1        ; out[6]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E5       ; 5          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E6       ; 168        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E7       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E10      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E11      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ; 125        ; 3        ; out[8]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E16      ; 122        ; 3        ; in2[9]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 17         ; 1        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ; 15         ; 1        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ; 10         ; 1        ; out[27]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F4       ; 1          ; 1        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; F5       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ; 169        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F7       ; 151        ; 2        ; Eq                                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F8       ; 152        ; 2        ; opcode[1]                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 143        ; 2        ; in1[26]                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ; 142        ; 2        ; in1[2]                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F11      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F15      ; 113        ; 3        ; in1[17]                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F16      ; 114        ; 3        ; in1[16]                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ; 13         ; 1        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 19         ; 1        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ; 156        ; 2        ; in2[27]                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G7       ; 157        ; 2        ; in2[0]                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ; 138        ; 2        ; shiftamt[4]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G11      ; 139        ; 2        ; shiftamt[0]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G12      ; 117        ; 3        ; in1[4]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G13      ; 118        ; 3        ; in1[28]                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G14      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 112        ; 3        ; cin                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G16      ; 111        ; 3        ; in1[3]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 21         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H2       ; 20         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 16         ; 1        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H11      ; 116        ; 3        ; in1[30]                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H12      ; 109        ; 3        ; in1[20]                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H13      ; 119        ; 3        ; out[23]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ; 107        ; 3        ; in1[1]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H16      ; 108        ; 3        ; in1[0]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J1       ; 24         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J2       ; 23         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 32         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J5       ; 22         ; 1        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 115        ; 3        ; in2[16]                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J12      ; 110        ; 3        ; in2[17]                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J13      ; 102        ; 3        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J15      ; 106        ; 3        ; in2[3]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J16      ; 105        ; 3        ; in2[2]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 26         ; 1        ; in2[25]                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K2       ; 25         ; 1        ; in2[6]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K3       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ; 27         ; 1        ; out[11]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K5       ; 28         ; 1        ; out[13]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K6       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K10      ; 71         ; 4        ; in1[25]                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; K11      ; 70         ; 4        ; in2[13]                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; K12      ; 101        ; 3        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 104        ; 3        ; in2[18]                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 103        ; 3        ; in1[15]                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 30         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L2       ; 31         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 37         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L4       ; 41         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L5       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 55         ; 4        ; in1[5]                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; L8       ; 56         ; 4        ; in2[24]                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; L9       ; 66         ; 4        ; in2[19]                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; L10      ; 67         ; 4        ; in1[11]                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; L11      ; 83         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L12      ; 77         ; 4        ; out[18]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; L13      ; 100        ; 3        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ; 96         ; 3        ; in2[21]                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L15      ; 97         ; 3        ; in1[24]                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 98         ; 3        ; in2[10]                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 29         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M2       ; 33         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M3       ; 34         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M4       ; 42         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M5       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M6       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M10      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M11      ; 82         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M12      ; 85         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M13      ; 99         ; 3        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ; 95         ; 3        ; in2[15]                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M15      ; 93         ; 3        ; in2[20]                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M16      ; 94         ; 3        ; in1[14]                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N1       ; 35         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N2       ; 36         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N5       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 52         ; 4        ; in2[12]                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; N9       ; 61         ; 4        ; in1[7]                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; N10      ; 62         ; 4        ; in1[6]                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; N11      ; 72         ; 4        ; in1[13]                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; N12      ; 84         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N13      ; 86         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N14      ; 87         ; 3        ; ~LVDS41p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N15      ; 91         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ; 92         ; 3        ; in2[4]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 38         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 39         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 40         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P4       ; 46         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P5       ; 45         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P6       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P10      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 65         ; 4        ; in1[12]                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; P12      ; 73         ; 4        ; out[19]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; P13      ; 74         ; 4        ; in2[22]                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; P14      ; 88         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P15      ; 89         ; 3        ; out[20]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P16      ; 90         ; 3        ; out[17]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 43         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R4       ; 48         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R5       ; 50         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R6       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R7       ; 54         ; 4        ; out[12]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R8       ; 58         ; 4        ; out[14]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R9       ; 60         ; 4        ; out[7]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R10      ; 68         ; 4        ; in1[10]                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 64         ; 4        ; in2[7]                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 76         ; 4        ; in1[19]                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 79         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R14      ; 81         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T2       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T3       ; 44         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T4       ; 47         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T5       ; 49         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T6       ; 51         ; 4        ; Overflow                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T7       ; 53         ; 4        ; out[10]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T8       ; 57         ; 4        ; out[9]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T9       ; 59         ; 4        ; in2[14]                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T10      ; 69         ; 4        ; in1[18]                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T11      ; 63         ; 4        ; in2[11]                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 75         ; 4        ; in1[21]                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T13      ; 78         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T14      ; 80         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T15      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                      ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------+--------------+
; |ALU                                      ; 636 (2)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 109  ; 0            ; 636 (2)      ; 0 (0)             ; 0 (0)            ; |ALU                                                                                     ; work         ;
;    |lpm_add_sub0:inst|                    ; 33 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 0 (0)             ; 0 (0)            ; |ALU|lpm_add_sub0:inst                                                                   ; work         ;
;       |lpm_add_sub:LPM_ADD_SUB_component| ; 33 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 0 (0)             ; 0 (0)            ; |ALU|lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component                                 ; work         ;
;          |add_sub_4mi:auto_generated|     ; 33 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 0 (0)            ; |ALU|lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated      ; work         ;
;    |lpm_add_sub1:inst5|                   ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; |ALU|lpm_add_sub1:inst5                                                                  ; work         ;
;       |lpm_add_sub:LPM_ADD_SUB_component| ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; |ALU|lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component                                ; work         ;
;          |add_sub_nfh:auto_generated|     ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; |ALU|lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated     ; work         ;
;    |lpm_clshift0:inst1|                   ; 150 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 150 (0)      ; 0 (0)             ; 0 (0)            ; |ALU|lpm_clshift0:inst1                                                                  ; work         ;
;       |lpm_clshift:LPM_CLSHIFT_component| ; 150 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 150 (0)      ; 0 (0)             ; 0 (0)            ; |ALU|lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component                                ; work         ;
;          |lpm_clshift_vjc:auto_generated| ; 150 (150)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 150 (150)    ; 0 (0)             ; 0 (0)            ; |ALU|lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated ; work         ;
;    |lpm_clshift1:inst6|                   ; 160 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (0)      ; 0 (0)             ; 0 (0)            ; |ALU|lpm_clshift1:inst6                                                                  ; work         ;
;       |lpm_clshift:LPM_CLSHIFT_component| ; 160 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (0)      ; 0 (0)             ; 0 (0)            ; |ALU|lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component                                ; work         ;
;          |lpm_clshift_ukb:auto_generated| ; 160 (160)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (160)    ; 0 (0)             ; 0 (0)            ; |ALU|lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated ; work         ;
;    |lpm_compare0:inst7|                   ; 54 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (0)       ; 0 (0)             ; 0 (0)            ; |ALU|lpm_compare0:inst7                                                                  ; work         ;
;       |lpm_compare:LPM_COMPARE_component| ; 54 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (0)       ; 0 (0)             ; 0 (0)            ; |ALU|lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component                                ; work         ;
;          |cmpr_q3h:auto_generated|        ; 54 (54)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (54)      ; 0 (0)             ; 0 (0)            ; |ALU|lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated        ; work         ;
;    |lpm_compare1:inst14|                  ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |ALU|lpm_compare1:inst14                                                                 ; work         ;
;       |lpm_compare:LPM_COMPARE_component| ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |ALU|lpm_compare1:inst14|lpm_compare:LPM_COMPARE_component                               ; work         ;
;          |cmpr_2hi:auto_generated|        ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |ALU|lpm_compare1:inst14|lpm_compare:LPM_COMPARE_component|cmpr_2hi:auto_generated       ; work         ;
;    |lpm_mux1:inst10|                      ; 193 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 193 (0)      ; 0 (0)             ; 0 (0)            ; |ALU|lpm_mux1:inst10                                                                     ; work         ;
;       |lpm_mux:LPM_MUX_component|         ; 193 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 193 (0)      ; 0 (0)             ; 0 (0)            ; |ALU|lpm_mux1:inst10|lpm_mux:LPM_MUX_component                                           ; work         ;
;          |mux_s4e:auto_generated|         ; 193 (193)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 193 (193)    ; 0 (0)             ; 0 (0)            ; |ALU|lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated                    ; work         ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                  ;
+-------------+----------+---------------+---------------+-----------------------+-----+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+-------------+----------+---------------+---------------+-----------------------+-----+
; Eq          ; Output   ; --            ; --            ; --                    ; --  ;
; Zero        ; Output   ; --            ; --            ; --                    ; --  ;
; out[31]     ; Output   ; --            ; --            ; --                    ; --  ;
; out[30]     ; Output   ; --            ; --            ; --                    ; --  ;
; out[29]     ; Output   ; --            ; --            ; --                    ; --  ;
; out[28]     ; Output   ; --            ; --            ; --                    ; --  ;
; out[27]     ; Output   ; --            ; --            ; --                    ; --  ;
; out[26]     ; Output   ; --            ; --            ; --                    ; --  ;
; out[25]     ; Output   ; --            ; --            ; --                    ; --  ;
; out[24]     ; Output   ; --            ; --            ; --                    ; --  ;
; out[23]     ; Output   ; --            ; --            ; --                    ; --  ;
; out[22]     ; Output   ; --            ; --            ; --                    ; --  ;
; out[21]     ; Output   ; --            ; --            ; --                    ; --  ;
; out[20]     ; Output   ; --            ; --            ; --                    ; --  ;
; out[19]     ; Output   ; --            ; --            ; --                    ; --  ;
; out[18]     ; Output   ; --            ; --            ; --                    ; --  ;
; out[17]     ; Output   ; --            ; --            ; --                    ; --  ;
; out[16]     ; Output   ; --            ; --            ; --                    ; --  ;
; out[15]     ; Output   ; --            ; --            ; --                    ; --  ;
; out[14]     ; Output   ; --            ; --            ; --                    ; --  ;
; out[13]     ; Output   ; --            ; --            ; --                    ; --  ;
; out[12]     ; Output   ; --            ; --            ; --                    ; --  ;
; out[11]     ; Output   ; --            ; --            ; --                    ; --  ;
; out[10]     ; Output   ; --            ; --            ; --                    ; --  ;
; out[9]      ; Output   ; --            ; --            ; --                    ; --  ;
; out[8]      ; Output   ; --            ; --            ; --                    ; --  ;
; out[7]      ; Output   ; --            ; --            ; --                    ; --  ;
; out[6]      ; Output   ; --            ; --            ; --                    ; --  ;
; out[5]      ; Output   ; --            ; --            ; --                    ; --  ;
; out[4]      ; Output   ; --            ; --            ; --                    ; --  ;
; out[3]      ; Output   ; --            ; --            ; --                    ; --  ;
; out[2]      ; Output   ; --            ; --            ; --                    ; --  ;
; out[1]      ; Output   ; --            ; --            ; --                    ; --  ;
; out[0]      ; Output   ; --            ; --            ; --                    ; --  ;
; Sign        ; Output   ; --            ; --            ; --                    ; --  ;
; Overflow    ; Output   ; --            ; --            ; --                    ; --  ;
; in1[31]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; in1[30]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; in2[30]     ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in2[31]     ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in1[29]     ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in1[28]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; in2[28]     ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in2[29]     ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in1[27]     ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in1[26]     ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in2[26]     ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in2[27]     ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in1[25]     ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in1[24]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; in2[24]     ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in2[25]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; in1[23]     ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in1[22]     ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in2[22]     ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in2[23]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; in1[21]     ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in1[20]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; in2[20]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; in2[21]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; in1[19]     ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in1[18]     ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in2[18]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; in2[19]     ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in1[17]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; in1[16]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; in2[16]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; in2[17]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; in1[15]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; in1[14]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; in2[14]     ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in2[15]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; in1[13]     ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in1[12]     ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in2[12]     ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in2[13]     ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in1[11]     ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in1[10]     ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in2[10]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; in2[11]     ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in1[9]      ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in1[8]      ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in2[8]      ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in2[9]      ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; in1[7]      ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in1[6]      ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in2[6]      ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; in2[7]      ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in1[5]      ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in1[4]      ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; in2[4]      ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; in2[5]      ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in1[3]      ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; in1[2]      ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in2[2]      ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; in2[3]      ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; in1[1]      ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; in1[0]      ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; in2[0]      ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; in2[1]      ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; opcode[0]   ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; shiftamt[4] ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; shiftamt[3] ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; shiftamt[2] ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; shiftamt[1] ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; shiftamt[0] ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; opcode[1]   ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; cin         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; opcode[2]   ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
+-------------+----------+---------------+---------------+-----------------------+-----+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                           ;
+------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                        ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------+-------------------+---------+
; in1[31]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[31]~62       ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[32]~64    ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~62                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~0              ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[155]~20  ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[191]~43  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[31]~4                  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[31]~6                  ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[92]~51   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[93]~54   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[94]~55   ; 0                 ; 6       ;
;      - inst2~0                                                                                             ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[179]~167 ; 0                 ; 6       ;
; in1[30]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[30]~60       ; 1                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[31]~62    ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~61                ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~0              ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[191]~43  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[91]~22   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[92]~51   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[94]~55   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[190]~107 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[30]~24                 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[30]~25                 ; 1                 ; 6       ;
; in2[30]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[30]~60       ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[31]~62    ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~61                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~0              ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[30]~24                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[30]~25                 ; 0                 ; 6       ;
; in2[31]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[31]~62       ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[32]~64    ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~62                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~0              ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[31]~4                  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[31]~6                  ; 0                 ; 6       ;
;      - inst2~0                                                                                             ; 0                 ; 6       ;
; in1[29]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[29]~58       ; 1                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[30]~60    ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~59                ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~1              ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[61]~40   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[91]~22   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[90]~52   ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[29]~21                 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[29]~22                 ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[190]~109 ; 1                 ; 6       ;
; in1[28]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[28]~56       ; 1                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[29]~58    ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~57                ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~1              ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[61]~40   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[89]~23   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[90]~52   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[60]~80   ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[28]~18                 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[28]~19                 ; 1                 ; 6       ;
; in2[28]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[28]~56       ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[29]~58    ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~57                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~1              ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[28]~18                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[28]~19                 ; 0                 ; 6       ;
; in2[29]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[29]~58       ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[30]~60    ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~59                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~1              ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[29]~21                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[29]~22                 ; 0                 ; 6       ;
; in1[27]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[27]~54       ; 1                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[28]~56    ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~55                ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~2              ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[59]~45   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[89]~23   ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[27]~8                  ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[27]~9                  ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[60]~80   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[88]~56   ; 1                 ; 6       ;
; in1[26]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[26]~52       ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[27]~54    ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~53                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~2              ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[59]~45   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[87]~28   ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[58]~79   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[88]~56   ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[26]~35                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[26]~36                 ; 0                 ; 6       ;
; in2[26]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[26]~52       ; 1                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[27]~54    ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~53                ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~2              ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[26]~35                 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[26]~36                 ; 1                 ; 6       ;
; in2[27]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[27]~54       ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[28]~56    ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~55                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~2              ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[27]~8                  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[27]~9                  ; 0                 ; 6       ;
; in1[25]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[25]~50       ; 1                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[26]~52    ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~51                ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~3              ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[89]~44   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[87]~28   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[58]~79   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[86]~57   ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[25]~32                 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[25]~33                 ; 1                 ; 6       ;
; in1[24]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[24]~48       ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[25]~50    ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~49                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~3              ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[89]~44   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[85]~29   ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[90]~77   ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[24]~28                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[24]~30                 ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[86]~57   ; 0                 ; 6       ;
; in2[24]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[24]~48       ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[25]~50    ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~49                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~3              ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[24]~28                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[24]~30                 ; 0                 ; 6       ;
; in2[25]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[25]~50       ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[26]~52    ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~51                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~3              ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[25]~32                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[25]~33                 ; 0                 ; 6       ;
; in1[23]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[23]~46       ; 1                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[24]~48    ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~47                ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~5              ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[89]~53   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[85]~29   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[90]~77   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[84]~68   ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[23]~73                 ; 1                 ; 6       ;
; in1[22]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[22]~44       ; 1                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[23]~46    ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~45                ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~5              ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[89]~53   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[83]~32   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[86]~76   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[84]~68   ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[22]~70                 ; 1                 ; 6       ;
;      - lpm_compare1:inst14|lpm_compare:LPM_COMPARE_component|cmpr_2hi:auto_generated|aneb_result_wire[0]~4 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[22]~142                ; 1                 ; 6       ;
; in2[22]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[22]~44       ; 1                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[23]~46    ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~45                ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~5              ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[22]~69                 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[22]~70                 ; 1                 ; 6       ;
; in2[23]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[23]~46       ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[24]~48    ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~47                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~5              ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[23]~72                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[23]~73                 ; 0                 ; 6       ;
; in1[21]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[21]~42       ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[22]~44    ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~43                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~6              ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[87]~52   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[83]~32   ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[86]~76   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[82]~69   ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[21]~66                 ; 0                 ; 6       ;
; in1[20]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[20]~40       ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[21]~42    ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~41                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~6              ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[87]~52   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[81]~33   ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[86]~86   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[82]~69   ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[20]~62                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[20]~64                 ; 0                 ; 6       ;
; in2[20]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[20]~40       ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[21]~42    ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~41                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~6              ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[20]~61                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[20]~62                 ; 0                 ; 6       ;
; in2[21]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[21]~42       ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[22]~44    ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~43                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~6              ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[21]~65                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[21]~66                 ; 0                 ; 6       ;
; in1[19]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[19]~38       ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[20]~40    ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~39                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~7              ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[85]~50   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[81]~33   ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[86]~86   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[80]~71   ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[19]~58                 ; 0                 ; 6       ;
; in1[18]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[18]~36       ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[19]~38    ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~37                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~7              ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[85]~50   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[79]~43   ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[84]~85   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[80]~71   ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[18]~148                ; 0                 ; 6       ;
; in2[18]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[18]~36       ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[19]~38    ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~37                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~7              ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[18]~56                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[18]~148                ; 0                 ; 6       ;
; in2[19]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[19]~38       ; 1                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[20]~40    ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~39                ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~7              ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[19]~57                 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[19]~58                 ; 1                 ; 6       ;
; in1[17]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[17]~34       ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[18]~36    ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~35                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~8              ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[83]~49   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[79]~43   ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[84]~85   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[78]~72   ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[17]~47                 ; 0                 ; 6       ;
; in1[16]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[16]~32       ; 1                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[17]~34    ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~33                ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~8              ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[83]~49   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[77]~44   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[82]~83   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[78]~72   ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[16]~43                 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[16]~144                ; 1                 ; 6       ;
; in2[16]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[16]~32       ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[17]~34    ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~33                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~8              ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[16]~43                 ; 0                 ; 6       ;
; in2[17]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[17]~34       ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[18]~36    ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~35                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~8              ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[17]~46                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[17]~47                 ; 0                 ; 6       ;
; in1[15]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[15]~30       ; 1                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[16]~32    ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~31                ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~10             ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[81]~25   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[77]~44   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[82]~83   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[76]~97   ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[15]~114                ; 1                 ; 6       ;
; in1[14]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[14]~28       ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[15]~30    ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~29                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~10             ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[81]~25   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[75]~46   ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[80]~82   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[76]~97   ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[14]~122                ; 0                 ; 6       ;
; in2[14]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[14]~28       ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[15]~30    ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~29                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~10             ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[14]~121                ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[14]~122                ; 0                 ; 6       ;
; in2[15]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[15]~30       ; 1                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[16]~32    ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~31                ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~10             ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[15]~113                ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[15]~114                ; 1                 ; 6       ;
; in1[13]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[13]~26       ; 1                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[14]~28    ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~27                ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~11             ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[79]~24   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[75]~46   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[80]~82   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[74]~98   ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[13]~139                ; 1                 ; 6       ;
; in1[12]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[12]~24       ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[13]~26    ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~25                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~11             ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[79]~24   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[73]~47   ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[78]~72   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[74]~98   ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[12]~135                ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[12]~137                ; 0                 ; 6       ;
; in2[12]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[12]~24       ; 1                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[13]~26    ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~25                ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~11             ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[12]~134                ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[12]~135                ; 1                 ; 6       ;
; in2[13]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[13]~26       ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[14]~28    ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~27                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~11             ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[13]~138                ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[13]~139                ; 0                 ; 6       ;
; in1[11]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[11]~22       ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[12]~24    ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~23                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~12             ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[77]~37   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[73]~47   ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[78]~72   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[72]~100  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[11]~131                ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[11]~133                ; 0                 ; 6       ;
; in1[10]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[10]~20       ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[11]~22    ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~21                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~12             ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[77]~37   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[71]~38   ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[76]~71   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[72]~100  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[10]~125                ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[10]~129                ; 0                 ; 6       ;
; in2[10]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[10]~20       ; 1                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[11]~22    ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~21                ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~12             ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[10]~125                ; 1                 ; 6       ;
; in2[11]                                                                                                    ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[11]~22       ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[12]~24    ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~23                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~12             ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[11]~130                ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[11]~131                ; 0                 ; 6       ;
; in1[9]                                                                                                     ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[9]~18        ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[10]~20    ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~19                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~13             ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[75]~36   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[71]~38   ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[76]~71   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[70]~101  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[9]~118                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[9]~120                 ; 0                 ; 6       ;
; in1[8]                                                                                                     ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[8]~16        ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[9]~18     ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~17                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~13             ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[75]~36   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[69]~39   ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[74]~68   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[70]~101  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[8]~111                 ; 0                 ; 6       ;
;      - lpm_compare1:inst14|lpm_compare:LPM_COMPARE_component|cmpr_2hi:auto_generated|aneb_result_wire[0]~7 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[8]~143                 ; 0                 ; 6       ;
; in2[8]                                                                                                     ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[8]~16        ; 1                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[9]~18     ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~17                ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~13             ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[8]~110                 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[8]~111                 ; 1                 ; 6       ;
; in2[9]                                                                                                     ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[9]~18        ; 1                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[10]~20    ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~19                ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~13             ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[9]~117                 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[9]~118                 ; 1                 ; 6       ;
; in1[7]                                                                                                     ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[7]~14        ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[8]~16     ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~15                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~15             ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[73]~31   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[69]~39   ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[74]~68   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[68]~106  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[7]~146                 ; 0                 ; 6       ;
; in1[6]                                                                                                     ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[6]~12        ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[7]~14     ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~13                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~15             ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[73]~31   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[37]~36   ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[72]~67   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[68]~106  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[6]~104                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[6]~145                 ; 0                 ; 6       ;
; in2[6]                                                                                                     ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[6]~12        ; 1                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[7]~14     ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~13                ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~15             ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[6]~104                 ; 1                 ; 6       ;
; in2[7]                                                                                                     ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[7]~14        ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[8]~16     ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~15                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~15             ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[7]~109                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[7]~146                 ; 0                 ; 6       ;
; in1[5]                                                                                                     ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[5]~10        ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[6]~12     ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~11                ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~16             ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[71]~30   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[37]~36   ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[72]~67   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[36]~107  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[5]~96                  ; 0                 ; 6       ;
; in1[4]                                                                                                     ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[4]~8         ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[5]~10     ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~9                 ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~16             ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[71]~30   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[35]~41   ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[68]~65   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[36]~107  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[4]~99                  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[4]~103                 ; 0                 ; 6       ;
; in2[4]                                                                                                     ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[4]~8         ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[5]~10     ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~9                 ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~16             ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[4]~99                  ; 0                 ; 6       ;
; in2[5]                                                                                                     ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[5]~10        ; 1                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[6]~12     ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~11                ; 1                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~16             ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[5]~95                  ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[5]~96                  ; 1                 ; 6       ;
; in1[3]                                                                                                     ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[3]~6         ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[4]~8      ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~7                 ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~17             ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[69]~28   ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[3]~11                  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[3]~14                  ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[35]~41   ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[68]~65   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[34]~104  ; 0                 ; 6       ;
; in1[2]                                                                                                     ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[2]~4         ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[3]~6      ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~5                 ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~17             ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[69]~28   ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[66]~64   ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[34]~104  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[2]~84                  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[2]~85                  ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[161]~115 ; 0                 ; 6       ;
; in2[2]                                                                                                     ;                   ;         ;
; in2[3]                                                                                                     ;                   ;         ;
; in1[1]                                                                                                     ;                   ;         ;
; in1[0]                                                                                                     ;                   ;         ;
; in2[0]                                                                                                     ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[0]~0         ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[1]~2      ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~1                 ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~18             ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[0]~76                  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[0]~80                  ; 0                 ; 6       ;
; in2[1]                                                                                                     ;                   ;         ;
;      - lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[1]~2         ; 0                 ; 6       ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[2]~4      ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~3                 ; 0                 ; 6       ;
;      - lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~18             ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[1]~87                  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[1]~88                  ; 0                 ; 6       ;
; opcode[0]                                                                                                  ;                   ;         ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~0                                ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~1                                ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[31]~4                  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[31]~5                  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~2                                ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[27]~8                  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[3]~12                  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[3]~13                  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[3]~14                  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[3]~16                  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~4                                ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[28]~18                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~6                                ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[29]~21                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~8                                ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[30]~24                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[16]~27                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[16]~29                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~10                               ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~11                               ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~12                               ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~14                               ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~15                               ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[16]~38                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[16]~39                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[16]~40                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~16                               ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[18]~51                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[18]~52                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[18]~54                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~17                               ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~18                               ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~19                               ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~20                               ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~21                               ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~22                               ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~23                               ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[0]~81                  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~26                               ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~28                               ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~29                               ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~30                               ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~31                               ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[6]~105                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[6]~106                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[6]~107                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~32                               ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~34                               ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~35                               ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~36                               ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~37                               ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~38                               ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~39                               ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[10]~126                ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[10]~127                ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~40                               ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~41                               ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~42                               ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~43                               ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~44                               ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[13]~140                ; 0                 ; 6       ;
;      - inst2                                                                                               ; 0                 ; 6       ;
; shiftamt[4]                                                                                                ;                   ;         ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[182]~22  ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[191]~56  ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[187]~26  ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[164]~27  ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[176]~59  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[3]~13                  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[3]~15                  ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[188]~90  ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[189]~103 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[190]~110 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[190]~117 ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[184]~60  ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[185]~62  ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[186]~64  ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[176]~131 ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[175]~65  ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[176]~133 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[16]~41                 ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[177]~79  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[18]~50                 ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[179]~84  ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[180]~88  ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[180]~144 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[176]~145 ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[181]~92  ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[181]~148 ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[182]~94  ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[182]~151 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[182]~153 ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[183]~96  ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[183]~157 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[0]~78                  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~25                               ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[1]~89                  ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[165]~161 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[4]~101                 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[166]~163 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[167]~164 ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[168]~133 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[168]~165 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[175]~166 ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[169]~141 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[169]~167 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[174]~168 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[170]~169 ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[170]~149 ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[171]~154 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[171]~170 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[172]~171 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[173]~172 ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[191]~162 ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[189]~163 ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[190]~164 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[161]~180 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~46                               ; 0                 ; 6       ;
; shiftamt[3]                                                                                                ;                   ;         ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[182]~22  ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[143]~23  ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[143]~33  ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[143]~34  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[164]~21  ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[191]~48  ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[191]~55  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[164]~27  ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[176]~59  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[162]~37  ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[190]~106 ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[190]~110 ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[176]~131 ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[175]~65  ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[176]~133 ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[176]~145 ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[182]~151 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[0]~78                  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[191]~162 ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[139]~173 ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[189]~163 ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[141]~174 ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[190]~164 ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[136]~175 ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[137]~176 ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[154]~165 ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[138]~177 ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[177]~166 ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[180]~178 ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[181]~179 ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[161]~180 ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[150]~168 ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[151]~169 ; 1                 ; 6       ;
; shiftamt[2]                                                                                                ;                   ;         ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[182]~22  ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[143]~23  ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[143]~33  ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[143]~34  ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[164]~21  ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[191]~41  ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[191]~42  ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[191]~55  ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[164]~27  ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[115]~58  ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[162]~37  ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[107]~49  ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[116]~88  ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[117]~101 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[190]~106 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[112]~119 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[113]~123 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[114]~127 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[176]~131 ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[175]~65  ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[176]~133 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[178]~139 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[179]~141 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[180]~146 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[181]~149 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[182]~151 ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[160]~103 ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[106]~113 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[1]~91                  ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[109]~120 ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[108]~124 ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[110]~126 ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[111]~130 ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[174]~146 ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[170]~150 ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[171]~152 ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[171]~153 ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[191]~162 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[139]~173 ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[189]~163 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[141]~174 ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[190]~164 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[136]~175 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[137]~176 ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[154]~165 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[138]~177 ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[177]~166 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[180]~178 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[181]~179 ; 0                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[161]~180 ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[150]~168 ; 0                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[151]~169 ; 0                 ; 6       ;
; shiftamt[1]                                                                                                ;                   ;         ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[155]~20  ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[143]~26  ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[67]~27   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[67]~29   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[71]~32   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[75]~38   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[191]~41  ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[191]~42  ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[91]~46   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[83]~51   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[87]~54   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[91]~24   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[79]~57   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[87]~30   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[147]~34  ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[163]~63  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[162]~37  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[71]~40   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[79]~45   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[75]~48   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[188]~53  ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[68]~66   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[72]~69   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[140]~73  ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[132]~74  ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[88]~78   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[80]~84   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[84]~87   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[93]~54   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[69]~91   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[73]~92   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[65]~94   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[77]~95   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[89]~97   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[81]~99   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[85]~100  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[94]~55   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[82]~104  ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[86]~105  ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[90]~108  ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[70]~111  ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[66]~112  ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[74]~114  ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[78]~115  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[152]~58  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[92]~59   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[76]~118  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[153]~61  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[90]~63   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[176]~132 ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[144]~66  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[144]~67  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[144]~70  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[144]~73  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[145]~75  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[85]~76   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[81]~77   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[177]~136 ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[86]~80   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[82]~82   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[148]~85  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[148]~86  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[149]~89  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[149]~90  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[76]~99   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[72]~102  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[68]~108  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[70]~110  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[78]~111  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[74]~112  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[69]~116  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[77]~118  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[73]~119  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[80]~123  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[83]~129  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[168]~134 ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[168]~135 ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[175]~138 ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[169]~142 ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[169]~143 ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[172]~155 ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[172]~156 ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[173]~159 ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[154]~165 ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[179]~167 ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[175]~181 ; 1                 ; 6       ;
; shiftamt[0]                                                                                                ;                   ;         ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[155]~20  ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[79]~24   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[81]~25   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[67]~27   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[69]~28   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[71]~30   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[73]~31   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[75]~36   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[77]~37   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[61]~40   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[191]~42  ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[89]~44   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[59]~45   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[83]~49   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[85]~50   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[87]~52   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[89]~53   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[91]~22   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[89]~23   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[87]~28   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[85]~29   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[83]~32   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[81]~33   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[37]~36   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[71]~38   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[69]~39   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[35]~41   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[79]~43   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[77]~44   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[75]~46   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[73]~47   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[92]~51   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[90]~52   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[66]~64   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[68]~65   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[72]~67   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[74]~68   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[76]~71   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[78]~72   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[132]~74  ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[86]~76   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[90]~77   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[58]~79   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[60]~80   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[80]~82   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[82]~83   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[84]~85   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[86]~86   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[93]~54   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[65]~94   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[94]~55   ; 1                 ; 6       ;
;      - lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[66]~112  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[88]~56   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[86]~57   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[84]~68   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[82]~69   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[80]~71   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[78]~72   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[76]~97   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[74]~98   ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[72]~100  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[70]~101  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[34]~104  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[68]~106  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[36]~107  ; 1                 ; 6       ;
;      - lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[179]~167 ; 1                 ; 6       ;
; opcode[1]                                                                                                  ;                   ;         ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~0                                ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[31]~4                  ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[31]~5                  ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~2                                ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~3                                ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[27]~8                  ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[3]~12                  ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[3]~14                  ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[3]~15                  ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~4                                ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~5                                ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[28]~18                 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~6                                ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~7                                ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[29]~21                 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~8                                ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~9                                ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[30]~24                 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[16]~27                 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[16]~29                 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~10                               ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~12                               ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~13                               ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~14                               ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[16]~38                 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[16]~39                 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[16]~40                 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~16                               ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[17]~48                 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[18]~51                 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[18]~52                 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[18]~53                 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[18]~54                 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~17                               ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[19]~59                 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~18                               ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~20                               ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[21]~67                 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~21                               ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~23                               ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[23]~74                 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[0]~77                  ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[0]~79                  ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[0]~80                  ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~26                               ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~27                               ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~29                               ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[1]~90                  ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~30                               ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[5]~97                  ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~31                               ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[4]~101                 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[6]~105                 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[6]~106                 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[6]~107                 ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~32                               ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~33                               ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~34                               ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~36                               ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[15]~115                ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~37                               ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~39                               ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[14]~123                ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[10]~126                ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[10]~128                ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~40                               ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~42                               ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~44                               ; 1                 ; 6       ;
;      - inst2                                                                                               ; 1                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~46                               ; 1                 ; 6       ;
; cin                                                                                                        ;                   ;         ;
;      - lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[0]~1      ; 1                 ; 6       ;
; opcode[2]                                                                                                  ;                   ;         ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[31]~7                  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[27]~10                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[3]~16                  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[3]~17                  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[28]~20                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[29]~23                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[30]~26                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[16]~27                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[16]~29                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[24]~31                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[25]~34                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[26]~37                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[16]~39                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[17]~49                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[18]~52                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[19]~60                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[20]~63                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[21]~68                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[22]~71                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[23]~75                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[0]~81                  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[0]~82                  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[2]~86                  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[1]~90                  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[5]~98                  ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[4]~102                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[6]~105                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[8]~112                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[15]~116                ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[9]~119                 ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[14]~124                ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[10]~128                ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[11]~132                ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[12]~136                ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[13]~141                ; 0                 ; 6       ;
;      - inst2~0                                                                                             ; 0                 ; 6       ;
;      - lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[7]~147                 ; 0                 ; 6       ;
+------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                ;
+------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                 ; Fan-Out ;
+------------------------------------------------------------------------------------------------------+---------+
; shiftamt[1]                                                                                          ; 86      ;
; opcode[1]                                                                                            ; 70      ;
; shiftamt[0]                                                                                          ; 66      ;
; opcode[0]                                                                                            ; 62      ;
; shiftamt[4]                                                                                          ; 55      ;
; shiftamt[2]                                                                                          ; 52      ;
; opcode[2]                                                                                            ; 37      ;
; shiftamt[3]                                                                                          ; 33      ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[143]~23   ; 33      ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[16]~27                  ; 26      ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[164]~21   ; 26      ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[16]~29                  ; 25      ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[176]~59   ; 25      ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~20              ; 24      ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~62                 ; 24      ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[16]~44                  ; 22      ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[143]~33   ; 16      ;
; in1[31]                                                                                              ; 13      ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[176]~133  ; 12      ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[176]~131  ; 12      ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[164]~27   ; 12      ;
; in1[0]                                                                                               ; 11      ;
; in1[1]                                                                                               ; 11      ;
; in1[8]                                                                                               ; 11      ;
; in1[22]                                                                                              ; 11      ;
; in1[30]                                                                                              ; 11      ;
; in1[2]                                                                                               ; 10      ;
; in1[3]                                                                                               ; 10      ;
; in1[4]                                                                                               ; 10      ;
; in1[6]                                                                                               ; 10      ;
; in1[9]                                                                                               ; 10      ;
; in1[10]                                                                                              ; 10      ;
; in1[11]                                                                                              ; 10      ;
; in1[12]                                                                                              ; 10      ;
; in1[16]                                                                                              ; 10      ;
; in1[20]                                                                                              ; 10      ;
; in1[24]                                                                                              ; 10      ;
; in1[25]                                                                                              ; 10      ;
; in1[26]                                                                                              ; 10      ;
; in1[27]                                                                                              ; 10      ;
; in1[28]                                                                                              ; 10      ;
; in1[29]                                                                                              ; 10      ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aleb                    ; 10      ;
; in1[5]                                                                                               ; 9       ;
; in1[7]                                                                                               ; 9       ;
; in1[13]                                                                                              ; 9       ;
; in1[14]                                                                                              ; 9       ;
; in1[15]                                                                                              ; 9       ;
; in1[17]                                                                                              ; 9       ;
; in1[18]                                                                                              ; 9       ;
; in1[19]                                                                                              ; 9       ;
; in1[21]                                                                                              ; 9       ;
; in1[23]                                                                                              ; 9       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[175]~65   ; 8       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[143]~34   ; 8       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[182]~22   ; 8       ;
; in2[31]                                                                                              ; 7       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[93]~54    ; 7       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[162]~37   ; 7       ;
; in2[1]                                                                                               ; 6       ;
; in2[0]                                                                                               ; 6       ;
; in2[3]                                                                                               ; 6       ;
; in2[2]                                                                                               ; 6       ;
; in2[5]                                                                                               ; 6       ;
; in2[7]                                                                                               ; 6       ;
; in2[9]                                                                                               ; 6       ;
; in2[8]                                                                                               ; 6       ;
; in2[11]                                                                                              ; 6       ;
; in2[13]                                                                                              ; 6       ;
; in2[12]                                                                                              ; 6       ;
; in2[15]                                                                                              ; 6       ;
; in2[14]                                                                                              ; 6       ;
; in2[17]                                                                                              ; 6       ;
; in2[19]                                                                                              ; 6       ;
; in2[18]                                                                                              ; 6       ;
; in2[21]                                                                                              ; 6       ;
; in2[20]                                                                                              ; 6       ;
; in2[23]                                                                                              ; 6       ;
; in2[22]                                                                                              ; 6       ;
; in2[25]                                                                                              ; 6       ;
; in2[24]                                                                                              ; 6       ;
; in2[27]                                                                                              ; 6       ;
; in2[26]                                                                                              ; 6       ;
; in2[29]                                                                                              ; 6       ;
; in2[28]                                                                                              ; 6       ;
; in2[30]                                                                                              ; 6       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[176]~145  ; 6       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[90]~63    ; 6       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[65]~94    ; 6       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[132]~74   ; 6       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[89]~23    ; 6       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[31]~5                   ; 6       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[191]~42   ; 6       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[191]~41   ; 6       ;
; in2[4]                                                                                               ; 5       ;
; in2[6]                                                                                               ; 5       ;
; in2[10]                                                                                              ; 5       ;
; in2[16]                                                                                              ; 5       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[82]~69    ; 5       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[84]~68    ; 5       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[86]~57    ; 5       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[88]~56    ; 5       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[66]~112   ; 5       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[70]~111   ; 5       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[69]~91    ; 5       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[68]~66    ; 5       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[83]~32    ; 5       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[87]~28    ; 5       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[71]~32    ; 5       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[155]~20   ; 5       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[182]~151  ; 4       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[82]~82    ; 4       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[86]~80    ; 4       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[16]~42                  ; 4       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[78]~72    ; 4       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[80]~71    ; 4       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[92]~59    ; 4       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[78]~115   ; 4       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[74]~114   ; 4       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[82]~104   ; 4       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[94]~55    ; 4       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[73]~92    ; 4       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[72]~69    ; 4       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[90]~52    ; 4       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[92]~51    ; 4       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[81]~33    ; 4       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[87]~30    ; 4       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[85]~29    ; 4       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[91]~24    ; 4       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[83]~51    ; 4       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[75]~38    ; 4       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[67]~29    ; 4       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[69]~28    ; 4       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[73]~119   ; 3       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[77]~118   ; 3       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[78]~111   ; 3       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[72]~102   ; 3       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[76]~99    ; 3       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[86]~105   ; 3       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[77]~95    ; 3       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[78]~72    ; 3       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[76]~71    ; 3       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[68]~65    ; 3       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[66]~64    ; 3       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[75]~48    ; 3       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[79]~45    ; 3       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[79]~43    ; 3       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[79]~57    ; 3       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[91]~22    ; 3       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[31]~7                   ; 3       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[87]~54    ; 3       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[77]~37    ; 3       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[75]~36    ; 3       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[71]~30    ; 3       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[81]~25    ; 3       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[79]~24    ; 3       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[18]~149                 ; 2       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[7]~147                  ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[154]~165  ; 2       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[13]~141                 ; 2       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[12]~137                 ; 2       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[11]~133                 ; 2       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[10]~129                 ; 2       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[14]~124                 ; 2       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[9]~120                  ; 2       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[15]~116                 ; 2       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[8]~112                  ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[111]~130  ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[83]~129   ; 2       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[6]~108                  ; 2       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[4]~103                  ; 2       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~31                                ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[108]~124  ; 2       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[5]~98                   ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[109]~120  ; 2       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[1]~94                   ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[69]~116   ; 2       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~29                                ; 2       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[2]~86                   ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[106]~113  ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[74]~112   ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[70]~110   ; 2       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[0]~83                   ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[68]~108   ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[36]~107   ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[68]~106   ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[34]~104   ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[70]~101   ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[72]~100   ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[74]~98    ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[76]~97    ; 2       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[23]~75                  ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[135]~156  ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[151]~95   ; 2       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[22]~71                  ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[134]~152  ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[150]~93   ; 2       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[21]~68                  ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[149]~91   ; 2       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[20]~64                  ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[148]~87   ; 2       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[19]~60                  ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[146]~83   ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[146]~81   ; 2       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[17]~49                  ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[145]~78   ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[81]~77    ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[85]~76    ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[145]~75   ; 2       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[16]~45                  ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[144]~74   ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[176]~135  ; 2       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[26]~37                  ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[138]~129  ; 2       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[25]~34                  ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[137]~125  ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[113]~123  ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[153]~61   ; 2       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[24]~31                  ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[136]~121  ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[112]~119  ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[76]~118   ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[152]~58   ; 2       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[30]~26                  ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[142]~116  ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[142]~113  ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[90]~108   ; 2       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[29]~23                  ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[117]~101  ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[85]~100   ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[81]~99    ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[89]~97    ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[141]~96   ; 2       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[28]~20                  ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[116]~88   ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[84]~87    ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[86]~86    ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[84]~85    ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[80]~84    ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[82]~83    ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[80]~82    ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[60]~80    ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[58]~79    ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[88]~78    ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[90]~77    ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[86]~76    ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[140]~75   ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[74]~68    ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[72]~67    ; 2       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[3]~17                   ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[73]~47    ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[75]~46    ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[77]~44    ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[35]~41    ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[71]~40    ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[69]~39    ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[71]~38    ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[37]~36    ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[147]~34   ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[147]~31   ; 2       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[27]~10                  ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[139]~61   ; 2       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[155]~25   ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[89]~53    ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[87]~52    ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[85]~50    ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[83]~49    ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[91]~46    ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[59]~45    ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[89]~44    ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[61]~40    ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[143]~35   ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[73]~31    ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[67]~27    ; 2       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[143]~26   ; 2       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[32]~64     ; 2       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[19]~38     ; 2       ;
; cin                                                                                                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[18]~148                 ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~46                                ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~45                                ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[7]~146                  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[175]~181  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[151]~169  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[6]~145                  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[150]~168  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[161]~180  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[181]~179  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[180]~178  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[179]~167  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[177]~166  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[16]~144                 ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[138]~177  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[137]~176  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[136]~175  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[190]~164  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[141]~174  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[189]~163  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[139]~173  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[191]~162  ; 1       ;
; inst2                                                                                                ; 1       ;
; inst2~0                                                                                              ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[8]~143                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[22]~142                 ; 1       ;
; lpm_compare1:inst14|lpm_compare:LPM_COMPARE_component|cmpr_2hi:auto_generated|aneb_result_wire[0]~11 ; 1       ;
; lpm_compare1:inst14|lpm_compare:LPM_COMPARE_component|cmpr_2hi:auto_generated|aneb_result_wire[0]~10 ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[13]~140                 ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[173]~172  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~44                                ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[173]~161  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[173]~160  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[173]~159  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[13]~139                 ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[13]~138                 ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[12]~136                 ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~43                                ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[172]~171  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~42                                ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[172]~158  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[172]~157  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[172]~156  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[172]~155  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[12]~135                 ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[12]~134                 ; 1       ;
; lpm_compare1:inst14|lpm_compare:LPM_COMPARE_component|cmpr_2hi:auto_generated|aneb_result_wire[0]~9  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[11]~132                 ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~41                                ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[171]~170  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~40                                ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[171]~154  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[171]~153  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[171]~152  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[11]~131                 ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[11]~130                 ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[10]~128                 ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[10]~127                 ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[170]~151  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[170]~150  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[170]~149  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[170]~169  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[10]~126                 ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[10]~125                 ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[14]~123                 ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[174]~168  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~39                                ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[174]~148  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[174]~147  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[174]~146  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[14]~122                 ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[14]~121                 ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[9]~119                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~38                                ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[169]~167  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~37                                ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[169]~145  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[169]~144  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[169]~143  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[169]~142  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[169]~141  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[9]~118                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[9]~117                  ; 1       ;
; lpm_compare1:inst14|lpm_compare:LPM_COMPARE_component|cmpr_2hi:auto_generated|aneb_result_wire[0]~8  ; 1       ;
; lpm_compare1:inst14|lpm_compare:LPM_COMPARE_component|cmpr_2hi:auto_generated|aneb_result_wire[0]~7  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[15]~115                 ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[175]~166  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~36                                ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[175]~140  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[175]~139  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[175]~138  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[15]~114                 ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[15]~113                 ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~35                                ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[168]~165  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~34                                ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[168]~137  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[168]~136  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[168]~135  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[168]~134  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[168]~133  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[8]~111                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[8]~110                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~33                                ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[167]~164  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~32                                ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[167]~132  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[167]~131  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[7]~109                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[6]~107                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[6]~106                  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[166]~128  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[166]~127  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[110]~126  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[6]~105                  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[166]~163  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[6]~104                  ; 1       ;
; lpm_compare1:inst14|lpm_compare:LPM_COMPARE_component|cmpr_2hi:auto_generated|aneb_result_wire[0]~6  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[4]~102                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[4]~101                  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[132]~162  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[4]~100                  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[164]~125  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[80]~123   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[4]~99                   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[5]~97                   ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[165]~161  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[133]~160  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~30                                ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[165]~122  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[165]~121  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[5]~96                   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[5]~95                   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[1]~93                   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[1]~92                   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[1]~91                   ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[161]~117  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[161]~115  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[1]~90                   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[1]~89                   ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[145]~114  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[1]~88                   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[1]~87                   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~28                                ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~27                                ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~26                                ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~25                                ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~24                                ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[2]~85                   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[2]~84                   ; 1       ;
; lpm_compare1:inst14|lpm_compare:LPM_COMPARE_component|cmpr_2hi:auto_generated|aneb_result_wire[0]~5  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[0]~82                   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[0]~81                   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[0]~80                   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[0]~79                   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[0]~78                   ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[160]~109  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[160]~105  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[160]~103  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[0]~77                   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[0]~76                   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[23]~74                  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[183]~159  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[183]~158  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[183]~157  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~23                                ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[183]~96   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[23]~73                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[23]~72                  ; 1       ;
; lpm_compare1:inst14|lpm_compare:LPM_COMPARE_component|cmpr_2hi:auto_generated|aneb_result_wire[0]~4  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~22                                ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[182]~155  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[182]~154  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[182]~153  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~21                                ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[182]~94   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[22]~70                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[22]~69                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[21]~67                  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[181]~150  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[181]~149  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[181]~148  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~20                                ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[181]~92   ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[149]~90   ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[149]~89   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[21]~66                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[21]~65                  ; 1       ;
; lpm_compare1:inst14|lpm_compare:LPM_COMPARE_component|cmpr_2hi:auto_generated|aneb_result_wire[0]~3  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[20]~63                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~19                                ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[180]~147  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[180]~146  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[180]~144  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~18                                ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[180]~88   ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[148]~86   ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[148]~85   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[20]~62                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[20]~61                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[19]~59                  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[179]~143  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[179]~142  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[179]~141  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~17                                ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[179]~84   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[19]~58                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[19]~57                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[18]~56                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[18]~55                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[18]~54                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[18]~53                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[18]~52                  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[178]~140  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[178]~139  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[18]~51                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[18]~50                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[17]~48                  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[177]~138  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[177]~137  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[177]~136  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~16                                ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[177]~79   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[17]~47                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[17]~46                  ; 1       ;
; lpm_compare1:inst14|lpm_compare:LPM_COMPARE_component|cmpr_2hi:auto_generated|aneb_result_wire[0]~2  ; 1       ;
; lpm_compare1:inst14|lpm_compare:LPM_COMPARE_component|cmpr_2hi:auto_generated|aneb_result_wire[0]~1  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[16]~43                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[16]~41                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[16]~40                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[16]~39                  ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[144]~73   ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[144]~70   ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[144]~67   ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[144]~66   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[16]~38                  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[176]~134  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[176]~132  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~15                                ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[186]~130  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[186]~128  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[114]~127  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~14                                ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[186]~64   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[26]~36                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[26]~35                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~13                                ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[185]~126  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[185]~124  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~12                                ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[185]~62   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[25]~33                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[25]~32                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~11                                ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[184]~122  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[184]~120  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~10                                ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[184]~60   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[24]~30                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[24]~28                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[30]~25                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[30]~24                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~9                                 ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[190]~117  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[190]~110  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[190]~109  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[190]~107  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[190]~106  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~8                                 ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[29]~22                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[29]~21                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~7                                 ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[189]~103  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[189]~102  ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[189]~98   ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[141]~93   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~6                                 ; 1       ;
; lpm_compare1:inst14|lpm_compare:LPM_COMPARE_component|cmpr_2hi:auto_generated|aneb_result_wire[0]~0  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[28]~19                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[28]~18                  ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~5                                 ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[188]~90   ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[188]~89   ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[188]~81   ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[140]~73   ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[140]~70   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~4                                 ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[188]~53   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[3]~16                   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[3]~15                   ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[163]~50   ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[107]~49   ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[163]~42   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[3]~14                   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[3]~13                   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[3]~12                   ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[163]~63   ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[147]~35   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[3]~11                   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[27]~9                   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[27]~8                   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~3                                 ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[187]~62   ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[187]~60   ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[115]~58   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~2                                 ; 1       ;
; lpm_clshift0:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated|sbit_w[187]~26   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[31]~6                   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|result_node[31]~4                   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~1                                 ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[191]~56   ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[191]~55   ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[191]~48   ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[191]~47   ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[191]~43   ; 1       ;
; lpm_clshift1:inst6|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated|sbit_w[143]~39   ; 1       ;
; lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_s4e:auto_generated|_~0                                 ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~19              ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~18              ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~17              ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~16              ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~15              ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~14              ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~13              ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~12              ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~11              ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~10              ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~9               ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~8               ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~7               ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~6               ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~5               ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~4               ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~3               ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~2               ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~1               ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|aeb_int~0               ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~61                 ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~59                 ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~57                 ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~55                 ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~53                 ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~51                 ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~49                 ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~47                 ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~45                 ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~43                 ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~41                 ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~39                 ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~37                 ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~35                 ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~33                 ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~31                 ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~29                 ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~27                 ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~25                 ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~23                 ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~21                 ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~19                 ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~17                 ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~15                 ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~13                 ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~11                 ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~9                  ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~7                  ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~5                  ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~3                  ; 1       ;
; lpm_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_q3h:auto_generated|op_1~1                  ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[31]~63     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[31]~62     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[30]~61     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[30]~60     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[29]~59     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[29]~58     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[28]~57     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[28]~56     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[27]~55     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[27]~54     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[26]~53     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[26]~52     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[25]~51     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[25]~50     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[24]~49     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[24]~48     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[23]~47     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[23]~46     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[22]~45     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[22]~44     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[21]~43     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[21]~42     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[20]~41     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[20]~40     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[19]~39     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[18]~37     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[18]~36     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[17]~35     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[17]~34     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[16]~33     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[16]~32     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[15]~31     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[15]~30     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[14]~29     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[14]~28     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[13]~27     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[13]~26     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[12]~25     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[12]~24     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[11]~23     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[11]~22     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[10]~21     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[10]~20     ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[9]~19      ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[9]~18      ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[8]~17      ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[8]~16      ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[7]~15      ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[7]~14      ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[6]~13      ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[6]~12      ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[5]~11      ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[5]~10      ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[4]~9       ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[4]~8       ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[3]~7       ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[3]~6       ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[2]~5       ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[2]~4       ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[1]~3       ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[1]~2       ; 1       ;
; lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_4mi:auto_generated|result_int[0]~1       ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[31]~62        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[30]~61        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[30]~60        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[29]~59        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[29]~58        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[28]~57        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[28]~56        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[27]~55        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[27]~54        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[26]~53        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[26]~52        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[25]~51        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[25]~50        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[24]~49        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[24]~48        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[23]~47        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[23]~46        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[22]~45        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[22]~44        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[21]~43        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[21]~42        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[20]~41        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[20]~40        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[19]~39        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[19]~38        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[18]~37        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[18]~36        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[17]~35        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[17]~34        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[16]~33        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[16]~32        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[15]~31        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[15]~30        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[14]~29        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[14]~28        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[13]~27        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[13]~26        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[12]~25        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[12]~24        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[11]~23        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[11]~22        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[10]~21        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[10]~20        ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[9]~19         ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[9]~18         ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[8]~17         ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[8]~16         ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[7]~15         ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[7]~14         ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[6]~13         ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[6]~12         ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[5]~11         ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[5]~10         ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[4]~9          ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[4]~8          ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[3]~7          ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[3]~6          ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[2]~5          ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[2]~4          ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[1]~3          ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[1]~2          ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[0]~1          ; 1       ;
; lpm_add_sub1:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_nfh:auto_generated|result[0]~0          ; 1       ;
+------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 1,021 / 15,666 ( 7 % ) ;
; C16 interconnects           ; 40 / 812 ( 5 % )       ;
; C4 interconnects            ; 554 / 11,424 ( 5 % )   ;
; Direct links                ; 44 / 15,666 ( < 1 % )  ;
; Global clocks               ; 0 / 8 ( 0 % )          ;
; Local interconnects         ; 301 / 4,608 ( 7 % )    ;
; R24 interconnects           ; 52 / 652 ( 8 % )       ;
; R4 interconnects            ; 644 / 13,328 ( 5 % )   ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 14.79) ; Number of LABs  (Total = 43) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 0                            ;
; 2                                           ; 2                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 1                            ;
; 13                                          ; 3                            ;
; 14                                          ; 3                            ;
; 15                                          ; 5                            ;
; 16                                          ; 29                           ;
+---------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 14.05) ; Number of LABs  (Total = 43) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 1                            ;
; 1                                            ; 1                            ;
; 2                                            ; 2                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 1                            ;
; 13                                           ; 3                            ;
; 14                                           ; 3                            ;
; 15                                           ; 6                            ;
; 16                                           ; 26                           ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.12) ; Number of LABs  (Total = 43) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 1                            ;
; 1                                               ; 3                            ;
; 2                                               ; 0                            ;
; 3                                               ; 0                            ;
; 4                                               ; 2                            ;
; 5                                               ; 6                            ;
; 6                                               ; 7                            ;
; 7                                               ; 3                            ;
; 8                                               ; 2                            ;
; 9                                               ; 3                            ;
; 10                                              ; 4                            ;
; 11                                              ; 1                            ;
; 12                                              ; 4                            ;
; 13                                              ; 1                            ;
; 14                                              ; 3                            ;
; 15                                              ; 0                            ;
; 16                                              ; 3                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 21.58) ; Number of LABs  (Total = 43) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 2                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 1                            ;
; 10                                           ; 0                            ;
; 11                                           ; 4                            ;
; 12                                           ; 1                            ;
; 13                                           ; 0                            ;
; 14                                           ; 1                            ;
; 15                                           ; 1                            ;
; 16                                           ; 0                            ;
; 17                                           ; 4                            ;
; 18                                           ; 0                            ;
; 19                                           ; 1                            ;
; 20                                           ; 1                            ;
; 21                                           ; 1                            ;
; 22                                           ; 1                            ;
; 23                                           ; 5                            ;
; 24                                           ; 4                            ;
; 25                                           ; 2                            ;
; 26                                           ; 4                            ;
; 27                                           ; 2                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 3                            ;
; 31                                           ; 0                            ;
; 32                                           ; 2                            ;
; 33                                           ; 3                            ;
+----------------------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119004): Automatically selected device EP2C5F256C6 for design ALU
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C8F256C6 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location C3
    Info (169125): Pin ~nCSO~ is reserved at location F4
    Info (169125): Pin ~LVDS41p/nCEO~ is reserved at location N14
Critical Warning (169085): No exact pin location assignment(s) for 109 pins of 109 total pins
    Info (169086): Pin Eq not assigned to an exact location on the device
    Info (169086): Pin Zero not assigned to an exact location on the device
    Info (169086): Pin out[31] not assigned to an exact location on the device
    Info (169086): Pin out[30] not assigned to an exact location on the device
    Info (169086): Pin out[29] not assigned to an exact location on the device
    Info (169086): Pin out[28] not assigned to an exact location on the device
    Info (169086): Pin out[27] not assigned to an exact location on the device
    Info (169086): Pin out[26] not assigned to an exact location on the device
    Info (169086): Pin out[25] not assigned to an exact location on the device
    Info (169086): Pin out[24] not assigned to an exact location on the device
    Info (169086): Pin out[23] not assigned to an exact location on the device
    Info (169086): Pin out[22] not assigned to an exact location on the device
    Info (169086): Pin out[21] not assigned to an exact location on the device
    Info (169086): Pin out[20] not assigned to an exact location on the device
    Info (169086): Pin out[19] not assigned to an exact location on the device
    Info (169086): Pin out[18] not assigned to an exact location on the device
    Info (169086): Pin out[17] not assigned to an exact location on the device
    Info (169086): Pin out[16] not assigned to an exact location on the device
    Info (169086): Pin out[15] not assigned to an exact location on the device
    Info (169086): Pin out[14] not assigned to an exact location on the device
    Info (169086): Pin out[13] not assigned to an exact location on the device
    Info (169086): Pin out[12] not assigned to an exact location on the device
    Info (169086): Pin out[11] not assigned to an exact location on the device
    Info (169086): Pin out[10] not assigned to an exact location on the device
    Info (169086): Pin out[9] not assigned to an exact location on the device
    Info (169086): Pin out[8] not assigned to an exact location on the device
    Info (169086): Pin out[7] not assigned to an exact location on the device
    Info (169086): Pin out[6] not assigned to an exact location on the device
    Info (169086): Pin out[5] not assigned to an exact location on the device
    Info (169086): Pin out[4] not assigned to an exact location on the device
    Info (169086): Pin out[3] not assigned to an exact location on the device
    Info (169086): Pin out[2] not assigned to an exact location on the device
    Info (169086): Pin out[1] not assigned to an exact location on the device
    Info (169086): Pin out[0] not assigned to an exact location on the device
    Info (169086): Pin Sign not assigned to an exact location on the device
    Info (169086): Pin Overflow not assigned to an exact location on the device
    Info (169086): Pin in1[31] not assigned to an exact location on the device
    Info (169086): Pin in1[30] not assigned to an exact location on the device
    Info (169086): Pin in2[30] not assigned to an exact location on the device
    Info (169086): Pin in2[31] not assigned to an exact location on the device
    Info (169086): Pin in1[29] not assigned to an exact location on the device
    Info (169086): Pin in1[28] not assigned to an exact location on the device
    Info (169086): Pin in2[28] not assigned to an exact location on the device
    Info (169086): Pin in2[29] not assigned to an exact location on the device
    Info (169086): Pin in1[27] not assigned to an exact location on the device
    Info (169086): Pin in1[26] not assigned to an exact location on the device
    Info (169086): Pin in2[26] not assigned to an exact location on the device
    Info (169086): Pin in2[27] not assigned to an exact location on the device
    Info (169086): Pin in1[25] not assigned to an exact location on the device
    Info (169086): Pin in1[24] not assigned to an exact location on the device
    Info (169086): Pin in2[24] not assigned to an exact location on the device
    Info (169086): Pin in2[25] not assigned to an exact location on the device
    Info (169086): Pin in1[23] not assigned to an exact location on the device
    Info (169086): Pin in1[22] not assigned to an exact location on the device
    Info (169086): Pin in2[22] not assigned to an exact location on the device
    Info (169086): Pin in2[23] not assigned to an exact location on the device
    Info (169086): Pin in1[21] not assigned to an exact location on the device
    Info (169086): Pin in1[20] not assigned to an exact location on the device
    Info (169086): Pin in2[20] not assigned to an exact location on the device
    Info (169086): Pin in2[21] not assigned to an exact location on the device
    Info (169086): Pin in1[19] not assigned to an exact location on the device
    Info (169086): Pin in1[18] not assigned to an exact location on the device
    Info (169086): Pin in2[18] not assigned to an exact location on the device
    Info (169086): Pin in2[19] not assigned to an exact location on the device
    Info (169086): Pin in1[17] not assigned to an exact location on the device
    Info (169086): Pin in1[16] not assigned to an exact location on the device
    Info (169086): Pin in2[16] not assigned to an exact location on the device
    Info (169086): Pin in2[17] not assigned to an exact location on the device
    Info (169086): Pin in1[15] not assigned to an exact location on the device
    Info (169086): Pin in1[14] not assigned to an exact location on the device
    Info (169086): Pin in2[14] not assigned to an exact location on the device
    Info (169086): Pin in2[15] not assigned to an exact location on the device
    Info (169086): Pin in1[13] not assigned to an exact location on the device
    Info (169086): Pin in1[12] not assigned to an exact location on the device
    Info (169086): Pin in2[12] not assigned to an exact location on the device
    Info (169086): Pin in2[13] not assigned to an exact location on the device
    Info (169086): Pin in1[11] not assigned to an exact location on the device
    Info (169086): Pin in1[10] not assigned to an exact location on the device
    Info (169086): Pin in2[10] not assigned to an exact location on the device
    Info (169086): Pin in2[11] not assigned to an exact location on the device
    Info (169086): Pin in1[9] not assigned to an exact location on the device
    Info (169086): Pin in1[8] not assigned to an exact location on the device
    Info (169086): Pin in2[8] not assigned to an exact location on the device
    Info (169086): Pin in2[9] not assigned to an exact location on the device
    Info (169086): Pin in1[7] not assigned to an exact location on the device
    Info (169086): Pin in1[6] not assigned to an exact location on the device
    Info (169086): Pin in2[6] not assigned to an exact location on the device
    Info (169086): Pin in2[7] not assigned to an exact location on the device
    Info (169086): Pin in1[5] not assigned to an exact location on the device
    Info (169086): Pin in1[4] not assigned to an exact location on the device
    Info (169086): Pin in2[4] not assigned to an exact location on the device
    Info (169086): Pin in2[5] not assigned to an exact location on the device
    Info (169086): Pin in1[3] not assigned to an exact location on the device
    Info (169086): Pin in1[2] not assigned to an exact location on the device
    Info (169086): Pin in2[2] not assigned to an exact location on the device
    Info (169086): Pin in2[3] not assigned to an exact location on the device
    Info (169086): Pin in1[1] not assigned to an exact location on the device
    Info (169086): Pin in1[0] not assigned to an exact location on the device
    Info (169086): Pin in2[0] not assigned to an exact location on the device
    Info (169086): Pin in2[1] not assigned to an exact location on the device
    Info (169086): Pin opcode[0] not assigned to an exact location on the device
    Info (169086): Pin shiftamt[4] not assigned to an exact location on the device
    Info (169086): Pin shiftamt[3] not assigned to an exact location on the device
    Info (169086): Pin shiftamt[2] not assigned to an exact location on the device
    Info (169086): Pin shiftamt[1] not assigned to an exact location on the device
    Info (169086): Pin shiftamt[0] not assigned to an exact location on the device
    Info (169086): Pin opcode[1] not assigned to an exact location on the device
    Info (169086): Pin cin not assigned to an exact location on the device
    Info (169086): Pin opcode[2] not assigned to an exact location on the device
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332068): No clocks defined in design.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 109 (unused VREF, 3.3V VCCIO, 73 input, 36 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  33 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.20 seconds.
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 36 output pins without output pin load capacitance assignment
    Info (306007): Pin "Eq" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Zero" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "out[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "out[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "out[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "out[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "out[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "out[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "out[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "out[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "out[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "out[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "out[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "out[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "out[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "out[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "out[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "out[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "out[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "out[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "out[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "out[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "out[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "out[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "out[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "out[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "out[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "out[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "out[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "out[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "out[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "out[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "out[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "out[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Sign" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Overflow" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info (144001): Generated suppressed messages file C:/Users/Arman_PC/Desktop/ALU/output_files/ALU.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4859 megabytes
    Info: Processing ended: Mon Jul 20 10:02:55 2020
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Arman_PC/Desktop/ALU/output_files/ALU.fit.smsg.


