# UVM-Verification-AXI4-Lite
This project implements a UVM (Universal Verification Methodology) testbench to verify the read and write functionality of an AXI4-Lite slave device. It includes both a UVM verification environment and a synthesizable RTL module of the AXI4-Lite slave DUT.
