# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do TkachLab_2_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/popov/MyLabs/Semester_5/Quartus/TkachLab2 {C:/Users/popov/MyLabs/Semester_5/Quartus/TkachLab2/alu.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# 
# vlog -vlog01compat -work work +incdir+C:/Users/popov/MyLabs/Semester_5/Quartus/TkachLab2 {C:/Users/popov/MyLabs/Semester_5/Quartus/TkachLab2/testbench.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps testbench 
# Loading work.testbench
# Loading work.alu
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#          5+         6=        11
#         14-         3=        11
# 00000000000000000000000000000011^00000000000000000000000000000010=00000000000000000000000000000001
# 00000000000000000000000000000011|00000000000000000000000000000010=00000000000000000000000000000011
# 00000000000000000000000000001000&00000000000000000000000000001110=00000000000000000000000000001000
# 00000000000000000000000000001110>>>00000000000000000000000000000110=00000000000000000000000000000000
# 00000000000000000000000000000111>>00000000000000000000000000000010=00000000000000000000000000000001
# 00000000000000000000000000000101<<00000000000000000000000000000010=00000000000000000000000000010100
#          5<4294967288=1
#          5u<4294967288=1
#         10>         2=1
# 4294967286u>         2=1
#          3==         3=1
#          3!=         2=1
