--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml mbo_top.twx mbo_top.ncd -o mbo_top.twr mbo_top.pcf

Design file:              mbo_top.ncd
Physical constraint file: mbo_top.pcf
Device,package,speed:     xc3s500e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
in_bo5_1    |    0.692(R)|    0.569(R)|clk_BUFGP         |   0.000|
in_bo5_2    |   -0.442(R)|    1.489(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
fake_out<0> |    7.869(R)|clk_BUFGP         |   0.000|
fake_out<1> |    8.149(R)|clk_BUFGP         |   0.000|
fake_out<2> |    8.228(R)|clk_BUFGP         |   0.000|
fake_out<3> |    7.581(R)|clk_BUFGP         |   0.000|
fake_out<4> |    7.524(R)|clk_BUFGP         |   0.000|
fake_out<5> |    7.826(R)|clk_BUFGP         |   0.000|
fake_out<6> |    7.273(R)|clk_BUFGP         |   0.000|
fake_out<7> |    7.367(R)|clk_BUFGP         |   0.000|
fake_out<8> |    7.593(R)|clk_BUFGP         |   0.000|
fake_out<9> |    7.315(R)|clk_BUFGP         |   0.000|
fake_out<10>|    7.174(R)|clk_BUFGP         |   0.000|
fake_out<11>|    7.193(R)|clk_BUFGP         |   0.000|
fake_out<12>|    6.985(R)|clk_BUFGP         |   0.000|
fake_out<13>|    6.974(R)|clk_BUFGP         |   0.000|
fake_out<14>|    7.498(R)|clk_BUFGP         |   0.000|
fake_out<15>|    7.703(R)|clk_BUFGP         |   0.000|
fake_out<16>|    7.519(R)|clk_BUFGP         |   0.000|
fake_out<17>|    7.758(R)|clk_BUFGP         |   0.000|
fake_out<18>|    7.496(R)|clk_BUFGP         |   0.000|
fake_out<19>|    7.869(R)|clk_BUFGP         |   0.000|
fake_out<20>|    7.971(R)|clk_BUFGP         |   0.000|
fake_out<21>|    7.701(R)|clk_BUFGP         |   0.000|
fake_out<22>|    7.704(R)|clk_BUFGP         |   0.000|
fake_out<23>|    7.763(R)|clk_BUFGP         |   0.000|
out         |    6.740(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.492|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Nov 03 19:49:08 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4509 MB



