<profile>

<section name = "Vitis HLS Report for 'conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92'" level="0">
<item name = "Date">Tue Feb 17 12:08:17 2026
</item>
<item name = "Version">2025.2 (Build 6295257 on Nov 14 2025)</item>
<item name = "Project">hls_component</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">52291, 52291, 0.523 ms, 0.523 ms, 0, 0, loop pipeline stp</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16">52289, 52289, 24, 6, 1, 8712, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 2, -, -, -</column>
<column name="Expression">-, -, 0, 679, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 217, -</column>
<column name="Register">-, -, 1052, 288, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_4ns_4ns_4ns_8_4_1_U40">mac_muladd_4ns_4ns_4ns_8_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_8ns_4ns_4ns_11_4_1_U41">mac_muladd_8ns_4ns_4ns_11_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln100_1_fu_740_p2">+, 0, 0, 13, 4, 4</column>
<column name="add_ln100_fu_695_p2">+, 0, 0, 13, 4, 4</column>
<column name="add_ln101_1_fu_648_p2">+, 0, 0, 14, 7, 7</column>
<column name="add_ln101_2_fu_658_p2">+, 0, 0, 63, 63, 63</column>
<column name="add_ln101_fu_663_p2">+, 0, 0, 63, 63, 63</column>
<column name="add_ln107_1_fu_875_p2">+, 0, 0, 11, 11, 11</column>
<column name="add_ln107_fu_795_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln86_1_fu_324_p2">+, 0, 0, 17, 14, 1</column>
<column name="add_ln86_fu_682_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln87_1_fu_384_p2">+, 0, 0, 12, 11, 1</column>
<column name="add_ln87_fu_722_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln91_1_fu_378_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln91_fu_454_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln92_1_fu_372_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln92_2_fu_552_p2">+, 0, 0, 14, 6, 6</column>
<column name="add_ln92_fu_498_p2">+, 0, 0, 10, 2, 1</column>
<column name="add_ln93_fu_576_p2">+, 0, 0, 10, 2, 1</column>
<column name="sub_ln107_fu_866_p2">-, 0, 0, 11, 11, 11</column>
<column name="sub_ln98_fu_570_p2">-, 0, 0, 13, 4, 4</column>
<column name="and_ln106_fu_835_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln86_1_fu_445_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln86_2_fu_354_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln86_fu_423_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io_grp1">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_flatten31_mid269_fu_449_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln93_mid243_fu_484_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln93_mid265_fu_440_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln106_1_fu_823_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln106_fu_817_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln86_fu_318_p2">icmp, 0, 0, 17, 14, 14</column>
<column name="icmp_ln87_fu_330_p2">icmp, 0, 0, 12, 11, 10</column>
<column name="icmp_ln91_1_fu_594_p2">icmp, 0, 0, 13, 4, 3</column>
<column name="icmp_ln91_fu_348_p2">icmp, 0, 0, 15, 8, 7</column>
<column name="icmp_ln92_1_fu_588_p2">icmp, 0, 0, 11, 2, 3</column>
<column name="icmp_ln92_fu_342_p2">icmp, 0, 0, 13, 4, 4</column>
<column name="icmp_ln93_1_fu_582_p2">icmp, 0, 0, 10, 2, 2</column>
<column name="icmp_ln93_fu_417_p2">icmp, 0, 0, 10, 2, 2</column>
<column name="empty_29_fu_460_p2">or, 0, 0, 2, 1, 1</column>
<column name="empty_30_fu_465_p2">or, 0, 0, 2, 1, 1</column>
<column name="empty_31_fu_504_p2">or, 0, 0, 2, 1, 1</column>
<column name="empty_32_fu_510_p2">or, 0, 0, 2, 1, 1</column>
<column name="empty_fu_428_p2">or, 0, 0, 2, 1, 1</column>
<column name="not_exitcond_flatten46_mid2105_fu_366_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln106_fu_829_p2">or, 0, 0, 2, 1, 1</column>
<column name="ic_mid251_fu_432_p3">select, 0, 0, 4, 1, 1</column>
<column name="ki_mid236_fu_470_p3">select, 0, 0, 2, 1, 1</column>
<column name="kj_mid2_fu_516_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln86_1_fu_776_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln86_2_fu_688_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln86_fu_715_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln87_1_fu_390_p3">select, 0, 0, 11, 1, 1</column>
<column name="select_ln87_fu_727_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln91_1_fu_607_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln91_fu_490_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln92_1_fu_600_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln92_fu_524_p3">select, 0, 0, 2, 1, 2</column>
<column name="sum_19_mid257_fu_782_p3">select, 0, 0, 32, 1, 32</column>
<column name="sum_2_fu_841_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="exitcond_flatten46_not_fu_360_p2">xor, 0, 0, 2, 1, 2</column>
<column name="not_exitcond_flatten31_mid269_fu_478_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln86_fu_336_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_sum_load">9, 2, 32, 64</column>
<column name="gmem1_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem1_blk_n_R">9, 2, 1, 2</column>
<column name="i_fu_162">9, 2, 4, 8</column>
<column name="ic_fu_146">9, 2, 4, 8</column>
<column name="indvar_flatten106_fu_166">9, 2, 14, 28</column>
<column name="indvar_flatten29_fu_142">9, 2, 4, 8</column>
<column name="indvar_flatten44_fu_150">9, 2, 8, 16</column>
<column name="indvar_flatten70_fu_158">9, 2, 11, 22</column>
<column name="j_fu_154">9, 2, 4, 8</column>
<column name="ki_fu_138">9, 2, 2, 4</column>
<column name="kj_fu_134">9, 2, 2, 4</column>
<column name="sum_fu_130">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln107_reg_1156">8, 0, 8, 0</column>
<column name="add_ln91_1_reg_1034">8, 0, 8, 0</column>
<column name="add_ln92_1_reg_1029">4, 0, 4, 0</column>
<column name="add_ln92_2_reg_1050">6, 0, 6, 0</column>
<column name="and_ln86_2_reg_1015">1, 0, 1, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage4_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="gmem1_addr_read_reg_1128">32, 0, 32, 0</column>
<column name="gmem1_addr_reg_1077">64, 0, 64, 0</column>
<column name="i_fu_162">4, 0, 4, 0</column>
<column name="ic_fu_146">4, 0, 4, 0</column>
<column name="icmp_ln86_reg_991">1, 0, 1, 0</column>
<column name="icmp_ln87_reg_995">1, 0, 1, 0</column>
<column name="icmp_ln91_1_reg_1073">1, 0, 1, 0</column>
<column name="icmp_ln92_1_reg_1069">1, 0, 1, 0</column>
<column name="icmp_ln92_reg_1010">1, 0, 1, 0</column>
<column name="icmp_ln93_1_reg_1065">1, 0, 1, 0</column>
<column name="indvar_flatten106_fu_166">14, 0, 14, 0</column>
<column name="indvar_flatten29_fu_142">4, 0, 4, 0</column>
<column name="indvar_flatten44_fu_150">8, 0, 8, 0</column>
<column name="indvar_flatten70_fu_158">11, 0, 11, 0</column>
<column name="j_fu_154">4, 0, 4, 0</column>
<column name="ki_fu_138">2, 0, 2, 0</column>
<column name="kj_fu_134">2, 0, 2, 0</column>
<column name="kj_mid2_reg_1039">2, 0, 2, 0</column>
<column name="lshr_ln1_reg_1113">3, 0, 3, 0</column>
<column name="mul2_reg_1143">32, 0, 32, 0</column>
<column name="not_exitcond_flatten46_mid2105_reg_1023">1, 0, 1, 0</column>
<column name="pool1_out_load_reg_1123">32, 0, 32, 0</column>
<column name="select_ln86_2_reg_1083">4, 0, 4, 0</column>
<column name="select_ln86_reg_1098">4, 0, 4, 0</column>
<column name="sext_ln86_cast_reg_986">63, 0, 63, 0</column>
<column name="sub_ln98_reg_1060">4, 0, 4, 0</column>
<column name="sum_19_mid257_reg_1138">32, 0, 32, 0</column>
<column name="sum_1_reg_1148">32, 0, 32, 0</column>
<column name="sum_2_reg_1162">32, 0, 32, 0</column>
<column name="sum_fu_130">32, 0, 32, 0</column>
<column name="trunc_ln87_reg_1104">1, 0, 1, 0</column>
<column name="xor_ln86_reg_1004">1, 0, 1, 0</column>
<column name="zext_ln92_2_reg_1055">2, 0, 4, 2</column>
<column name="and_ln86_2_reg_1015">64, 32, 1, 0</column>
<column name="icmp_ln86_reg_991">64, 32, 1, 0</column>
<column name="icmp_ln87_reg_995">64, 32, 1, 0</column>
<column name="icmp_ln91_1_reg_1073">64, 32, 1, 0</column>
<column name="icmp_ln92_1_reg_1069">64, 32, 1, 0</column>
<column name="icmp_ln93_1_reg_1065">64, 32, 1, 0</column>
<column name="lshr_ln1_reg_1113">64, 32, 3, 0</column>
<column name="select_ln86_2_reg_1083">64, 32, 4, 0</column>
<column name="trunc_ln87_reg_1104">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92, return value</column>
<column name="grp_fu_1035_p_din0">out, 32, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92, return value</column>
<column name="grp_fu_1035_p_din1">out, 32, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92, return value</column>
<column name="grp_fu_1035_p_opcode">out, 2, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92, return value</column>
<column name="grp_fu_1035_p_dout0">in, 32, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92, return value</column>
<column name="grp_fu_1035_p_ce">out, 1, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92, return value</column>
<column name="grp_fu_1039_p_din0">out, 32, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92, return value</column>
<column name="grp_fu_1039_p_din1">out, 32, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92, return value</column>
<column name="grp_fu_1039_p_dout0">in, 32, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92, return value</column>
<column name="grp_fu_1039_p_ce">out, 1, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92, return value</column>
<column name="grp_fu_1043_p_din0">out, 32, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92, return value</column>
<column name="grp_fu_1043_p_din1">out, 32, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92, return value</column>
<column name="grp_fu_1043_p_opcode">out, 5, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92, return value</column>
<column name="grp_fu_1043_p_dout0">in, 1, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92, return value</column>
<column name="grp_fu_1043_p_ce">out, 1, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92, return value</column>
<column name="sum_11">in, 32, ap_none, sum_11, scalar</column>
<column name="m_axi_gmem1_0_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WDATA">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WSTRB">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RDATA">in, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RFIFONUM">in, 9, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="phi_mul182">in, 8, ap_none, phi_mul182, scalar</column>
<column name="pool1_out_address0">out, 11, ap_memory, pool1_out, array</column>
<column name="pool1_out_ce0">out, 1, ap_memory, pool1_out, array</column>
<column name="pool1_out_q0">in, 32, ap_memory, pool1_out, array</column>
<column name="sext_ln86">in, 62, ap_none, sext_ln86, scalar</column>
<column name="conv2_out_address0">out, 11, ap_memory, conv2_out, array</column>
<column name="conv2_out_ce0">out, 1, ap_memory, conv2_out, array</column>
<column name="conv2_out_we0">out, 1, ap_memory, conv2_out, array</column>
<column name="conv2_out_d0">out, 32, ap_memory, conv2_out, array</column>
<column name="conv2_out_1_address0">out, 11, ap_memory, conv2_out_1, array</column>
<column name="conv2_out_1_ce0">out, 1, ap_memory, conv2_out_1, array</column>
<column name="conv2_out_1_we0">out, 1, ap_memory, conv2_out_1, array</column>
<column name="conv2_out_1_d0">out, 32, ap_memory, conv2_out_1, array</column>
</table>
</item>
</section>
</profile>
