<dec f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.h' l='297' type='bool llvm::SystemZInstrInfo::isRxSBGMask(uint64_t Mask, unsigned int BitSize, unsigned int &amp; Start, unsigned int &amp; End) const'/>
<doc f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.h' l='294'>// Return true if ROTATE AND ... SELECTED BITS can be used to select bits
  // Mask of the R2 operand, given that only the low BitSize bits of Mask are
  // significant.  Set Start and End to the I3 and I4 operands if so.</doc>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelDAGToDAG.cpp' l='749' u='c' c='_ZNK12_GLOBAL__N_119SystemZDAGToDAGISel15refineRxSBGMaskERNS_13RxSBGOperandsEm'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='675' u='c' c='_ZN4llvm25SystemZVectorConstantInfo21isVectorConstantLegalERKNS_16SystemZSubtargetE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='971' u='c' c='_ZNK4llvm16SystemZInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEERN14927464'/>
<def f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='1580' ll='1607' type='bool llvm::SystemZInstrInfo::isRxSBGMask(uint64_t Mask, unsigned int BitSize, unsigned int &amp; Start, unsigned int &amp; End) const'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZTargetTransformInfo.cpp' l='151' u='c' c='_ZN4llvm14SystemZTTIImpl13getIntImmCostEjjRKNS_5APIntEPNS_4TypeE'/>
