//! **************************************************************************
// Written by: Map 1.1 on Wed May 23 15:25:09 2007
//! **************************************************************************

SCHEMATIC START;
NET "brefclk" BEL "clk1_for_logic.GCLKMUX" USELOCALCONNECT;
COMP
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/rst_dqs_div_delay0/delay3"
        LOCATE = SITE "SLICE_X91Y39" LEVEL 1;
COMP
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/transfer_done3_clk90"
        LOCATE = SITE "SLICE_X86Y51" LEVEL 1;
COMP
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/transfer_done3_clk90"
        LOCATE = SITE "SLICE_X86Y43" LEVEL 1;
COMP "mem_interface_top_inst/ddr2_top0/delay_sel<1>" LOCATE = SITE
        "SLICE_X89Y47" LEVEL 1;
COMP "mem_interface_top_inst/ddr2_top0/data_path0/dqs_delayed_col1<1>" LOCATE
        = SITE "SLICE_X88Y46" LEVEL 1;
COMP
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/transfer_done0_clk180"
        LOCATE = SITE "SLICE_X88Y51" LEVEL 1;
COMP
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/transfer_done0_clk0"
        LOCATE = SITE "SLICE_X89Y50" LEVEL 1;
COMP "mem_interface_top_inst/infrastructure_top0/clk_dcm0/DCD0/clkd1inv_1"
        LOCATE = SITE "SLICE_X87Y1" LEVEL 1;
COMP "mem_interface_top_inst/infrastructure_top0/clk_dcm0/DCD0/clkd1inv_2"
        LOCATE = SITE "SLICE_X86Y0" LEVEL 1;
COMP
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/transfer_done0_clk0"
        LOCATE = SITE "SLICE_X89Y42" LEVEL 1;
COMP
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/transfer_done0_clk180"
        LOCATE = SITE "SLICE_X88Y43" LEVEL 1;
COMP "mem_interface_top_inst/infrastructure_top0/cal_top0/hexClk" LOCATE =
        SITE "SLICE_X74Y2" LEVEL 1;
COMP "mem_interface_top_inst/infrastructure_top0/cal_top0/ckt_to_cal/delay3"
        LOCATE = SITE "SLICE_X75Y3" LEVEL 1;
COMP "mem_interface_top_inst/ddr2_top0/data_path0/dqs_div_col1<0>" LOCATE =
        SITE "SLICE_X89Y51" LEVEL 1;
COMP "mem_interface_top_inst/ddr2_top0/data_path0/dqs_div_col0<1>" LOCATE =
        SITE "SLICE_X91Y43" LEVEL 1;
COMP "mem_interface_top_inst/ddr2_top0/data_path0/dqs_div_col1<1>" LOCATE =
        SITE "SLICE_X89Y43" LEVEL 1;
COMP "mem_interface_top_inst/infrastructure_top0/clk_dcm0/clk0d2inv" LOCATE =
        SITE "SLICE_X44Y1" LEVEL 1;
COMP "mem_interface_top_inst/infrastructure_top0/clk_dcm0/clk90d2inv" LOCATE =
        SITE "SLICE_X45Y0" LEVEL 1;
COMP "mem_interface_top_inst/infrastructure_top0/cal_top0/clkDiv2" LOCATE =
        SITE "SLICE_X72Y0" LEVEL 1;
COMP "mem_interface_top_inst/infrastructure_top0/cal_top0/phClkDiv2" LOCATE =
        SITE "SLICE_X72Y3" LEVEL 1;
COMP "mem_interface_top_inst/infrastructure_top0/cal_top0/suClkDiv2" LOCATE =
        SITE "SLICE_X72Y4" LEVEL 1;
COMP "mem_interface_top_inst/infrastructure_top0/cal_top0/hxSampReg0/iReg"
        LOCATE = SITE "SLICE_X74Y0" LEVEL 1;
COMP "mem_interface_top_inst/infrastructure_top0/cal_top0/ckt_to_cal/delay4"
        LOCATE = SITE "SLICE_X74Y3" LEVEL 1;
COMP "mem_interface_top_inst/infrastructure_top0/cal_top0/phSampReg0/iReg"
        LOCATE = SITE "SLICE_X74Y4" LEVEL 1;
COMP "mem_interface_top_inst/infrastructure_top0/cal_top0/suPhClkDiv2" LOCATE
        = SITE "SLICE_X74Y5" LEVEL 1;
COMP "mem_interface_top_inst/infrastructure_top0/cal_top0/ckt_to_cal/delay1"
        LOCATE = SITE "SLICE_X75Y2" LEVEL 1;
COMP
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/transfer_done0_clk270"
        LOCATE = SITE "SLICE_X90Y43" LEVEL 1;
COMP
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/transfer_done0_clk270"
        LOCATE = SITE "SLICE_X90Y51" LEVEL 1;
COMP
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col0/delay4"
        LOCATE = SITE "SLICE_X90Y47" LEVEL 1;
COMP
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/transfer_done0_clk90"
        LOCATE = SITE "SLICE_X91Y50" LEVEL 1;
COMP
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/rst_dqs_div_delay0/delay1"
        LOCATE = SITE "SLICE_X91Y38" LEVEL 1;
COMP
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col0/delay1"
        LOCATE = SITE "SLICE_X91Y46" LEVEL 1;
COMP
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/transfer_done3_clk270"
        LOCATE = SITE "SLICE_X86Y50" LEVEL 1;
COMP
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/transfer_done3_clk270"
        LOCATE = SITE "SLICE_X86Y42" LEVEL 1;
COMP
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/transfer_done1_clk90"
        LOCATE = SITE "SLICE_X87Y42" LEVEL 1;
COMP
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/transfer_done1_clk90"
        LOCATE = SITE "SLICE_X87Y50" LEVEL 1;
COMP
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/transfer_done1_clk270"
        LOCATE = SITE "SLICE_X87Y43" LEVEL 1;
COMP
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/transfer_done1_clk270"
        LOCATE = SITE "SLICE_X87Y51" LEVEL 1;
COMP
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col1/delay4"
        LOCATE = SITE "SLICE_X88Y47" LEVEL 1;
COMP
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col1/delay4"
        LOCATE = SITE "SLICE_X88Y55" LEVEL 1;
COMP
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col1/delay1"
        LOCATE = SITE "SLICE_X89Y46" LEVEL 1;
COMP
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col1/delay1"
        LOCATE = SITE "SLICE_X89Y54" LEVEL 1;
COMP "ddr2_dqs_n<1>" LOCATE = SITE "V2" LEVEL 1;
COMP "led_o<0>" LOCATE = SITE "AG28" LEVEL 1;
COMP "led_o<1>" LOCATE = SITE "AF29" LEVEL 1;
COMP "pc_data_o<0>" LOCATE = SITE "AE23" LEVEL 1;
COMP "pc_data_o<1>" LOCATE = SITE "AH26" LEVEL 1;
COMP "pc_data_o<2>" LOCATE = SITE "AH27" LEVEL 1;
COMP "pc_data_o<3>" LOCATE = SITE "AK28" LEVEL 1;
COMP "ddr2_address<0>" LOCATE = SITE "W7" LEVEL 1;
COMP "pc_data_o<4>" LOCATE = SITE "AH29" LEVEL 1;
COMP "ddr2_address<1>" LOCATE = SITE "AB4" LEVEL 1;
COMP "pc_data_o<5>" LOCATE = SITE "AH30" LEVEL 1;
COMP "ddr2_address<2>" LOCATE = SITE "AB3" LEVEL 1;
COMP "pc_data_o<6>" LOCATE = SITE "AF24" LEVEL 1;
COMP "ddr2_address<3>" LOCATE = SITE "AA6" LEVEL 1;
COMP "pc_data_o<7>" LOCATE = SITE "AF25" LEVEL 1;
COMP "ddr2_address<4>" LOCATE = SITE "AA5" LEVEL 1;
COMP "pc_data_o<8>" LOCATE = SITE "AG26" LEVEL 1;
COMP "ddr2_address<5>" LOCATE = SITE "AC4" LEVEL 1;
COMP "pc_data_o<9>" LOCATE = SITE "AF27" LEVEL 1;
COMP "ddr2_address<6>" LOCATE = SITE "AC3" LEVEL 1;
COMP "ddr2_address<7>" LOCATE = SITE "AD2" LEVEL 1;
COMP "ddr2_address<8>" LOCATE = SITE "AD1" LEVEL 1;
COMP "ddr2_address<9>" LOCATE = SITE "Y8" LEVEL 1;
COMP "ddr2_clk0" LOCATE = SITE "V8" LEVEL 1;
COMP "ddr2_cke" LOCATE = SITE "W6" LEVEL 1;
COMP "ddr2_csb" LOCATE = SITE "W5" LEVEL 1;
COMP "ddr2_ODT0" LOCATE = SITE "AA8" LEVEL 1;
COMP "ddr2_web" LOCATE = SITE "AA4" LEVEL 1;
COMP "ddr2_dq<10>" LOCATE = SITE "V3" LEVEL 1;
COMP "ddr2_dm<0>" LOCATE = SITE "W4" LEVEL 1;
COMP "ddr2_dm<1>" LOCATE = SITE "W3" LEVEL 1;
COMP "ddr2_dq<11>" LOCATE = SITE "V4" LEVEL 1;
COMP "ddr2_dq<0>" LOCATE = SITE "T5" LEVEL 1;
COMP "ddr2_dqs<0>" LOCATE = SITE "V1" LEVEL 1;
COMP "pc_data_o<10>" LOCATE = SITE "AJ28" LEVEL 1;
COMP "pc_data_o<11>" LOCATE = SITE "AG29" LEVEL 1;
COMP "pc_data_o<12>" LOCATE = SITE "AF21" LEVEL 1;
COMP "pc_data_o<20>" LOCATE = SITE "AE29" LEVEL 1;
COMP "pc_data_o<13>" LOCATE = SITE "AE22" LEVEL 1;
COMP "pc_data_o<21>" LOCATE = SITE "AE27" LEVEL 1;
COMP "pc_data_o<14>" LOCATE = SITE "AF23" LEVEL 1;
COMP "pc_data_o<15>" LOCATE = SITE "AE24" LEVEL 1;
COMP "pc_data_o<16>" LOCATE = SITE "AD25" LEVEL 1;
COMP "pc_data_o<17>" LOCATE = SITE "AE26" LEVEL 1;
COMP "ddr2_address<10>" LOCATE = SITE "Y7" LEVEL 1;
COMP "ddr2_dq<1>" LOCATE = SITE "T6" LEVEL 1;
COMP "pc_data_o<18>" LOCATE = SITE "AG30" LEVEL 1;
COMP "ddr2_address<11>" LOCATE = SITE "AB6" LEVEL 1;
COMP "pc_data_o<19>" LOCATE = SITE "AF28" LEVEL 1;
COMP "ddr2_address<12>" LOCATE = SITE "AB5" LEVEL 1;
COMP "ddr2_dq<12>" LOCATE = SITE "U7" LEVEL 1;
COMP "mreset_i" LOCATE = SITE "AD23" LEVEL 1;
COMP "ddr2_dq<2>" LOCATE = SITE "T3" LEVEL 1;
COMP "ddr2_dqs<1>" LOCATE = SITE "W2" LEVEL 1;
COMP "ddr2_dq<3>" LOCATE = SITE "T4" LEVEL 1;
COMP "ddr2_dq<13>" LOCATE = SITE "U8" LEVEL 1;
COMP "ddr2_dq<4>" LOCATE = SITE "T7" LEVEL 1;
COMP "ddr2_dq<5>" LOCATE = SITE "T8" LEVEL 1;
COMP "ddr2_dq<14>" LOCATE = SITE "V5" LEVEL 1;
COMP "brefclk_n_i" LOCATE = SITE "G16" LEVEL 1;
COMP "brefclk_p_i" LOCATE = SITE "F16" LEVEL 1;
COMP "ddr2_dq<6>" LOCATE = SITE "U4" LEVEL 1;
COMP "ddr_rst_dqs_div_i" LOCATE = SITE "Y2" LEVEL 1;
COMP "ddr_rst_dqs_div_o" LOCATE = SITE "AA2" LEVEL 1;
COMP "ddr2_dq<7>" LOCATE = SITE "U5" LEVEL 1;
COMP "ddr2_clk0b" LOCATE = SITE "V7" LEVEL 1;
COMP "ddr2_dqs_n<0>" LOCATE = SITE "U1" LEVEL 1;
COMP "ddr2_casb" LOCATE = SITE "Y4" LEVEL 1;
COMP "ddr2_dq<15>" LOCATE = SITE "V6" LEVEL 1;
COMP "ddr2_dq<8>" LOCATE = SITE "T9" LEVEL 1;
COMP "ddr2_dq<9>" LOCATE = SITE "U9" LEVEL 1;
COMP "ddr2_rasb" LOCATE = SITE "Y5" LEVEL 1;
COMP "ddr2_ba<0>" LOCATE = SITE "AA3" LEVEL 1;
COMP "ddr2_ba<1>" LOCATE = SITE "W8" LEVEL 1;
COMP "mem_interface_top_inst/infrastructure_top0/clk_dcm0/BUFG_CLK0" LOCATE =
        SITE "BUFGMUX6P" LEVEL 1;
COMP "mem_interface_top_inst/infrastructure_top0/clk_dcm0/BUFG_CLK90" LOCATE =
        SITE "BUFGMUX7S" LEVEL 1;
COMP "mem_interface_top_inst/infrastructure_top0/clk_dcm0/DCM_INST1" LOCATE =
        SITE "DCM_X3Y0" LEVEL 1;
COMP "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_dcm" LOCATE =
        SITE "DCM_X2Y0" LEVEL 1;
MACRO "*/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/dq" LOCATE = SITE
        "SLICE_X88Y52" LEVEL 1;
MACRO "*/ddr2_top0/data_path0/data_read0/ddr2_dqbit12/dq" LOCATE = SITE
        "SLICE_X88Y40" LEVEL 1;
MACRO "*/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/dq" LOCATE = SITE
        "SLICE_X88Y48" LEVEL 1;
MACRO "*/ddr2_top0/data_path0/data_read0/ddr2_dqbit8/dq" LOCATE = SITE
        "SLICE_X88Y44" LEVEL 1;
COMP "mem_interface_top_inst/ddr2_top0/data_path0/fifo_00_wr_addr<0>" LOCATE =
        SITE "SLICE_X88Y54" LEVEL 1;
COMP "mem_interface_top_inst/ddr2_top0/data_path0/fifo_00_wr_addr<3>" LOCATE =
        SITE "SLICE_X89Y55" LEVEL 1;
COMP
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_m4<1>"
        LOCATE = SITE "SLICE_X90Y38" LEVEL 1;
COMP "mem_interface_top_inst/ddr2_top0/reset270_r" LOCATE = SITE
        "SLICE_X90Y39" LEVEL 1;
COMP "mem_interface_top_inst/ddr2_top0/data_path0/fifo_11_rd_addr<0>" LOCATE =
        SITE "SLICE_X90Y46" LEVEL 1;
COMP
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/transfer_done0_clk90"
        LOCATE = SITE "SLICE_X91Y42" LEVEL 1;
COMP "mem_interface_top_inst/ddr2_top0/data_path0/fifo_11_rd_addr<2>" LOCATE =
        SITE "SLICE_X91Y47" LEVEL 1;
COMPGRP gp1.SLICE = COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/psInc" COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decNegSh<4>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/state_FFd2"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/_n0204"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/_n0205"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/_n0208"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/prevSamp"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/state_FFd1"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d2Shft<1>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d2Shft<3>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d2Shft<4>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d2Shft<0>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d2Shft<7>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/waitOneCycle"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/suShft<0>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/suShft<4>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/suShft<6>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decPosSh<0>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decPosSh<2>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decPosSh<4>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decPosSh<6>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/negPhShft<0>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/inTapForDqs<0>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/inTapForDqs<1>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/inTapForDqs<4>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/midPt<2>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/selCnt<2>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/posPhShft<0>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decNegSh<2>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decNegSh<1>"
        COMP "mem_interface_top_inst/infrastructure_top0/cal_top0/selTap<4>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/selCnt_Sclr_INV"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/state_FFd2-In_map1203"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/posPhShft<6>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/midPt<3>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decNegSh<5>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/state_FFd4"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d3Shft<6>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/uPtr<1>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d4Shft<4>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d4Shft<5>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d4Shft<7>"
        COMP "mem_interface_top_inst/infrastructure_top0/cal_top0/selTap<3>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/lPtr<0>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/uPtr<0>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/_n0200"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/_n0202"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/_n0213"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d3Shft<4>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/_n0206"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/suShft<2>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/uPtr<2>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/_n0203"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/_n0209"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d5Shft<4>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d5Shft<6>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/negPhShft<1>"
        COMP "mem_interface_top_inst/infrastructure_top0/cal_top0/psEn" COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/_n0195"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/negPhShft<2>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/_n0196"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/_n0198"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d3Shft<2>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/posPhShft<1>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/posPhShft<2>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/state_FFd2-In_map1221"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/newTap<0>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/newTap<2>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/newTap<3>"
        COMP "mem_interface_top_inst/delay_sel<0>" COMP
        "mem_interface_top_inst/delay_sel<1>" COMP
        "mem_interface_top_inst/delay_sel<2>" COMP
        "mem_interface_top_inst/delay_sel<3>" COMP
        "mem_interface_top_inst/delay_sel<4>" COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/posPhShft<3>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/selCnt<0>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/suShft<3>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/N736"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/_n0131"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/negPhShft<7>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/N418"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/N424"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/N448"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/N461"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d4Shft<1>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/_n0060"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/N131"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/state_FFd4-In33_1"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d3Shft<0>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/_n0207"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/N161"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/N194"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/posPhShft<5>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/negPhShft<5>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/N91"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/_n0211_1"
        COMP "mem_interface_top_inst/infrastructure_top0/cal_top0/fpga_rst"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d4Shft<0>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/wait3Cycle"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/wait4Cycle"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/state_FFd4-In_map1056"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/wait5Cycle"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/N300"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/waitTwoCycle"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d4Shft<3>"
        COMP "mem_interface_top_inst/infrastructure_top0/cal_top0/divRst" COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/resetDcm"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/_n0201"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/posPhShft<7>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/rstate"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/negPhShft<4>"
        COMP "mem_interface_top_inst/infrastructure_top0/cal_top0/_n0011" COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/_n0081"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/midPt<1>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/negPhShft<6>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/psDoneReg"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decNegSh<6>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/N35"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/lPtr<2>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/cal_ctl__n0096<5>_cyo"
        COMP "mem_interface_top_inst/infrastructure_top0/cal_top0/selTap<0>"
        COMP "mem_interface_top_inst/infrastructure_top0/cal_top0/selTap<1>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d0Shft<0>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d0Shft<2>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d0Shft<4>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d0Shft<6>"
        COMP "mem_interface_top_inst/infrastructure_top0/cal_top0/selTap<2>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/okSelCnt"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/_n0103"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/N590"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/negPhShft<3>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d1Shft<0>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/N766"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d1Shft<2>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decNegSh<0>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d1Shft<4>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d1Shft<6>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/posPhShft<4>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/lPtr<1>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/newTap<1>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/zoShft<0>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/zoShft<2>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/zoShft<4>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/zoShft<6>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/ozShft<0>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/ozShft<2>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/ozShft<4>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/ozShft<6>"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/state_FFd3"
        COMP
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/state_FFd3-In_MUXF51";
COMPGRP "gp1.SLICE" LOCATE = SITE "SLICE_X52Y0:SLICE_X75Y15" LEVEL 4;
TIMEGRP wait200us90 = BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst90_o" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst270_o" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst270_1" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst90_1" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst270" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst90";
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob15/DDR_OUT/FF0_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob15/DDR_OUT/FF0"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob15/DDR_OUT/FF1_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob15/DDR_OUT/FF1"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob14/DDR_OUT/FF0_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob14/DDR_OUT/FF0"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob14/DDR_OUT/FF1_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob14/DDR_OUT/FF1"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob13/DDR_OUT/FF0_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob13/DDR_OUT/FF0"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob13/DDR_OUT/FF1_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob13/DDR_OUT/FF1"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob12/DDR_OUT/FF0_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob12/DDR_OUT/FF0"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob12/DDR_OUT/FF1_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob12/DDR_OUT/FF1"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob11/DDR_OUT/FF0_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob11/DDR_OUT/FF0"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob11/DDR_OUT/FF1_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob11/DDR_OUT/FF1"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob10/DDR_OUT/FF0_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob10/DDR_OUT/FF0"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob10/DDR_OUT/FF1_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob10/DDR_OUT/FF1"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob9/DDR_OUT/FF0_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob9/DDR_OUT/FF0"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob9/DDR_OUT/FF1_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob9/DDR_OUT/FF1"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob8/DDR_OUT/FF0_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob8/DDR_OUT/FF0"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob8/DDR_OUT/FF1_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob8/DDR_OUT/FF1"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob7/DDR_OUT/FF0_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob7/DDR_OUT/FF0"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob7/DDR_OUT/FF1_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob7/DDR_OUT/FF1"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob6/DDR_OUT/FF0_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob6/DDR_OUT/FF0"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob6/DDR_OUT/FF1_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob6/DDR_OUT/FF1"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob5/DDR_OUT/FF0_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob5/DDR_OUT/FF0"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob5/DDR_OUT/FF1_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob5/DDR_OUT/FF1"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob4/DDR_OUT/FF0_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob4/DDR_OUT/FF0"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob4/DDR_OUT/FF1_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob4/DDR_OUT/FF1"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob3/DDR_OUT/FF0_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob3/DDR_OUT/FF0"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob3/DDR_OUT/FF1_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob3/DDR_OUT/FF1"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob2/DDR_OUT/FF0_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob2/DDR_OUT/FF0"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob2/DDR_OUT/FF1_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob2/DDR_OUT/FF1"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob1/DDR_OUT/FF0_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob1/DDR_OUT/FF0"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob1/DDR_OUT/FF1_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob1/DDR_OUT/FF1"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob0/DDR_OUT/FF0_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob0/DDR_OUT/FF0"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob0/DDR_OUT/FF1_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob0/DDR_OUT/FF1"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr2_dm0/DDR_DM0_OUT/FF0_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr2_dm0/DDR_DM0_OUT/FF0"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr2_dm0/DDR_DM0_OUT/FF1_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr2_dm0/DDR_DM0_OUT/FF1"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr2_dm0/DDR_DM1_OUT/FF0_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr2_dm0/DDR_DM1_OUT/FF0"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr2_dm0/DDR_DM1_OUT/FF1_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr2_dm0/DDR_DM1_OUT/FF1"
        PINNAME CK;
TIMEGRP mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm = BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst90_o" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst270_o" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst270_1" BEL
        "mem_interface_top_inst/infrastructure_top0/wait_clk90" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst90_1" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst270" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst90" BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob15/DQ_T"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob15/DDR_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob15/DDR_OUT/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob14/DQ_T"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob14/DDR_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob14/DDR_OUT/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob13/DQ_T"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob13/DDR_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob13/DDR_OUT/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob12/DQ_T"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob12/DDR_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob12/DDR_OUT/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob11/DQ_T"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob11/DDR_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob11/DDR_OUT/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob10/DQ_T"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob10/DDR_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob10/DDR_OUT/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob9/DQ_T"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob9/DDR_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob9/DDR_OUT/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob8/DQ_T"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob8/DDR_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob8/DDR_OUT/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob7/DQ_T"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob7/DDR_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob7/DDR_OUT/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob6/DQ_T"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob6/DDR_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob6/DDR_OUT/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob5/DQ_T"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob5/DDR_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob5/DDR_OUT/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob4/DQ_T"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob4/DDR_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob4/DDR_OUT/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob3/DQ_T"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob3/DDR_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob3/DDR_OUT/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob2/DQ_T"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob2/DDR_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob2/DDR_OUT/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob1/DQ_T"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob1/DDR_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob1/DDR_OUT/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob0/DQ_T"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob0/DDR_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob0/DDR_OUT/FF1_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr2_dm0/DDR_DM0_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr2_dm0/DDR_DM0_OUT/FF1_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr2_dm0/DDR_DM1_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr2_dm0/DDR_DM1_OUT/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_path_rst0/rst90_r"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_path_rst0/rst270_r"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/rd_data_valid"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_not_empty_r"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/rd_data_valid_reg"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/rd_data_valid_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/rd_data_valid_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_not_empty_r"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_not_empty_r1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_not_empty_r1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_rd_addr_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_rd_addr_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_rd_addr_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_rd_addr_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_rd_addr_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_rd_addr_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_rd_addr_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_rd_addr_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_rd_addr_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_rd_addr_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_rd_addr_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_rd_addr_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_wr_addr_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_wr_addr_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_wr_addr_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_wr_addr_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_wr_addr_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_wr_addr_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_wr_addr_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_wr_addr_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_wr_addr_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_wr_addr_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_wr_addr_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_wr_addr_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_wr_addr_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_wr_addr_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_wr_addr_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_wr_addr_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_wr_addr_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_wr_addr_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_wr_addr_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_wr_addr_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_wr_addr_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_wr_addr_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_wr_addr_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_wr_addr_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_wr_addr_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_wr_addr_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_wr_addr_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_wr_addr_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_wr_addr_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_wr_addr_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_wr_addr_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_wr_addr_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_rd_addr_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_rd_addr_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_rd_addr_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_rd_addr_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_rd_addr_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_rd_addr_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_rd_addr_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_rd_addr_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_rd_addr_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_rd_addr_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_rd_addr_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_rd_addr_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk90"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk270"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1_clk90"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1_clk270"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2_clk90"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2_clk270"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3_clk90"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3_clk270"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk90"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk270"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1_clk90"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1_clk270"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2_clk90"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2_clk270"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3_clk90"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3_clk270"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_10"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_11"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_12"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_13"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_14"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_15"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_16"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_17"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_18"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_19"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_20"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_21"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_22"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_23"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_24"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_25"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_26"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_27"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_28"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_29"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_30"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_31"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/next_state"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_en_P1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_en_val"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo15"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo14"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo13"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo12"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo11"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo10"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo9"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo8"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo7"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo6"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo5"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo4"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mas1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mas0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_2/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_0/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_1/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_3/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_4/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_4"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_5/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_5"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_6/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_6"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_7/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_7"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_8/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_8"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_11/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_11"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_9/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_9"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_10/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_10"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_12/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_12"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_13/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_13"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_14/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_14"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_15/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_15"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_16/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_16"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_17/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_17"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_20/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_20"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_18/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_18"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_19/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_19"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_21/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_21"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_22/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_22"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_23/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_23"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_24/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_24"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_25/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_25"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_26/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_26"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_29/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_29"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_27/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_27"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_28/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_28"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_30/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_30"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_31/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_31"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_m3_0/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_m3_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_m3_1/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_m3_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_m3_2/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_m3_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_m3_3/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_m3_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_mask_0/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mask_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_mask_1/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mask_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_0/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_1/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_2/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_3/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_4/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_4"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_5/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_5"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_6/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_6"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_9/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_9"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_7/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_7"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_8/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_8"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_10/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_10"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_11/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_11"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_12/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_12"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_13/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_13"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_14/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_14"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_15/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_15"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_data_mask_r_0/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/data_mask_r_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_data_mask_r_1/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/data_mask_r_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_rising_0/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_rising_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_rising_1/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_rising_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_rising_2/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_rising_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_rising_3/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_rising_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_rising_4/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_rising_4"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_rising_7/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_rising_7"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_rising_5/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_rising_5"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_rising_6/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_rising_6"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_rising_8/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_rising_8"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_rising_9/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_rising_9"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_rising_10/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_rising_10"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_rising_11/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_rising_11"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_rising_12/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_rising_12"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_rising_13/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_rising_13"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_rising_14/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_rising_14"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_rising_15/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_rising_15"
        BEL "system_controller_inst/col_addr_0" BEL
        "system_controller_inst/col_addr_1" BEL
        "system_controller_inst/col_addr_2" BEL
        "system_controller_inst/col_addr_3" BEL
        "system_controller_inst/col_addr_4" BEL
        "system_controller_inst/col_addr_5" BEL
        "system_controller_inst/col_addr_6" BEL
        "system_controller_inst/col_addr_7" BEL
        "system_controller_inst/loop_count_0" BEL
        "system_controller_inst/loop_count_1" BEL
        "system_controller_inst/loop_count_2" BEL
        "system_controller_inst/loop_count_3" BEL
        "system_controller_inst/loop_count_4" BEL
        "system_controller_inst/loop_count_5" BEL
        "system_controller_inst/loop_count_6" BEL
        "system_controller_inst/loop_count_7" BEL
        "system_controller_inst/current_input_address_2" BEL
        "system_controller_inst/current_input_address_3" BEL
        "system_controller_inst/current_input_address_4" BEL
        "system_controller_inst/current_input_address_5" BEL
        "system_controller_inst/current_input_address_6" BEL
        "system_controller_inst/current_input_address_7" BEL
        "system_controller_inst/current_input_address_8" BEL
        "system_controller_inst/current_input_address_9" BEL
        "system_controller_inst/intern_reg0_10" BEL
        "system_controller_inst/intern_reg0_11" BEL
        "system_controller_inst/intern_reg0_12" BEL
        "system_controller_inst/intern_reg0_13" BEL
        "system_controller_inst/intern_reg0_14" BEL
        "system_controller_inst/intern_reg0_15" BEL
        "system_controller_inst/intern_reg0_16" BEL
        "system_controller_inst/intern_reg0_17" BEL
        "system_controller_inst/intern_reg0_18" BEL
        "system_controller_inst/intern_reg0_19" BEL
        "system_controller_inst/intern_reg0_20" BEL
        "system_controller_inst/intern_reg0_21" BEL
        "system_controller_inst/intern_reg0_22" BEL
        "system_controller_inst/intern_reg0_23" BEL
        "system_controller_inst/intern_reg0_24" BEL
        "system_controller_inst/intern_reg0_25" BEL
        "system_controller_inst/intern_reg0_26" BEL
        "system_controller_inst/intern_reg0_27" BEL
        "system_controller_inst/intern_reg0_28" BEL
        "system_controller_inst/intern_reg0_29" BEL
        "system_controller_inst/intern_reg0_30" BEL
        "system_controller_inst/intern_reg0_31" BEL
        "system_controller_inst/current_burst_done" BEL
        "system_controller_inst/current_reg2_7" BEL
        "system_controller_inst/current_reg2_2" BEL
        "system_controller_inst/current_reg2_1" BEL
        "system_controller_inst/current_reg2_0" BEL
        "system_controller_inst/current_reg1_11" BEL
        "system_controller_inst/current_reg1_8" BEL
        "system_controller_inst/current_reg1_7" BEL
        "system_controller_inst/current_reg1_0" BEL
        "system_controller_inst/current_reg3_1" BEL
        "system_controller_inst/current_reg3_0" BEL
        "system_controller_inst/current_input_data_0" BEL
        "system_controller_inst/current_input_data_1" BEL
        "system_controller_inst/current_input_data_2" BEL
        "system_controller_inst/current_input_data_3" BEL
        "system_controller_inst/current_input_data_4" BEL
        "system_controller_inst/current_input_data_5" BEL
        "system_controller_inst/current_input_data_6" BEL
        "system_controller_inst/current_input_data_7" BEL
        "system_controller_inst/current_input_data_8" BEL
        "system_controller_inst/current_input_data_9" BEL
        "system_controller_inst/current_input_data_10" BEL
        "system_controller_inst/current_input_data_11" BEL
        "system_controller_inst/current_input_data_12" BEL
        "system_controller_inst/current_input_data_13" BEL
        "system_controller_inst/current_input_data_14" BEL
        "system_controller_inst/current_input_data_15" BEL
        "system_controller_inst/current_input_data_16" BEL
        "system_controller_inst/current_input_data_17" BEL
        "system_controller_inst/current_input_data_18" BEL
        "system_controller_inst/current_input_data_19" BEL
        "system_controller_inst/current_input_data_20" BEL
        "system_controller_inst/current_input_data_21" BEL
        "system_controller_inst/current_input_data_22" BEL
        "system_controller_inst/current_input_data_23" BEL
        "system_controller_inst/current_input_data_24" BEL
        "system_controller_inst/current_input_data_25" BEL
        "system_controller_inst/current_input_data_26" BEL
        "system_controller_inst/current_input_data_27" BEL
        "system_controller_inst/current_input_data_28" BEL
        "system_controller_inst/current_input_data_29" BEL
        "system_controller_inst/current_input_data_30" BEL
        "system_controller_inst/current_input_data_31" BEL
        "system_controller_inst/user_input_data_0" BEL
        "system_controller_inst/user_input_data_1" BEL
        "system_controller_inst/user_input_data_2" BEL
        "system_controller_inst/user_input_data_3" BEL
        "system_controller_inst/user_input_data_4" BEL
        "system_controller_inst/user_input_data_5" BEL
        "system_controller_inst/user_input_data_6" BEL
        "system_controller_inst/user_input_data_7" BEL
        "system_controller_inst/user_input_data_8" BEL
        "system_controller_inst/user_input_data_9" BEL
        "system_controller_inst/user_input_data_10" BEL
        "system_controller_inst/user_input_data_11" BEL
        "system_controller_inst/user_input_data_12" BEL
        "system_controller_inst/user_input_data_13" BEL
        "system_controller_inst/user_input_data_14" BEL
        "system_controller_inst/user_input_data_15" BEL
        "system_controller_inst/user_input_data_16" BEL
        "system_controller_inst/user_input_data_17" BEL
        "system_controller_inst/user_input_data_18" BEL
        "system_controller_inst/user_input_data_19" BEL
        "system_controller_inst/user_input_data_20" BEL
        "system_controller_inst/user_input_data_21" BEL
        "system_controller_inst/user_input_data_22" BEL
        "system_controller_inst/user_input_data_23" BEL
        "system_controller_inst/user_input_data_24" BEL
        "system_controller_inst/user_input_data_25" BEL
        "system_controller_inst/user_input_data_26" BEL
        "system_controller_inst/user_input_data_27" BEL
        "system_controller_inst/user_input_data_28" BEL
        "system_controller_inst/user_input_data_29" BEL
        "system_controller_inst/user_input_data_30" BEL
        "system_controller_inst/user_input_data_31" BEL
        "system_controller_inst/current_state_FFd3" BEL
        "system_controller_inst/current_state_FFd1" BEL
        "system_controller_inst/current_state_FFd2" BEL
        "system_controller_inst/current_state_FFd4" BEL
        "system_controller_inst/current_state_FFd5" BEL
        "system_controller_inst/current_state_FFd8" BEL
        "system_controller_inst/current_state_FFd6" BEL
        "system_controller_inst/current_state_FFd7" BEL
        "system_controller_inst/current_state_FFd9" BEL
        "system_controller_inst/current_state_FFd10" BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B2/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B2/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B3/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B3/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B4/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B4/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B5/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B5/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B6/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B6/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B7/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B7/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B0/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B0/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B1/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B1/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B2/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B2/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B3/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B3/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B4/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B4/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B5/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B5/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B6/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B6/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B7/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B7/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B2/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B2/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B3/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B3/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B4/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B4/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B5/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B5/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B6/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B6/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B7/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B7/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B0/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B0/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B1/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B1/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B2/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B2/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B3/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B3/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B4/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B4/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B5/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B5/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B6/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B6/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B7/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B7/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B0/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B0/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B1/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B1/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B2/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B2/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B3/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B3/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B4/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B4/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B5/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B5/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B6/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B6/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B7/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B7/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B0/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B0/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B1/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B1/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B2/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B2/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B3/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B3/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B4/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B4/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B5/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B5/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B6/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B6/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B7/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B7/DP";
TIMEGRP mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm_0 = BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst90_o" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst270_o" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst270_1" BEL
        "mem_interface_top_inst/infrastructure_top0/wait_clk90" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst90_1" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst270" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst90" BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob15/DQ_T"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob15/DDR_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob15/DDR_OUT/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob14/DQ_T"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob14/DDR_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob14/DDR_OUT/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob13/DQ_T"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob13/DDR_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob13/DDR_OUT/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob12/DQ_T"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob12/DDR_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob12/DDR_OUT/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob11/DQ_T"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob11/DDR_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob11/DDR_OUT/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob10/DQ_T"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob10/DDR_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob10/DDR_OUT/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob9/DQ_T"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob9/DDR_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob9/DDR_OUT/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob8/DQ_T"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob8/DDR_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob8/DDR_OUT/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob7/DQ_T"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob7/DDR_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob7/DDR_OUT/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob6/DQ_T"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob6/DDR_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob6/DDR_OUT/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob5/DQ_T"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob5/DDR_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob5/DDR_OUT/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob4/DQ_T"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob4/DDR_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob4/DDR_OUT/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob3/DQ_T"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob3/DDR_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob3/DDR_OUT/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob2/DQ_T"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob2/DDR_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob2/DDR_OUT/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob1/DQ_T"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob1/DDR_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob1/DDR_OUT/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob0/DQ_T"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob0/DDR_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob0/DDR_OUT/FF1_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr2_dm0/DDR_DM0_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr2_dm0/DDR_DM0_OUT/FF1_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr2_dm0/DDR_DM1_OUT/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr2_dm0/DDR_DM1_OUT/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_path_rst0/rst90_r"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_path_rst0/rst270_r"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/rd_data_valid"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_not_empty_r"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/rd_data_valid_reg"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/rd_data_valid_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/rd_data_valid_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_not_empty_r"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_not_empty_r1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_not_empty_r1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_rd_addr_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_rd_addr_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_rd_addr_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_rd_addr_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_rd_addr_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_rd_addr_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_rd_addr_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_rd_addr_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_rd_addr_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_rd_addr_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_rd_addr_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_rd_addr_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_wr_addr_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_wr_addr_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_wr_addr_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_wr_addr_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_wr_addr_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_wr_addr_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_wr_addr_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_wr_addr_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_wr_addr_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_wr_addr_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_wr_addr_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_wr_addr_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_wr_addr_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_wr_addr_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_wr_addr_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_wr_addr_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_wr_addr_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_wr_addr_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_wr_addr_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_wr_addr_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_wr_addr_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_wr_addr_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_wr_addr_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_wr_addr_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_wr_addr_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_wr_addr_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_wr_addr_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_wr_addr_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_wr_addr_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_wr_addr_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_wr_addr_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_wr_addr_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_rd_addr_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_rd_addr_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_rd_addr_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_rd_addr_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_rd_addr_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_rd_addr_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_rd_addr_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_rd_addr_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_rd_addr_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_rd_addr_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_rd_addr_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_rd_addr_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk90"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk270"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1_clk90"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1_clk270"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2_clk90"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2_clk270"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3_clk90"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3_clk270"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk90"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk270"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1_clk90"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1_clk270"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2_clk90"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2_clk270"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3_clk90"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3_clk270"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_10"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_11"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_12"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_13"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_14"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_15"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_16"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_17"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_18"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_19"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_20"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_21"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_22"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_23"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_24"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_25"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_26"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_27"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_28"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_29"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_30"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/user_output_data_31"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/next_state"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_en_P1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_en_val"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo15"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo14"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo13"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo12"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo11"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo10"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo9"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo8"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo7"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo6"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo5"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo4"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mas1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mas0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_2/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_0/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_1/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_3/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_4/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_4"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_5/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_5"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_6/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_6"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_7/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_7"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_8/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_8"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_11/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_11"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_9/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_9"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_10/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_10"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_12/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_12"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_13/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_13"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_14/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_14"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_15/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_15"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_16/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_16"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_17/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_17"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_20/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_20"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_18/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_18"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_19/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_19"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_21/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_21"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_22/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_22"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_23/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_23"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_24/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_24"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_25/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_25"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_26/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_26"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_29/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_29"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_27/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_27"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_28/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_28"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_30/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_30"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data3_31/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data3_31"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_m3_0/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_m3_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_m3_1/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_m3_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_m3_2/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_m3_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_m3_3/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_m3_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_mask_0/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mask_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_mask_1/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mask_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_0/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_1/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_2/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_3/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_4/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_4"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_5/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_5"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_6/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_6"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_9/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_9"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_7/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_7"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_8/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_8"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_10/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_10"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_11/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_11"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_12/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_12"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_13/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_13"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_14/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_14"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_15/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_15"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_data_mask_r_0/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/data_mask_r_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_data_mask_r_1/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/data_mask_r_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_rising_0/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_rising_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_rising_1/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_rising_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_rising_2/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_rising_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_rising_3/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_rising_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_rising_4/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_rising_4"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_rising_7/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_rising_7"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_rising_5/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_rising_5"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_rising_6/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_rising_6"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_rising_8/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_rising_8"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_rising_9/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_rising_9"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_rising_10/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_rising_10"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_rising_11/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_rising_11"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_rising_12/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_rising_12"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_rising_13/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_rising_13"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_rising_14/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_rising_14"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/Mshreg_write_data_rising_15/SRL16E"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_rising_15"
        BEL "system_controller_inst/col_addr_0" BEL
        "system_controller_inst/col_addr_1" BEL
        "system_controller_inst/col_addr_2" BEL
        "system_controller_inst/col_addr_3" BEL
        "system_controller_inst/col_addr_4" BEL
        "system_controller_inst/col_addr_5" BEL
        "system_controller_inst/col_addr_6" BEL
        "system_controller_inst/col_addr_7" BEL
        "system_controller_inst/loop_count_0" BEL
        "system_controller_inst/loop_count_1" BEL
        "system_controller_inst/loop_count_2" BEL
        "system_controller_inst/loop_count_3" BEL
        "system_controller_inst/loop_count_4" BEL
        "system_controller_inst/loop_count_5" BEL
        "system_controller_inst/loop_count_6" BEL
        "system_controller_inst/loop_count_7" BEL
        "system_controller_inst/current_input_address_2" BEL
        "system_controller_inst/current_input_address_3" BEL
        "system_controller_inst/current_input_address_4" BEL
        "system_controller_inst/current_input_address_5" BEL
        "system_controller_inst/current_input_address_6" BEL
        "system_controller_inst/current_input_address_7" BEL
        "system_controller_inst/current_input_address_8" BEL
        "system_controller_inst/current_input_address_9" BEL
        "system_controller_inst/intern_reg0_10" BEL
        "system_controller_inst/intern_reg0_11" BEL
        "system_controller_inst/intern_reg0_12" BEL
        "system_controller_inst/intern_reg0_13" BEL
        "system_controller_inst/intern_reg0_14" BEL
        "system_controller_inst/intern_reg0_15" BEL
        "system_controller_inst/intern_reg0_16" BEL
        "system_controller_inst/intern_reg0_17" BEL
        "system_controller_inst/intern_reg0_18" BEL
        "system_controller_inst/intern_reg0_19" BEL
        "system_controller_inst/intern_reg0_20" BEL
        "system_controller_inst/intern_reg0_21" BEL
        "system_controller_inst/intern_reg0_22" BEL
        "system_controller_inst/intern_reg0_23" BEL
        "system_controller_inst/intern_reg0_24" BEL
        "system_controller_inst/intern_reg0_25" BEL
        "system_controller_inst/intern_reg0_26" BEL
        "system_controller_inst/intern_reg0_27" BEL
        "system_controller_inst/intern_reg0_28" BEL
        "system_controller_inst/intern_reg0_29" BEL
        "system_controller_inst/intern_reg0_30" BEL
        "system_controller_inst/intern_reg0_31" BEL
        "system_controller_inst/current_burst_done" BEL
        "system_controller_inst/current_reg2_7" BEL
        "system_controller_inst/current_reg2_2" BEL
        "system_controller_inst/current_reg2_1" BEL
        "system_controller_inst/current_reg2_0" BEL
        "system_controller_inst/current_reg1_11" BEL
        "system_controller_inst/current_reg1_8" BEL
        "system_controller_inst/current_reg1_7" BEL
        "system_controller_inst/current_reg1_0" BEL
        "system_controller_inst/current_reg3_1" BEL
        "system_controller_inst/current_reg3_0" BEL
        "system_controller_inst/current_input_data_0" BEL
        "system_controller_inst/current_input_data_1" BEL
        "system_controller_inst/current_input_data_2" BEL
        "system_controller_inst/current_input_data_3" BEL
        "system_controller_inst/current_input_data_4" BEL
        "system_controller_inst/current_input_data_5" BEL
        "system_controller_inst/current_input_data_6" BEL
        "system_controller_inst/current_input_data_7" BEL
        "system_controller_inst/current_input_data_8" BEL
        "system_controller_inst/current_input_data_9" BEL
        "system_controller_inst/current_input_data_10" BEL
        "system_controller_inst/current_input_data_11" BEL
        "system_controller_inst/current_input_data_12" BEL
        "system_controller_inst/current_input_data_13" BEL
        "system_controller_inst/current_input_data_14" BEL
        "system_controller_inst/current_input_data_15" BEL
        "system_controller_inst/current_input_data_16" BEL
        "system_controller_inst/current_input_data_17" BEL
        "system_controller_inst/current_input_data_18" BEL
        "system_controller_inst/current_input_data_19" BEL
        "system_controller_inst/current_input_data_20" BEL
        "system_controller_inst/current_input_data_21" BEL
        "system_controller_inst/current_input_data_22" BEL
        "system_controller_inst/current_input_data_23" BEL
        "system_controller_inst/current_input_data_24" BEL
        "system_controller_inst/current_input_data_25" BEL
        "system_controller_inst/current_input_data_26" BEL
        "system_controller_inst/current_input_data_27" BEL
        "system_controller_inst/current_input_data_28" BEL
        "system_controller_inst/current_input_data_29" BEL
        "system_controller_inst/current_input_data_30" BEL
        "system_controller_inst/current_input_data_31" BEL
        "system_controller_inst/user_input_data_0" BEL
        "system_controller_inst/user_input_data_1" BEL
        "system_controller_inst/user_input_data_2" BEL
        "system_controller_inst/user_input_data_3" BEL
        "system_controller_inst/user_input_data_4" BEL
        "system_controller_inst/user_input_data_5" BEL
        "system_controller_inst/user_input_data_6" BEL
        "system_controller_inst/user_input_data_7" BEL
        "system_controller_inst/user_input_data_8" BEL
        "system_controller_inst/user_input_data_9" BEL
        "system_controller_inst/user_input_data_10" BEL
        "system_controller_inst/user_input_data_11" BEL
        "system_controller_inst/user_input_data_12" BEL
        "system_controller_inst/user_input_data_13" BEL
        "system_controller_inst/user_input_data_14" BEL
        "system_controller_inst/user_input_data_15" BEL
        "system_controller_inst/user_input_data_16" BEL
        "system_controller_inst/user_input_data_17" BEL
        "system_controller_inst/user_input_data_18" BEL
        "system_controller_inst/user_input_data_19" BEL
        "system_controller_inst/user_input_data_20" BEL
        "system_controller_inst/user_input_data_21" BEL
        "system_controller_inst/user_input_data_22" BEL
        "system_controller_inst/user_input_data_23" BEL
        "system_controller_inst/user_input_data_24" BEL
        "system_controller_inst/user_input_data_25" BEL
        "system_controller_inst/user_input_data_26" BEL
        "system_controller_inst/user_input_data_27" BEL
        "system_controller_inst/user_input_data_28" BEL
        "system_controller_inst/user_input_data_29" BEL
        "system_controller_inst/user_input_data_30" BEL
        "system_controller_inst/user_input_data_31" BEL
        "system_controller_inst/current_state_FFd3" BEL
        "system_controller_inst/current_state_FFd1" BEL
        "system_controller_inst/current_state_FFd2" BEL
        "system_controller_inst/current_state_FFd4" BEL
        "system_controller_inst/current_state_FFd5" BEL
        "system_controller_inst/current_state_FFd8" BEL
        "system_controller_inst/current_state_FFd6" BEL
        "system_controller_inst/current_state_FFd7" BEL
        "system_controller_inst/current_state_FFd9" BEL
        "system_controller_inst/current_state_FFd10" BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B2/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B2/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B3/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B3/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B4/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B4/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B5/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B5/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B6/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B6/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B7/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B7/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B0/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B0/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B1/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B1/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B2/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B2/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B3/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B3/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B4/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B4/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B5/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B5/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B6/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B6/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B7/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B7/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B2/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B2/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B3/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B3/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B4/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B4/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B5/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B5/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B6/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B6/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B7/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B7/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B0/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B0/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B1/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B1/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B2/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B2/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B3/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B3/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B4/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B4/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B5/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B5/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B6/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B6/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B7/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B7/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B0/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B0/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B1/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B1/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B2/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B2/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B3/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B3/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B4/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B4/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B5/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B5/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B6/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B6/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B7/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B7/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B0/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B0/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B1/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B1/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B2/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B2/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B3/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B3/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B4/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B4/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B5/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B5/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B6/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B6/DP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B7/SP"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B7/DP";
TIMEGRP wait200us = BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst180_o" BEL
        "mem_interface_top_inst/infrastructure_top0/wait_200us_i" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst_o" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst_1" BEL
        "mem_interface_top_inst/infrastructure_top0/wait_clk90" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst180_1" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst180" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_0" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_1" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_2" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_3" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_4" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_5" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_6" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_7" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_8" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_9" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_10" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_11" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_12" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_13" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_14" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_15" BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_cke";
PIN mem_interface_top_inst/infrastructure_top0/cal_top0/cal_dcm_pins<7> = BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_dcm" PINNAME
        PSCLK;
PIN mem_interface_top_inst/ddr2_top0/iobs0/infrastructure_iobs0/U1/FF0_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/infrastructure_iobs0/U1/FF0"
        PINNAME CK;
PIN mem_interface_top_inst/ddr2_top0/iobs0/infrastructure_iobs0/U1/FF1_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/infrastructure_iobs0/U1/FF1"
        PINNAME CK;
PIN mem_interface_top_inst/ddr2_top0/iobs0/infrastructure_iobs0/U2/FF0_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/infrastructure_iobs0/U2/FF0"
        PINNAME CK;
PIN mem_interface_top_inst/ddr2_top0/iobs0/infrastructure_iobs0/U2/FF1_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/infrastructure_iobs0/U2/FF1"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/U2/N/FF0_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/U2/N/FF0"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/U2/N/FF1_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/U2/N/FF1"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/U2/FF0_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/U2/FF0"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/U2/FF1_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/U2/FF1"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/U2/N/FF0_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/U2/N/FF0"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/U2/N/FF1_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/U2/N/FF1"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/U2/FF0_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/U2/FF0"
        PINNAME CK;
PIN
        mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/U2/FF1_pins<0>
        = BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/U2/FF1"
        PINNAME CK;
TIMEGRP mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm = BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst180_o" BEL
        "mem_interface_top_inst/infrastructure_top0/wait_200us_i" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst_o" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst_1" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst180_1" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst180" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_0" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_1" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_2" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_3" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_4" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_5" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_6" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_7" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_8" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_9" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_10" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_11" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_12" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_13" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_14" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_15" BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/fpga_rst" PIN
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_dcm_pins<7>"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d4Shft_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d4Shft_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d4Shft_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d4Shft_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d4Shft_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d4Shft_5"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d4Shft_6"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d4Shft_7"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/selTap_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/selTap_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/selTap_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/selTap_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/selTap_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d0Shft_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d0Shft_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d0Shft_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d0Shft_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d0Shft_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d0Shft_5"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d0Shft_6"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d0Shft_7"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d5Shft_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d5Shft_5"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d5Shft_6"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d5Shft_7"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d1Shft_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d1Shft_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d1Shft_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d1Shft_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d1Shft_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d1Shft_5"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d1Shft_6"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d1Shft_7"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/resetDcm"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/suShft_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/suShft_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/suShft_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/suShft_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/suShft_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/suShft_5"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/suShft_6"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/suShft_7"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/rstate"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d2Shft_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d2Shft_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d2Shft_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d2Shft_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d2Shft_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d2Shft_5"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d2Shft_6"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d2Shft_7"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decPosSh_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decPosSh_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decPosSh_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decPosSh_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decPosSh_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decPosSh_5"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decPosSh_6"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decPosSh_7"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/okSelCnt"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/waitOneCycle"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d3Shft_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d3Shft_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d3Shft_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d3Shft_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d3Shft_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d3Shft_5"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d3Shft_6"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d3Shft_7"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/psDoneReg"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/waitTwoCycle"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/wait3Cycle"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/psEn"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/psinc_val"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/wait4Cycle"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/wait5Cycle"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/negPhShft_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/negPhShft_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/negPhShft_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/negPhShft_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/negPhShft_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/negPhShft_5"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/negPhShft_6"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/negPhShft_7"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/posPhShft_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/posPhShft_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/posPhShft_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/posPhShft_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/posPhShft_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/posPhShft_5"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/posPhShft_6"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/posPhShft_7"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/prevSamp"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/zoShft_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/zoShft_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/zoShft_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/zoShft_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/zoShft_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/zoShft_5"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/zoShft_6"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/zoShft_7"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/ozShft_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/ozShft_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/ozShft_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/ozShft_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/ozShft_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/ozShft_5"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/ozShft_6"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/ozShft_7"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/uPtr_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/uPtr_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/uPtr_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/midPt_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/midPt_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/midPt_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/newTap_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/newTap_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/newTap_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/newTap_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/newTap_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/inTapForDqs_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/inTapForDqs_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/inTapForDqs_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/inTapForDqs_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/inTapForDqs_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/tapForDqs_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/tapForDqs_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/tapForDqs_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/tapForDqs_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/tapForDqs_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decNegSh_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decNegSh_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decNegSh_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decNegSh_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decNegSh_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decNegSh_5"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decNegSh_6"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decNegSh_7"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/state_FFd1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/state_FFd2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/state_FFd3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/state_FFd4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/lPtr_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/lPtr_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/lPtr_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/selCnt_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/selCnt_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/selCnt_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/selCnt_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_suClkd2/poclk"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_suClkd2/oclk"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_clkd2/poclk"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_clkd2/oclk"
        BEL "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_web"
        BEL "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_rasb"
        BEL "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_casb"
        BEL "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_cke"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_addr_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_addr_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_addr_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_addr_4"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_addr_5"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_addr_6"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_addr_7"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_addr_8"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_addr_9"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_addr_10"
        BEL "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_ba_0"
        BEL "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_ba_1"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/infrastructure_iobs0/U1/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/infrastructure_iobs0/U1/FF1_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/infrastructure_iobs0/U2/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/infrastructure_iobs0/U2/FF1_pins<0>"
        BEL "mem_interface_top_inst/ddr2_top0/controller0/wrburst_end_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/rst0_r" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/AR_Done_reg" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/rst180_r" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/rdburst_end_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/BA_address_conflict" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/read_cmd1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/write_cmd1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/write_enable" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/AUTO_REF_detect1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/auto_ref_wait1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/GO_TO_ACTIVE" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/config_reg1_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/config_reg1_4" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/config_reg1_5" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/config_reg1_12" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/config_reg2_2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/config_reg2_7" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/config_reg2_8" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/config_reg2_9" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/rst_dqs_div_r" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/INIT_MEMORY" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/CONFLICT" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/wrburst_end_2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/DQS_enable_int" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/address_reg_2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/address_reg_3" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/address_reg_4" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/address_reg_5" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/address_reg_6" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/address_reg_7" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/address_reg_8" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/address_reg_9" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/GO_TO_ODT_ON" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/rdburst_end_2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_3" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_4" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_5" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_6" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_7" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_8" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_9" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_10" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_11" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/INIT_DONE" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RFC_COUNT_reg" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/read_cmd2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/write_cmd2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/auto_ref_wait2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/wrburst_end_3" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/cas_latency_0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/cas_latency_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/burst_length_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/DLL_RST_COUNT_0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/DLL_RST_COUNT_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/DLL_RST_COUNT_2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/DLL_RST_COUNT_3" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/DLL_RST_COUNT_4" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/DLL_RST_COUNT_5" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/DLL_RST_COUNT_6" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/DLL_RST_COUNT_7" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/EMR_2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/EMR_7" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/EMR_8" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/EMR_9" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/DQS_enable1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/LMR_DLL_set_10" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/wrburst_end_cnt_0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/wrburst_end_cnt_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/AUTO_REF_detect" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/LMR_DLL_rst_8" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/LMR_DLL_rst_10" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/COLUMN_ADDRESS_reg_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/controller0/COLUMN_ADDRESS_reg_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/controller0/COLUMN_ADDRESS_reg_4"
        BEL
        "mem_interface_top_inst/ddr2_top0/controller0/COLUMN_ADDRESS_reg_5"
        BEL
        "mem_interface_top_inst/ddr2_top0/controller0/COLUMN_ADDRESS_reg_6"
        BEL
        "mem_interface_top_inst/ddr2_top0/controller0/COLUMN_ADDRESS_reg_7"
        BEL
        "mem_interface_top_inst/ddr2_top0/controller0/COLUMN_ADDRESS_reg_8"
        BEL
        "mem_interface_top_inst/ddr2_top0/controller0/COLUMN_ADDRESS_reg_9"
        BEL "mem_interface_top_inst/ddr2_top0/controller0/read_cmd3" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/write_cmd3" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/auto_ref" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/AUTO_REF_pulse_end" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/DQS_enable2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/ODT_COUNT_0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/ODT_COUNT_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/read_cmd4" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/write_cmd4" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/read_cmd5" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/write_cmd5" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/write_cmd6" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/Auto_Ref_issued" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/DQS_reset_int" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/write_cmd7" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RCDR_COUNT_0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RCDR_COUNT_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RCDR_COUNT_2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RFC_COUNT_0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RFC_COUNT_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RFC_COUNT_2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RFC_COUNT_3" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RFC_COUNT_4" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RFC_COUNT_5" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/write_cmd8" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/DQS_reset1_clk0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RRD_COUNT_0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RRD_COUNT_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/MRD_COUNT_0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/MRD_COUNT_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/auto_ref_wait" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RP_COUNT_0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RP_COUNT_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RP_COUNT_2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RCDW_COUNT_0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RCDW_COUNT_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RCDW_COUNT_2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/CAS_COUNT_0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/CAS_COUNT_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/DQS_reset2_clk0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/ddr_ODT2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/ddr_ODT_cntrl" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/ACK_REG_INST1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/rst_calib0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/rst_iob_out" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/current_state_FFd1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/current_state_FFd2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/current_state_FFd3" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/current_state_FFd4" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/current_state_FFd7" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/current_state_FFd5" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/current_state_FFd6" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/current_state_FFd8" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/current_state_FFd9" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/current_state_FFd10" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/current_state_FFd11" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/current_state_FFd14" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/current_state_FFd12" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/current_state_FFd13" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/dqs_div_rdburstcount_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/controller0/dqs_div_rdburstcount_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/controller0/dqs_div_rdburstcount_1"
        BEL "mem_interface_top_inst/ddr2_top0/controller0/WR_COUNT_2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/WR_COUNT_0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/WR_COUNT_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/dqs_div_cascount_2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/dqs_div_cascount_0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/dqs_div_cascount_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/INIT_PRE_COUNT_0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/INIT_PRE_COUNT_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/INIT_PRE_COUNT_2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/INIT_PRE_COUNT_3" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/INIT_PRE_COUNT_6" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/INIT_PRE_COUNT_4" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/INIT_PRE_COUNT_5" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/INIT_COUNT_0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/INIT_COUNT_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/INIT_COUNT_2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/INIT_COUNT_3" BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_path_rst0/rst0_r"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_path_rst0/rst180_r"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk180"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk180"
        BEL
        "mem_interface_top_inst/ddr2_top0/infrastructure0/delay_sel_val1_r_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/infrastructure0/delay_sel_val1_r_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/infrastructure0/delay_sel_val1_r_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/infrastructure0/delay_sel_val1_r_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/infrastructure0/delay_sel_val1_r_4"
        BEL "mem_interface_top_inst/ddr2_top0/infrastructure0/rst_calib1_r1"
        BEL "mem_interface_top_inst/ddr2_top0/infrastructure0/rst_calib1_r2"
        BEL "system_controller_inst/user_input_address_2" BEL
        "system_controller_inst/user_input_address_3" BEL
        "system_controller_inst/user_input_address_4" BEL
        "system_controller_inst/user_input_address_5" BEL
        "system_controller_inst/user_input_address_6" BEL
        "system_controller_inst/user_input_address_7" BEL
        "system_controller_inst/user_input_address_8" BEL
        "system_controller_inst/user_input_address_9" BEL
        "system_controller_inst/burst_done" BEL
        "system_controller_inst/user_command_register_1" BEL
        "system_controller_inst/user_command_register_0" BEL
        "system_controller_inst/user_config_register1_11" BEL
        "system_controller_inst/user_config_register1_8" BEL
        "system_controller_inst/user_config_register1_7" BEL
        "system_controller_inst/user_config_register1_0" BEL
        "system_controller_inst/user_config_register2_7" BEL
        "system_controller_inst/user_config_register2_2" BEL
        "system_controller_inst/user_config_register2_1" BEL
        "system_controller_inst/user_config_register2_0" BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/U1/N"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/U2/N/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/U2/N/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/U1"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/U2/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/U2/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/U1/N"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/U2/N/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/U2/N/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/U1"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/U2/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/U2/FF1_pins<0>";
TIMEGRP mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm_0 = BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst180_o" BEL
        "mem_interface_top_inst/infrastructure_top0/wait_200us_i" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst_o" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst_1" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst180_1" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst180" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_0" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_1" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_2" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_3" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_4" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_5" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_6" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_7" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_8" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_9" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_10" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_11" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_12" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_13" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_14" BEL
        "mem_interface_top_inst/infrastructure_top0/Counter200_15" BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/fpga_rst" PIN
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_dcm_pins<7>"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d4Shft_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d4Shft_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d4Shft_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d4Shft_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d4Shft_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d4Shft_5"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d4Shft_6"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d4Shft_7"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/selTap_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/selTap_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/selTap_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/selTap_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/selTap_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d0Shft_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d0Shft_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d0Shft_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d0Shft_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d0Shft_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d0Shft_5"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d0Shft_6"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d0Shft_7"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d5Shft_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d5Shft_5"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d5Shft_6"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d5Shft_7"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d1Shft_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d1Shft_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d1Shft_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d1Shft_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d1Shft_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d1Shft_5"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d1Shft_6"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d1Shft_7"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/resetDcm"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/suShft_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/suShft_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/suShft_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/suShft_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/suShft_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/suShft_5"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/suShft_6"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/suShft_7"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/rstate"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d2Shft_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d2Shft_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d2Shft_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d2Shft_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d2Shft_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d2Shft_5"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d2Shft_6"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d2Shft_7"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decPosSh_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decPosSh_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decPosSh_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decPosSh_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decPosSh_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decPosSh_5"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decPosSh_6"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decPosSh_7"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/okSelCnt"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/waitOneCycle"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d3Shft_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d3Shft_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d3Shft_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d3Shft_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d3Shft_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d3Shft_5"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d3Shft_6"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/d3Shft_7"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/psDoneReg"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/waitTwoCycle"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/wait3Cycle"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/psEn"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/psinc_val"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/wait4Cycle"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/wait5Cycle"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/negPhShft_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/negPhShft_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/negPhShft_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/negPhShft_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/negPhShft_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/negPhShft_5"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/negPhShft_6"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/negPhShft_7"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/posPhShft_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/posPhShft_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/posPhShft_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/posPhShft_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/posPhShft_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/posPhShft_5"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/posPhShft_6"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/posPhShft_7"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/prevSamp"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/zoShft_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/zoShft_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/zoShft_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/zoShft_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/zoShft_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/zoShft_5"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/zoShft_6"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/zoShft_7"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/ozShft_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/ozShft_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/ozShft_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/ozShft_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/ozShft_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/ozShft_5"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/ozShft_6"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/ozShft_7"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/uPtr_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/uPtr_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/uPtr_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/midPt_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/midPt_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/midPt_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/newTap_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/newTap_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/newTap_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/newTap_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/newTap_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/inTapForDqs_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/inTapForDqs_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/inTapForDqs_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/inTapForDqs_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/inTapForDqs_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/tapForDqs_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/tapForDqs_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/tapForDqs_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/tapForDqs_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/tapForDqs_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decNegSh_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decNegSh_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decNegSh_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decNegSh_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decNegSh_4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decNegSh_5"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decNegSh_6"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decNegSh_7"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/state_FFd1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/state_FFd2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/state_FFd3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/state_FFd4"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/lPtr_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/lPtr_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/lPtr_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/selCnt_0"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/selCnt_1"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/selCnt_2"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/selCnt_3"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_suClkd2/poclk"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_suClkd2/oclk"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_clkd2/poclk"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_clkd2/oclk"
        BEL "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_web"
        BEL "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_rasb"
        BEL "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_casb"
        BEL "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_cke"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_addr_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_addr_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_addr_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_addr_4"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_addr_5"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_addr_6"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_addr_7"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_addr_8"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_addr_9"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_addr_10"
        BEL "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_ba_0"
        BEL "mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_ba_1"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/infrastructure_iobs0/U1/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/infrastructure_iobs0/U1/FF1_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/infrastructure_iobs0/U2/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/infrastructure_iobs0/U2/FF1_pins<0>"
        BEL "mem_interface_top_inst/ddr2_top0/controller0/wrburst_end_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/rst0_r" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/AR_Done_reg" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/rst180_r" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/rdburst_end_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/BA_address_conflict" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/read_cmd1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/write_cmd1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/write_enable" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/AUTO_REF_detect1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/auto_ref_wait1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/GO_TO_ACTIVE" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/config_reg1_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/config_reg1_4" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/config_reg1_5" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/config_reg1_12" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/config_reg2_2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/config_reg2_7" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/config_reg2_8" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/config_reg2_9" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/rst_dqs_div_r" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/INIT_MEMORY" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/CONFLICT" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/wrburst_end_2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/DQS_enable_int" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/address_reg_2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/address_reg_3" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/address_reg_4" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/address_reg_5" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/address_reg_6" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/address_reg_7" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/address_reg_8" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/address_reg_9" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/GO_TO_ODT_ON" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/rdburst_end_2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_3" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_4" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_5" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_6" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_7" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_8" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_9" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_10" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_11" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/INIT_DONE" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RFC_COUNT_reg" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/read_cmd2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/write_cmd2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/auto_ref_wait2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/wrburst_end_3" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/cas_latency_0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/cas_latency_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/burst_length_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/DLL_RST_COUNT_0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/DLL_RST_COUNT_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/DLL_RST_COUNT_2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/DLL_RST_COUNT_3" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/DLL_RST_COUNT_4" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/DLL_RST_COUNT_5" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/DLL_RST_COUNT_6" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/DLL_RST_COUNT_7" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/EMR_2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/EMR_7" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/EMR_8" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/EMR_9" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/DQS_enable1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/LMR_DLL_set_10" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/wrburst_end_cnt_0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/wrburst_end_cnt_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/AUTO_REF_detect" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/LMR_DLL_rst_8" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/LMR_DLL_rst_10" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/COLUMN_ADDRESS_reg_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/controller0/COLUMN_ADDRESS_reg_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/controller0/COLUMN_ADDRESS_reg_4"
        BEL
        "mem_interface_top_inst/ddr2_top0/controller0/COLUMN_ADDRESS_reg_5"
        BEL
        "mem_interface_top_inst/ddr2_top0/controller0/COLUMN_ADDRESS_reg_6"
        BEL
        "mem_interface_top_inst/ddr2_top0/controller0/COLUMN_ADDRESS_reg_7"
        BEL
        "mem_interface_top_inst/ddr2_top0/controller0/COLUMN_ADDRESS_reg_8"
        BEL
        "mem_interface_top_inst/ddr2_top0/controller0/COLUMN_ADDRESS_reg_9"
        BEL "mem_interface_top_inst/ddr2_top0/controller0/read_cmd3" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/write_cmd3" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/auto_ref" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/AUTO_REF_pulse_end" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/DQS_enable2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/ODT_COUNT_0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/ODT_COUNT_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/read_cmd4" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/write_cmd4" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/read_cmd5" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/write_cmd5" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/write_cmd6" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/Auto_Ref_issued" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/DQS_reset_int" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/write_cmd7" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RCDR_COUNT_0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RCDR_COUNT_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RCDR_COUNT_2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RFC_COUNT_0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RFC_COUNT_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RFC_COUNT_2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RFC_COUNT_3" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RFC_COUNT_4" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RFC_COUNT_5" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/write_cmd8" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/DQS_reset1_clk0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RRD_COUNT_0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RRD_COUNT_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/MRD_COUNT_0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/MRD_COUNT_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/auto_ref_wait" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RP_COUNT_0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RP_COUNT_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RP_COUNT_2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RCDW_COUNT_0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RCDW_COUNT_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/RCDW_COUNT_2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/CAS_COUNT_0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/CAS_COUNT_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/DQS_reset2_clk0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/ddr_ODT2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/ddr_ODT_cntrl" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/ACK_REG_INST1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/rst_calib0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/rst_iob_out" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/current_state_FFd1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/current_state_FFd2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/current_state_FFd3" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/current_state_FFd4" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/current_state_FFd7" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/current_state_FFd5" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/current_state_FFd6" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/current_state_FFd8" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/current_state_FFd9" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/current_state_FFd10" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/current_state_FFd11" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/current_state_FFd14" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/current_state_FFd12" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/current_state_FFd13" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/dqs_div_rdburstcount_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/controller0/dqs_div_rdburstcount_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/controller0/dqs_div_rdburstcount_1"
        BEL "mem_interface_top_inst/ddr2_top0/controller0/WR_COUNT_2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/WR_COUNT_0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/WR_COUNT_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/dqs_div_cascount_2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/dqs_div_cascount_0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/dqs_div_cascount_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/INIT_PRE_COUNT_0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/INIT_PRE_COUNT_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/INIT_PRE_COUNT_2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/INIT_PRE_COUNT_3" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/INIT_PRE_COUNT_6" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/INIT_PRE_COUNT_4" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/INIT_PRE_COUNT_5" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/INIT_COUNT_0" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/INIT_COUNT_1" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/INIT_COUNT_2" BEL
        "mem_interface_top_inst/ddr2_top0/controller0/INIT_COUNT_3" BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_path_rst0/rst0_r"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_path_rst0/rst180_r"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk180"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk0"
        BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk180"
        BEL
        "mem_interface_top_inst/ddr2_top0/infrastructure0/delay_sel_val1_r_0"
        BEL
        "mem_interface_top_inst/ddr2_top0/infrastructure0/delay_sel_val1_r_1"
        BEL
        "mem_interface_top_inst/ddr2_top0/infrastructure0/delay_sel_val1_r_2"
        BEL
        "mem_interface_top_inst/ddr2_top0/infrastructure0/delay_sel_val1_r_3"
        BEL
        "mem_interface_top_inst/ddr2_top0/infrastructure0/delay_sel_val1_r_4"
        BEL "mem_interface_top_inst/ddr2_top0/infrastructure0/rst_calib1_r1"
        BEL "mem_interface_top_inst/ddr2_top0/infrastructure0/rst_calib1_r2"
        BEL "system_controller_inst/user_input_address_2" BEL
        "system_controller_inst/user_input_address_3" BEL
        "system_controller_inst/user_input_address_4" BEL
        "system_controller_inst/user_input_address_5" BEL
        "system_controller_inst/user_input_address_6" BEL
        "system_controller_inst/user_input_address_7" BEL
        "system_controller_inst/user_input_address_8" BEL
        "system_controller_inst/user_input_address_9" BEL
        "system_controller_inst/burst_done" BEL
        "system_controller_inst/user_command_register_1" BEL
        "system_controller_inst/user_command_register_0" BEL
        "system_controller_inst/user_config_register1_11" BEL
        "system_controller_inst/user_config_register1_8" BEL
        "system_controller_inst/user_config_register1_7" BEL
        "system_controller_inst/user_config_register1_0" BEL
        "system_controller_inst/user_config_register2_7" BEL
        "system_controller_inst/user_config_register2_2" BEL
        "system_controller_inst/user_config_register2_1" BEL
        "system_controller_inst/user_config_register2_0" BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/U1/N"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/U2/N/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/U2/N/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/U1"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/U2/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/U2/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/U1/N"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/U2/N/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/U2/N/FF1_pins<0>"
        BEL
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/U1"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/U2/FF0_pins<0>"
        PIN
        "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/U2/FF1_pins<0>";
TIMEGRP sysrst = BEL "mem_interface_top_inst/infrastructure_top0/sys_rst270_1"
        BEL "mem_interface_top_inst/infrastructure_top0/sys_rst_1" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst90_1" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst180_1" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst180" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst270" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst90" BEL
        "mem_interface_top_inst/infrastructure_top0/sys_rst";
PIN mem_interface_top_inst/infrastructure_top0/clk_dcm0/DCM_INST1_pins<20> =
        BEL "mem_interface_top_inst/infrastructure_top0/clk_dcm0/DCM_INST1"
        PINNAME CLKIN;
PIN mem_interface_top_inst/infrastructure_top0/cal_top0/cal_dcm_pins<20> = BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_dcm" PINNAME
        CLKIN;
TIMEGRP brefclk_n_i = PIN
        "mem_interface_top_inst/infrastructure_top0/clk_dcm0/DCM_INST1_pins<20>"
        PIN
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_dcm_pins<20>";
TIMEGRP brefclk_p_i = PIN
        "mem_interface_top_inst/infrastructure_top0/clk_dcm0/DCM_INST1_pins<20>"
        PIN
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_dcm_pins<20>";
TIMEGRP mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm = BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_suPhClkd2/poclk"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_suPhClkd2/oclk"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_phClkd2/poclk"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_phClkd2/oclk";
TIMEGRP mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm_0 =
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_suPhClkd2/poclk"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_suPhClkd2/oclk"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_phClkd2/poclk"
        BEL
        "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_phClkd2/oclk";
NET "mem_interface_top_inst/infrastructure_top0/clk_dcm0/clk0dcm" MAXDELAY =
        0.45 ns;
NET "mem_interface_top_inst/infrastructure_top0/clk_dcm0/clk0d2inv" MAXDELAY =
        0.755 ns;
NET "mem_interface_top_inst/infrastructure_top0/clk_dcm0/clk90dcm" MAXDELAY =
        0.45 ns;
NET "mem_interface_top_inst/infrastructure_top0/clk_dcm0/clk90d2inv" MAXDELAY
        = 0.755 ns;
NET "mem_interface_top_inst/infrastructure_top0/cal_top0/suClkDiv2" MAXDELAY =
        0.6 ns;
NET "mem_interface_top_inst/infrastructure_top0/cal_top0/suPhClkDiv2" MAXDELAY
        = 0.7 ns;
NET "mem_interface_top_inst/infrastructure_top0/cal_top0/clkDiv2" MAXDELAY =
        0.6 ns;
NET "mem_interface_top_inst/infrastructure_top0/cal_top0/phClkDiv2" MAXDELAY =
        0.6 ns;
NET "ddr_rst_dqs_div_o/mem_interface_top_inst/ddr2_top0/rst_dqs_div_int"
        MAXDELAY = 0.7 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_11_rd_addr<0>" MAXDELAY
        = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_11_rd_addr<1>" MAXDELAY
        = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_11_rd_addr<2>" MAXDELAY
        = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_11_rd_addr<3>" MAXDELAY
        = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_12_rd_addr<0>" MAXDELAY
        = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_12_rd_addr<1>" MAXDELAY
        = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_12_rd_addr<2>" MAXDELAY
        = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_12_rd_addr<3>" MAXDELAY
        = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_13_rd_addr<0>" MAXDELAY
        = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_13_rd_addr<1>" MAXDELAY
        = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_13_rd_addr<2>" MAXDELAY
        = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_13_rd_addr<3>" MAXDELAY
        = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_00_wr_addr<0>" MAXDELAY
        = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/transfer_done_0<0>" MAXDELAY
        = 2 ns;
NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_wr_addr__n0000<1>"
        MAXDELAY = 4 ns;
NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_wr_addr__n0000<2>"
        MAXDELAY = 4 ns;
NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_wr_addr__n0000<3>"
        MAXDELAY = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_01_wr_addr<0>" MAXDELAY
        = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/transfer_done_0<1>" MAXDELAY
        = 2 ns;
NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_wr_addr__n0000<1>"
        MAXDELAY = 4 ns;
NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_wr_addr__n0000<2>"
        MAXDELAY = 4 ns;
NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_wr_addr__n0000<3>"
        MAXDELAY = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_02_wr_addr<0>" MAXDELAY
        = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/transfer_done_0<2>" MAXDELAY
        = 2 ns;
NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_wr_addr__n0000<1>"
        MAXDELAY = 4 ns;
NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_wr_addr__n0000<2>"
        MAXDELAY = 4 ns;
NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_wr_addr__n0000<3>"
        MAXDELAY = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_03_wr_addr<0>" MAXDELAY
        = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/transfer_done_0<3>" MAXDELAY
        = 2 ns;
NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_wr_addr__n0000<1>"
        MAXDELAY = 4 ns;
NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_wr_addr__n0000<2>"
        MAXDELAY = 4 ns;
NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_wr_addr__n0000<3>"
        MAXDELAY = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_10_wr_addr<0>" MAXDELAY
        = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/transfer_done_1<0>" MAXDELAY
        = 2 ns;
NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_wr_addr__n0000<1>"
        MAXDELAY = 4 ns;
NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_wr_addr__n0000<2>"
        MAXDELAY = 4 ns;
NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_wr_addr__n0000<3>"
        MAXDELAY = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_11_wr_addr<0>" MAXDELAY
        = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/transfer_done_1<1>" MAXDELAY
        = 2 ns;
NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_wr_addr__n0000<1>"
        MAXDELAY = 4 ns;
NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_wr_addr__n0000<2>"
        MAXDELAY = 4 ns;
NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_wr_addr__n0000<3>"
        MAXDELAY = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_12_wr_addr<0>" MAXDELAY
        = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/transfer_done_1<2>" MAXDELAY
        = 2 ns;
NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_wr_addr__n0000<1>"
        MAXDELAY = 4 ns;
NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_wr_addr__n0000<2>"
        MAXDELAY = 4 ns;
NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_wr_addr__n0000<3>"
        MAXDELAY = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_13_wr_addr<0>" MAXDELAY
        = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/transfer_done_1<3>" MAXDELAY
        = 2 ns;
NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_wr_addr__n0000<1>"
        MAXDELAY = 4 ns;
NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_wr_addr__n0000<2>"
        MAXDELAY = 4 ns;
NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_wr_addr__n0000<3>"
        MAXDELAY = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_00_rd_addr<0>" MAXDELAY
        = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_00_rd_addr<1>" MAXDELAY
        = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_00_rd_addr<2>" MAXDELAY
        = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_00_rd_addr<3>" MAXDELAY
        = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_02_rd_addr<0>" MAXDELAY
        = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_02_rd_addr<1>" MAXDELAY
        = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_02_rd_addr<2>" MAXDELAY
        = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_02_rd_addr<3>" MAXDELAY
        = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_10_rd_addr<0>" MAXDELAY
        = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_10_rd_addr<1>" MAXDELAY
        = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_10_rd_addr<2>" MAXDELAY
        = 4 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_10_rd_addr<3>" MAXDELAY
        = 4 ns;
NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/rst_dqs_div_delayed"
        MAXDELAY = 2 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/dqs_div_col1<1>" MAXDELAY =
        1.2 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/dqs_div_col0<1>" MAXDELAY =
        1.2 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/dqs_div_col1<0>" MAXDELAY =
        1.2 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<15>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<15>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<15>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<15>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<14>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<14>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<14>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<14>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<13>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<13>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<13>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<13>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<12>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<12>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<12>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<12>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<11>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<11>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<11>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<11>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<10>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<10>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<10>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<10>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<9>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<9>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<8>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<8>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<7>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<7>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<6>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<6>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<5>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<5>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<4>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<4>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<3>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<3>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<2>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<2>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<1>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<1>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<0>"
        MAXDELAY = 1.5 ns;
NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<0>"
        MAXDELAY = 1.5 ns;
TS_brefclk_p_i = PERIOD TIMEGRP "brefclk_p_i" 150 MHz HIGH 50% INPUT_JITTER 0
        ns;
TS_brefclk_n_i = PERIOD TIMEGRP "brefclk_n_i" 150 MHz HIGH 50% INPUT_JITTER 0
        ns;
PATH TS01_path = FROM TIMEGRP "wait200us" TO TIMEGRP "sysrst";
PATH "TS01_path" TIG;
PATH TS02_path = FROM TIMEGRP "wait200us90" TO TIMEGRP "sysrst";
PATH "TS02_path" TIG;
PATH TS05_path = FROM TIMEGRP "wait200us" TO TIMEGRP "wait200us90";
PATH "TS05_path" TIG;
TS_mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD
        TIMEGRP "mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm"
        TS_brefclk_n_i HIGH 50% INPUT_JITTER 0 ns;
TS_mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD
        TIMEGRP "mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm"
        TS_brefclk_n_i PHASE 1.667 ns HIGH 50% INPUT_JITTER 0 ns;
TS_mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm = PERIOD
        TIMEGRP
        "mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm"
        TS_brefclk_n_i PHASE 3.333 ns HIGH 50% INPUT_JITTER 0 ns;
TS_mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm_0 = PERIOD
        TIMEGRP
        "mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm_0"
        TS_brefclk_p_i HIGH 50% INPUT_JITTER 0 ns;
TS_mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm_0 = PERIOD
        TIMEGRP
        "mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm_0"
        TS_brefclk_p_i PHASE 1.667 ns HIGH 50% INPUT_JITTER 0 ns;
TS_mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm_0 = PERIOD
        TIMEGRP
        "mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm_0"
        TS_brefclk_p_i PHASE 3.333 ns HIGH 50% INPUT_JITTER 0 ns;
PIN mem_interface_top_inst/ddr2_top0/controller0/rst0_r_pins<3> = BEL
        "mem_interface_top_inst/ddr2_top0/controller0/rst0_r" PINNAME Q;
PIN mem_interface_top_inst/ddr2_top0/controller0/rst180_r_pins<3> = BEL
        "mem_interface_top_inst/ddr2_top0/controller0/rst180_r" PINNAME Q;
PIN mem_interface_top_inst/ddr2_top0/controller0/cas_latency_0_pins<3> = BEL
        "mem_interface_top_inst/ddr2_top0/controller0/cas_latency_0" PINNAME
        Q;
PIN mem_interface_top_inst/ddr2_top0/controller0/cas_latency_1_pins<3> = BEL
        "mem_interface_top_inst/ddr2_top0/controller0/cas_latency_1" PINNAME
        Q;
PIN mem_interface_top_inst/ddr2_top0/controller0/rst_calib0_pins<3> = BEL
        "mem_interface_top_inst/ddr2_top0/controller0/rst_calib0" PINNAME Q;
PIN
        mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col1/one_pins<10>
        = BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col1/one"
        PINNAME D;
PIN
        mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col1/two_pins<10>
        = BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col1/two"
        PINNAME D;
PIN
        mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col1/three_pins<10>
        = BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col1/three"
        PINNAME D;
PIN
        mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col1/four_pins<10>
        = BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col1/four"
        PINNAME D;
PIN
        mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col1/five_pins<10>
        = BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col1/five"
        PINNAME D;
PIN
        mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col1/six_pins<10>
        = BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col1/six"
        PINNAME D;
PIN
        mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col0/one_pins<10>
        = BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col0/one"
        PINNAME D;
PIN
        mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col0/two_pins<10>
        = BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col0/two"
        PINNAME D;
PIN
        mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col0/three_pins<10>
        = BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col0/three"
        PINNAME D;
PIN
        mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col0/four_pins<10>
        = BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col0/four"
        PINNAME D;
PIN
        mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col0/five_pins<10>
        = BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col0/five"
        PINNAME D;
PIN
        mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col0/six_pins<10>
        = BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col0/six"
        PINNAME D;
PIN
        mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col1/one_pins<10>
        = BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col1/one"
        PINNAME D;
PIN
        mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col1/two_pins<10>
        = BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col1/two"
        PINNAME D;
PIN
        mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col1/three_pins<10>
        = BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col1/three"
        PINNAME D;
PIN
        mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col1/four_pins<10>
        = BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col1/four"
        PINNAME D;
PIN
        mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col1/five_pins<10>
        = BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col1/five"
        PINNAME D;
PIN
        mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col1/six_pins<10>
        = BEL
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col1/six"
        PINNAME D;
PIN mreset_i_pins<0> = BEL "mreset_i" PINNAME PAD;
PIN "mem_interface_top_inst/ddr2_top0/controller0/rst0_r_pins<3>" TIG;
PIN "mem_interface_top_inst/ddr2_top0/controller0/rst180_r_pins<3>" TIG;
PIN "mem_interface_top_inst/ddr2_top0/controller0/cas_latency_0_pins<3>" TIG;
PIN "mem_interface_top_inst/ddr2_top0/controller0/cas_latency_1_pins<3>" TIG;
PIN "mem_interface_top_inst/ddr2_top0/controller0/rst_calib0_pins<3>" TIG;
PIN
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col1/one_pins<10>"
        TIG;
PIN
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col1/two_pins<10>"
        TIG;
PIN
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col1/three_pins<10>"
        TIG;
PIN
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col1/four_pins<10>"
        TIG;
PIN
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col1/five_pins<10>"
        TIG;
PIN
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col1/six_pins<10>"
        TIG;
PIN
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col0/one_pins<10>"
        TIG;
PIN
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col0/two_pins<10>"
        TIG;
PIN
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col0/three_pins<10>"
        TIG;
PIN
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col0/four_pins<10>"
        TIG;
PIN
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col0/five_pins<10>"
        TIG;
PIN
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col0/six_pins<10>"
        TIG;
PIN
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col1/one_pins<10>"
        TIG;
PIN
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col1/two_pins<10>"
        TIG;
PIN
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col1/three_pins<10>"
        TIG;
PIN
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col1/four_pins<10>"
        TIG;
PIN
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col1/five_pins<10>"
        TIG;
PIN
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col1/six_pins<10>"
        TIG;
PIN "mreset_i_pins<0>" TIG;
SCHEMATIC END;
