$date
	Tue Jun 29 20:15:48 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module lab2_mult_41_b_tb $end
$var wire 1 ! Z $end
$var wire 4 " D [0:3] $end
$var reg 2 # S [1:0] $end
$scope module uut $end
$var wire 4 $ D [0:3] $end
$var wire 2 % S [1:0] $end
$var reg 1 ! Z $end
$upscope $end
$upscope $end
$scope module lab2_mult_41_s_tb $end
$var wire 1 & Z $end
$var wire 4 ' D [0:3] $end
$var reg 2 ( S [1:0] $end
$scope module uut2 $end
$var wire 4 ) D [0:3] $end
$var wire 2 * S [1:0] $end
$var wire 1 & Z $end
$var wire 1 + c1 $end
$var wire 1 , c2 $end
$var wire 1 - c3 $end
$var wire 1 . c4 $end
$upscope $end
$upscope $end
$scope module lab2_mult_81_b_tb $end
$var wire 1 / Z $end
$var wire 8 0 D [0:7] $end
$var reg 3 1 S [2:0] $end
$scope module uut3 $end
$var wire 8 2 D [0:7] $end
$var wire 3 3 S [2:0] $end
$var reg 1 / Z $end
$upscope $end
$upscope $end
$scope module lab2_mult_81_s_tb $end
$var wire 1 4 Z $end
$var wire 8 5 D [0:7] $end
$var reg 3 6 S [2:0] $end
$scope module uut4 $end
$var wire 8 7 D [0:7] $end
$var wire 3 8 S [2:0] $end
$var wire 1 4 Z $end
$var wire 1 9 c1 $end
$var wire 1 : c2 $end
$var wire 1 ; c3 $end
$var wire 1 < c4 $end
$var wire 1 = c5 $end
$var wire 1 > c6 $end
$var wire 1 ? c7 $end
$var wire 1 @ c8 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0@
0?
0>
0=
0<
0;
0:
19
b0 8
b10010101 7
b0 6
b10010101 5
14
b0 3
b10010101 2
b0 1
b10010101 0
1/
0.
0-
0,
1+
b0 *
b1001 )
b0 (
b1001 '
1&
b0 %
b1001 $
b0 #
b1001 "
1!
$end
#10
0/
0!
04
0&
09
0+
b1 6
b1 8
b1 1
b1 3
b1 (
b1 *
b1 #
b1 %
#20
b10 6
b10 8
b10 1
b10 3
b10 (
b10 *
b10 #
b10 %
#30
1/
1!
14
1&
1<
1.
b11 6
b11 8
b11 1
b11 3
b11 (
b11 *
b11 #
b11 %
#40
0/
04
0<
b100 6
b100 8
b100 1
b100 3
#50
1/
14
1>
b101 6
b101 8
b101 1
b101 3
#60
0/
04
0>
b110 6
b110 8
b110 1
b110 3
#70
1/
14
1@
b111 6
b111 8
b111 1
b111 3
#80
