module lfsr_8bit_tb;
reg clk=0,reset;
wire [7:0] q;
lfsr_8bit uut(.clk(clk),.reset(reset),.q(q));
always #5 clk=~clk;
initial begin
reset =1;
#10; reset=0;
#100 $stop;
end 
initial $monitor("Time:%0t| lfsr output:%b",$time,q);
emdmodule