Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Aug  8 12:20:45 2025
| Host         : SEMSEMEE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mac_timing_summary_routed.rpt -pb mac_timing_summary_routed.pb -rpx mac_timing_summary_routed.rpx -warn_on_violation
| Design       : mac
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      109         
SYNTH-9    Warning   Small multiplier               2           
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.262        0.000                      0                  971        0.067        0.000                      0                  971        4.500        0.000                       0                   369  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.262        0.000                      0                  971        0.067        0.000                      0                  971        4.500        0.000                       0                   369  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 acc_mag_reg[80]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sf_q0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.826ns  (logic 1.262ns (16.126%)  route 6.564ns (83.874%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.556     5.077    clk_IBUF_BUFG
    SLICE_X8Y20          FDCE                                         r  acc_mag_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.518     5.595 f  acc_mag_reg[80]/Q
                         net (fo=7, routed)           1.342     6.937    acc_mag[80]
    SLICE_X10Y13         LUT4 (Prop_lut4_I0_O)        0.124     7.061 f  sf_q0_i_44/O
                         net (fo=2, routed)           0.753     7.814    sf_q0_i_44_n_0
    SLICE_X9Y11          LUT4 (Prop_lut4_I1_O)        0.124     7.938 f  sf_q0_i_10/O
                         net (fo=35, routed)          1.296     9.234    sf_q0_i_10_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I0_O)        0.124     9.358 r  sf_q0_i_2/O
                         net (fo=62, routed)          0.631     9.989    zc[6]
    SLICE_X6Y11          LUT6 (Prop_lut6_I0_O)        0.124    10.113 r  sf_q0_i_84/O
                         net (fo=1, routed)           0.987    11.101    sf_q0_i_84_n_0
    SLICE_X10Y13         LUT6 (Prop_lut6_I2_O)        0.124    11.225 r  sf_q0_i_32/O
                         net (fo=1, routed)           0.977    12.202    sf_q0_i_32_n_0
    SLICE_X12Y9          LUT6 (Prop_lut6_I1_O)        0.124    12.326 r  sf_q0_i_7/O
                         net (fo=9, routed)           0.577    12.903    zc[1]
    DSP48_X0Y4           DSP48E1                                      r  sf_q0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.538    14.879    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  sf_q0/CLK
                         clock pessimism              0.260    15.139    
                         clock uncertainty           -0.035    15.103    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -1.938    13.165    sf_q0
  -------------------------------------------------------------------
                         required time                         13.165    
                         arrival time                         -12.903    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 acc_mag_reg[80]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sf_q0/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.755ns  (logic 1.262ns (16.274%)  route 6.493ns (83.726%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.556     5.077    clk_IBUF_BUFG
    SLICE_X8Y20          FDCE                                         r  acc_mag_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.518     5.595 f  acc_mag_reg[80]/Q
                         net (fo=7, routed)           1.342     6.937    acc_mag[80]
    SLICE_X10Y13         LUT4 (Prop_lut4_I0_O)        0.124     7.061 f  sf_q0_i_44/O
                         net (fo=2, routed)           0.753     7.814    sf_q0_i_44_n_0
    SLICE_X9Y11          LUT4 (Prop_lut4_I1_O)        0.124     7.938 f  sf_q0_i_10/O
                         net (fo=35, routed)          1.296     9.234    sf_q0_i_10_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I0_O)        0.124     9.358 r  sf_q0_i_2/O
                         net (fo=62, routed)          1.003    10.361    zc[6]
    SLICE_X7Y8           LUT5 (Prop_lut5_I0_O)        0.124    10.485 r  sf_q0_i_104/O
                         net (fo=1, routed)           0.675    11.160    sf_q0_i_104_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I0_O)        0.124    11.284 r  sf_q0_i_39/O
                         net (fo=1, routed)           0.970    12.254    sf_q0_i_39_n_0
    SLICE_X12Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.378 r  sf_q0_i_8/O
                         net (fo=9, routed)           0.454    12.832    zc[0]
    DSP48_X0Y4           DSP48E1                                      r  sf_q0/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.538    14.879    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  sf_q0/CLK
                         clock pessimism              0.260    15.139    
                         clock uncertainty           -0.035    15.103    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -1.938    13.165    sf_q0
  -------------------------------------------------------------------
                         required time                         13.165    
                         arrival time                         -12.832    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 acc_mag_reg[80]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_tmp_reg[91]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.673ns  (logic 1.603ns (16.571%)  route 8.070ns (83.429%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.556     5.077    clk_IBUF_BUFG
    SLICE_X8Y20          FDCE                                         r  acc_mag_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.518     5.595 r  acc_mag_reg[80]/Q
                         net (fo=7, routed)           1.342     6.937    acc_mag[80]
    SLICE_X10Y13         LUT4 (Prop_lut4_I0_O)        0.124     7.061 r  sf_q0_i_44/O
                         net (fo=2, routed)           0.753     7.814    sf_q0_i_44_n_0
    SLICE_X9Y11          LUT4 (Prop_lut4_I1_O)        0.124     7.938 r  sf_q0_i_10/O
                         net (fo=35, routed)          1.296     9.234    sf_q0_i_10_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I0_O)        0.124     9.358 f  sf_q0_i_2/O
                         net (fo=62, routed)          1.395    10.753    zc[6]
    SLICE_X12Y10         LUT2 (Prop_lut2_I1_O)        0.117    10.870 r  mts_tmp[97]_i_54/O
                         net (fo=1, routed)           0.951    11.821    mts_tmp[97]_i_54_n_0
    SLICE_X11Y10         LUT6 (Prop_lut6_I0_O)        0.348    12.169 r  mts_tmp[97]_i_14/O
                         net (fo=3, routed)           1.330    13.499    mts_tmp[97]_i_14_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I1_O)        0.124    13.623 r  mts_tmp[91]_i_2/O
                         net (fo=2, routed)           1.003    14.627    mts_tmp[91]_i_2_n_0
    SLICE_X14Y8          LUT6 (Prop_lut6_I0_O)        0.124    14.751 r  mts_tmp[91]_i_1/O
                         net (fo=1, routed)           0.000    14.751    mts_tmp[91]_i_1_n_0
    SLICE_X14Y8          FDCE                                         r  mts_tmp_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.449    14.790    clk_IBUF_BUFG
    SLICE_X14Y8          FDCE                                         r  mts_tmp_reg[91]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X14Y8          FDCE (Setup_fdce_C_D)        0.077    15.092    mts_tmp_reg[91]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -14.751    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 acc_o_fin_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_o[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 3.465ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.890ns
  Clock Path Skew:        -5.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.678     5.199    clk_IBUF_BUFG
    OLOGIC_X1Y37         FDCE                                         r  acc_o_fin_reg[6]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y37         FDCE (Prop_fdce_C_Q)         0.472     5.671 r  acc_o_fin_reg[6]/Q
                         net (fo=1, routed)           0.001     5.672    acc_o_OBUF[6]
    W3                   OBUF (Prop_obuf_I_O)         2.993     8.665 r  acc_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.665    acc_o[6]
    W3                                                                r  acc_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.890     9.075    
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 acc_o_fin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_o[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 3.454ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.890ns
  Clock Path Skew:        -5.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.679     5.200    clk_IBUF_BUFG
    OLOGIC_X0Y4          FDCE                                         r  acc_o_fin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          FDCE (Prop_fdce_C_Q)         0.472     5.672 r  acc_o_fin_reg[1]/Q
                         net (fo=1, routed)           0.001     5.673    acc_o_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         2.982     8.655 r  acc_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.655    acc_o[1]
    U15                                                               r  acc_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.890     9.075    
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 acc_o_fin_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_o[7]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 3.448ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.890ns
  Clock Path Skew:        -5.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.678     5.199    clk_IBUF_BUFG
    OLOGIC_X1Y38         FDCE                                         r  acc_o_fin_reg[7]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         FDCE (Prop_fdce_C_Q)         0.472     5.671 r  acc_o_fin_reg[7]/Q
                         net (fo=1, routed)           0.001     5.672    acc_o_OBUF[7]
    V3                   OBUF (Prop_obuf_I_O)         2.976     8.648 r  acc_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.648    acc_o[7]
    V3                                                                r  acc_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.890     9.075    
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 acc_o_fin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_o[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 3.446ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.890ns
  Clock Path Skew:        -5.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.680     5.201    clk_IBUF_BUFG
    OLOGIC_X0Y0          FDCE                                         r  acc_o_fin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y0          FDCE (Prop_fdce_C_Q)         0.472     5.673 r  acc_o_fin_reg[2]/Q
                         net (fo=1, routed)           0.001     5.674    acc_o_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         2.974     8.648 r  acc_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.648    acc_o[2]
    U14                                                               r  acc_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.890     9.075    
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 acc_o_fin_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_o[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 3.444ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.890ns
  Clock Path Skew:        -5.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.680     5.201    clk_IBUF_BUFG
    OLOGIC_X0Y2          FDCE                                         r  acc_o_fin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y2          FDCE (Prop_fdce_C_Q)         0.472     5.673 r  acc_o_fin_reg[4]/Q
                         net (fo=1, routed)           0.001     5.674    acc_o_OBUF[4]
    V13                  OBUF (Prop_obuf_I_O)         2.972     8.646 r  acc_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.646    acc_o[4]
    V13                                                               r  acc_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.890     9.075    
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 acc_o_fin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_o[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 3.445ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.890ns
  Clock Path Skew:        -5.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.679     5.200    clk_IBUF_BUFG
    OLOGIC_X0Y3          FDCE                                         r  acc_o_fin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y3          FDCE (Prop_fdce_C_Q)         0.472     5.672 r  acc_o_fin_reg[0]/Q
                         net (fo=1, routed)           0.001     5.673    acc_o_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         2.973     8.645 r  acc_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.645    acc_o[0]
    U16                                                               r  acc_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.890     9.075    
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 acc_o_fin_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_o[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 3.441ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.890ns
  Clock Path Skew:        -5.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.680     5.201    clk_IBUF_BUFG
    OLOGIC_X0Y1          FDCE                                         r  acc_o_fin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y1          FDCE (Prop_fdce_C_Q)         0.472     5.673 r  acc_o_fin_reg[3]/Q
                         net (fo=1, routed)           0.001     5.674    acc_o_OBUF[3]
    V14                  OBUF (Prop_obuf_I_O)         2.969     8.642 r  acc_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.642    acc_o[3]
    V14                                                               r  acc_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.890     9.075    
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                  0.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 win[7]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_decode_w/in_sign_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 1.384ns (27.050%)  route 3.733ns (72.950%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.300ns
  Clock Path Skew:        5.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.300     0.300    
    V2                                                0.000     0.300 r  win[7] (IN)
                         net (fo=0)                   0.000     0.300    win[7]
    V2                   IBUF (Prop_ibuf_I_O)         1.384     1.684 r  win_IBUF[7]_inst/O
                         net (fo=11, routed)          3.733     5.417    u_decode_w/win_IBUF[7]
    SLICE_X14Y17         FDCE                                         r  u_decode_w/in_sign_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.560     5.081    u_decode_w/clk_IBUF_BUFG
    SLICE_X14Y17         FDCE                                         r  u_decode_w/in_sign_reg/C
                         clock pessimism              0.000     5.081    
                         clock uncertainty            0.035     5.117    
    SLICE_X14Y17         FDCE (Hold_fdce_C_D)         0.234     5.351    u_decode_w/in_sign_reg
  -------------------------------------------------------------------
                         required time                         -5.351    
                         arrival time                           5.417    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 win[3]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_decode_w/in_lzd_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.157ns  (logic 1.498ns (29.050%)  route 3.659ns (70.950%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.300ns
  Clock Path Skew:        5.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.300     0.300    
    W2                                                0.000     0.300 r  win[3] (IN)
                         net (fo=0)                   0.000     0.300    win[3]
    W2                   IBUF (Prop_ibuf_I_O)         1.398     1.698 r  win_IBUF[3]_inst/O
                         net (fo=7, routed)           3.659     5.357    u_decode_w/win_IBUF[3]
    SLICE_X13Y18         LUT5 (Prop_lut5_I3_O)        0.100     5.457 r  u_decode_w/in_lzd[3]_i_1/O
                         net (fo=1, routed)           0.000     5.457    u_decode_w/in_lzd[3]_i_1_n_0
    SLICE_X13Y18         FDCE                                         r  u_decode_w/in_lzd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.558     5.079    u_decode_w/clk_IBUF_BUFG
    SLICE_X13Y18         FDCE                                         r  u_decode_w/in_lzd_reg[3]/C
                         clock pessimism              0.000     5.079    
                         clock uncertainty            0.035     5.115    
    SLICE_X13Y18         FDCE (Hold_fdce_C_D)         0.270     5.385    u_decode_w/in_lzd_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.385    
                         arrival time                           5.457    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 win[2]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_decode_w/in_lzd_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 1.483ns (28.325%)  route 3.752ns (71.675%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.300ns
  Clock Path Skew:        5.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.300     0.300    
    U1                                                0.000     0.300 r  win[2] (IN)
                         net (fo=0)                   0.000     0.300    win[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.383     1.683 r  win_IBUF[2]_inst/O
                         net (fo=9, routed)           3.752     5.434    u_decode_w/win_IBUF[2]
    SLICE_X14Y17         LUT6 (Prop_lut6_I3_O)        0.100     5.534 r  u_decode_w/in_lzd[0]_i_1/O
                         net (fo=1, routed)           0.000     5.534    u_decode_w/in_lzd[0]_i_1_n_0
    SLICE_X14Y17         FDCE                                         r  u_decode_w/in_lzd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.560     5.081    u_decode_w/clk_IBUF_BUFG
    SLICE_X14Y17         FDCE                                         r  u_decode_w/in_lzd_reg[0]/C
                         clock pessimism              0.000     5.081    
                         clock uncertainty            0.035     5.117    
    SLICE_X14Y17         FDCE (Hold_fdce_C_D)         0.331     5.448    u_decode_w/in_lzd_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.448    
                         arrival time                           5.534    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_decode_w/in_tmp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sf_w_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.561     1.444    u_decode_w/clk_IBUF_BUFG
    SLICE_X13Y16         FDCE                                         r  u_decode_w/in_tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  u_decode_w/in_tmp_reg[5]/Q
                         net (fo=1, routed)           0.087     1.672    exp_w[0]
    SLICE_X12Y16         FDCE                                         r  sf_w_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.829     1.956    clk_IBUF_BUFG
    SLICE_X12Y16         FDCE                                         r  sf_w_reg[0]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X12Y16         FDCE (Hold_fdce_C_D)         0.085     1.542    sf_w_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 win[6]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_decode_w/in_lzd_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 1.482ns (28.349%)  route 3.746ns (71.651%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.300ns
  Clock Path Skew:        5.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.300     0.300    
    T3                                                0.000     0.300 r  win[6] (IN)
                         net (fo=0)                   0.000     0.300    win[6]
    T3                   IBUF (Prop_ibuf_I_O)         1.382     1.682 r  win_IBUF[6]_inst/O
                         net (fo=7, routed)           3.746     5.427    u_decode_w/win_IBUF[6]
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.100     5.527 r  u_decode_w/in_lzd[4]_i_1/O
                         net (fo=1, routed)           0.000     5.527    u_decode_w/in_lzd[4]_i_1_n_0
    SLICE_X13Y18         FDCE                                         r  u_decode_w/in_lzd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.558     5.079    u_decode_w/clk_IBUF_BUFG
    SLICE_X13Y18         FDCE                                         r  u_decode_w/in_lzd_reg[4]/C
                         clock pessimism              0.000     5.079    
                         clock uncertainty            0.035     5.115    
    SLICE_X13Y18         FDCE (Hold_fdce_C_D)         0.269     5.384    u_decode_w/in_lzd_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.384    
                         arrival time                           5.527    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 win[6]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_decode_w/in_lzd_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.294ns  (logic 1.482ns (27.995%)  route 3.812ns (72.005%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.300ns
  Clock Path Skew:        5.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.300     0.300    
    T3                                                0.000     0.300 r  win[6] (IN)
                         net (fo=0)                   0.000     0.300    win[6]
    T3                   IBUF (Prop_ibuf_I_O)         1.382     1.682 r  win_IBUF[6]_inst/O
                         net (fo=7, routed)           3.812     5.494    u_decode_w/win_IBUF[6]
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.100     5.594 r  u_decode_w/in_lzd[2]_i_1/O
                         net (fo=1, routed)           0.000     5.594    u_decode_w/in_lzd[2]_i_1_n_0
    SLICE_X14Y17         FDCE                                         r  u_decode_w/in_lzd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.560     5.081    u_decode_w/clk_IBUF_BUFG
    SLICE_X14Y17         FDCE                                         r  u_decode_w/in_lzd_reg[2]/C
                         clock pessimism              0.000     5.081    
                         clock uncertainty            0.035     5.117    
    SLICE_X14Y17         FDCE (Hold_fdce_C_D)         0.333     5.450    u_decode_w/in_lzd_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.450    
                         arrival time                           5.594    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 win[6]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_decode_w/in_lzd_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.503ns (28.635%)  route 3.746ns (71.365%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.300ns
  Clock Path Skew:        5.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.300     0.300    
    T3                                                0.000     0.300 r  win[6] (IN)
                         net (fo=0)                   0.000     0.300    win[6]
    T3                   IBUF (Prop_ibuf_I_O)         1.382     1.682 r  win_IBUF[6]_inst/O
                         net (fo=7, routed)           3.746     5.427    u_decode_w/win_IBUF[6]
    SLICE_X13Y18         LUT5 (Prop_lut5_I4_O)        0.121     5.548 r  u_decode_w/in_lzd[5]_i_2/O
                         net (fo=1, routed)           0.000     5.548    u_decode_w/in_lzd[5]_i_2_n_0
    SLICE_X13Y18         FDCE                                         r  u_decode_w/in_lzd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.558     5.079    u_decode_w/clk_IBUF_BUFG
    SLICE_X13Y18         FDCE                                         r  u_decode_w/in_lzd_reg[5]/C
                         clock pessimism              0.000     5.079    
                         clock uncertainty            0.035     5.115    
    SLICE_X13Y18         FDCE (Hold_fdce_C_D)         0.289     5.404    u_decode_w/in_lzd_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.404    
                         arrival time                           5.548    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 din[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_decode_d/in_mag_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 1.489ns (28.046%)  route 3.819ns (71.954%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.300ns
  Clock Path Skew:        5.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.300     0.300    
    W13                                               0.000     0.300 r  din[0] (IN)
                         net (fo=0)                   0.000     0.300    din[0]
    W13                  IBUF (Prop_ibuf_I_O)         1.389     1.689 r  din_IBUF[0]_inst/O
                         net (fo=11, routed)          3.819     5.508    u_decode_d/din_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.100     5.608 r  u_decode_d/in_mag[6]_i_2__0/O
                         net (fo=1, routed)           0.000     5.608    u_decode_d/in_mag[6]_i_2__0_n_0
    SLICE_X0Y11          FDCE                                         r  u_decode_d/in_mag_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.635     5.156    u_decode_d/clk_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  u_decode_d/in_mag_reg[6]/C
                         clock pessimism              0.000     5.156    
                         clock uncertainty            0.035     5.192    
    SLICE_X0Y11          FDCE (Hold_fdce_C_D)         0.270     5.462    u_decode_d/in_mag_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.462    
                         arrival time                           5.608    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 win[6]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_decode_w/in_lzd_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 1.482ns (27.984%)  route 3.814ns (72.016%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.300ns
  Clock Path Skew:        5.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.300     0.300    
    T3                                                0.000     0.300 r  win[6] (IN)
                         net (fo=0)                   0.000     0.300    win[6]
    T3                   IBUF (Prop_ibuf_I_O)         1.382     1.682 r  win_IBUF[6]_inst/O
                         net (fo=7, routed)           3.814     5.496    u_decode_w/win_IBUF[6]
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.100     5.596 r  u_decode_w/in_lzd[1]_i_1/O
                         net (fo=1, routed)           0.000     5.596    u_decode_w/in_lzd[1]_i_1_n_0
    SLICE_X14Y17         FDCE                                         r  u_decode_w/in_lzd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.560     5.081    u_decode_w/clk_IBUF_BUFG
    SLICE_X14Y17         FDCE                                         r  u_decode_w/in_lzd_reg[1]/C
                         clock pessimism              0.000     5.081    
                         clock uncertainty            0.035     5.117    
    SLICE_X14Y17         FDCE (Hold_fdce_C_D)         0.330     5.447    u_decode_w/in_lzd_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.447    
                         arrival time                           5.596    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 din[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_decode_d/in_mag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 1.489ns (28.002%)  route 3.827ns (71.998%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.300ns
  Clock Path Skew:        5.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.300     0.300    
    W13                                               0.000     0.300 r  din[0] (IN)
                         net (fo=0)                   0.000     0.300    din[0]
    W13                  IBUF (Prop_ibuf_I_O)         1.389     1.689 r  din_IBUF[0]_inst/O
                         net (fo=11, routed)          3.827     5.516    u_decode_d/din_IBUF[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.100     5.616 r  u_decode_d/in_mag[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.616    u_decode_d/in_mag[1]_i_1__0_n_0
    SLICE_X0Y11          FDCE                                         r  u_decode_d/in_mag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.635     5.156    u_decode_d/clk_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  u_decode_d/in_mag_reg[1]/C
                         clock pessimism              0.000     5.156    
                         clock uncertainty            0.035     5.192    
    SLICE_X0Y11          FDCE (Hold_fdce_C_D)         0.269     5.461    u_decode_d/in_mag_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.461    
                         arrival time                           5.616    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y0     acc_o_tmp0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y6     counter0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y7     sf_bias0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y4     sf_q0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y5     shift_neg0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y1     wideAddDsp_acc0_0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y2     wideAddDsp_acc0_1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y3     wideAddDsp_acc0_2/CLK
Min Period        n/a     FDCE/C       n/a            1.474         10.000      8.526      OLOGIC_X0Y3    acc_o_fin_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X8Y0     acc_mag_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X8Y0     acc_mag_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X8Y2     acc_mag_reg[10]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X8Y2     acc_mag_reg[10]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X8Y2     acc_mag_reg[11]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X8Y2     acc_mag_reg[11]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X8Y3     acc_mag_reg[12]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X8Y3     acc_mag_reg[12]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X8Y3     acc_mag_reg[13]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X8Y3     acc_mag_reg[13]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X8Y0     acc_mag_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X8Y0     acc_mag_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X8Y2     acc_mag_reg[10]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X8Y2     acc_mag_reg[10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X8Y2     acc_mag_reg[11]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X8Y2     acc_mag_reg[11]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X8Y3     acc_mag_reg[12]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X8Y3     acc_mag_reg[12]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X8Y3     acc_mag_reg[13]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X8Y3     acc_mag_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vld_d_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vld_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.999ns  (logic 3.118ns (38.986%)  route 4.880ns (61.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X30Y6          FDCE                                         r  vld_d_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDCE (Prop_fdce_C_Q)         0.518     5.604 r  vld_d_reg[7]/Q
                         net (fo=1, routed)           4.880    10.485    vld_o_OBUF
    N3                   OBUF (Prop_obuf_I_O)         2.600    13.085 r  vld_o_OBUF_inst/O
                         net (fo=0)                   0.000    13.085    vld_o
    N3                                                                r  vld_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vld_d_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vld_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.123ns  (logic 1.281ns (41.035%)  route 1.841ns (58.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X30Y6          FDCE                                         r  vld_d_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDCE (Prop_fdce_C_Q)         0.164     1.610 r  vld_d_reg[7]/Q
                         net (fo=1, routed)           1.841     3.452    vld_o_OBUF
    N3                   OBUF (Prop_obuf_I_O)         1.117     4.569 r  vld_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.569    vld_o
    N3                                                                r  vld_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           375 Endpoints
Min Delay           375 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            acc_o_fin_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.392ns  (logic 1.070ns (11.388%)  route 8.323ns (88.612%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           3.072     4.017    u_decode_d/rstn_IBUF
    SLICE_X32Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.141 f  u_decode_d/in_lzd[5]_i_3__0/O
                         net (fo=360, routed)         5.251     9.392    u_decode_d_n_1
    OLOGIC_X0Y4          FDCE                                         f  acc_o_fin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.534     4.875    clk_IBUF_BUFG
    OLOGIC_X0Y4          FDCE                                         r  acc_o_fin_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            acc_o_fin_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.254ns  (logic 1.070ns (11.559%)  route 8.184ns (88.441%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           3.072     4.017    u_decode_d/rstn_IBUF
    SLICE_X32Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.141 f  u_decode_d/in_lzd[5]_i_3__0/O
                         net (fo=360, routed)         5.113     9.254    u_decode_d_n_1
    OLOGIC_X0Y3          FDCE                                         f  acc_o_fin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.534     4.875    clk_IBUF_BUFG
    OLOGIC_X0Y3          FDCE                                         r  acc_o_fin_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            acc_o_fin_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.105ns  (logic 1.070ns (11.747%)  route 8.036ns (88.253%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           3.072     4.017    u_decode_d/rstn_IBUF
    SLICE_X32Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.141 f  u_decode_d/in_lzd[5]_i_3__0/O
                         net (fo=360, routed)         4.964     9.105    u_decode_d_n_1
    OLOGIC_X0Y2          FDCE                                         f  acc_o_fin_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.535     4.876    clk_IBUF_BUFG
    OLOGIC_X0Y2          FDCE                                         r  acc_o_fin_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mts_fx_reg[51]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.962ns  (logic 1.070ns (11.935%)  route 7.892ns (88.065%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           3.072     4.017    u_decode_d/rstn_IBUF
    SLICE_X32Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.141 f  u_decode_d/in_lzd[5]_i_3__0/O
                         net (fo=360, routed)         4.820     8.962    u_decode_d_n_1
    SLICE_X4Y6           FDCE                                         f  mts_fx_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.517     4.858    clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  mts_fx_reg[51]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mts_fx_reg[65]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.962ns  (logic 1.070ns (11.935%)  route 7.892ns (88.065%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           3.072     4.017    u_decode_d/rstn_IBUF
    SLICE_X32Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.141 f  u_decode_d/in_lzd[5]_i_3__0/O
                         net (fo=360, routed)         4.820     8.962    u_decode_d_n_1
    SLICE_X4Y6           FDCE                                         f  mts_fx_reg[65]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.517     4.858    clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  mts_fx_reg[65]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mts_fx_reg[52]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.957ns  (logic 1.070ns (11.941%)  route 7.888ns (88.059%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           3.072     4.017    u_decode_d/rstn_IBUF
    SLICE_X32Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.141 f  u_decode_d/in_lzd[5]_i_3__0/O
                         net (fo=360, routed)         4.816     8.957    u_decode_d_n_1
    SLICE_X5Y6           FDCE                                         f  mts_fx_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.517     4.858    clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  mts_fx_reg[52]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mts_fx_reg[81]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.957ns  (logic 1.070ns (11.941%)  route 7.888ns (88.059%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           3.072     4.017    u_decode_d/rstn_IBUF
    SLICE_X32Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.141 f  u_decode_d/in_lzd[5]_i_3__0/O
                         net (fo=360, routed)         4.816     8.957    u_decode_d_n_1
    SLICE_X5Y6           FDCE                                         f  mts_fx_reg[81]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.517     4.858    clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  mts_fx_reg[81]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mts_fx_reg[94]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.957ns  (logic 1.070ns (11.941%)  route 7.888ns (88.059%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           3.072     4.017    u_decode_d/rstn_IBUF
    SLICE_X32Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.141 f  u_decode_d/in_lzd[5]_i_3__0/O
                         net (fo=360, routed)         4.816     8.957    u_decode_d_n_1
    SLICE_X5Y6           FDCE                                         f  mts_fx_reg[94]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.517     4.858    clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  mts_fx_reg[94]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            acc_o_fin_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.957ns  (logic 1.070ns (11.941%)  route 7.888ns (88.059%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           3.072     4.017    u_decode_d/rstn_IBUF
    SLICE_X32Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.141 f  u_decode_d/in_lzd[5]_i_3__0/O
                         net (fo=360, routed)         4.816     8.957    u_decode_d_n_1
    OLOGIC_X0Y1          FDCE                                         f  acc_o_fin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.535     4.876    clk_IBUF_BUFG
    OLOGIC_X0Y1          FDCE                                         r  acc_o_fin_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mts_fx_reg[60]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.774ns  (logic 1.070ns (12.190%)  route 7.705ns (87.810%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           3.072     4.017    u_decode_d/rstn_IBUF
    SLICE_X32Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.141 f  u_decode_d/in_lzd[5]_i_3__0/O
                         net (fo=360, routed)         4.633     8.774    u_decode_d_n_1
    SLICE_X6Y7           FDCE                                         f  mts_fx_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.516     4.857    clk_IBUF_BUFG
    SLICE_X6Y7           FDCE                                         r  mts_fx_reg[60]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_decode_w/in_mag_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.064ns  (logic 0.220ns (10.641%)  route 1.844ns (89.359%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           1.408     1.582    u_decode_d/rstn_IBUF
    SLICE_X32Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.627 f  u_decode_d/in_lzd[5]_i_3__0/O
                         net (fo=360, routed)         0.437     2.064    u_decode_w/vld_i_reg_0
    SLICE_X15Y18         FDCE                                         f  u_decode_w/in_mag_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.827     1.954    u_decode_w/clk_IBUF_BUFG
    SLICE_X15Y18         FDCE                                         r  u_decode_w/in_mag_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_decode_w/in_mag_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.064ns  (logic 0.220ns (10.641%)  route 1.844ns (89.359%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           1.408     1.582    u_decode_d/rstn_IBUF
    SLICE_X32Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.627 f  u_decode_d/in_lzd[5]_i_3__0/O
                         net (fo=360, routed)         0.437     2.064    u_decode_w/vld_i_reg_0
    SLICE_X14Y18         FDCE                                         f  u_decode_w/in_mag_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.827     1.954    u_decode_w/clk_IBUF_BUFG
    SLICE_X14Y18         FDCE                                         r  u_decode_w/in_mag_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_decode_w/in_mag_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.064ns  (logic 0.220ns (10.641%)  route 1.844ns (89.359%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           1.408     1.582    u_decode_d/rstn_IBUF
    SLICE_X32Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.627 f  u_decode_d/in_lzd[5]_i_3__0/O
                         net (fo=360, routed)         0.437     2.064    u_decode_w/vld_i_reg_0
    SLICE_X14Y18         FDCE                                         f  u_decode_w/in_mag_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.827     1.954    u_decode_w/clk_IBUF_BUFG
    SLICE_X14Y18         FDCE                                         r  u_decode_w/in_mag_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_decode_w/in_mag_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.064ns  (logic 0.220ns (10.641%)  route 1.844ns (89.359%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           1.408     1.582    u_decode_d/rstn_IBUF
    SLICE_X32Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.627 f  u_decode_d/in_lzd[5]_i_3__0/O
                         net (fo=360, routed)         0.437     2.064    u_decode_w/vld_i_reg_0
    SLICE_X15Y18         FDCE                                         f  u_decode_w/in_mag_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.827     1.954    u_decode_w/clk_IBUF_BUFG
    SLICE_X15Y18         FDCE                                         r  u_decode_w/in_mag_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_decode_w/in_mag_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.064ns  (logic 0.220ns (10.641%)  route 1.844ns (89.359%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           1.408     1.582    u_decode_d/rstn_IBUF
    SLICE_X32Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.627 f  u_decode_d/in_lzd[5]_i_3__0/O
                         net (fo=360, routed)         0.437     2.064    u_decode_w/vld_i_reg_0
    SLICE_X14Y18         FDCE                                         f  u_decode_w/in_mag_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.827     1.954    u_decode_w/clk_IBUF_BUFG
    SLICE_X14Y18         FDCE                                         r  u_decode_w/in_mag_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_decode_w/in_mag_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.064ns  (logic 0.220ns (10.641%)  route 1.844ns (89.359%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           1.408     1.582    u_decode_d/rstn_IBUF
    SLICE_X32Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.627 f  u_decode_d/in_lzd[5]_i_3__0/O
                         net (fo=360, routed)         0.437     2.064    u_decode_w/vld_i_reg_0
    SLICE_X14Y18         FDCE                                         f  u_decode_w/in_mag_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.827     1.954    u_decode_w/clk_IBUF_BUFG
    SLICE_X14Y18         FDCE                                         r  u_decode_w/in_mag_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_decode_w/in_lzd_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.107ns  (logic 0.220ns (10.422%)  route 1.888ns (89.578%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           1.408     1.582    u_decode_d/rstn_IBUF
    SLICE_X32Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.627 f  u_decode_d/in_lzd[5]_i_3__0/O
                         net (fo=360, routed)         0.480     2.107    u_decode_w/vld_i_reg_0
    SLICE_X13Y18         FDCE                                         f  u_decode_w/in_lzd_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.827     1.954    u_decode_w/clk_IBUF_BUFG
    SLICE_X13Y18         FDCE                                         r  u_decode_w/in_lzd_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_decode_w/in_lzd_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.107ns  (logic 0.220ns (10.422%)  route 1.888ns (89.578%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           1.408     1.582    u_decode_d/rstn_IBUF
    SLICE_X32Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.627 f  u_decode_d/in_lzd[5]_i_3__0/O
                         net (fo=360, routed)         0.480     2.107    u_decode_w/vld_i_reg_0
    SLICE_X13Y18         FDCE                                         f  u_decode_w/in_lzd_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.827     1.954    u_decode_w/clk_IBUF_BUFG
    SLICE_X13Y18         FDCE                                         r  u_decode_w/in_lzd_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_decode_w/in_lzd_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.107ns  (logic 0.220ns (10.422%)  route 1.888ns (89.578%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           1.408     1.582    u_decode_d/rstn_IBUF
    SLICE_X32Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.627 f  u_decode_d/in_lzd[5]_i_3__0/O
                         net (fo=360, routed)         0.480     2.107    u_decode_w/vld_i_reg_0
    SLICE_X13Y18         FDCE                                         f  u_decode_w/in_lzd_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.827     1.954    u_decode_w/clk_IBUF_BUFG
    SLICE_X13Y18         FDCE                                         r  u_decode_w/in_lzd_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_decode_w/in_mag_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.129ns  (logic 0.221ns (10.366%)  route 1.908ns (89.634%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           1.833     2.008    u_decode_w/rstn_IBUF
    SLICE_X14Y17         LUT2 (Prop_lut2_I1_O)        0.046     2.054 r  u_decode_w/in_mag[6]_i_1/O
                         net (fo=7, routed)           0.075     2.129    u_decode_w/in_mag
    SLICE_X15Y17         FDCE                                         r  u_decode_w/in_mag_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.828     1.955    u_decode_w/clk_IBUF_BUFG
    SLICE_X15Y17         FDCE                                         r  u_decode_w/in_mag_reg[6]/C





