// Seed: 55660341
module module_0;
  wire [-1 'b0 : 1] id_1;
  assign id_1 = id_1;
endmodule
module module_1 #(
    parameter id_13 = 32'd17,
    parameter id_15 = 32'd92,
    parameter id_8  = 32'd52
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13
);
  inout wire _id_13;
  input wire id_12;
  input wire id_11;
  inout logic [7:0] id_10;
  inout wire id_9;
  inout wire _id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output tri0 id_3;
  inout wire id_2;
  nor primCall (id_10, id_11, id_12, id_2, id_4, id_7, id_9);
  input wire id_1;
  module_0 modCall_1 ();
  logic id_14;
  ;
  logic _id_15;
  logic id_16;
  assign id_10[-1 : id_13] = 1'b0;
  logic [id_8 : id_15] \id_17 , id_18;
  assign id_3 = -1;
endmodule
