// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matmul_hw,hls_ip_2016_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.050000,HLS_SYN_LAT=74754,HLS_SYN_TPT=none,HLS_SYN_MEM=32,HLS_SYN_DSP=128,HLS_SYN_FF=3859,HLS_SYN_LUT=3420}" *)

module matmul_hw (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_Addr_A,
        a_EN_A,
        a_WEN_A,
        a_Din_A,
        a_Dout_A,
        a_Clk_A,
        a_Rst_A
);

parameter    ap_ST_fsm_state1 = 75'b1;
parameter    ap_ST_fsm_state2 = 75'b10;
parameter    ap_ST_fsm_state3 = 75'b100;
parameter    ap_ST_fsm_state4 = 75'b1000;
parameter    ap_ST_fsm_state5 = 75'b10000;
parameter    ap_ST_fsm_state6 = 75'b100000;
parameter    ap_ST_fsm_state7 = 75'b1000000;
parameter    ap_ST_fsm_state8 = 75'b10000000;
parameter    ap_ST_fsm_state9 = 75'b100000000;
parameter    ap_ST_fsm_state10 = 75'b1000000000;
parameter    ap_ST_fsm_state11 = 75'b10000000000;
parameter    ap_ST_fsm_state12 = 75'b100000000000;
parameter    ap_ST_fsm_state13 = 75'b1000000000000;
parameter    ap_ST_fsm_state14 = 75'b10000000000000;
parameter    ap_ST_fsm_state15 = 75'b100000000000000;
parameter    ap_ST_fsm_state16 = 75'b1000000000000000;
parameter    ap_ST_fsm_state17 = 75'b10000000000000000;
parameter    ap_ST_fsm_state18 = 75'b100000000000000000;
parameter    ap_ST_fsm_state19 = 75'b1000000000000000000;
parameter    ap_ST_fsm_state20 = 75'b10000000000000000000;
parameter    ap_ST_fsm_state21 = 75'b100000000000000000000;
parameter    ap_ST_fsm_state22 = 75'b1000000000000000000000;
parameter    ap_ST_fsm_state23 = 75'b10000000000000000000000;
parameter    ap_ST_fsm_state24 = 75'b100000000000000000000000;
parameter    ap_ST_fsm_state25 = 75'b1000000000000000000000000;
parameter    ap_ST_fsm_state26 = 75'b10000000000000000000000000;
parameter    ap_ST_fsm_state27 = 75'b100000000000000000000000000;
parameter    ap_ST_fsm_state28 = 75'b1000000000000000000000000000;
parameter    ap_ST_fsm_state29 = 75'b10000000000000000000000000000;
parameter    ap_ST_fsm_state30 = 75'b100000000000000000000000000000;
parameter    ap_ST_fsm_state31 = 75'b1000000000000000000000000000000;
parameter    ap_ST_fsm_state32 = 75'b10000000000000000000000000000000;
parameter    ap_ST_fsm_state33 = 75'b100000000000000000000000000000000;
parameter    ap_ST_fsm_state34 = 75'b1000000000000000000000000000000000;
parameter    ap_ST_fsm_state35 = 75'b10000000000000000000000000000000000;
parameter    ap_ST_fsm_state36 = 75'b100000000000000000000000000000000000;
parameter    ap_ST_fsm_state37 = 75'b1000000000000000000000000000000000000;
parameter    ap_ST_fsm_state38 = 75'b10000000000000000000000000000000000000;
parameter    ap_ST_fsm_state39 = 75'b100000000000000000000000000000000000000;
parameter    ap_ST_fsm_state40 = 75'b1000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state41 = 75'b10000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state42 = 75'b100000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state43 = 75'b1000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state44 = 75'b10000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state45 = 75'b100000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state46 = 75'b1000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state47 = 75'b10000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state48 = 75'b100000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state49 = 75'b1000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state50 = 75'b10000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state51 = 75'b100000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state52 = 75'b1000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state53 = 75'b10000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state54 = 75'b100000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state55 = 75'b1000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state56 = 75'b10000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state57 = 75'b100000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state58 = 75'b1000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state59 = 75'b10000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state60 = 75'b100000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state61 = 75'b1000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state62 = 75'b10000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state63 = 75'b100000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state64 = 75'b1000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state65 = 75'b10000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state66 = 75'b100000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state67 = 75'b1000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state68 = 75'b10000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state69 = 75'b100000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state70 = 75'b1000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state71 = 75'b10000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state72 = 75'b100000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state73 = 75'b1000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state74 = 75'b10000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state75 = 75'b100000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv32_24 = 32'b100100;
parameter    ap_const_lv32_25 = 32'b100101;
parameter    ap_const_lv32_26 = 32'b100110;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_29 = 32'b101001;
parameter    ap_const_lv32_2A = 32'b101010;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv32_2C = 32'b101100;
parameter    ap_const_lv32_2D = 32'b101101;
parameter    ap_const_lv32_2E = 32'b101110;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_31 = 32'b110001;
parameter    ap_const_lv32_32 = 32'b110010;
parameter    ap_const_lv32_33 = 32'b110011;
parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv32_35 = 32'b110101;
parameter    ap_const_lv32_36 = 32'b110110;
parameter    ap_const_lv32_37 = 32'b110111;
parameter    ap_const_lv32_38 = 32'b111000;
parameter    ap_const_lv32_39 = 32'b111001;
parameter    ap_const_lv32_3A = 32'b111010;
parameter    ap_const_lv32_3B = 32'b111011;
parameter    ap_const_lv32_3C = 32'b111100;
parameter    ap_const_lv32_3D = 32'b111101;
parameter    ap_const_lv32_3E = 32'b111110;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_21 = 32'b100001;
parameter    ap_const_lv32_41 = 32'b1000001;
parameter    ap_const_lv32_42 = 32'b1000010;
parameter    ap_const_lv32_43 = 32'b1000011;
parameter    ap_const_lv32_44 = 32'b1000100;
parameter    ap_const_lv32_45 = 32'b1000101;
parameter    ap_const_lv32_46 = 32'b1000110;
parameter    ap_const_lv32_47 = 32'b1000111;
parameter    ap_const_lv32_48 = 32'b1001000;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv32_49 = 32'b1001001;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv11_400 = 11'b10000000000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv6_20 = 6'b100000;
parameter    ap_const_lv58_10 = 58'b10000;
parameter    ap_const_lv11_420 = 11'b10000100000;
parameter    ap_const_lv58_11 = 58'b10001;
parameter    ap_const_lv11_460 = 11'b10001100000;
parameter    ap_const_lv58_12 = 58'b10010;
parameter    ap_const_lv11_4A0 = 11'b10010100000;
parameter    ap_const_lv58_13 = 58'b10011;
parameter    ap_const_lv11_4E0 = 11'b10011100000;
parameter    ap_const_lv58_14 = 58'b10100;
parameter    ap_const_lv11_520 = 11'b10100100000;
parameter    ap_const_lv58_15 = 58'b10101;
parameter    ap_const_lv11_560 = 11'b10101100000;
parameter    ap_const_lv58_16 = 58'b10110;
parameter    ap_const_lv11_5A0 = 11'b10110100000;
parameter    ap_const_lv58_17 = 58'b10111;
parameter    ap_const_lv11_5E0 = 11'b10111100000;
parameter    ap_const_lv58_18 = 58'b11000;
parameter    ap_const_lv10_220 = 10'b1000100000;
parameter    ap_const_lv58_19 = 58'b11001;
parameter    ap_const_lv10_260 = 10'b1001100000;
parameter    ap_const_lv58_1A = 58'b11010;
parameter    ap_const_lv10_2A0 = 10'b1010100000;
parameter    ap_const_lv58_1B = 58'b11011;
parameter    ap_const_lv10_2E0 = 10'b1011100000;
parameter    ap_const_lv58_1C = 58'b11100;
parameter    ap_const_lv9_120 = 9'b100100000;
parameter    ap_const_lv58_1D = 58'b11101;
parameter    ap_const_lv9_160 = 9'b101100000;
parameter    ap_const_lv58_1E = 58'b11110;
parameter    ap_const_lv8_A0 = 8'b10100000;
parameter    ap_const_lv58_1F = 58'b11111;
parameter    ap_const_lv12_7E0 = 12'b11111100000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv53_0 = 53'b00000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv11_2 = 11'b10;
parameter    ap_const_lv11_3 = 11'b11;
parameter    ap_const_lv11_4 = 11'b100;
parameter    ap_const_lv11_5 = 11'b101;
parameter    ap_const_lv11_6 = 11'b110;
parameter    ap_const_lv11_7 = 11'b111;
parameter    ap_const_lv11_8 = 11'b1000;
parameter    ap_const_lv11_9 = 11'b1001;
parameter    ap_const_lv11_A = 11'b1010;
parameter    ap_const_lv11_B = 11'b1011;
parameter    ap_const_lv11_C = 11'b1100;
parameter    ap_const_lv11_D = 11'b1101;
parameter    ap_const_lv11_E = 11'b1110;
parameter    ap_const_lv11_F = 11'b1111;
parameter    ap_const_lv11_10 = 11'b10000;
parameter    ap_const_lv11_11 = 11'b10001;
parameter    ap_const_lv11_12 = 11'b10010;
parameter    ap_const_lv11_13 = 11'b10011;
parameter    ap_const_lv11_14 = 11'b10100;
parameter    ap_const_lv11_15 = 11'b10101;
parameter    ap_const_lv11_16 = 11'b10110;
parameter    ap_const_lv11_17 = 11'b10111;
parameter    ap_const_lv11_18 = 11'b11000;
parameter    ap_const_lv11_19 = 11'b11001;
parameter    ap_const_lv11_1A = 11'b11010;
parameter    ap_const_lv11_1B = 11'b11011;
parameter    ap_const_lv11_1C = 11'b11100;
parameter    ap_const_lv11_1D = 11'b11101;
parameter    ap_const_lv11_1E = 11'b11110;
parameter    ap_const_lv11_1F = 11'b11111;
parameter    ap_const_lv32_4A = 32'b1001010;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] a_Addr_A;
output   a_EN_A;
output  [3:0] a_WEN_A;
output  [31:0] a_Din_A;
input  [31:0] a_Dout_A;
output   a_Clk_A;
output   a_Rst_A;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_EN_A;
reg[3:0] a_WEN_A;

(* fsm_encoding = "none" *) reg   [74:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [31:0] reg_1615;
wire   [0:0] ap_CS_fsm_state3;
reg   [0:0] tmp_mid2_reg_3517;
wire   [0:0] ap_CS_fsm_state35;
wire   [0:0] ap_CS_fsm_state36;
wire   [0:0] ap_CS_fsm_state37;
reg   [0:0] tmp_5_reg_3834;
wire   [0:0] ap_CS_fsm_state38;
wire   [0:0] ap_CS_fsm_state39;
wire   [0:0] ap_CS_fsm_state40;
wire   [0:0] ap_CS_fsm_state41;
wire   [0:0] ap_CS_fsm_state42;
wire   [0:0] ap_CS_fsm_state43;
wire   [0:0] ap_CS_fsm_state44;
wire   [0:0] ap_CS_fsm_state45;
wire   [0:0] ap_CS_fsm_state46;
wire   [0:0] ap_CS_fsm_state47;
wire   [0:0] ap_CS_fsm_state48;
wire   [0:0] ap_CS_fsm_state49;
wire   [0:0] ap_CS_fsm_state50;
wire   [0:0] ap_CS_fsm_state51;
wire   [0:0] ap_CS_fsm_state52;
wire   [0:0] ap_CS_fsm_state53;
wire   [0:0] ap_CS_fsm_state54;
wire   [0:0] ap_CS_fsm_state55;
wire   [0:0] ap_CS_fsm_state56;
wire   [0:0] ap_CS_fsm_state57;
wire   [0:0] ap_CS_fsm_state58;
wire   [0:0] ap_CS_fsm_state59;
wire   [0:0] ap_CS_fsm_state60;
wire   [0:0] ap_CS_fsm_state61;
wire   [0:0] ap_CS_fsm_state62;
wire   [0:0] ap_CS_fsm_state63;
wire   [0:0] ap_CS_fsm_state64;
wire   [0:0] ap_CS_fsm_state65;
wire   [0:0] exitcond_flatten_fu_1620_p2;
reg   [0:0] exitcond_flatten_reg_3479;
wire   [0:0] ap_CS_fsm_state2;
wire   [10:0] indvar_flatten_next_fu_1626_p2;
reg   [10:0] indvar_flatten_next_reg_3483;
wire   [5:0] j_mid2_fu_1644_p3;
reg   [5:0] j_mid2_reg_3488;
wire   [0:0] tmp_mid2_fu_1664_p3;
wire   [5:0] tmp_2_mid2_v_v_v_fu_1672_p3;
reg   [5:0] tmp_2_mid2_v_v_v_reg_3521;
wire   [10:0] tmp_8_cast_fu_1689_p1;
reg   [10:0] tmp_8_cast_reg_3533;
wire   [0:0] ap_CS_fsm_state4;
reg   [31:0] a_load_1_reg_3554;
wire   [63:0] tmp_8_fu_1711_p1;
reg   [63:0] tmp_8_reg_3559;
wire   [0:0] ap_CS_fsm_state5;
wire   [0:0] ap_CS_fsm_state6;
wire   [0:0] ap_CS_fsm_state7;
wire   [0:0] ap_CS_fsm_state8;
wire   [0:0] ap_CS_fsm_state9;
wire   [0:0] ap_CS_fsm_state10;
wire   [0:0] ap_CS_fsm_state11;
wire   [0:0] ap_CS_fsm_state12;
wire   [0:0] ap_CS_fsm_state13;
wire   [0:0] ap_CS_fsm_state14;
wire   [0:0] ap_CS_fsm_state15;
wire   [0:0] ap_CS_fsm_state16;
wire   [0:0] ap_CS_fsm_state17;
wire   [0:0] ap_CS_fsm_state18;
wire   [9:0] tmp_8_cast_cast_fu_1843_p1;
reg   [9:0] tmp_8_cast_cast_reg_3662;
wire   [0:0] ap_CS_fsm_state19;
wire   [0:0] ap_CS_fsm_state20;
wire   [0:0] ap_CS_fsm_state21;
wire   [0:0] ap_CS_fsm_state22;
wire   [0:0] ap_CS_fsm_state23;
wire   [0:0] ap_CS_fsm_state24;
wire   [0:0] ap_CS_fsm_state25;
wire   [0:0] ap_CS_fsm_state26;
wire   [8:0] tmp_8_cast_cast2_fu_1935_p1;
reg   [8:0] tmp_8_cast_cast2_reg_3709;
wire   [0:0] ap_CS_fsm_state27;
wire   [0:0] ap_CS_fsm_state28;
wire   [0:0] ap_CS_fsm_state29;
wire   [0:0] ap_CS_fsm_state30;
wire   [0:0] ap_CS_fsm_state31;
wire   [0:0] ap_CS_fsm_state32;
wire   [0:0] ap_CS_fsm_state33;
wire   [10:0] tmp_3_fu_2023_p3;
reg   [10:0] tmp_3_reg_3749;
wire   [0:0] ap_CS_fsm_state34;
wire   [63:0] tmp_7_fu_2035_p1;
reg   [63:0] tmp_7_reg_3789;
wire   [0:0] tmp_5_fu_2053_p2;
wire   [31:0] b_copy_0_q0;
reg  signed [31:0] b_copy_0_load_reg_3870;
wire  signed [31:0] a_row_0_1_fu_2075_p3;
wire   [31:0] b_copy_1_q0;
reg  signed [31:0] b_copy_1_load_reg_3890;
wire  signed [31:0] a_row_1_1_fu_2109_p3;
wire   [31:0] b_copy_2_q0;
reg  signed [31:0] b_copy_2_load_reg_3910;
wire  signed [31:0] a_row_2_1_fu_2143_p3;
wire   [31:0] b_copy_3_q0;
reg  signed [31:0] b_copy_3_load_reg_3930;
wire  signed [31:0] a_row_3_1_fu_2177_p3;
wire   [31:0] b_copy_4_q0;
reg  signed [31:0] b_copy_4_load_reg_3950;
wire  signed [31:0] a_row_4_1_fu_2211_p3;
wire   [31:0] b_copy_5_q0;
reg  signed [31:0] b_copy_5_load_reg_3970;
wire  signed [31:0] a_row_5_1_fu_2245_p3;
wire   [31:0] grp_fu_2087_p2;
reg   [31:0] tmp_s_reg_3990;
wire   [31:0] b_copy_6_q0;
reg  signed [31:0] b_copy_6_load_reg_3995;
wire  signed [31:0] a_row_6_1_fu_2279_p3;
wire   [31:0] grp_fu_2121_p2;
reg   [31:0] tmp_11_1_reg_4015;
wire   [31:0] b_copy_7_q0;
reg  signed [31:0] b_copy_7_load_reg_4020;
wire  signed [31:0] a_row_7_1_fu_2313_p3;
wire   [31:0] grp_fu_2155_p2;
reg   [31:0] tmp_11_2_reg_4040;
wire   [31:0] b_copy_8_q0;
reg  signed [31:0] b_copy_8_load_reg_4045;
wire   [31:0] tmp4_fu_2330_p2;
reg   [31:0] tmp4_reg_4055;
wire  signed [31:0] a_row_8_1_fu_2351_p3;
wire   [31:0] grp_fu_2189_p2;
reg   [31:0] tmp_11_3_reg_4070;
wire   [31:0] b_copy_9_q0;
reg  signed [31:0] b_copy_9_load_reg_4075;
wire  signed [31:0] a_row_9_1_fu_2385_p3;
wire   [31:0] grp_fu_2223_p2;
reg   [31:0] tmp_11_4_reg_4095;
wire   [31:0] b_copy_10_q0;
reg  signed [31:0] b_copy_10_load_reg_4100;
wire   [31:0] tmp3_fu_2406_p2;
reg   [31:0] tmp3_reg_4110;
wire  signed [31:0] a_row_10_1_fu_2428_p3;
wire   [31:0] grp_fu_2257_p2;
reg   [31:0] tmp_11_5_reg_4125;
wire   [31:0] b_copy_11_q0;
reg  signed [31:0] b_copy_11_load_reg_4130;
wire  signed [31:0] a_row_11_1_fu_2462_p3;
wire   [31:0] grp_fu_2291_p2;
reg   [31:0] tmp_11_6_reg_4150;
wire   [31:0] b_copy_12_q0;
reg  signed [31:0] b_copy_12_load_reg_4155;
wire   [31:0] tmp7_fu_2479_p2;
reg   [31:0] tmp7_reg_4165;
wire  signed [31:0] a_row_12_1_fu_2500_p3;
wire   [31:0] grp_fu_2325_p2;
reg   [31:0] tmp_11_7_reg_4180;
wire   [31:0] b_copy_13_q0;
reg  signed [31:0] b_copy_13_load_reg_4185;
wire  signed [31:0] a_row_13_1_fu_2534_p3;
wire   [31:0] grp_fu_2363_p2;
reg   [31:0] tmp_11_8_reg_4205;
wire   [31:0] b_copy_14_q0;
reg  signed [31:0] b_copy_14_load_reg_4210;
wire   [31:0] tmp2_fu_2560_p2;
reg   [31:0] tmp2_reg_4220;
wire  signed [31:0] a_row_14_1_fu_2582_p3;
wire   [31:0] grp_fu_2397_p2;
reg   [31:0] tmp_11_9_reg_4235;
wire   [31:0] b_copy_15_q0;
reg  signed [31:0] b_copy_15_load_reg_4240;
wire  signed [31:0] a_row_15_1_fu_2616_p3;
wire   [31:0] grp_fu_2440_p2;
reg   [31:0] tmp_11_s_reg_4260;
wire   [31:0] b_copy_16_q0;
reg  signed [31:0] b_copy_16_load_reg_4265;
wire   [31:0] tmp11_fu_2633_p2;
reg   [31:0] tmp11_reg_4275;
wire  signed [31:0] a_row_16_1_fu_2654_p3;
wire   [31:0] grp_fu_2474_p2;
reg   [31:0] tmp_11_10_reg_4290;
wire   [31:0] b_copy_17_q0;
reg  signed [31:0] b_copy_17_load_reg_4295;
wire  signed [31:0] a_row_17_1_fu_2688_p3;
wire   [31:0] grp_fu_2512_p2;
reg   [31:0] tmp_11_11_reg_4315;
wire   [31:0] b_copy_18_q0;
reg  signed [31:0] b_copy_18_load_reg_4320;
wire   [31:0] tmp10_fu_2709_p2;
reg   [31:0] tmp10_reg_4330;
wire  signed [31:0] a_row_18_1_fu_2731_p3;
wire   [31:0] grp_fu_2546_p2;
reg   [31:0] tmp_11_12_reg_4345;
wire   [31:0] b_copy_19_q0;
reg  signed [31:0] b_copy_19_load_reg_4350;
wire  signed [31:0] a_row_19_1_fu_2765_p3;
wire   [31:0] grp_fu_2594_p2;
reg   [31:0] tmp_11_13_reg_4370;
wire   [31:0] b_copy_20_q0;
reg  signed [31:0] b_copy_20_load_reg_4375;
wire   [31:0] tmp14_fu_2782_p2;
reg   [31:0] tmp14_reg_4385;
wire  signed [31:0] a_row_20_1_fu_2803_p3;
wire   [31:0] grp_fu_2628_p2;
reg   [31:0] tmp_11_14_reg_4400;
wire   [31:0] b_copy_21_q0;
reg  signed [31:0] b_copy_21_load_reg_4405;
wire  signed [31:0] a_row_21_1_fu_2837_p3;
wire   [31:0] grp_fu_2666_p2;
reg   [31:0] tmp_11_15_reg_4425;
wire   [31:0] b_copy_22_q0;
reg  signed [31:0] b_copy_22_load_reg_4430;
wire   [31:0] tmp1_fu_2868_p2;
reg   [31:0] tmp1_reg_4440;
wire  signed [31:0] a_row_22_1_fu_2890_p3;
wire   [31:0] grp_fu_2700_p2;
reg   [31:0] tmp_11_16_reg_4455;
wire   [31:0] b_copy_23_q0;
reg  signed [31:0] b_copy_23_load_reg_4460;
wire  signed [31:0] a_row_23_1_fu_2924_p3;
wire   [31:0] grp_fu_2743_p2;
reg   [31:0] tmp_11_17_reg_4480;
wire   [31:0] b_copy_24_q0;
reg  signed [31:0] b_copy_24_load_reg_4485;
wire   [31:0] tmp19_fu_2941_p2;
reg   [31:0] tmp19_reg_4495;
wire  signed [31:0] a_row_24_1_fu_2962_p3;
wire   [31:0] grp_fu_2777_p2;
reg   [31:0] tmp_11_18_reg_4510;
wire   [31:0] b_copy_25_q0;
reg  signed [31:0] b_copy_25_load_reg_4515;
wire  signed [31:0] a_row_25_1_fu_2996_p3;
wire   [31:0] grp_fu_2815_p2;
reg   [31:0] tmp_11_19_reg_4535;
wire   [31:0] b_copy_26_q0;
reg  signed [31:0] b_copy_26_load_reg_4540;
wire   [31:0] tmp18_fu_3017_p2;
reg   [31:0] tmp18_reg_4550;
wire  signed [31:0] a_row_26_1_fu_3039_p3;
wire   [31:0] grp_fu_2849_p2;
reg   [31:0] tmp_11_20_reg_4565;
wire   [31:0] b_copy_27_q0;
reg  signed [31:0] b_copy_27_load_reg_4570;
wire  signed [31:0] a_row_27_1_fu_3073_p3;
wire   [31:0] grp_fu_2902_p2;
reg   [31:0] tmp_11_21_reg_4590;
wire   [31:0] b_copy_28_q0;
reg  signed [31:0] b_copy_28_load_reg_4595;
wire   [31:0] tmp22_fu_3090_p2;
reg   [31:0] tmp22_reg_4605;
wire  signed [31:0] a_row_28_1_fu_3111_p3;
wire   [31:0] grp_fu_2936_p2;
reg   [31:0] tmp_11_22_reg_4620;
wire   [31:0] b_copy_29_q0;
reg  signed [31:0] b_copy_29_load_reg_4625;
wire  signed [31:0] a_row_29_1_fu_3145_p3;
wire   [31:0] grp_fu_2974_p2;
reg   [31:0] tmp_11_23_reg_4650;
wire   [31:0] b_copy_30_q0;
reg  signed [31:0] b_copy_30_load_reg_4655;
wire   [31:0] b_copy_31_q0;
reg  signed [31:0] b_copy_31_load_reg_4660;
wire   [31:0] tmp17_fu_3171_p2;
reg   [31:0] tmp17_reg_4665;
wire  signed [31:0] a_row_31_1_fu_3195_p3;
reg  signed [31:0] a_row_31_1_reg_4670;
wire   [0:0] ap_CS_fsm_state66;
wire  signed [31:0] a_row_30_1_fu_3202_p3;
wire   [12:0] tmp_102_fu_3222_p2;
reg   [12:0] tmp_102_reg_4680;
wire   [31:0] grp_fu_3008_p2;
reg   [31:0] tmp_11_24_reg_4685;
wire   [5:0] j_1_fu_3233_p2;
reg   [5:0] j_1_reg_4690;
wire   [31:0] grp_fu_3051_p2;
reg   [31:0] tmp_11_25_reg_4695;
wire   [0:0] ap_CS_fsm_state67;
wire   [31:0] tmp26_fu_3242_p2;
reg   [31:0] tmp26_reg_4700;
wire   [31:0] grp_fu_3085_p2;
reg   [31:0] tmp_11_26_reg_4705;
wire   [0:0] ap_CS_fsm_state68;
wire   [31:0] grp_fu_3123_p2;
reg   [31:0] tmp_11_27_reg_4710;
wire   [0:0] ap_CS_fsm_state69;
wire   [31:0] tmp25_fu_3250_p2;
reg   [31:0] tmp25_reg_4715;
wire   [31:0] grp_fu_3157_p2;
reg   [31:0] tmp_11_28_reg_4720;
wire   [0:0] ap_CS_fsm_state70;
wire   [31:0] grp_fu_3228_p2;
reg   [31:0] tmp_11_29_reg_4725;
wire   [0:0] ap_CS_fsm_state71;
wire   [31:0] tmp29_fu_3255_p2;
reg   [31:0] tmp29_reg_4730;
wire   [31:0] grp_fu_3238_p2;
reg   [31:0] tmp_11_30_reg_4735;
wire   [0:0] ap_CS_fsm_state72;
wire   [31:0] tmp24_fu_3268_p2;
reg   [31:0] tmp24_reg_4740;
wire   [0:0] ap_CS_fsm_state73;
reg   [4:0] b_copy_0_address0;
reg    b_copy_0_ce0;
reg    b_copy_0_we0;
reg   [4:0] b_copy_1_address0;
reg    b_copy_1_ce0;
reg    b_copy_1_we0;
reg   [4:0] b_copy_2_address0;
reg    b_copy_2_ce0;
reg    b_copy_2_we0;
reg   [4:0] b_copy_3_address0;
reg    b_copy_3_ce0;
reg    b_copy_3_we0;
reg   [4:0] b_copy_4_address0;
reg    b_copy_4_ce0;
reg    b_copy_4_we0;
reg   [4:0] b_copy_5_address0;
reg    b_copy_5_ce0;
reg    b_copy_5_we0;
reg   [4:0] b_copy_6_address0;
reg    b_copy_6_ce0;
reg    b_copy_6_we0;
reg   [4:0] b_copy_7_address0;
reg    b_copy_7_ce0;
reg    b_copy_7_we0;
reg   [4:0] b_copy_8_address0;
reg    b_copy_8_ce0;
reg    b_copy_8_we0;
reg   [4:0] b_copy_9_address0;
reg    b_copy_9_ce0;
reg    b_copy_9_we0;
reg   [4:0] b_copy_10_address0;
reg    b_copy_10_ce0;
reg    b_copy_10_we0;
reg   [4:0] b_copy_11_address0;
reg    b_copy_11_ce0;
reg    b_copy_11_we0;
reg   [4:0] b_copy_12_address0;
reg    b_copy_12_ce0;
reg    b_copy_12_we0;
reg   [4:0] b_copy_13_address0;
reg    b_copy_13_ce0;
reg    b_copy_13_we0;
reg   [4:0] b_copy_14_address0;
reg    b_copy_14_ce0;
reg    b_copy_14_we0;
reg   [4:0] b_copy_15_address0;
reg    b_copy_15_ce0;
reg    b_copy_15_we0;
reg   [4:0] b_copy_16_address0;
reg    b_copy_16_ce0;
reg    b_copy_16_we0;
reg   [4:0] b_copy_17_address0;
reg    b_copy_17_ce0;
reg    b_copy_17_we0;
reg   [4:0] b_copy_18_address0;
reg    b_copy_18_ce0;
reg    b_copy_18_we0;
reg   [4:0] b_copy_19_address0;
reg    b_copy_19_ce0;
reg    b_copy_19_we0;
reg   [4:0] b_copy_20_address0;
reg    b_copy_20_ce0;
reg    b_copy_20_we0;
reg   [4:0] b_copy_21_address0;
reg    b_copy_21_ce0;
reg    b_copy_21_we0;
reg   [4:0] b_copy_22_address0;
reg    b_copy_22_ce0;
reg    b_copy_22_we0;
reg   [4:0] b_copy_23_address0;
reg    b_copy_23_ce0;
reg    b_copy_23_we0;
reg   [4:0] b_copy_24_address0;
reg    b_copy_24_ce0;
reg    b_copy_24_we0;
reg   [4:0] b_copy_25_address0;
reg    b_copy_25_ce0;
reg    b_copy_25_we0;
reg   [4:0] b_copy_26_address0;
reg    b_copy_26_ce0;
reg    b_copy_26_we0;
reg   [4:0] b_copy_27_address0;
reg    b_copy_27_ce0;
reg    b_copy_27_we0;
reg   [4:0] b_copy_28_address0;
reg    b_copy_28_ce0;
reg    b_copy_28_we0;
reg   [4:0] b_copy_29_address0;
reg    b_copy_29_ce0;
reg    b_copy_29_we0;
reg   [4:0] b_copy_30_address0;
reg    b_copy_30_ce0;
reg    b_copy_30_we0;
reg   [4:0] b_copy_31_address0;
reg    b_copy_31_ce0;
reg    b_copy_31_we0;
reg   [10:0] indvar_flatten_reg_1582;
wire   [0:0] ap_CS_fsm_state74;
reg   [5:0] i_reg_1593;
reg   [5:0] j_reg_1604;
wire   [63:0] tmp_70_fu_1680_p3;
wire   [63:0] tmp_72_cast_fu_1698_p1;
wire   [63:0] tmp_72_fu_1703_p3;
wire   [63:0] tmp_74_cast_fu_1722_p1;
wire   [63:0] tmp_74_fu_1727_p3;
wire   [63:0] tmp_76_cast_fu_1740_p1;
wire   [63:0] tmp_76_fu_1745_p3;
wire   [63:0] tmp_78_cast_fu_1758_p1;
wire   [63:0] tmp_78_fu_1763_p3;
wire   [63:0] tmp_80_cast_fu_1776_p1;
wire   [63:0] tmp_80_fu_1781_p3;
wire   [63:0] tmp_82_cast_fu_1794_p1;
wire   [63:0] tmp_82_fu_1799_p3;
wire   [63:0] tmp_84_cast_fu_1812_p1;
wire   [63:0] tmp_84_fu_1817_p3;
wire   [63:0] tmp_86_cast_fu_1830_p1;
wire   [63:0] tmp_86_fu_1835_p3;
wire   [63:0] tmp_88_cast_fu_1856_p1;
wire   [63:0] tmp_88_fu_1861_p3;
wire   [63:0] tmp_90_cast_fu_1878_p1;
wire   [63:0] tmp_90_fu_1883_p3;
wire   [63:0] tmp_92_cast_fu_1900_p1;
wire   [63:0] tmp_92_fu_1905_p3;
wire   [63:0] tmp_94_cast_fu_1922_p1;
wire   [63:0] tmp_94_fu_1927_p3;
wire   [63:0] tmp_96_cast_fu_1948_p1;
wire   [63:0] tmp_96_fu_1953_p3;
wire   [63:0] tmp_98_cast_fu_1970_p1;
wire   [63:0] tmp_98_fu_1975_p3;
wire   [63:0] tmp_100_cast_fu_1996_p1;
wire   [63:0] tmp_100_fu_2001_p3;
wire   [63:0] tmp_102_cast_fu_2018_p1;
wire   [63:0] tmp_6_fu_2030_p1;
wire   [63:0] tmp_2_fu_2044_p3;
wire   [63:0] tmp_11_fu_2066_p3;
wire   [63:0] tmp_13_fu_2100_p3;
wire   [63:0] tmp_15_fu_2134_p3;
wire   [63:0] tmp_17_fu_2168_p3;
wire   [63:0] tmp_19_fu_2202_p3;
wire   [63:0] tmp_21_fu_2236_p3;
wire   [63:0] tmp_23_fu_2270_p3;
wire   [63:0] tmp_25_fu_2304_p3;
wire   [63:0] tmp_27_fu_2342_p3;
wire   [63:0] tmp_29_fu_2376_p3;
wire   [63:0] tmp_31_fu_2419_p3;
wire   [63:0] tmp_33_fu_2453_p3;
wire   [63:0] tmp_35_fu_2491_p3;
wire   [63:0] tmp_37_fu_2525_p3;
wire   [63:0] tmp_39_fu_2573_p3;
wire   [63:0] tmp_41_fu_2607_p3;
wire   [63:0] tmp_43_fu_2645_p3;
wire   [63:0] tmp_45_fu_2679_p3;
wire   [63:0] tmp_47_fu_2722_p3;
wire   [63:0] tmp_49_fu_2756_p3;
wire   [63:0] tmp_51_fu_2794_p3;
wire   [63:0] tmp_53_fu_2828_p3;
wire   [63:0] tmp_55_fu_2881_p3;
wire   [63:0] tmp_57_fu_2915_p3;
wire   [63:0] tmp_59_fu_2953_p3;
wire   [63:0] tmp_61_fu_2987_p3;
wire   [63:0] tmp_63_fu_3030_p3;
wire   [63:0] tmp_65_fu_3064_p3;
wire   [63:0] tmp_67_fu_3102_p3;
wire   [63:0] tmp_69_fu_3136_p3;
wire   [63:0] tmp_103_cast_fu_3273_p1;
reg   [31:0] a_row_0_2_fu_196;
reg   [31:0] a_row_1_2_fu_200;
reg   [31:0] a_row_2_2_fu_204;
reg   [31:0] a_row_3_2_fu_208;
reg   [31:0] a_row_4_2_fu_212;
reg   [31:0] a_row_5_2_fu_216;
reg   [31:0] a_row_6_2_fu_220;
reg   [31:0] a_row_7_2_fu_224;
reg   [31:0] a_row_8_2_fu_228;
reg   [31:0] a_row_9_2_fu_232;
reg   [31:0] a_row_10_2_fu_236;
reg   [31:0] a_row_11_2_fu_240;
reg   [31:0] a_row_12_2_fu_244;
reg   [31:0] a_row_13_2_fu_248;
reg   [31:0] a_row_14_2_fu_252;
reg   [31:0] a_row_15_2_fu_256;
reg   [31:0] a_row_16_2_fu_260;
reg   [31:0] a_row_17_2_fu_264;
reg   [31:0] a_row_18_2_fu_268;
reg   [31:0] a_row_19_2_fu_272;
reg   [31:0] a_row_20_2_fu_276;
reg   [31:0] a_row_21_2_fu_280;
reg   [31:0] a_row_22_2_fu_284;
reg   [31:0] a_row_23_2_fu_288;
reg   [31:0] a_row_24_2_fu_292;
reg   [31:0] a_row_25_2_fu_296;
reg   [31:0] a_row_26_2_fu_300;
reg   [31:0] a_row_27_2_fu_304;
reg   [31:0] a_row_28_2_fu_308;
reg   [31:0] a_row_29_2_fu_312;
reg   [31:0] a_row_30_2_fu_316;
reg   [31:0] a_row_31_2_fu_320;
reg   [31:0] a_Addr_A_orig;
wire   [0:0] exitcond_fu_1638_p2;
wire   [5:0] i_1_fu_1632_p2;
wire   [0:0] tmp_mid1_fu_1652_p2;
wire   [0:0] tmp_fu_1658_p2;
wire   [10:0] tmp_71_fu_1692_p2;
wire   [10:0] tmp_73_fu_1717_p2;
wire   [10:0] tmp_75_fu_1735_p2;
wire   [10:0] tmp_77_fu_1753_p2;
wire   [10:0] tmp_79_fu_1771_p2;
wire   [10:0] tmp_81_fu_1789_p2;
wire   [10:0] tmp_83_fu_1807_p2;
wire   [10:0] tmp_85_fu_1825_p2;
wire   [9:0] tmp_87_fu_1846_p2;
wire  signed [10:0] tmp_88_cast1_fu_1852_p1;
wire   [9:0] tmp_89_fu_1869_p2;
wire  signed [10:0] tmp_90_cast1_fu_1874_p1;
wire   [9:0] tmp_91_fu_1891_p2;
wire  signed [10:0] tmp_92_cast1_fu_1896_p1;
wire   [9:0] tmp_93_fu_1913_p2;
wire  signed [10:0] tmp_94_cast1_fu_1918_p1;
wire   [8:0] tmp_95_fu_1938_p2;
wire  signed [10:0] tmp_96_cast1_fu_1944_p1;
wire   [8:0] tmp_97_fu_1961_p2;
wire  signed [10:0] tmp_98_cast1_fu_1966_p1;
wire   [7:0] tmp_8_cast_cast1_fu_1983_p1;
wire   [7:0] tmp_99_fu_1986_p2;
wire  signed [10:0] tmp_100_cast1_fu_1992_p1;
wire   [11:0] tmp_8_cast1_fu_2009_p1;
wire   [11:0] tmp_101_fu_2012_p2;
wire   [10:0] tmp_9_fu_2039_p2;
wire   [10:0] tmp_10_fu_2061_p2;
wire  signed [31:0] grp_fu_2087_p0;
wire   [10:0] tmp_12_fu_2095_p2;
wire  signed [31:0] grp_fu_2121_p0;
wire   [10:0] tmp_14_fu_2129_p2;
wire  signed [31:0] grp_fu_2155_p0;
wire   [10:0] tmp_16_fu_2163_p2;
wire  signed [31:0] grp_fu_2189_p0;
wire   [10:0] tmp_18_fu_2197_p2;
wire  signed [31:0] grp_fu_2223_p0;
wire   [10:0] tmp_20_fu_2231_p2;
wire  signed [31:0] grp_fu_2257_p0;
wire   [10:0] tmp_22_fu_2265_p2;
wire  signed [31:0] grp_fu_2291_p0;
wire   [10:0] tmp_24_fu_2299_p2;
wire  signed [31:0] grp_fu_2325_p0;
wire   [10:0] tmp_26_fu_2337_p2;
wire  signed [31:0] grp_fu_2363_p0;
wire   [10:0] tmp_28_fu_2371_p2;
wire  signed [31:0] grp_fu_2397_p0;
wire   [31:0] tmp5_fu_2402_p2;
wire   [10:0] tmp_30_fu_2414_p2;
wire  signed [31:0] grp_fu_2440_p0;
wire   [10:0] tmp_32_fu_2448_p2;
wire  signed [31:0] grp_fu_2474_p0;
wire   [10:0] tmp_34_fu_2486_p2;
wire  signed [31:0] grp_fu_2512_p0;
wire   [10:0] tmp_36_fu_2520_p2;
wire  signed [31:0] grp_fu_2546_p0;
wire   [31:0] tmp8_fu_2551_p2;
wire   [31:0] tmp6_fu_2555_p2;
wire   [10:0] tmp_38_fu_2568_p2;
wire  signed [31:0] grp_fu_2594_p0;
wire   [10:0] tmp_40_fu_2602_p2;
wire  signed [31:0] grp_fu_2628_p0;
wire   [10:0] tmp_42_fu_2640_p2;
wire  signed [31:0] grp_fu_2666_p0;
wire   [10:0] tmp_44_fu_2674_p2;
wire  signed [31:0] grp_fu_2700_p0;
wire   [31:0] tmp12_fu_2705_p2;
wire   [10:0] tmp_46_fu_2717_p2;
wire  signed [31:0] grp_fu_2743_p0;
wire   [10:0] tmp_48_fu_2751_p2;
wire  signed [31:0] grp_fu_2777_p0;
wire   [10:0] tmp_50_fu_2789_p2;
wire  signed [31:0] grp_fu_2815_p0;
wire   [10:0] tmp_52_fu_2823_p2;
wire  signed [31:0] grp_fu_2849_p0;
wire   [31:0] tmp15_fu_2854_p2;
wire   [31:0] tmp13_fu_2858_p2;
wire   [31:0] tmp9_fu_2863_p2;
wire   [10:0] tmp_54_fu_2876_p2;
wire  signed [31:0] grp_fu_2902_p0;
wire   [10:0] tmp_56_fu_2910_p2;
wire  signed [31:0] grp_fu_2936_p0;
wire   [10:0] tmp_58_fu_2948_p2;
wire  signed [31:0] grp_fu_2974_p0;
wire   [10:0] tmp_60_fu_2982_p2;
wire  signed [31:0] grp_fu_3008_p0;
wire   [31:0] tmp20_fu_3013_p2;
wire   [10:0] tmp_62_fu_3025_p2;
wire  signed [31:0] grp_fu_3051_p0;
wire   [10:0] tmp_64_fu_3059_p2;
wire  signed [31:0] grp_fu_3085_p0;
wire   [10:0] tmp_66_fu_3097_p2;
wire  signed [31:0] grp_fu_3123_p0;
wire   [10:0] tmp_68_fu_3131_p2;
wire  signed [31:0] grp_fu_3157_p0;
wire   [31:0] tmp23_fu_3162_p2;
wire   [31:0] tmp21_fu_3166_p2;
wire   [11:0] tmp_1_fu_3182_p4;
wire   [12:0] tmp_2_cast_fu_3191_p1;
wire   [12:0] tmp_7_cast_fu_3219_p1;
wire  signed [31:0] grp_fu_3228_p0;
wire   [31:0] tmp27_fu_3246_p2;
wire   [31:0] tmp30_fu_3259_p2;
wire   [31:0] tmp28_fu_3263_p2;
wire   [31:0] tmp16_fu_3277_p2;
wire   [0:0] ap_CS_fsm_state75;
reg   [74:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 75'b1;
end

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_0_address0),
    .ce0(b_copy_0_ce0),
    .we0(b_copy_0_we0),
    .d0(reg_1615),
    .q0(b_copy_0_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_1_address0),
    .ce0(b_copy_1_ce0),
    .we0(b_copy_1_we0),
    .d0(a_load_1_reg_3554),
    .q0(b_copy_1_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_2_address0),
    .ce0(b_copy_2_ce0),
    .we0(b_copy_2_we0),
    .d0(a_Dout_A),
    .q0(b_copy_2_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_3_address0),
    .ce0(b_copy_3_ce0),
    .we0(b_copy_3_we0),
    .d0(a_Dout_A),
    .q0(b_copy_3_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_4_address0),
    .ce0(b_copy_4_ce0),
    .we0(b_copy_4_we0),
    .d0(a_Dout_A),
    .q0(b_copy_4_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_5_address0),
    .ce0(b_copy_5_ce0),
    .we0(b_copy_5_we0),
    .d0(a_Dout_A),
    .q0(b_copy_5_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_6_address0),
    .ce0(b_copy_6_ce0),
    .we0(b_copy_6_we0),
    .d0(a_Dout_A),
    .q0(b_copy_6_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_7_address0),
    .ce0(b_copy_7_ce0),
    .we0(b_copy_7_we0),
    .d0(a_Dout_A),
    .q0(b_copy_7_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_8_address0),
    .ce0(b_copy_8_ce0),
    .we0(b_copy_8_we0),
    .d0(a_Dout_A),
    .q0(b_copy_8_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_9_address0),
    .ce0(b_copy_9_ce0),
    .we0(b_copy_9_we0),
    .d0(a_Dout_A),
    .q0(b_copy_9_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_10_address0),
    .ce0(b_copy_10_ce0),
    .we0(b_copy_10_we0),
    .d0(a_Dout_A),
    .q0(b_copy_10_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_11_address0),
    .ce0(b_copy_11_ce0),
    .we0(b_copy_11_we0),
    .d0(a_Dout_A),
    .q0(b_copy_11_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_12_address0),
    .ce0(b_copy_12_ce0),
    .we0(b_copy_12_we0),
    .d0(a_Dout_A),
    .q0(b_copy_12_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_13_address0),
    .ce0(b_copy_13_ce0),
    .we0(b_copy_13_we0),
    .d0(a_Dout_A),
    .q0(b_copy_13_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_14_address0),
    .ce0(b_copy_14_ce0),
    .we0(b_copy_14_we0),
    .d0(a_Dout_A),
    .q0(b_copy_14_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_15_address0),
    .ce0(b_copy_15_ce0),
    .we0(b_copy_15_we0),
    .d0(a_Dout_A),
    .q0(b_copy_15_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_16_address0),
    .ce0(b_copy_16_ce0),
    .we0(b_copy_16_we0),
    .d0(a_Dout_A),
    .q0(b_copy_16_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_17_address0),
    .ce0(b_copy_17_ce0),
    .we0(b_copy_17_we0),
    .d0(a_Dout_A),
    .q0(b_copy_17_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_18_address0),
    .ce0(b_copy_18_ce0),
    .we0(b_copy_18_we0),
    .d0(a_Dout_A),
    .q0(b_copy_18_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_19_address0),
    .ce0(b_copy_19_ce0),
    .we0(b_copy_19_we0),
    .d0(a_Dout_A),
    .q0(b_copy_19_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_20_address0),
    .ce0(b_copy_20_ce0),
    .we0(b_copy_20_we0),
    .d0(a_Dout_A),
    .q0(b_copy_20_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_21_address0),
    .ce0(b_copy_21_ce0),
    .we0(b_copy_21_we0),
    .d0(a_Dout_A),
    .q0(b_copy_21_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_22_address0),
    .ce0(b_copy_22_ce0),
    .we0(b_copy_22_we0),
    .d0(a_Dout_A),
    .q0(b_copy_22_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_23_address0),
    .ce0(b_copy_23_ce0),
    .we0(b_copy_23_we0),
    .d0(a_Dout_A),
    .q0(b_copy_23_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_24_address0),
    .ce0(b_copy_24_ce0),
    .we0(b_copy_24_we0),
    .d0(a_Dout_A),
    .q0(b_copy_24_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_25_address0),
    .ce0(b_copy_25_ce0),
    .we0(b_copy_25_we0),
    .d0(a_Dout_A),
    .q0(b_copy_25_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_26_address0),
    .ce0(b_copy_26_ce0),
    .we0(b_copy_26_we0),
    .d0(a_Dout_A),
    .q0(b_copy_26_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_27_address0),
    .ce0(b_copy_27_ce0),
    .we0(b_copy_27_we0),
    .d0(a_Dout_A),
    .q0(b_copy_27_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_28_address0),
    .ce0(b_copy_28_ce0),
    .we0(b_copy_28_we0),
    .d0(a_Dout_A),
    .q0(b_copy_28_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_29_address0),
    .ce0(b_copy_29_ce0),
    .we0(b_copy_29_we0),
    .d0(a_Dout_A),
    .q0(b_copy_29_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_30_address0),
    .ce0(b_copy_30_ce0),
    .we0(b_copy_30_we0),
    .d0(a_Dout_A),
    .q0(b_copy_30_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_31_address0),
    .ce0(b_copy_31_ce0),
    .we0(b_copy_31_we0),
    .d0(a_Dout_A),
    .q0(b_copy_31_q0)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2087_p0),
    .din1(b_copy_0_load_reg_3870),
    .ce(1'b1),
    .dout(grp_fu_2087_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2121_p0),
    .din1(b_copy_1_load_reg_3890),
    .ce(1'b1),
    .dout(grp_fu_2121_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2155_p0),
    .din1(b_copy_2_load_reg_3910),
    .ce(1'b1),
    .dout(grp_fu_2155_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2189_p0),
    .din1(b_copy_3_load_reg_3930),
    .ce(1'b1),
    .dout(grp_fu_2189_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2223_p0),
    .din1(b_copy_4_load_reg_3950),
    .ce(1'b1),
    .dout(grp_fu_2223_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2257_p0),
    .din1(b_copy_5_load_reg_3970),
    .ce(1'b1),
    .dout(grp_fu_2257_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2291_p0),
    .din1(b_copy_6_load_reg_3995),
    .ce(1'b1),
    .dout(grp_fu_2291_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2325_p0),
    .din1(b_copy_7_load_reg_4020),
    .ce(1'b1),
    .dout(grp_fu_2325_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2363_p0),
    .din1(b_copy_8_load_reg_4045),
    .ce(1'b1),
    .dout(grp_fu_2363_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2397_p0),
    .din1(b_copy_9_load_reg_4075),
    .ce(1'b1),
    .dout(grp_fu_2397_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2440_p0),
    .din1(b_copy_10_load_reg_4100),
    .ce(1'b1),
    .dout(grp_fu_2440_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2474_p0),
    .din1(b_copy_11_load_reg_4130),
    .ce(1'b1),
    .dout(grp_fu_2474_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2512_p0),
    .din1(b_copy_12_load_reg_4155),
    .ce(1'b1),
    .dout(grp_fu_2512_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2546_p0),
    .din1(b_copy_13_load_reg_4185),
    .ce(1'b1),
    .dout(grp_fu_2546_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2594_p0),
    .din1(b_copy_14_load_reg_4210),
    .ce(1'b1),
    .dout(grp_fu_2594_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2628_p0),
    .din1(b_copy_15_load_reg_4240),
    .ce(1'b1),
    .dout(grp_fu_2628_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2666_p0),
    .din1(b_copy_16_load_reg_4265),
    .ce(1'b1),
    .dout(grp_fu_2666_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2700_p0),
    .din1(b_copy_17_load_reg_4295),
    .ce(1'b1),
    .dout(grp_fu_2700_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2743_p0),
    .din1(b_copy_18_load_reg_4320),
    .ce(1'b1),
    .dout(grp_fu_2743_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2777_p0),
    .din1(b_copy_19_load_reg_4350),
    .ce(1'b1),
    .dout(grp_fu_2777_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2815_p0),
    .din1(b_copy_20_load_reg_4375),
    .ce(1'b1),
    .dout(grp_fu_2815_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2849_p0),
    .din1(b_copy_21_load_reg_4405),
    .ce(1'b1),
    .dout(grp_fu_2849_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2902_p0),
    .din1(b_copy_22_load_reg_4430),
    .ce(1'b1),
    .dout(grp_fu_2902_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2936_p0),
    .din1(b_copy_23_load_reg_4460),
    .ce(1'b1),
    .dout(grp_fu_2936_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2974_p0),
    .din1(b_copy_24_load_reg_4485),
    .ce(1'b1),
    .dout(grp_fu_2974_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3008_p0),
    .din1(b_copy_25_load_reg_4515),
    .ce(1'b1),
    .dout(grp_fu_3008_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3051_p0),
    .din1(b_copy_26_load_reg_4540),
    .ce(1'b1),
    .dout(grp_fu_3051_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3085_p0),
    .din1(b_copy_27_load_reg_4570),
    .ce(1'b1),
    .dout(grp_fu_3085_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3123_p0),
    .din1(b_copy_28_load_reg_4595),
    .ce(1'b1),
    .dout(grp_fu_3123_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3157_p0),
    .din1(b_copy_29_load_reg_4625),
    .ce(1'b1),
    .dout(grp_fu_3157_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3228_p0),
    .din1(b_copy_30_load_reg_4655),
    .ce(1'b1),
    .dout(grp_fu_3228_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_row_31_1_reg_4670),
    .din1(b_copy_31_load_reg_4660),
    .ce(1'b1),
    .dout(grp_fu_3238_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond_flatten_reg_3479) & (1'b1 == ap_CS_fsm_state74))) begin
        i_reg_1593 <= tmp_2_mid2_v_v_v_reg_3521;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_1593 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond_flatten_reg_3479) & (1'b1 == ap_CS_fsm_state74))) begin
        indvar_flatten_reg_1582 <= indvar_flatten_next_reg_3483;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_1582 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond_flatten_reg_3479) & (1'b1 == ap_CS_fsm_state74))) begin
        j_reg_1604 <= j_1_reg_4690;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        j_reg_1604 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state4))) begin
        a_load_1_reg_3554 <= a_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        a_row_0_2_fu_196 <= a_row_0_1_fu_2075_p3;
        b_copy_1_load_reg_3890 <= b_copy_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        a_row_10_2_fu_236 <= a_row_10_1_fu_2428_p3;
        b_copy_11_load_reg_4130 <= b_copy_11_q0;
        tmp_11_5_reg_4125 <= grp_fu_2257_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        a_row_11_2_fu_240 <= a_row_11_1_fu_2462_p3;
        b_copy_12_load_reg_4155 <= b_copy_12_q0;
        tmp7_reg_4165 <= tmp7_fu_2479_p2;
        tmp_11_6_reg_4150 <= grp_fu_2291_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        a_row_12_2_fu_244 <= a_row_12_1_fu_2500_p3;
        b_copy_13_load_reg_4185 <= b_copy_13_q0;
        tmp_11_7_reg_4180 <= grp_fu_2325_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        a_row_13_2_fu_248 <= a_row_13_1_fu_2534_p3;
        b_copy_14_load_reg_4210 <= b_copy_14_q0;
        tmp2_reg_4220 <= tmp2_fu_2560_p2;
        tmp_11_8_reg_4205 <= grp_fu_2363_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        a_row_14_2_fu_252 <= a_row_14_1_fu_2582_p3;
        b_copy_15_load_reg_4240 <= b_copy_15_q0;
        tmp_11_9_reg_4235 <= grp_fu_2397_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        a_row_15_2_fu_256 <= a_row_15_1_fu_2616_p3;
        b_copy_16_load_reg_4265 <= b_copy_16_q0;
        tmp11_reg_4275 <= tmp11_fu_2633_p2;
        tmp_11_s_reg_4260 <= grp_fu_2440_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        a_row_16_2_fu_260 <= a_row_16_1_fu_2654_p3;
        b_copy_17_load_reg_4295 <= b_copy_17_q0;
        tmp_11_10_reg_4290 <= grp_fu_2474_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        a_row_17_2_fu_264 <= a_row_17_1_fu_2688_p3;
        b_copy_18_load_reg_4320 <= b_copy_18_q0;
        tmp10_reg_4330 <= tmp10_fu_2709_p2;
        tmp_11_11_reg_4315 <= grp_fu_2512_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        a_row_18_2_fu_268 <= a_row_18_1_fu_2731_p3;
        b_copy_19_load_reg_4350 <= b_copy_19_q0;
        tmp_11_12_reg_4345 <= grp_fu_2546_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        a_row_19_2_fu_272 <= a_row_19_1_fu_2765_p3;
        b_copy_20_load_reg_4375 <= b_copy_20_q0;
        tmp14_reg_4385 <= tmp14_fu_2782_p2;
        tmp_11_13_reg_4370 <= grp_fu_2594_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        a_row_1_2_fu_200 <= a_row_1_1_fu_2109_p3;
        b_copy_2_load_reg_3910 <= b_copy_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        a_row_20_2_fu_276 <= a_row_20_1_fu_2803_p3;
        b_copy_21_load_reg_4405 <= b_copy_21_q0;
        tmp_11_14_reg_4400 <= grp_fu_2628_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        a_row_21_2_fu_280 <= a_row_21_1_fu_2837_p3;
        b_copy_22_load_reg_4430 <= b_copy_22_q0;
        tmp1_reg_4440 <= tmp1_fu_2868_p2;
        tmp_11_15_reg_4425 <= grp_fu_2666_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        a_row_22_2_fu_284 <= a_row_22_1_fu_2890_p3;
        b_copy_23_load_reg_4460 <= b_copy_23_q0;
        tmp_11_16_reg_4455 <= grp_fu_2700_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        a_row_23_2_fu_288 <= a_row_23_1_fu_2924_p3;
        b_copy_24_load_reg_4485 <= b_copy_24_q0;
        tmp19_reg_4495 <= tmp19_fu_2941_p2;
        tmp_11_17_reg_4480 <= grp_fu_2743_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        a_row_24_2_fu_292 <= a_row_24_1_fu_2962_p3;
        b_copy_25_load_reg_4515 <= b_copy_25_q0;
        tmp_11_18_reg_4510 <= grp_fu_2777_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        a_row_25_2_fu_296 <= a_row_25_1_fu_2996_p3;
        b_copy_26_load_reg_4540 <= b_copy_26_q0;
        tmp18_reg_4550 <= tmp18_fu_3017_p2;
        tmp_11_19_reg_4535 <= grp_fu_2815_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        a_row_26_2_fu_300 <= a_row_26_1_fu_3039_p3;
        b_copy_27_load_reg_4570 <= b_copy_27_q0;
        tmp_11_20_reg_4565 <= grp_fu_2849_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        a_row_27_2_fu_304 <= a_row_27_1_fu_3073_p3;
        b_copy_28_load_reg_4595 <= b_copy_28_q0;
        tmp22_reg_4605 <= tmp22_fu_3090_p2;
        tmp_11_21_reg_4590 <= grp_fu_2902_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        a_row_28_2_fu_308 <= a_row_28_1_fu_3111_p3;
        b_copy_29_load_reg_4625 <= b_copy_29_q0;
        tmp_11_22_reg_4620 <= grp_fu_2936_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        a_row_29_2_fu_312 <= a_row_29_1_fu_3145_p3;
        b_copy_30_load_reg_4655 <= b_copy_30_q0;
        b_copy_31_load_reg_4660 <= b_copy_31_q0;
        tmp17_reg_4665 <= tmp17_fu_3171_p2;
        tmp_11_23_reg_4650 <= grp_fu_2974_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        a_row_2_2_fu_204 <= a_row_2_1_fu_2143_p3;
        b_copy_3_load_reg_3930 <= b_copy_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        a_row_30_2_fu_316 <= a_row_30_1_fu_3202_p3;
        a_row_31_1_reg_4670 <= a_row_31_1_fu_3195_p3;
        a_row_31_2_fu_320 <= a_row_31_1_fu_3195_p3;
        j_1_reg_4690 <= j_1_fu_3233_p2;
        tmp_102_reg_4680 <= tmp_102_fu_3222_p2;
        tmp_11_24_reg_4685 <= grp_fu_3008_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        a_row_3_2_fu_208 <= a_row_3_1_fu_2177_p3;
        b_copy_4_load_reg_3950 <= b_copy_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        a_row_4_2_fu_212 <= a_row_4_1_fu_2211_p3;
        b_copy_5_load_reg_3970 <= b_copy_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        a_row_5_2_fu_216 <= a_row_5_1_fu_2245_p3;
        b_copy_6_load_reg_3995 <= b_copy_6_q0;
        tmp_s_reg_3990 <= grp_fu_2087_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        a_row_6_2_fu_220 <= a_row_6_1_fu_2279_p3;
        b_copy_7_load_reg_4020 <= b_copy_7_q0;
        tmp_11_1_reg_4015 <= grp_fu_2121_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        a_row_7_2_fu_224 <= a_row_7_1_fu_2313_p3;
        b_copy_8_load_reg_4045 <= b_copy_8_q0;
        tmp4_reg_4055 <= tmp4_fu_2330_p2;
        tmp_11_2_reg_4040 <= grp_fu_2155_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        a_row_8_2_fu_228 <= a_row_8_1_fu_2351_p3;
        b_copy_9_load_reg_4075 <= b_copy_9_q0;
        tmp_11_3_reg_4070 <= grp_fu_2189_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        a_row_9_2_fu_232 <= a_row_9_1_fu_2385_p3;
        b_copy_10_load_reg_4100 <= b_copy_10_q0;
        tmp3_reg_4110 <= tmp3_fu_2406_p2;
        tmp_11_4_reg_4095 <= grp_fu_2223_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        b_copy_0_load_reg_3870 <= b_copy_0_q0;
        tmp_5_reg_3834 <= tmp_5_fu_2053_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        exitcond_flatten_reg_3479 <= exitcond_flatten_fu_1620_p2;
        indvar_flatten_next_reg_3483 <= indvar_flatten_next_fu_1626_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond_flatten_fu_1620_p2))) begin
        j_mid2_reg_3488 <= j_mid2_fu_1644_p3;
        tmp_2_mid2_v_v_v_reg_3521 <= tmp_2_mid2_v_v_v_fu_1672_p3;
        tmp_mid2_reg_3517 <= tmp_mid2_fu_1664_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state3) & ~(tmp_mid2_reg_3517 == 1'b0)) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state36) | ((1'b1 == ap_CS_fsm_state37) & ~(1'b0 == tmp_5_reg_3834)) | (~(1'b0 == tmp_5_reg_3834) & (1'b1 == ap_CS_fsm_state38)) | (~(1'b0 == tmp_5_reg_3834) & (1'b1 == ap_CS_fsm_state39)) | (~(1'b0 == tmp_5_reg_3834) & (1'b1 == ap_CS_fsm_state40)) | (~(1'b0 == tmp_5_reg_3834) & (1'b1 == ap_CS_fsm_state41)) | (~(1'b0 == tmp_5_reg_3834) & (1'b1 == ap_CS_fsm_state42)) | (~(1'b0 == tmp_5_reg_3834) & (1'b1 == ap_CS_fsm_state43)) | (~(1'b0 == tmp_5_reg_3834) & (1'b1 == ap_CS_fsm_state44)) | (~(1'b0 == tmp_5_reg_3834) & (1'b1 == ap_CS_fsm_state45)) | (~(1'b0 == tmp_5_reg_3834) & (1'b1 == ap_CS_fsm_state46)) | (~(1'b0 == tmp_5_reg_3834) & (1'b1 == ap_CS_fsm_state47)) | (~(1'b0 == tmp_5_reg_3834) & (1'b1 == ap_CS_fsm_state48)) | (~(1'b0 == tmp_5_reg_3834) & (1'b1 == ap_CS_fsm_state49)) | (~(1'b0 == tmp_5_reg_3834) & (1'b1 == ap_CS_fsm_state50)) | (~(1'b0 == tmp_5_reg_3834) & (1'b1 == ap_CS_fsm_state51)) | (~(1'b0 == tmp_5_reg_3834) & (1'b1 == ap_CS_fsm_state52)) | (~(1'b0 == tmp_5_reg_3834) & (1'b1 == ap_CS_fsm_state53)) | (~(1'b0 == tmp_5_reg_3834) & (1'b1 == ap_CS_fsm_state54)) | (~(1'b0 == tmp_5_reg_3834) & (1'b1 == ap_CS_fsm_state55)) | (~(1'b0 == tmp_5_reg_3834) & (1'b1 == ap_CS_fsm_state56)) | (~(1'b0 == tmp_5_reg_3834) & (1'b1 == ap_CS_fsm_state57)) | (~(1'b0 == tmp_5_reg_3834) & (1'b1 == ap_CS_fsm_state58)) | (~(1'b0 == tmp_5_reg_3834) & (1'b1 == ap_CS_fsm_state59)) | (~(1'b0 == tmp_5_reg_3834) & (1'b1 == ap_CS_fsm_state60)) | (~(1'b0 == tmp_5_reg_3834) & (1'b1 == ap_CS_fsm_state61)) | (~(1'b0 == tmp_5_reg_3834) & (1'b1 == ap_CS_fsm_state62)) | (~(1'b0 == tmp_5_reg_3834) & (1'b1 == ap_CS_fsm_state63)) | (~(1'b0 == tmp_5_reg_3834) & (1'b1 == ap_CS_fsm_state64)) | (~(1'b0 == tmp_5_reg_3834) & (1'b1 == ap_CS_fsm_state65)))) begin
        reg_1615 <= a_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond_flatten_reg_3479) & (1'b1 == ap_CS_fsm_state73))) begin
        tmp24_reg_4740 <= tmp24_fu_3268_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond_flatten_reg_3479) & (1'b1 == ap_CS_fsm_state69))) begin
        tmp25_reg_4715 <= tmp25_fu_3250_p2;
        tmp_11_27_reg_4710 <= grp_fu_3123_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state67) & (1'b0 == exitcond_flatten_reg_3479))) begin
        tmp26_reg_4700 <= tmp26_fu_3242_p2;
        tmp_11_25_reg_4695 <= grp_fu_3051_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond_flatten_reg_3479) & (1'b1 == ap_CS_fsm_state71))) begin
        tmp29_reg_4730 <= tmp29_fu_3255_p2;
        tmp_11_29_reg_4725 <= grp_fu_3228_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond_flatten_reg_3479) & (1'b1 == ap_CS_fsm_state68))) begin
        tmp_11_26_reg_4705 <= grp_fu_3085_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond_flatten_reg_3479) & (1'b1 == ap_CS_fsm_state70))) begin
        tmp_11_28_reg_4720 <= grp_fu_3157_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond_flatten_reg_3479) & (1'b1 == ap_CS_fsm_state72))) begin
        tmp_11_30_reg_4735 <= grp_fu_3238_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        tmp_3_reg_3749[10 : 5] <= tmp_3_fu_2023_p3[10 : 5];
        tmp_7_reg_3789[5 : 0] <= tmp_7_fu_2035_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state27))) begin
        tmp_8_cast_cast2_reg_3709[5 : 0] <= tmp_8_cast_cast2_fu_1935_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state19))) begin
        tmp_8_cast_cast_reg_3662[5 : 0] <= tmp_8_cast_cast_fu_1843_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & ~(tmp_mid2_reg_3517 == 1'b0))) begin
        tmp_8_cast_reg_3533[5 : 0] <= tmp_8_cast_fu_1689_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state5))) begin
        tmp_8_reg_3559[5 : 0] <= tmp_8_fu_1711_p1[5 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        a_Addr_A_orig = tmp_103_cast_fu_3273_p1;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        a_Addr_A_orig = tmp_69_fu_3136_p3;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        a_Addr_A_orig = tmp_67_fu_3102_p3;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        a_Addr_A_orig = tmp_65_fu_3064_p3;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        a_Addr_A_orig = tmp_63_fu_3030_p3;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        a_Addr_A_orig = tmp_61_fu_2987_p3;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        a_Addr_A_orig = tmp_59_fu_2953_p3;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        a_Addr_A_orig = tmp_57_fu_2915_p3;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        a_Addr_A_orig = tmp_55_fu_2881_p3;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        a_Addr_A_orig = tmp_53_fu_2828_p3;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        a_Addr_A_orig = tmp_51_fu_2794_p3;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        a_Addr_A_orig = tmp_49_fu_2756_p3;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        a_Addr_A_orig = tmp_47_fu_2722_p3;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        a_Addr_A_orig = tmp_45_fu_2679_p3;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        a_Addr_A_orig = tmp_43_fu_2645_p3;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        a_Addr_A_orig = tmp_41_fu_2607_p3;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        a_Addr_A_orig = tmp_39_fu_2573_p3;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        a_Addr_A_orig = tmp_37_fu_2525_p3;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        a_Addr_A_orig = tmp_35_fu_2491_p3;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        a_Addr_A_orig = tmp_33_fu_2453_p3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        a_Addr_A_orig = tmp_31_fu_2419_p3;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        a_Addr_A_orig = tmp_29_fu_2376_p3;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        a_Addr_A_orig = tmp_27_fu_2342_p3;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        a_Addr_A_orig = tmp_25_fu_2304_p3;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        a_Addr_A_orig = tmp_23_fu_2270_p3;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        a_Addr_A_orig = tmp_21_fu_2236_p3;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        a_Addr_A_orig = tmp_19_fu_2202_p3;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        a_Addr_A_orig = tmp_17_fu_2168_p3;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        a_Addr_A_orig = tmp_15_fu_2134_p3;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        a_Addr_A_orig = tmp_13_fu_2100_p3;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        a_Addr_A_orig = tmp_11_fu_2066_p3;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        a_Addr_A_orig = tmp_2_fu_2044_p3;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        a_Addr_A_orig = tmp_6_fu_2030_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        a_Addr_A_orig = tmp_102_cast_fu_2018_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        a_Addr_A_orig = tmp_100_fu_2001_p3;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        a_Addr_A_orig = tmp_100_cast_fu_1996_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        a_Addr_A_orig = tmp_98_fu_1975_p3;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        a_Addr_A_orig = tmp_98_cast_fu_1970_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        a_Addr_A_orig = tmp_96_fu_1953_p3;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        a_Addr_A_orig = tmp_96_cast_fu_1948_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        a_Addr_A_orig = tmp_94_fu_1927_p3;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        a_Addr_A_orig = tmp_94_cast_fu_1922_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        a_Addr_A_orig = tmp_92_fu_1905_p3;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        a_Addr_A_orig = tmp_92_cast_fu_1900_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        a_Addr_A_orig = tmp_90_fu_1883_p3;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        a_Addr_A_orig = tmp_90_cast_fu_1878_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        a_Addr_A_orig = tmp_88_fu_1861_p3;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        a_Addr_A_orig = tmp_88_cast_fu_1856_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        a_Addr_A_orig = tmp_86_fu_1835_p3;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        a_Addr_A_orig = tmp_86_cast_fu_1830_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        a_Addr_A_orig = tmp_84_fu_1817_p3;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        a_Addr_A_orig = tmp_84_cast_fu_1812_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        a_Addr_A_orig = tmp_82_fu_1799_p3;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        a_Addr_A_orig = tmp_82_cast_fu_1794_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        a_Addr_A_orig = tmp_80_fu_1781_p3;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_Addr_A_orig = tmp_80_cast_fu_1776_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        a_Addr_A_orig = tmp_78_fu_1763_p3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        a_Addr_A_orig = tmp_78_cast_fu_1758_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        a_Addr_A_orig = tmp_76_fu_1745_p3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        a_Addr_A_orig = tmp_76_cast_fu_1740_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        a_Addr_A_orig = tmp_74_fu_1727_p3;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        a_Addr_A_orig = tmp_74_cast_fu_1722_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        a_Addr_A_orig = tmp_72_fu_1703_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        a_Addr_A_orig = tmp_72_cast_fu_1698_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        a_Addr_A_orig = tmp_70_fu_1680_p3;
    end else begin
        a_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state74))) begin
        a_EN_A = 1'b1;
    end else begin
        a_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == exitcond_flatten_reg_3479) & (1'b1 == ap_CS_fsm_state74))) begin
        a_WEN_A = ap_const_lv4_F;
    end else begin
        a_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        b_copy_0_address0 = tmp_7_fu_2035_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        b_copy_0_address0 = tmp_8_fu_1711_p1;
    end else begin
        b_copy_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state34))) begin
        b_copy_0_ce0 = 1'b1;
    end else begin
        b_copy_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state5))) begin
        b_copy_0_we0 = 1'b1;
    end else begin
        b_copy_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        b_copy_10_address0 = tmp_7_reg_3789;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        b_copy_10_address0 = tmp_8_reg_3559;
    end else begin
        b_copy_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state13))) begin
        b_copy_10_ce0 = 1'b1;
    end else begin
        b_copy_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state13))) begin
        b_copy_10_we0 = 1'b1;
    end else begin
        b_copy_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        b_copy_11_address0 = tmp_7_reg_3789;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        b_copy_11_address0 = tmp_8_reg_3559;
    end else begin
        b_copy_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state14))) begin
        b_copy_11_ce0 = 1'b1;
    end else begin
        b_copy_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state14))) begin
        b_copy_11_we0 = 1'b1;
    end else begin
        b_copy_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        b_copy_12_address0 = tmp_7_reg_3789;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        b_copy_12_address0 = tmp_8_reg_3559;
    end else begin
        b_copy_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state15))) begin
        b_copy_12_ce0 = 1'b1;
    end else begin
        b_copy_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state15))) begin
        b_copy_12_we0 = 1'b1;
    end else begin
        b_copy_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        b_copy_13_address0 = tmp_7_reg_3789;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        b_copy_13_address0 = tmp_8_reg_3559;
    end else begin
        b_copy_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state16))) begin
        b_copy_13_ce0 = 1'b1;
    end else begin
        b_copy_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state16))) begin
        b_copy_13_we0 = 1'b1;
    end else begin
        b_copy_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        b_copy_14_address0 = tmp_7_reg_3789;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        b_copy_14_address0 = tmp_8_reg_3559;
    end else begin
        b_copy_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state17))) begin
        b_copy_14_ce0 = 1'b1;
    end else begin
        b_copy_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state17))) begin
        b_copy_14_we0 = 1'b1;
    end else begin
        b_copy_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        b_copy_15_address0 = tmp_7_reg_3789;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        b_copy_15_address0 = tmp_8_reg_3559;
    end else begin
        b_copy_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state18))) begin
        b_copy_15_ce0 = 1'b1;
    end else begin
        b_copy_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state18))) begin
        b_copy_15_we0 = 1'b1;
    end else begin
        b_copy_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        b_copy_16_address0 = tmp_7_reg_3789;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        b_copy_16_address0 = tmp_8_reg_3559;
    end else begin
        b_copy_16_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state19))) begin
        b_copy_16_ce0 = 1'b1;
    end else begin
        b_copy_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state19))) begin
        b_copy_16_we0 = 1'b1;
    end else begin
        b_copy_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        b_copy_17_address0 = tmp_7_reg_3789;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        b_copy_17_address0 = tmp_8_reg_3559;
    end else begin
        b_copy_17_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state20))) begin
        b_copy_17_ce0 = 1'b1;
    end else begin
        b_copy_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state20))) begin
        b_copy_17_we0 = 1'b1;
    end else begin
        b_copy_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        b_copy_18_address0 = tmp_7_reg_3789;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        b_copy_18_address0 = tmp_8_reg_3559;
    end else begin
        b_copy_18_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state21))) begin
        b_copy_18_ce0 = 1'b1;
    end else begin
        b_copy_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state21))) begin
        b_copy_18_we0 = 1'b1;
    end else begin
        b_copy_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        b_copy_19_address0 = tmp_7_reg_3789;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        b_copy_19_address0 = tmp_8_reg_3559;
    end else begin
        b_copy_19_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state22))) begin
        b_copy_19_ce0 = 1'b1;
    end else begin
        b_copy_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state22))) begin
        b_copy_19_we0 = 1'b1;
    end else begin
        b_copy_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        b_copy_1_address0 = tmp_7_reg_3789;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        b_copy_1_address0 = tmp_8_fu_1711_p1;
    end else begin
        b_copy_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state5))) begin
        b_copy_1_ce0 = 1'b1;
    end else begin
        b_copy_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state5))) begin
        b_copy_1_we0 = 1'b1;
    end else begin
        b_copy_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        b_copy_20_address0 = tmp_7_reg_3789;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        b_copy_20_address0 = tmp_8_reg_3559;
    end else begin
        b_copy_20_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state23))) begin
        b_copy_20_ce0 = 1'b1;
    end else begin
        b_copy_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state23))) begin
        b_copy_20_we0 = 1'b1;
    end else begin
        b_copy_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        b_copy_21_address0 = tmp_7_reg_3789;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        b_copy_21_address0 = tmp_8_reg_3559;
    end else begin
        b_copy_21_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state24))) begin
        b_copy_21_ce0 = 1'b1;
    end else begin
        b_copy_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state24))) begin
        b_copy_21_we0 = 1'b1;
    end else begin
        b_copy_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        b_copy_22_address0 = tmp_7_reg_3789;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        b_copy_22_address0 = tmp_8_reg_3559;
    end else begin
        b_copy_22_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state25))) begin
        b_copy_22_ce0 = 1'b1;
    end else begin
        b_copy_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state25))) begin
        b_copy_22_we0 = 1'b1;
    end else begin
        b_copy_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        b_copy_23_address0 = tmp_7_reg_3789;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        b_copy_23_address0 = tmp_8_reg_3559;
    end else begin
        b_copy_23_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state26))) begin
        b_copy_23_ce0 = 1'b1;
    end else begin
        b_copy_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state26))) begin
        b_copy_23_we0 = 1'b1;
    end else begin
        b_copy_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        b_copy_24_address0 = tmp_7_reg_3789;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        b_copy_24_address0 = tmp_8_reg_3559;
    end else begin
        b_copy_24_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state27))) begin
        b_copy_24_ce0 = 1'b1;
    end else begin
        b_copy_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state27))) begin
        b_copy_24_we0 = 1'b1;
    end else begin
        b_copy_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        b_copy_25_address0 = tmp_7_reg_3789;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        b_copy_25_address0 = tmp_8_reg_3559;
    end else begin
        b_copy_25_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state28))) begin
        b_copy_25_ce0 = 1'b1;
    end else begin
        b_copy_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state28))) begin
        b_copy_25_we0 = 1'b1;
    end else begin
        b_copy_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        b_copy_26_address0 = tmp_7_reg_3789;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        b_copy_26_address0 = tmp_8_reg_3559;
    end else begin
        b_copy_26_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state29))) begin
        b_copy_26_ce0 = 1'b1;
    end else begin
        b_copy_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state29))) begin
        b_copy_26_we0 = 1'b1;
    end else begin
        b_copy_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        b_copy_27_address0 = tmp_7_reg_3789;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        b_copy_27_address0 = tmp_8_reg_3559;
    end else begin
        b_copy_27_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state30))) begin
        b_copy_27_ce0 = 1'b1;
    end else begin
        b_copy_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state30))) begin
        b_copy_27_we0 = 1'b1;
    end else begin
        b_copy_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        b_copy_28_address0 = tmp_7_reg_3789;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        b_copy_28_address0 = tmp_8_reg_3559;
    end else begin
        b_copy_28_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state31))) begin
        b_copy_28_ce0 = 1'b1;
    end else begin
        b_copy_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state31))) begin
        b_copy_28_we0 = 1'b1;
    end else begin
        b_copy_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        b_copy_29_address0 = tmp_7_reg_3789;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        b_copy_29_address0 = tmp_8_reg_3559;
    end else begin
        b_copy_29_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state32))) begin
        b_copy_29_ce0 = 1'b1;
    end else begin
        b_copy_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state32))) begin
        b_copy_29_we0 = 1'b1;
    end else begin
        b_copy_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        b_copy_2_address0 = tmp_7_reg_3789;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        b_copy_2_address0 = tmp_8_fu_1711_p1;
    end else begin
        b_copy_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state5))) begin
        b_copy_2_ce0 = 1'b1;
    end else begin
        b_copy_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state5))) begin
        b_copy_2_we0 = 1'b1;
    end else begin
        b_copy_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        b_copy_30_address0 = tmp_7_reg_3789;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        b_copy_30_address0 = tmp_8_reg_3559;
    end else begin
        b_copy_30_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state33))) begin
        b_copy_30_ce0 = 1'b1;
    end else begin
        b_copy_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state33))) begin
        b_copy_30_we0 = 1'b1;
    end else begin
        b_copy_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        b_copy_31_address0 = tmp_7_reg_3789;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        b_copy_31_address0 = tmp_8_reg_3559;
    end else begin
        b_copy_31_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state34))) begin
        b_copy_31_ce0 = 1'b1;
    end else begin
        b_copy_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state34))) begin
        b_copy_31_we0 = 1'b1;
    end else begin
        b_copy_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        b_copy_3_address0 = tmp_7_reg_3789;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        b_copy_3_address0 = tmp_8_reg_3559;
    end else begin
        b_copy_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state6))) begin
        b_copy_3_ce0 = 1'b1;
    end else begin
        b_copy_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state6))) begin
        b_copy_3_we0 = 1'b1;
    end else begin
        b_copy_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        b_copy_4_address0 = tmp_7_reg_3789;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        b_copy_4_address0 = tmp_8_reg_3559;
    end else begin
        b_copy_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state7))) begin
        b_copy_4_ce0 = 1'b1;
    end else begin
        b_copy_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state7))) begin
        b_copy_4_we0 = 1'b1;
    end else begin
        b_copy_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        b_copy_5_address0 = tmp_7_reg_3789;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        b_copy_5_address0 = tmp_8_reg_3559;
    end else begin
        b_copy_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state8))) begin
        b_copy_5_ce0 = 1'b1;
    end else begin
        b_copy_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state8))) begin
        b_copy_5_we0 = 1'b1;
    end else begin
        b_copy_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        b_copy_6_address0 = tmp_7_reg_3789;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        b_copy_6_address0 = tmp_8_reg_3559;
    end else begin
        b_copy_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state9))) begin
        b_copy_6_ce0 = 1'b1;
    end else begin
        b_copy_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state9))) begin
        b_copy_6_we0 = 1'b1;
    end else begin
        b_copy_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        b_copy_7_address0 = tmp_7_reg_3789;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        b_copy_7_address0 = tmp_8_reg_3559;
    end else begin
        b_copy_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state10))) begin
        b_copy_7_ce0 = 1'b1;
    end else begin
        b_copy_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state10))) begin
        b_copy_7_we0 = 1'b1;
    end else begin
        b_copy_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        b_copy_8_address0 = tmp_7_reg_3789;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        b_copy_8_address0 = tmp_8_reg_3559;
    end else begin
        b_copy_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state11))) begin
        b_copy_8_ce0 = 1'b1;
    end else begin
        b_copy_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state11))) begin
        b_copy_8_we0 = 1'b1;
    end else begin
        b_copy_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        b_copy_9_address0 = tmp_7_reg_3789;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        b_copy_9_address0 = tmp_8_reg_3559;
    end else begin
        b_copy_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state12))) begin
        b_copy_9_ce0 = 1'b1;
    end else begin
        b_copy_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_mid2_reg_3517 == 1'b0) & (1'b1 == ap_CS_fsm_state12))) begin
        b_copy_9_we0 = 1'b1;
    end else begin
        b_copy_9_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((1'b0 == exitcond_flatten_fu_1620_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_Addr_A = a_Addr_A_orig << ap_const_lv32_2;

assign a_Clk_A = ap_clk;

assign a_Din_A = (tmp1_reg_4440 + tmp16_fu_3277_p2);

assign a_Rst_A = ap_rst;

assign a_row_0_1_fu_2075_p3 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_0_2_fu_196);

assign a_row_10_1_fu_2428_p3 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_10_2_fu_236);

assign a_row_11_1_fu_2462_p3 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_11_2_fu_240);

assign a_row_12_1_fu_2500_p3 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_12_2_fu_244);

assign a_row_13_1_fu_2534_p3 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_13_2_fu_248);

assign a_row_14_1_fu_2582_p3 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_14_2_fu_252);

assign a_row_15_1_fu_2616_p3 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_15_2_fu_256);

assign a_row_16_1_fu_2654_p3 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_16_2_fu_260);

assign a_row_17_1_fu_2688_p3 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_17_2_fu_264);

assign a_row_18_1_fu_2731_p3 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_18_2_fu_268);

assign a_row_19_1_fu_2765_p3 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_19_2_fu_272);

assign a_row_1_1_fu_2109_p3 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_1_2_fu_200);

assign a_row_20_1_fu_2803_p3 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_20_2_fu_276);

assign a_row_21_1_fu_2837_p3 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_21_2_fu_280);

assign a_row_22_1_fu_2890_p3 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_22_2_fu_284);

assign a_row_23_1_fu_2924_p3 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_23_2_fu_288);

assign a_row_24_1_fu_2962_p3 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_24_2_fu_292);

assign a_row_25_1_fu_2996_p3 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_25_2_fu_296);

assign a_row_26_1_fu_3039_p3 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_26_2_fu_300);

assign a_row_27_1_fu_3073_p3 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_27_2_fu_304);

assign a_row_28_1_fu_3111_p3 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_28_2_fu_308);

assign a_row_29_1_fu_3145_p3 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_29_2_fu_312);

assign a_row_2_1_fu_2143_p3 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_2_2_fu_204);

assign a_row_30_1_fu_3202_p3 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_30_2_fu_316);

assign a_row_31_1_fu_3195_p3 = ((tmp_5_reg_3834[0:0] === 1'b1) ? a_Dout_A : a_row_31_2_fu_320);

assign a_row_3_1_fu_2177_p3 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_3_2_fu_208);

assign a_row_4_1_fu_2211_p3 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_4_2_fu_212);

assign a_row_5_1_fu_2245_p3 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_5_2_fu_216);

assign a_row_6_1_fu_2279_p3 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_6_2_fu_220);

assign a_row_7_1_fu_2313_p3 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_7_2_fu_224);

assign a_row_8_1_fu_2351_p3 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_8_2_fu_228);

assign a_row_9_1_fu_2385_p3 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_9_2_fu_232);

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state10 = ap_CS_fsm[ap_const_lv32_9];

assign ap_CS_fsm_state11 = ap_CS_fsm[ap_const_lv32_A];

assign ap_CS_fsm_state12 = ap_CS_fsm[ap_const_lv32_B];

assign ap_CS_fsm_state13 = ap_CS_fsm[ap_const_lv32_C];

assign ap_CS_fsm_state14 = ap_CS_fsm[ap_const_lv32_D];

assign ap_CS_fsm_state15 = ap_CS_fsm[ap_const_lv32_E];

assign ap_CS_fsm_state16 = ap_CS_fsm[ap_const_lv32_F];

assign ap_CS_fsm_state17 = ap_CS_fsm[ap_const_lv32_10];

assign ap_CS_fsm_state18 = ap_CS_fsm[ap_const_lv32_11];

assign ap_CS_fsm_state19 = ap_CS_fsm[ap_const_lv32_12];

assign ap_CS_fsm_state2 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_state20 = ap_CS_fsm[ap_const_lv32_13];

assign ap_CS_fsm_state21 = ap_CS_fsm[ap_const_lv32_14];

assign ap_CS_fsm_state22 = ap_CS_fsm[ap_const_lv32_15];

assign ap_CS_fsm_state23 = ap_CS_fsm[ap_const_lv32_16];

assign ap_CS_fsm_state24 = ap_CS_fsm[ap_const_lv32_17];

assign ap_CS_fsm_state25 = ap_CS_fsm[ap_const_lv32_18];

assign ap_CS_fsm_state26 = ap_CS_fsm[ap_const_lv32_19];

assign ap_CS_fsm_state27 = ap_CS_fsm[ap_const_lv32_1A];

assign ap_CS_fsm_state28 = ap_CS_fsm[ap_const_lv32_1B];

assign ap_CS_fsm_state29 = ap_CS_fsm[ap_const_lv32_1C];

assign ap_CS_fsm_state3 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_state30 = ap_CS_fsm[ap_const_lv32_1D];

assign ap_CS_fsm_state31 = ap_CS_fsm[ap_const_lv32_1E];

assign ap_CS_fsm_state32 = ap_CS_fsm[ap_const_lv32_1F];

assign ap_CS_fsm_state33 = ap_CS_fsm[ap_const_lv32_20];

assign ap_CS_fsm_state34 = ap_CS_fsm[ap_const_lv32_21];

assign ap_CS_fsm_state35 = ap_CS_fsm[ap_const_lv32_22];

assign ap_CS_fsm_state36 = ap_CS_fsm[ap_const_lv32_23];

assign ap_CS_fsm_state37 = ap_CS_fsm[ap_const_lv32_24];

assign ap_CS_fsm_state38 = ap_CS_fsm[ap_const_lv32_25];

assign ap_CS_fsm_state39 = ap_CS_fsm[ap_const_lv32_26];

assign ap_CS_fsm_state4 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_state40 = ap_CS_fsm[ap_const_lv32_27];

assign ap_CS_fsm_state41 = ap_CS_fsm[ap_const_lv32_28];

assign ap_CS_fsm_state42 = ap_CS_fsm[ap_const_lv32_29];

assign ap_CS_fsm_state43 = ap_CS_fsm[ap_const_lv32_2A];

assign ap_CS_fsm_state44 = ap_CS_fsm[ap_const_lv32_2B];

assign ap_CS_fsm_state45 = ap_CS_fsm[ap_const_lv32_2C];

assign ap_CS_fsm_state46 = ap_CS_fsm[ap_const_lv32_2D];

assign ap_CS_fsm_state47 = ap_CS_fsm[ap_const_lv32_2E];

assign ap_CS_fsm_state48 = ap_CS_fsm[ap_const_lv32_2F];

assign ap_CS_fsm_state49 = ap_CS_fsm[ap_const_lv32_30];

assign ap_CS_fsm_state5 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_state50 = ap_CS_fsm[ap_const_lv32_31];

assign ap_CS_fsm_state51 = ap_CS_fsm[ap_const_lv32_32];

assign ap_CS_fsm_state52 = ap_CS_fsm[ap_const_lv32_33];

assign ap_CS_fsm_state53 = ap_CS_fsm[ap_const_lv32_34];

assign ap_CS_fsm_state54 = ap_CS_fsm[ap_const_lv32_35];

assign ap_CS_fsm_state55 = ap_CS_fsm[ap_const_lv32_36];

assign ap_CS_fsm_state56 = ap_CS_fsm[ap_const_lv32_37];

assign ap_CS_fsm_state57 = ap_CS_fsm[ap_const_lv32_38];

assign ap_CS_fsm_state58 = ap_CS_fsm[ap_const_lv32_39];

assign ap_CS_fsm_state59 = ap_CS_fsm[ap_const_lv32_3A];

assign ap_CS_fsm_state6 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_state60 = ap_CS_fsm[ap_const_lv32_3B];

assign ap_CS_fsm_state61 = ap_CS_fsm[ap_const_lv32_3C];

assign ap_CS_fsm_state62 = ap_CS_fsm[ap_const_lv32_3D];

assign ap_CS_fsm_state63 = ap_CS_fsm[ap_const_lv32_3E];

assign ap_CS_fsm_state64 = ap_CS_fsm[ap_const_lv32_3F];

assign ap_CS_fsm_state65 = ap_CS_fsm[ap_const_lv32_40];

assign ap_CS_fsm_state66 = ap_CS_fsm[ap_const_lv32_41];

assign ap_CS_fsm_state67 = ap_CS_fsm[ap_const_lv32_42];

assign ap_CS_fsm_state68 = ap_CS_fsm[ap_const_lv32_43];

assign ap_CS_fsm_state69 = ap_CS_fsm[ap_const_lv32_44];

assign ap_CS_fsm_state7 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_state70 = ap_CS_fsm[ap_const_lv32_45];

assign ap_CS_fsm_state71 = ap_CS_fsm[ap_const_lv32_46];

assign ap_CS_fsm_state72 = ap_CS_fsm[ap_const_lv32_47];

assign ap_CS_fsm_state73 = ap_CS_fsm[ap_const_lv32_48];

assign ap_CS_fsm_state74 = ap_CS_fsm[ap_const_lv32_49];

assign ap_CS_fsm_state75 = ap_CS_fsm[ap_const_lv32_4A];

assign ap_CS_fsm_state8 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_state9 = ap_CS_fsm[ap_const_lv32_8];

assign exitcond_flatten_fu_1620_p2 = ((indvar_flatten_reg_1582 == ap_const_lv11_400) ? 1'b1 : 1'b0);

assign exitcond_fu_1638_p2 = ((j_reg_1604 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign grp_fu_2087_p0 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_0_2_fu_196);

assign grp_fu_2121_p0 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_1_2_fu_200);

assign grp_fu_2155_p0 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_2_2_fu_204);

assign grp_fu_2189_p0 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_3_2_fu_208);

assign grp_fu_2223_p0 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_4_2_fu_212);

assign grp_fu_2257_p0 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_5_2_fu_216);

assign grp_fu_2291_p0 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_6_2_fu_220);

assign grp_fu_2325_p0 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_7_2_fu_224);

assign grp_fu_2363_p0 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_8_2_fu_228);

assign grp_fu_2397_p0 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_9_2_fu_232);

assign grp_fu_2440_p0 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_10_2_fu_236);

assign grp_fu_2474_p0 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_11_2_fu_240);

assign grp_fu_2512_p0 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_12_2_fu_244);

assign grp_fu_2546_p0 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_13_2_fu_248);

assign grp_fu_2594_p0 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_14_2_fu_252);

assign grp_fu_2628_p0 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_15_2_fu_256);

assign grp_fu_2666_p0 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_16_2_fu_260);

assign grp_fu_2700_p0 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_17_2_fu_264);

assign grp_fu_2743_p0 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_18_2_fu_268);

assign grp_fu_2777_p0 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_19_2_fu_272);

assign grp_fu_2815_p0 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_20_2_fu_276);

assign grp_fu_2849_p0 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_21_2_fu_280);

assign grp_fu_2902_p0 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_22_2_fu_284);

assign grp_fu_2936_p0 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_23_2_fu_288);

assign grp_fu_2974_p0 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_24_2_fu_292);

assign grp_fu_3008_p0 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_25_2_fu_296);

assign grp_fu_3051_p0 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_26_2_fu_300);

assign grp_fu_3085_p0 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_27_2_fu_304);

assign grp_fu_3123_p0 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_28_2_fu_308);

assign grp_fu_3157_p0 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_29_2_fu_312);

assign grp_fu_3228_p0 = ((tmp_5_reg_3834[0:0] === 1'b1) ? reg_1615 : a_row_30_2_fu_316);

assign i_1_fu_1632_p2 = (i_reg_1593 + ap_const_lv6_1);

assign indvar_flatten_next_fu_1626_p2 = (indvar_flatten_reg_1582 + ap_const_lv11_1);

assign j_1_fu_3233_p2 = (j_mid2_reg_3488 + ap_const_lv6_1);

assign j_mid2_fu_1644_p3 = ((exitcond_fu_1638_p2[0:0] === 1'b1) ? ap_const_lv6_0 : j_reg_1604);

assign tmp10_fu_2709_p2 = (tmp11_reg_4275 + tmp12_fu_2705_p2);

assign tmp11_fu_2633_p2 = (tmp_11_9_reg_4235 + tmp_11_8_reg_4205);

assign tmp12_fu_2705_p2 = (tmp_11_10_reg_4290 + tmp_11_s_reg_4260);

assign tmp13_fu_2858_p2 = (tmp14_reg_4385 + tmp15_fu_2854_p2);

assign tmp14_fu_2782_p2 = (tmp_11_12_reg_4345 + tmp_11_11_reg_4315);

assign tmp15_fu_2854_p2 = (tmp_11_14_reg_4400 + tmp_11_13_reg_4370);

assign tmp16_fu_3277_p2 = (tmp17_reg_4665 + tmp24_reg_4740);

assign tmp17_fu_3171_p2 = (tmp18_reg_4550 + tmp21_fu_3166_p2);

assign tmp18_fu_3017_p2 = (tmp19_reg_4495 + tmp20_fu_3013_p2);

assign tmp19_fu_2941_p2 = (tmp_11_16_reg_4455 + tmp_11_15_reg_4425);

assign tmp1_fu_2868_p2 = (tmp2_reg_4220 + tmp9_fu_2863_p2);

assign tmp20_fu_3013_p2 = (tmp_11_18_reg_4510 + tmp_11_17_reg_4480);

assign tmp21_fu_3166_p2 = (tmp22_reg_4605 + tmp23_fu_3162_p2);

assign tmp22_fu_3090_p2 = (tmp_11_20_reg_4565 + tmp_11_19_reg_4535);

assign tmp23_fu_3162_p2 = (tmp_11_22_reg_4620 + tmp_11_21_reg_4590);

assign tmp24_fu_3268_p2 = (tmp25_reg_4715 + tmp28_fu_3263_p2);

assign tmp25_fu_3250_p2 = (tmp26_reg_4700 + tmp27_fu_3246_p2);

assign tmp26_fu_3242_p2 = (tmp_11_24_reg_4685 + tmp_11_23_reg_4650);

assign tmp27_fu_3246_p2 = (tmp_11_26_reg_4705 + tmp_11_25_reg_4695);

assign tmp28_fu_3263_p2 = (tmp29_reg_4730 + tmp30_fu_3259_p2);

assign tmp29_fu_3255_p2 = (tmp_11_28_reg_4720 + tmp_11_27_reg_4710);

assign tmp2_fu_2560_p2 = (tmp3_reg_4110 + tmp6_fu_2555_p2);

assign tmp30_fu_3259_p2 = (tmp_11_30_reg_4735 + tmp_11_29_reg_4725);

assign tmp3_fu_2406_p2 = (tmp4_reg_4055 + tmp5_fu_2402_p2);

assign tmp4_fu_2330_p2 = (tmp_11_1_reg_4015 + tmp_s_reg_3990);

assign tmp5_fu_2402_p2 = (tmp_11_3_reg_4070 + tmp_11_2_reg_4040);

assign tmp6_fu_2555_p2 = (tmp7_reg_4165 + tmp8_fu_2551_p2);

assign tmp7_fu_2479_p2 = (tmp_11_5_reg_4125 + tmp_11_4_reg_4095);

assign tmp8_fu_2551_p2 = (tmp_11_7_reg_4180 + tmp_11_6_reg_4150);

assign tmp9_fu_2863_p2 = (tmp10_reg_4330 + tmp13_fu_2858_p2);

assign tmp_100_cast1_fu_1992_p1 = $signed(tmp_99_fu_1986_p2);

assign tmp_100_cast_fu_1996_p1 = $unsigned(tmp_100_cast1_fu_1992_p1);

assign tmp_100_fu_2001_p3 = {{ap_const_lv58_1F}, {j_mid2_reg_3488}};

assign tmp_101_fu_2012_p2 = (tmp_8_cast1_fu_2009_p1 + ap_const_lv12_7E0);

assign tmp_102_cast_fu_2018_p1 = tmp_101_fu_2012_p2;

assign tmp_102_fu_3222_p2 = (tmp_2_cast_fu_3191_p1 + tmp_7_cast_fu_3219_p1);

assign tmp_103_cast_fu_3273_p1 = tmp_102_reg_4680;

assign tmp_10_fu_2061_p2 = (tmp_3_reg_3749 | ap_const_lv11_2);

assign tmp_11_fu_2066_p3 = {{ap_const_lv53_0}, {tmp_10_fu_2061_p2}};

assign tmp_12_fu_2095_p2 = (tmp_3_reg_3749 | ap_const_lv11_3);

assign tmp_13_fu_2100_p3 = {{ap_const_lv53_0}, {tmp_12_fu_2095_p2}};

assign tmp_14_fu_2129_p2 = (tmp_3_reg_3749 | ap_const_lv11_4);

assign tmp_15_fu_2134_p3 = {{ap_const_lv53_0}, {tmp_14_fu_2129_p2}};

assign tmp_16_fu_2163_p2 = (tmp_3_reg_3749 | ap_const_lv11_5);

assign tmp_17_fu_2168_p3 = {{ap_const_lv53_0}, {tmp_16_fu_2163_p2}};

assign tmp_18_fu_2197_p2 = (tmp_3_reg_3749 | ap_const_lv11_6);

assign tmp_19_fu_2202_p3 = {{ap_const_lv53_0}, {tmp_18_fu_2197_p2}};

assign tmp_1_fu_3182_p4 = {{{{1'b1}, {tmp_2_mid2_v_v_v_reg_3521}}}, {ap_const_lv5_0}};

assign tmp_20_fu_2231_p2 = (tmp_3_reg_3749 | ap_const_lv11_7);

assign tmp_21_fu_2236_p3 = {{ap_const_lv53_0}, {tmp_20_fu_2231_p2}};

assign tmp_22_fu_2265_p2 = (tmp_3_reg_3749 | ap_const_lv11_8);

assign tmp_23_fu_2270_p3 = {{ap_const_lv53_0}, {tmp_22_fu_2265_p2}};

assign tmp_24_fu_2299_p2 = (tmp_3_reg_3749 | ap_const_lv11_9);

assign tmp_25_fu_2304_p3 = {{ap_const_lv53_0}, {tmp_24_fu_2299_p2}};

assign tmp_26_fu_2337_p2 = (tmp_3_reg_3749 | ap_const_lv11_A);

assign tmp_27_fu_2342_p3 = {{ap_const_lv53_0}, {tmp_26_fu_2337_p2}};

assign tmp_28_fu_2371_p2 = (tmp_3_reg_3749 | ap_const_lv11_B);

assign tmp_29_fu_2376_p3 = {{ap_const_lv53_0}, {tmp_28_fu_2371_p2}};

assign tmp_2_cast_fu_3191_p1 = tmp_1_fu_3182_p4;

assign tmp_2_fu_2044_p3 = {{ap_const_lv53_0}, {tmp_9_fu_2039_p2}};

assign tmp_2_mid2_v_v_v_fu_1672_p3 = ((exitcond_fu_1638_p2[0:0] === 1'b1) ? i_1_fu_1632_p2 : i_reg_1593);

assign tmp_30_fu_2414_p2 = (tmp_3_reg_3749 | ap_const_lv11_C);

assign tmp_31_fu_2419_p3 = {{ap_const_lv53_0}, {tmp_30_fu_2414_p2}};

assign tmp_32_fu_2448_p2 = (tmp_3_reg_3749 | ap_const_lv11_D);

assign tmp_33_fu_2453_p3 = {{ap_const_lv53_0}, {tmp_32_fu_2448_p2}};

assign tmp_34_fu_2486_p2 = (tmp_3_reg_3749 | ap_const_lv11_E);

assign tmp_35_fu_2491_p3 = {{ap_const_lv53_0}, {tmp_34_fu_2486_p2}};

assign tmp_36_fu_2520_p2 = (tmp_3_reg_3749 | ap_const_lv11_F);

assign tmp_37_fu_2525_p3 = {{ap_const_lv53_0}, {tmp_36_fu_2520_p2}};

assign tmp_38_fu_2568_p2 = (tmp_3_reg_3749 | ap_const_lv11_10);

assign tmp_39_fu_2573_p3 = {{ap_const_lv53_0}, {tmp_38_fu_2568_p2}};

assign tmp_3_fu_2023_p3 = {{tmp_2_mid2_v_v_v_reg_3521}, {ap_const_lv5_0}};

assign tmp_40_fu_2602_p2 = (tmp_3_reg_3749 | ap_const_lv11_11);

assign tmp_41_fu_2607_p3 = {{ap_const_lv53_0}, {tmp_40_fu_2602_p2}};

assign tmp_42_fu_2640_p2 = (tmp_3_reg_3749 | ap_const_lv11_12);

assign tmp_43_fu_2645_p3 = {{ap_const_lv53_0}, {tmp_42_fu_2640_p2}};

assign tmp_44_fu_2674_p2 = (tmp_3_reg_3749 | ap_const_lv11_13);

assign tmp_45_fu_2679_p3 = {{ap_const_lv53_0}, {tmp_44_fu_2674_p2}};

assign tmp_46_fu_2717_p2 = (tmp_3_reg_3749 | ap_const_lv11_14);

assign tmp_47_fu_2722_p3 = {{ap_const_lv53_0}, {tmp_46_fu_2717_p2}};

assign tmp_48_fu_2751_p2 = (tmp_3_reg_3749 | ap_const_lv11_15);

assign tmp_49_fu_2756_p3 = {{ap_const_lv53_0}, {tmp_48_fu_2751_p2}};

assign tmp_50_fu_2789_p2 = (tmp_3_reg_3749 | ap_const_lv11_16);

assign tmp_51_fu_2794_p3 = {{ap_const_lv53_0}, {tmp_50_fu_2789_p2}};

assign tmp_52_fu_2823_p2 = (tmp_3_reg_3749 | ap_const_lv11_17);

assign tmp_53_fu_2828_p3 = {{ap_const_lv53_0}, {tmp_52_fu_2823_p2}};

assign tmp_54_fu_2876_p2 = (tmp_3_reg_3749 | ap_const_lv11_18);

assign tmp_55_fu_2881_p3 = {{ap_const_lv53_0}, {tmp_54_fu_2876_p2}};

assign tmp_56_fu_2910_p2 = (tmp_3_reg_3749 | ap_const_lv11_19);

assign tmp_57_fu_2915_p3 = {{ap_const_lv53_0}, {tmp_56_fu_2910_p2}};

assign tmp_58_fu_2948_p2 = (tmp_3_reg_3749 | ap_const_lv11_1A);

assign tmp_59_fu_2953_p3 = {{ap_const_lv53_0}, {tmp_58_fu_2948_p2}};

assign tmp_5_fu_2053_p2 = ((j_mid2_reg_3488 == ap_const_lv6_0) ? 1'b1 : 1'b0);

assign tmp_60_fu_2982_p2 = (tmp_3_reg_3749 | ap_const_lv11_1B);

assign tmp_61_fu_2987_p3 = {{ap_const_lv53_0}, {tmp_60_fu_2982_p2}};

assign tmp_62_fu_3025_p2 = (tmp_3_reg_3749 | ap_const_lv11_1C);

assign tmp_63_fu_3030_p3 = {{ap_const_lv53_0}, {tmp_62_fu_3025_p2}};

assign tmp_64_fu_3059_p2 = (tmp_3_reg_3749 | ap_const_lv11_1D);

assign tmp_65_fu_3064_p3 = {{ap_const_lv53_0}, {tmp_64_fu_3059_p2}};

assign tmp_66_fu_3097_p2 = (tmp_3_reg_3749 | ap_const_lv11_1E);

assign tmp_67_fu_3102_p3 = {{ap_const_lv53_0}, {tmp_66_fu_3097_p2}};

assign tmp_68_fu_3131_p2 = (tmp_3_reg_3749 | ap_const_lv11_1F);

assign tmp_69_fu_3136_p3 = {{ap_const_lv53_0}, {tmp_68_fu_3131_p2}};

assign tmp_6_fu_2030_p1 = tmp_3_fu_2023_p3;

assign tmp_70_fu_1680_p3 = {{ap_const_lv58_10}, {j_mid2_fu_1644_p3}};

assign tmp_71_fu_1692_p2 = ($signed(tmp_8_cast_fu_1689_p1) + $signed(ap_const_lv11_420));

assign tmp_72_cast_fu_1698_p1 = tmp_71_fu_1692_p2;

assign tmp_72_fu_1703_p3 = {{ap_const_lv58_11}, {j_mid2_reg_3488}};

assign tmp_73_fu_1717_p2 = ($signed(tmp_8_cast_reg_3533) + $signed(ap_const_lv11_460));

assign tmp_74_cast_fu_1722_p1 = tmp_73_fu_1717_p2;

assign tmp_74_fu_1727_p3 = {{ap_const_lv58_12}, {j_mid2_reg_3488}};

assign tmp_75_fu_1735_p2 = ($signed(tmp_8_cast_reg_3533) + $signed(ap_const_lv11_4A0));

assign tmp_76_cast_fu_1740_p1 = tmp_75_fu_1735_p2;

assign tmp_76_fu_1745_p3 = {{ap_const_lv58_13}, {j_mid2_reg_3488}};

assign tmp_77_fu_1753_p2 = ($signed(tmp_8_cast_reg_3533) + $signed(ap_const_lv11_4E0));

assign tmp_78_cast_fu_1758_p1 = tmp_77_fu_1753_p2;

assign tmp_78_fu_1763_p3 = {{ap_const_lv58_14}, {j_mid2_reg_3488}};

assign tmp_79_fu_1771_p2 = ($signed(tmp_8_cast_reg_3533) + $signed(ap_const_lv11_520));

assign tmp_7_cast_fu_3219_p1 = j_mid2_reg_3488;

assign tmp_7_fu_2035_p1 = j_mid2_reg_3488;

assign tmp_80_cast_fu_1776_p1 = tmp_79_fu_1771_p2;

assign tmp_80_fu_1781_p3 = {{ap_const_lv58_15}, {j_mid2_reg_3488}};

assign tmp_81_fu_1789_p2 = ($signed(tmp_8_cast_reg_3533) + $signed(ap_const_lv11_560));

assign tmp_82_cast_fu_1794_p1 = tmp_81_fu_1789_p2;

assign tmp_82_fu_1799_p3 = {{ap_const_lv58_16}, {j_mid2_reg_3488}};

assign tmp_83_fu_1807_p2 = ($signed(tmp_8_cast_reg_3533) + $signed(ap_const_lv11_5A0));

assign tmp_84_cast_fu_1812_p1 = tmp_83_fu_1807_p2;

assign tmp_84_fu_1817_p3 = {{ap_const_lv58_17}, {j_mid2_reg_3488}};

assign tmp_85_fu_1825_p2 = ($signed(tmp_8_cast_reg_3533) + $signed(ap_const_lv11_5E0));

assign tmp_86_cast_fu_1830_p1 = tmp_85_fu_1825_p2;

assign tmp_86_fu_1835_p3 = {{ap_const_lv58_18}, {j_mid2_reg_3488}};

assign tmp_87_fu_1846_p2 = ($signed(tmp_8_cast_cast_fu_1843_p1) + $signed(ap_const_lv10_220));

assign tmp_88_cast1_fu_1852_p1 = $signed(tmp_87_fu_1846_p2);

assign tmp_88_cast_fu_1856_p1 = $unsigned(tmp_88_cast1_fu_1852_p1);

assign tmp_88_fu_1861_p3 = {{ap_const_lv58_19}, {j_mid2_reg_3488}};

assign tmp_89_fu_1869_p2 = ($signed(tmp_8_cast_cast_reg_3662) + $signed(ap_const_lv10_260));

assign tmp_8_cast1_fu_2009_p1 = j_mid2_reg_3488;

assign tmp_8_cast_cast1_fu_1983_p1 = j_mid2_reg_3488;

assign tmp_8_cast_cast2_fu_1935_p1 = j_mid2_reg_3488;

assign tmp_8_cast_cast_fu_1843_p1 = j_mid2_reg_3488;

assign tmp_8_cast_fu_1689_p1 = j_mid2_reg_3488;

assign tmp_8_fu_1711_p1 = j_mid2_reg_3488;

assign tmp_90_cast1_fu_1874_p1 = $signed(tmp_89_fu_1869_p2);

assign tmp_90_cast_fu_1878_p1 = $unsigned(tmp_90_cast1_fu_1874_p1);

assign tmp_90_fu_1883_p3 = {{ap_const_lv58_1A}, {j_mid2_reg_3488}};

assign tmp_91_fu_1891_p2 = ($signed(tmp_8_cast_cast_reg_3662) + $signed(ap_const_lv10_2A0));

assign tmp_92_cast1_fu_1896_p1 = $signed(tmp_91_fu_1891_p2);

assign tmp_92_cast_fu_1900_p1 = $unsigned(tmp_92_cast1_fu_1896_p1);

assign tmp_92_fu_1905_p3 = {{ap_const_lv58_1B}, {j_mid2_reg_3488}};

assign tmp_93_fu_1913_p2 = ($signed(tmp_8_cast_cast_reg_3662) + $signed(ap_const_lv10_2E0));

assign tmp_94_cast1_fu_1918_p1 = $signed(tmp_93_fu_1913_p2);

assign tmp_94_cast_fu_1922_p1 = $unsigned(tmp_94_cast1_fu_1918_p1);

assign tmp_94_fu_1927_p3 = {{ap_const_lv58_1C}, {j_mid2_reg_3488}};

assign tmp_95_fu_1938_p2 = ($signed(tmp_8_cast_cast2_fu_1935_p1) + $signed(ap_const_lv9_120));

assign tmp_96_cast1_fu_1944_p1 = $signed(tmp_95_fu_1938_p2);

assign tmp_96_cast_fu_1948_p1 = $unsigned(tmp_96_cast1_fu_1944_p1);

assign tmp_96_fu_1953_p3 = {{ap_const_lv58_1D}, {j_mid2_reg_3488}};

assign tmp_97_fu_1961_p2 = ($signed(tmp_8_cast_cast2_reg_3709) + $signed(ap_const_lv9_160));

assign tmp_98_cast1_fu_1966_p1 = $signed(tmp_97_fu_1961_p2);

assign tmp_98_cast_fu_1970_p1 = $unsigned(tmp_98_cast1_fu_1966_p1);

assign tmp_98_fu_1975_p3 = {{ap_const_lv58_1E}, {j_mid2_reg_3488}};

assign tmp_99_fu_1986_p2 = ($signed(tmp_8_cast_cast1_fu_1983_p1) + $signed(ap_const_lv8_A0));

assign tmp_9_fu_2039_p2 = (tmp_3_reg_3749 | ap_const_lv11_1);

assign tmp_fu_1658_p2 = ((i_reg_1593 == ap_const_lv6_0) ? 1'b1 : 1'b0);

assign tmp_mid1_fu_1652_p2 = ((i_1_fu_1632_p2 == ap_const_lv6_0) ? 1'b1 : 1'b0);

assign tmp_mid2_fu_1664_p3 = ((exitcond_fu_1638_p2[0:0] === 1'b1) ? tmp_mid1_fu_1652_p2 : tmp_fu_1658_p2);

always @ (posedge ap_clk) begin
    tmp_8_cast_reg_3533[10:6] <= 5'b00000;
    tmp_8_reg_3559[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_8_cast_cast_reg_3662[9:6] <= 4'b0000;
    tmp_8_cast_cast2_reg_3709[8:6] <= 3'b000;
    tmp_3_reg_3749[4:0] <= 5'b00000;
    tmp_7_reg_3789[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //matmul_hw
