<?xml version="1.0"?>
<target>
  <architecture>riscv</architecture>
  <feature name="org.gnu.gdb.riscv.cpu">
    <reg name="zero" bitsize="32" regnum="0"  type="int"/>
    <reg name="ra"   bitsize="32" regnum="1"  type="code_ptr"/>
    <reg name="sp"   bitsize="32" regnum="2"  type="data_ptr"/>
    <reg name="gp"   bitsize="32" regnum="3"  type="data_ptr"/>
    <reg name="tp"   bitsize="32" regnum="4"  type="data_ptr"/>
    <reg name="t0"   bitsize="32" regnum="5"  type="int"/>
    <reg name="t1"   bitsize="32" regnum="6"  type="int"/>
    <reg name="t2"   bitsize="32" regnum="7"  type="int"/>
    <reg name="fp"   bitsize="32" regnum="8"  type="data_ptr"/>
    <reg name="s1"   bitsize="32" regnum="9"  type="int"/>
    <reg name="a0"   bitsize="32" regnum="10"  type="int"/>
    <reg name="a1"   bitsize="32" regnum="11" type="int"/>
    <reg name="a2"   bitsize="32" regnum="12" type="int"/>
    <reg name="a3"   bitsize="32" regnum="13" type="int"/>
    <reg name="a4"   bitsize="32" regnum="14" type="int"/>
    <reg name="a5"   bitsize="32" regnum="15" type="int"/>
    <reg name="pc"   bitsize="32" regnum="32" type="code_ptr"/>
  </feature>
  <feature name="org.gnu.gdb.riscv.csr">
    <!-- Regnum for CSR is (csr_regno + 65), used by remote protocol -->
    <!-- M-mode Information -->
	<reg name="mhcr"      bitsize="32" regnum="0x802" type="int"/>
    <reg name="mvendorid" bitsize="32" regnum="0xf52" type="int"/>
	<reg name="marchid"   bitsize="32" regnum="0xf53" type="int"/>
	<reg name="mimpid"    bitsize="32" regnum="0xf54" type="int"/>
	<reg name="mhartid"   bitsize="32" regnum="0xf55" type="int"/>
    <!-- M-mode Exception Setting -->
    <reg name="mstatus"   bitsize="32" regnum="0x341" type="int"/>
	<reg name="misa"      bitsize="32" regnum="0x342" type="int"/>
	<reg name="mie"       bitsize="32" regnum="0x345" type="int"/>
	<reg name="mtvec"     bitsize="32" regnum="0x346" type="int"/>
	<reg name="mtvt"      bitsize="32" regnum="0x348" type="int"/>
	<!-- M-mode Exception Handling -->
	<reg name="mscratch"  bitsize="32" regnum="0x381" type="int"/>
	<reg name="mepc"      bitsize="32" regnum="0x382" type="int"/>
	<reg name="mcause"    bitsize="32" regnum="0x383" type="int"/>
	<reg name="mtval"     bitsize="32" regnum="0x384" type="int"/>
	<reg name="mip"       bitsize="32" regnum="0x385" type="int"/>
	<reg name="mnxti"     bitsize="32" regnum="0x386" type="int"/>
	<reg name="mxstatus"  bitsize="32" regnum="0x801"  type="int"/>
	<!-- M-mode Reset-->
	<reg name="mraddr"    bitsize="32" regnum="0x821" type="int"/>
	<!-- M-mode exStatus-->
	<reg name="mexstatus" bitsize="32" regnum="0x822" type="int"/>
	<!-- M-mode NMI -->
	<reg name="mnmicause" bitsize="32" regnum="0x823" type="int"/>
	<reg name="mnmipc"    bitsize="32" regnum="0x824" type="int"/>
	<!-- M-mode Counter -->
	<reg name="mcycle"    bitsize="32" regnum="0xb41" type="int"/>
	<reg name="minstret"  bitsize="32" regnum="0xb43" type="int"/>
	<reg name="minstreth" bitsize="32" regnum="0xbc3" type="int"/>
	
	<!-- For Debug -->
	<reg name="dcsr" bitsize="32" regnum="0x7f1" type="int"/>
	<reg name="dpc"  bitsize="32" regnum="0x7f2" type="int"/>
  </feature>
  <feature name="org.gnu.gdb.riscv.virtual">
	<reg name="priv"  bitsize="32" regnum="0x1041" type="int"/>
  </feature>
</target>
