strict digraph "" {
	"[1]rst"	 [complexity=7,
		importance=0.0440990830277,
		rank=0.00629986900396];
	"[1]CLOCK_DIVIDER_REG_LOW.rst"	 [complexity=7,
		importance=0.0420429673878,
		rank=0.00600613819826];
	"[1]rst" -> "[1]CLOCK_DIVIDER_REG_LOW.rst";
	"[1]CLOCK_DIVIDER_REG_7.rst"	 [complexity=7,
		importance=0.0421566459748,
		rank=0.0060223779964];
	"[1]rst" -> "[1]CLOCK_DIVIDER_REG_7.rst";
	"[1]CLOCK_DIVIDER_REG_3.rst"	 [complexity=7,
		importance=0.0421566459748,
		rank=0.0060223779964];
	"[1]rst" -> "[1]CLOCK_DIVIDER_REG_3.rst";
	"[1]cs"	 [complexity=14,
		importance=0.0290897664207,
		rank=0.00207784045862];
	"[1]we_clock_divider_low"	 [complexity=10,
		importance=0.0271473293677,
		rank=0.00271473293677];
	"[1]cs" -> "[1]we_clock_divider_low";
	"[1]CLOCK_DIVIDER_REG_3.we"	 [complexity=7,
		importance=0.0226588445442,
		rank=0.00323697779204];
	"CLOCK_DIVIDER_REG_3.data_out"	 [complexity=6,
		importance=0.0200987337665,
		rank=0.00334978896109];
	"[1]CLOCK_DIVIDER_REG_3.we" -> "CLOCK_DIVIDER_REG_3.data_out";
	"[1]CLOCK_DIVIDER_REG_LOW.we"	 [complexity=7,
		importance=0.0224885229106,
		rank=0.00321264613009];
	"CLOCK_DIVIDER_REG_LOW.data_out"	 [complexity=6,
		importance=0.0200418944731,
		rank=0.00334031574551];
	"[1]CLOCK_DIVIDER_REG_LOW.we" -> "CLOCK_DIVIDER_REG_LOW.data_out";
	cs	 [complexity=7,
		importance=0.00625418190953,
		rank=0.000893454558504];
	read	 [complexity=4,
		importance=0.00431174485657,
		rank=0.00107793621414];
	cs -> read;
	"[1]CLOCK_DIVIDER_REG_LOW.rst" -> "CLOCK_DIVIDER_REG_LOW.data_out";
	"[1]we_clock_divider_hi"	 [complexity=7,
		importance=0.0251301096114,
		rank=0.00359001565877];
	"[1]we_clock_divider_hi" -> "[1]CLOCK_DIVIDER_REG_3.we";
	"[1]CLOCK_DIVIDER_REG_7.we"	 [complexity=7,
		importance=0.0226588445442,
		rank=0.00323697779204];
	"[1]we_clock_divider_hi" -> "[1]CLOCK_DIVIDER_REG_7.we";
	"[1]reset_mode"	 [complexity=10,
		importance=0.0279387556302,
		rank=0.00279387556302];
	"[1]reset_mode" -> "[1]we_clock_divider_hi";
	addr	 [complexity=4,
		importance=0.00424909966,
		rank=0.001062274915];
	read_arbitration_lost_capture_reg	 [complexity=0,
		importance=0.00230666260704,
		rank=0.0];
	addr -> read_arbitration_lost_capture_reg;
	clock_divider	 [complexity=6,
		importance=0.0149121663583,
		rank=0.00248536105971];
	extended_mode	 [complexity=4,
		importance=0.00521908910961,
		rank=0.0013047722774];
	clock_divider -> extended_mode;
	"[1]mode"	 [complexity=12,
		importance=0.0331321419398,
		rank=0.00276101182832];
	"[1]mode" -> "[1]reset_mode";
	"[1]data_in"	 [complexity=8,
		importance=0.0240113507452,
		rank=0.00300141884315];
	"[1]CLOCK_DIVIDER_REG_3.data_in"	 [complexity=8,
		importance=0.0220689136923,
		rank=0.00275861421153];
	"[1]data_in" -> "[1]CLOCK_DIVIDER_REG_3.data_in";
	"[1]CLOCK_DIVIDER_REG_7.data_in"	 [complexity=8,
		importance=0.0220689136923,
		rank=0.00275861421153];
	"[1]data_in" -> "[1]CLOCK_DIVIDER_REG_7.data_in";
	"[1]CLOCK_DIVIDER_REG_LOW.data_in"	 [complexity=8,
		importance=0.0220120743988,
		rank=0.00275150929985];
	"[1]data_in" -> "[1]CLOCK_DIVIDER_REG_LOW.data_in";
	"[1]we"	 [complexity=14,
		importance=0.0290897664207,
		rank=0.00207784045862];
	"[1]we" -> "[1]we_clock_divider_low";
	we	 [complexity=7,
		importance=0.00625418190953,
		rank=0.000893454558504];
	we -> read;
	read -> read_arbitration_lost_capture_reg;
	"[1]CLOCK_DIVIDER_REG_3.data_in" -> "CLOCK_DIVIDER_REG_3.data_out";
	"CLOCK_DIVIDER_REG_7.data_out"	 [complexity=6,
		importance=0.0200987337665,
		rank=0.00334978896109];
	"[1]CLOCK_DIVIDER_REG_7.rst" -> "CLOCK_DIVIDER_REG_7.data_out";
	"[1]CLOCK_DIVIDER_REG_7.data_in" -> "CLOCK_DIVIDER_REG_7.data_out";
	"CLOCK_DIVIDER_REG_LOW.data_out" -> clock_divider;
	"[1]we_clock_divider_low" -> "[1]CLOCK_DIVIDER_REG_LOW.we";
	"[1]we_clock_divider_low" -> "[1]we_clock_divider_hi";
	"[1]MODE_REG0.data_out"	 [complexity=12,
		importance=0.0396342347622,
		rank=0.00330285289685];
	"[1]MODE_REG0.data_out" -> "[1]mode";
	"CLOCK_DIVIDER_REG_7.data_out" -> clock_divider;
	extended_mode -> read_arbitration_lost_capture_reg;
	"[1]CLOCK_DIVIDER_REG_3.rst" -> "CLOCK_DIVIDER_REG_3.data_out";
	"CLOCK_DIVIDER_REG_3.data_out" -> clock_divider;
	"[1]CLOCK_DIVIDER_REG_LOW.data_in" -> "CLOCK_DIVIDER_REG_LOW.data_out";
	"[1]CLOCK_DIVIDER_REG_7.we" -> "CLOCK_DIVIDER_REG_7.data_out";
	"[1]addr"	 [complexity=14,
		importance=0.0290897664207,
		rank=0.00207784045862];
	"[1]addr" -> "[1]we_clock_divider_low";
}
