// SPDX-License-Identifier: GPL-2.0
/*
 * Samsung Exynos SoC series Pablo driver
 *
 * Copyright (C) 2020 Samsung Electronics Co., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef IS_SFR_MCSC_V10_20_H
#define IS_SFR_MCSC_V10_20_H

#include "is-hw-api-common.h"

#define MCSC_INTR_MASK		((1 << INTR_MC_SCALER_WDMA_FINISH) \
				| (1 << INTR_MC_SCALER_CORE_FINISH) \
				| (1 << INTR_MC_SCALER_INPUT_FRAME_CRUSH) \
				| (1 << INTR_MC_SCALER_SHADOW_COPY_FINISH) \
				| (1 << INTR_MC_SCALER_SHADOW_COPY_FINISH_OVER) \
				| (1 << INTR_MC_SCALER_FM_SUB_FRAME_START) \
				| (1 << INTR_MC_SCALER_FM_SUB_FRAME_FINISH) \
				| (1 << INTR_MC_SCALER_STALL_TIMEOUT))

enum mc_scaler_interrupt_map {
	INTR_MC_SCALER_FRAME_END			= 0,
	INTR_MC_SCALER_FRAME_START			= 1,
	INTR_MC_SCALER_WDMA_FINISH			= 2,
	INTR_MC_SCALER_CORE_FINISH			= 3,
	INTR_MC_SCALER_INPUT_HORIZONTAL_OVF		= 7,
	INTR_MC_SCALER_INPUT_HORIZONTAL_UNF		= 8,
	INTR_MC_SCALER_INPUT_VERTICAL_OVF		= 9,
	INTR_MC_SCALER_INPUT_VERTICAL_UNF		= 10,
	INTR_MC_SCALER_OVERFLOW			= 11,
	INTR_MC_SCALER_INPUT_FRAME_CRUSH		= 12,
	INTR_MC_SCALER_SHADOW_COPY_FINISH		= 16,
	INTR_MC_SCALER_SHADOW_COPY_FINISH_OVER		= 17,
	INTR_MC_SCALER_FM_SUB_FRAME_FINISH		= 20,
	INTR_MC_SCALER_FM_SUB_FRAME_START		= 21,
	INTR_MC_SCALER_STALL_TIMEOUT			= 24,
};

enum is_mcsc_hwfc_mode {
	MCSC_HWFC_MODE_OFF = 0,		/* Both RegionIdx are turned off */
	MCSC_HWFC_MODE_REGION_A_B_PORT,	/* Trun on both RegionIdx */
	MCSC_HWFC_MODE_REGION_A_PORT	/* Turn on only RegionIdx A port */
};

enum is_mcsc_hwfc_format {
	/* Count up region idx at every 8 line for all plane */
	MCSC_HWFC_FMT_YUV444_YUV422 = 0,
	/* Count up region idx at every 16 line for plane0, others are 8 line */
	MCSC_HWFC_FMT_YUV420
};

enum is_mcsc_reg_name {
	MCSC_R_SC_RESET_CTRL_GLOBAL,
	MCSC_R_APB_CLK_GATE_CTRL,
	MCSC_R_SCALER_RESET_STATUS,
	MCSC_R_SCALER_RUNNING_STATUS,
	MCSC_R_DMA_RUNNING_STATUS,
	MCSC_R_SCALER_VERSION,
	MCSC_R_SCALER_FAST_MODE_CTRL,
	MCSC_R_SCALER_FAST_MODE_STATUS,
	MCSC_R_MCSC_STALL_TIMEOUT_EN,
	MCSC_R_MCSC_STALL_TIMEOUT_NUM,
	MCSC_R_SCALER_ENABLE,
	MCSC_R_SCALER_INPUT_TYPE,
	MCSC_R_SCALER_INPUT_IMG_SIZE,
	MCSC_R_SCALER_CLK_GATE,
	MCSC_R_SCALER_INPUT_STATUS,
	MCSC_R_SCALER_INTERRUPT,
	MCSC_R_SCALER_INTERRUPT_MASK,
	MCSC_R_SCALER_RDMA_START,
	MCSC_R_SECU_CTRL_SEQID,
	MCSC_R_SECU_CTRL_SEQID_SHADOW_RDMA,
	MCSC_R_SECU_CTRL_TZINFO_SEQID_0,
	MCSC_R_SECU_CTRL_TZINFO_SEQID_1,
	MCSC_R_SECU_CTRL_TZINFO_SEQID_2,
	MCSC_R_SECU_CTRL_TZINFO_SEQID_3,
	MCSC_R_SECU_CTRL_TZINFO_SEQID_4,
	MCSC_R_SECU_CTRL_TZINFO_SEQID_5,
	MCSC_R_SECU_CTRL_TZINFO_SEQID_6,
	MCSC_R_SECU_CTRL_TZINFO_SEQID_7,
	MCSC_R_SHADOW_REG_CTRL,
	MCSC_R_SHADOW_MEM_RD_CTRL,
	MCSC_R_SHADOW_MEM_RD_SFR_ADDR,
	MCSC_R_SHADOW_MEM_RD_SFR_DATA,
	MCSC_R_SC0_CTRL,
	MCSC_R_SC0_SRC_POS,
	MCSC_R_SC0_SRC_SIZE,
	MCSC_R_SC0_DST_SIZE,
	MCSC_R_SC0_H_RATIO,
	MCSC_R_SC0_V_RATIO,
	MCSC_R_SC0_H_INIT_PHASE_OFFSET,
	MCSC_R_SC0_V_INIT_PHASE_OFFSET,
	MCSC_R_SC0_ROUND_MODE,
	MCSC_R_SC0_V_COEFF_0AB,
	MCSC_R_SC0_V_COEFF_0CD,
	MCSC_R_SC0_V_COEFF_1AB,
	MCSC_R_SC0_V_COEFF_1CD,
	MCSC_R_SC0_V_COEFF_2AB,
	MCSC_R_SC0_V_COEFF_2CD,
	MCSC_R_SC0_V_COEFF_3AB,
	MCSC_R_SC0_V_COEFF_3CD,
	MCSC_R_SC0_V_COEFF_4AB,
	MCSC_R_SC0_V_COEFF_4CD,
	MCSC_R_SC0_V_COEFF_5AB,
	MCSC_R_SC0_V_COEFF_5CD,
	MCSC_R_SC0_V_COEFF_6AB,
	MCSC_R_SC0_V_COEFF_6CD,
	MCSC_R_SC0_V_COEFF_7AB,
	MCSC_R_SC0_V_COEFF_7CD,
	MCSC_R_SC0_V_COEFF_8AB,
	MCSC_R_SC0_V_COEFF_8CD,
	MCSC_R_SC0_H_COEFF_0AB,
	MCSC_R_SC0_H_COEFF_0CD,
	MCSC_R_SC0_H_COEFF_0EF,
	MCSC_R_SC0_H_COEFF_0GH,
	MCSC_R_SC0_H_COEFF_1AB,
	MCSC_R_SC0_H_COEFF_1CD,
	MCSC_R_SC0_H_COEFF_1EF,
	MCSC_R_SC0_H_COEFF_1GH,
	MCSC_R_SC0_H_COEFF_2AB,
	MCSC_R_SC0_H_COEFF_2CD,
	MCSC_R_SC0_H_COEFF_2EF,
	MCSC_R_SC0_H_COEFF_2GH,
	MCSC_R_SC0_H_COEFF_3AB,
	MCSC_R_SC0_H_COEFF_3CD,
	MCSC_R_SC0_H_COEFF_3EF,
	MCSC_R_SC0_H_COEFF_3GH,
	MCSC_R_SC0_H_COEFF_4AB,
	MCSC_R_SC0_H_COEFF_4CD,
	MCSC_R_SC0_H_COEFF_4EF,
	MCSC_R_SC0_H_COEFF_4GH,
	MCSC_R_SC0_H_COEFF_5AB,
	MCSC_R_SC0_H_COEFF_5CD,
	MCSC_R_SC0_H_COEFF_5EF,
	MCSC_R_SC0_H_COEFF_5GH,
	MCSC_R_SC0_H_COEFF_6AB,
	MCSC_R_SC0_H_COEFF_6CD,
	MCSC_R_SC0_H_COEFF_6EF,
	MCSC_R_SC0_H_COEFF_6GH,
	MCSC_R_SC0_H_COEFF_7AB,
	MCSC_R_SC0_H_COEFF_7CD,
	MCSC_R_SC0_H_COEFF_7EF,
	MCSC_R_SC0_H_COEFF_7GH,
	MCSC_R_SC0_H_COEFF_8AB,
	MCSC_R_SC0_H_COEFF_8CD,
	MCSC_R_SC0_H_COEFF_8EF,
	MCSC_R_SC0_H_COEFF_8GH,
	MCSC_R_SC1_CTRL,
	MCSC_R_SC1_SRC_POS,
	MCSC_R_SC1_SRC_SIZE,
	MCSC_R_SC1_DST_SIZE,
	MCSC_R_SC1_H_RATIO,
	MCSC_R_SC1_V_RATIO,
	MCSC_R_SC1_H_INIT_PHASE_OFFSET,
	MCSC_R_SC1_V_INIT_PHASE_OFFSET,
	MCSC_R_SC1_ROUND_MODE,
	MCSC_R_SC1_V_COEFF_0AB,
	MCSC_R_SC1_V_COEFF_0CD,
	MCSC_R_SC1_V_COEFF_1AB,
	MCSC_R_SC1_V_COEFF_1CD,
	MCSC_R_SC1_V_COEFF_2AB,
	MCSC_R_SC1_V_COEFF_2CD,
	MCSC_R_SC1_V_COEFF_3AB,
	MCSC_R_SC1_V_COEFF_3CD,
	MCSC_R_SC1_V_COEFF_4AB,
	MCSC_R_SC1_V_COEFF_4CD,
	MCSC_R_SC1_V_COEFF_5AB,
	MCSC_R_SC1_V_COEFF_5CD,
	MCSC_R_SC1_V_COEFF_6AB,
	MCSC_R_SC1_V_COEFF_6CD,
	MCSC_R_SC1_V_COEFF_7AB,
	MCSC_R_SC1_V_COEFF_7CD,
	MCSC_R_SC1_V_COEFF_8AB,
	MCSC_R_SC1_V_COEFF_8CD,
	MCSC_R_SC1_H_COEFF_0AB,
	MCSC_R_SC1_H_COEFF_0CD,
	MCSC_R_SC1_H_COEFF_0EF,
	MCSC_R_SC1_H_COEFF_0GH,
	MCSC_R_SC1_H_COEFF_1AB,
	MCSC_R_SC1_H_COEFF_1CD,
	MCSC_R_SC1_H_COEFF_1EF,
	MCSC_R_SC1_H_COEFF_1GH,
	MCSC_R_SC1_H_COEFF_2AB,
	MCSC_R_SC1_H_COEFF_2CD,
	MCSC_R_SC1_H_COEFF_2EF,
	MCSC_R_SC1_H_COEFF_2GH,
	MCSC_R_SC1_H_COEFF_3AB,
	MCSC_R_SC1_H_COEFF_3CD,
	MCSC_R_SC1_H_COEFF_3EF,
	MCSC_R_SC1_H_COEFF_3GH,
	MCSC_R_SC1_H_COEFF_4AB,
	MCSC_R_SC1_H_COEFF_4CD,
	MCSC_R_SC1_H_COEFF_4EF,
	MCSC_R_SC1_H_COEFF_4GH,
	MCSC_R_SC1_H_COEFF_5AB,
	MCSC_R_SC1_H_COEFF_5CD,
	MCSC_R_SC1_H_COEFF_5EF,
	MCSC_R_SC1_H_COEFF_5GH,
	MCSC_R_SC1_H_COEFF_6AB,
	MCSC_R_SC1_H_COEFF_6CD,
	MCSC_R_SC1_H_COEFF_6EF,
	MCSC_R_SC1_H_COEFF_6GH,
	MCSC_R_SC1_H_COEFF_7AB,
	MCSC_R_SC1_H_COEFF_7CD,
	MCSC_R_SC1_H_COEFF_7EF,
	MCSC_R_SC1_H_COEFF_7GH,
	MCSC_R_SC1_H_COEFF_8AB,
	MCSC_R_SC1_H_COEFF_8CD,
	MCSC_R_SC1_H_COEFF_8EF,
	MCSC_R_SC1_H_COEFF_8GH,
	MCSC_R_SC2_CTRL,
	MCSC_R_SC2_SRC_POS,
	MCSC_R_SC2_SRC_SIZE,
	MCSC_R_SC2_DST_SIZE,
	MCSC_R_SC2_H_RATIO,
	MCSC_R_SC2_V_RATIO,
	MCSC_R_SC2_H_INIT_PHASE_OFFSET,
	MCSC_R_SC2_V_INIT_PHASE_OFFSET,
	MCSC_R_SC2_ROUND_MODE,
	MCSC_R_SC2_V_COEFF_0AB,
	MCSC_R_SC2_V_COEFF_0CD,
	MCSC_R_SC2_V_COEFF_1AB,
	MCSC_R_SC2_V_COEFF_1CD,
	MCSC_R_SC2_V_COEFF_2AB,
	MCSC_R_SC2_V_COEFF_2CD,
	MCSC_R_SC2_V_COEFF_3AB,
	MCSC_R_SC2_V_COEFF_3CD,
	MCSC_R_SC2_V_COEFF_4AB,
	MCSC_R_SC2_V_COEFF_4CD,
	MCSC_R_SC2_V_COEFF_5AB,
	MCSC_R_SC2_V_COEFF_5CD,
	MCSC_R_SC2_V_COEFF_6AB,
	MCSC_R_SC2_V_COEFF_6CD,
	MCSC_R_SC2_V_COEFF_7AB,
	MCSC_R_SC2_V_COEFF_7CD,
	MCSC_R_SC2_V_COEFF_8AB,
	MCSC_R_SC2_V_COEFF_8CD,
	MCSC_R_SC2_H_COEFF_0AB,
	MCSC_R_SC2_H_COEFF_0CD,
	MCSC_R_SC2_H_COEFF_0EF,
	MCSC_R_SC2_H_COEFF_0GH,
	MCSC_R_SC2_H_COEFF_1AB,
	MCSC_R_SC2_H_COEFF_1CD,
	MCSC_R_SC2_H_COEFF_1EF,
	MCSC_R_SC2_H_COEFF_1GH,
	MCSC_R_SC2_H_COEFF_2AB,
	MCSC_R_SC2_H_COEFF_2CD,
	MCSC_R_SC2_H_COEFF_2EF,
	MCSC_R_SC2_H_COEFF_2GH,
	MCSC_R_SC2_H_COEFF_3AB,
	MCSC_R_SC2_H_COEFF_3CD,
	MCSC_R_SC2_H_COEFF_3EF,
	MCSC_R_SC2_H_COEFF_3GH,
	MCSC_R_SC2_H_COEFF_4AB,
	MCSC_R_SC2_H_COEFF_4CD,
	MCSC_R_SC2_H_COEFF_4EF,
	MCSC_R_SC2_H_COEFF_4GH,
	MCSC_R_SC2_H_COEFF_5AB,
	MCSC_R_SC2_H_COEFF_5CD,
	MCSC_R_SC2_H_COEFF_5EF,
	MCSC_R_SC2_H_COEFF_5GH,
	MCSC_R_SC2_H_COEFF_6AB,
	MCSC_R_SC2_H_COEFF_6CD,
	MCSC_R_SC2_H_COEFF_6EF,
	MCSC_R_SC2_H_COEFF_6GH,
	MCSC_R_SC2_H_COEFF_7AB,
	MCSC_R_SC2_H_COEFF_7CD,
	MCSC_R_SC2_H_COEFF_7EF,
	MCSC_R_SC2_H_COEFF_7GH,
	MCSC_R_SC2_H_COEFF_8AB,
	MCSC_R_SC2_H_COEFF_8CD,
	MCSC_R_SC2_H_COEFF_8EF,
	MCSC_R_SC2_H_COEFF_8GH,
	MCSC_R_PC0_CTRL,
	MCSC_R_PC0_IMG_SIZE,
	MCSC_R_PC0_DST_SIZE,
	MCSC_R_PC0_H_RATIO,
	MCSC_R_PC0_V_RATIO,
	MCSC_R_PC0_H_INIT_PHASE_OFFSET,
	MCSC_R_PC0_V_INIT_PHASE_OFFSET,
	MCSC_R_PC0_ROUND_MODE,
	MCSC_R_PC0_COEFF_CTRL,
	MCSC_R_PC0_STRIP_PRE_DST_SIZE,
	MCSC_R_PC0_STRIP_IN_START_POS,
	MCSC_R_PC0_OUT_CROP_POS,
	MCSC_R_PC0_OUT_CROP_SIZE,
	MCSC_R_PC0_CONV420_CTRL,
	MCSC_R_PC0_CONV420_WEIGHT,
	MCSC_R_PC0_BCHS_CTRL,
	MCSC_R_PC0_BCHS_BC,
	MCSC_R_PC0_BCHS_HS1,
	MCSC_R_PC0_BCHS_HS2,
	MCSC_R_PC0_BCHS_CLAMP_Y,
	MCSC_R_PC0_BCHS_CLAMP_C,
	MCSC_R_PC0_DMA_OUT_CTRL,
	MCSC_R_PC1_CTRL,
	MCSC_R_PC1_IMG_SIZE,
	MCSC_R_PC1_DST_SIZE,
	MCSC_R_PC1_H_RATIO,
	MCSC_R_PC1_V_RATIO,
	MCSC_R_PC1_H_INIT_PHASE_OFFSET,
	MCSC_R_PC1_V_INIT_PHASE_OFFSET,
	MCSC_R_PC1_ROUND_MODE,
	MCSC_R_PC1_COEFF_CTRL,
	MCSC_R_PC1_STRIP_PRE_DST_SIZE,
	MCSC_R_PC1_STRIP_IN_START_POS,
	MCSC_R_PC1_OUT_CROP_POS,
	MCSC_R_PC1_OUT_CROP_SIZE,
	MCSC_R_PC1_CONV420_CTRL,
	MCSC_R_PC1_CONV420_WEIGHT,
	MCSC_R_PC1_BCHS_CTRL,
	MCSC_R_PC1_BCHS_BC,
	MCSC_R_PC1_BCHS_HS1,
	MCSC_R_PC1_BCHS_HS2,
	MCSC_R_PC1_BCHS_CLAMP_Y,
	MCSC_R_PC1_BCHS_CLAMP_C,
	MCSC_R_PC1_DMA_OUT_CTRL,
	MCSC_R_PC2_CTRL,
	MCSC_R_PC2_IMG_SIZE,
	MCSC_R_PC2_DST_SIZE,
	MCSC_R_PC2_H_RATIO,
	MCSC_R_PC2_V_RATIO,
	MCSC_R_PC2_H_INIT_PHASE_OFFSET,
	MCSC_R_PC2_V_INIT_PHASE_OFFSET,
	MCSC_R_PC2_ROUND_MODE,
	MCSC_R_PC2_COEFF_CTRL,
	MCSC_R_PC2_STRIP_PRE_DST_SIZE,
	MCSC_R_PC2_STRIP_IN_START_POS,
	MCSC_R_PC2_OUT_CROP_POS,
	MCSC_R_PC2_OUT_CROP_SIZE,
	MCSC_R_PC2_CONV420_CTRL,
	MCSC_R_PC2_CONV420_WEIGHT,
	MCSC_R_PC2_BCHS_CTRL,
	MCSC_R_PC2_BCHS_BC,
	MCSC_R_PC2_BCHS_HS1,
	MCSC_R_PC2_BCHS_HS2,
	MCSC_R_PC2_BCHS_CLAMP_Y,
	MCSC_R_PC2_BCHS_CLAMP_C,
	MCSC_R_PC2_DMA_OUT_CTRL,
	MCSC_R_HWFC_SWRESET,
	MCSC_R_HWFC_MODE,
	MCSC_R_HWFC_REGION_IDX_BIN,
	MCSC_R_HWFC_REGION_IDX_GRAY,
	MCSC_R_HWFC_CURR_REGION,
	MCSC_R_HWFC_CONFIG_IMAGE_A,
	MCSC_R_HWFC_TOTAL_IMAGE_BYTE0_A,
	MCSC_R_HWFC_TOTAL_WIDTH_BYTE0_A,
	MCSC_R_HWFC_TOTAL_IMAGE_BYTE1_A,
	MCSC_R_HWFC_TOTAL_WIDTH_BYTE1_A,
	MCSC_R_HWFC_TOTAL_IMAGE_BYTE2_A,
	MCSC_R_HWFC_TOTAL_WIDTH_BYTE2_A,
	MCSC_R_HWFC_CONFIG_IMAGE_B,
	MCSC_R_HWFC_TOTAL_IMAGE_BYTE0_B,
	MCSC_R_HWFC_TOTAL_WIDTH_BYTE0_B,
	MCSC_R_HWFC_TOTAL_IMAGE_BYTE1_B,
	MCSC_R_HWFC_TOTAL_WIDTH_BYTE1_B,
	MCSC_R_HWFC_TOTAL_IMAGE_BYTE2_B,
	MCSC_R_HWFC_TOTAL_WIDTH_BYTE2_B,
	MCSC_R_HWFC_INDEX_RESET,
	MCSC_R_HWFC_ENABLE_AUTO_CLEAR,
	MCSC_R_SC0_STRIP_PRE_DST_SIZE,
	MCSC_R_SC0_STRIP_IN_START_POS,
	MCSC_R_SC0_OUT_CROP_POS,
	MCSC_R_SC0_OUT_CROP_SIZE,
	MCSC_R_SC1_STRIP_PRE_DST_SIZE,
	MCSC_R_SC1_STRIP_IN_START_POS,
	MCSC_R_SC1_OUT_CROP_POS,
	MCSC_R_SC1_OUT_CROP_SIZE,
	MCSC_R_SC2_STRIP_PRE_DST_SIZE,
	MCSC_R_SC2_STRIP_IN_START_POS,
	MCSC_R_SC2_OUT_CROP_POS,
	MCSC_R_SC2_OUT_CROP_SIZE,
	MCSC_R_DJAG_CTRL,
	MCSC_R_DJAG_IMG_SIZE,
	MCSC_R_DJAG_PS_SRC_POS,
	MCSC_R_DJAG_PS_SRC_SIZE,
	MCSC_R_DJAG_PS_DST_SIZE,
	MCSC_R_DJAG_PS_H_RATIO,
	MCSC_R_DJAG_PS_V_RATIO,
	MCSC_R_DJAG_PS_H_INIT_PHASE_OFFSET,
	MCSC_R_DJAG_PS_V_INIT_PHASE_OFFSET,
	MCSC_R_DJAG_PS_ROUND_MODE,
	MCSC_R_DJAG_PS_STRIP_PRE_DST_SIZE,
	MCSC_R_DJAG_PS_STRIP_IN_START_POS,
	MCSC_R_DJAG_OUT_CROP_POS,
	MCSC_R_DJAG_OUT_CROP_SIZE,
	MCSC_R_DJAG_XFILTER_DEJAGGING_COEFF,
	MCSC_R_DJAG_THRES_1X5_MATCHING,
	MCSC_R_DJAG_THRES_SHOOTING_DETECT_0,
	MCSC_R_DJAG_THRES_SHOOTING_DETECT_1,
	MCSC_R_DJAG_LFSR_SEED_0,
	MCSC_R_DJAG_LFSR_SEED_1,
	MCSC_R_DJAG_LFSR_SEED_2,
	MCSC_R_DJAG_DITHER_VALUE_04,
	MCSC_R_DJAG_DITHER_VALUE_58,
	MCSC_R_DJAG_DITHER_THRES,
	MCSC_R_DJAG_CP_HF_THRES,
	MCSC_R_DJAG_CP_ARBI,
	MCSC_R_DJAG_DITHER_WB,
	MCSC_R_DBG_SC_0,
	MCSC_R_DBG_SC_1,
	MCSC_R_DBG_SC_2,
	MCSC_R_DBG_SC_3,
	MCSC_R_DBG_SC_4,
	MCSC_R_DBG_SC_5,
	MCSC_R_DBG_SC_6,
	MCSC_R_DBG_SC_7,
	MCSC_R_DBG_SC_8,
	MCSC_R_DBG_SC_9,
	MCSC_R_DBG_CAPTURE_CTRL,
	MCSC_R_DBG_RELEASE_CTRL,
	MCSC_R_WDMA0_IMG_SIZE,
	MCSC_R_WDMA0_STRIDE,
	MCSC_R_WDMA0_10BIT_TYPE,
	MCSC_R_WDMA0_DATA_FORMAT,
	MCSC_R_WDMA0_BASE_ADDR_0,
	MCSC_R_WDMA0_BASE_ADDR_1,
	MCSC_R_WDMA0_BASE_ADDR_2,
	MCSC_R_WDMA0_DITHER,
	MCSC_R_WDMA0_FLIP_CONTROL,
	MCSC_R_WDMA0_CRC_RESULT0,
	MCSC_R_WDMA0_CRC_RESULT1,
	MCSC_R_WDMA0_CRC_RESULT2,
	MCSC_R_WDMA0_RGB_CTRL,
	MCSC_R_WDMA0_MONO_CTRL,
	MCSC_R_WDMA1_IMG_SIZE,
	MCSC_R_WDMA1_STRIDE,
	MCSC_R_WDMA1_10BIT_TYPE,
	MCSC_R_WDMA1_DATA_FORMAT,
	MCSC_R_WDMA1_BASE_ADDR_0,
	MCSC_R_WDMA1_BASE_ADDR_1,
	MCSC_R_WDMA1_BASE_ADDR_2,
	MCSC_R_WDMA1_DITHER,
	MCSC_R_WDMA1_FLIP_CONTROL,
	MCSC_R_WDMA1_CRC_RESULT0,
	MCSC_R_WDMA1_CRC_RESULT1,
	MCSC_R_WDMA1_CRC_RESULT2,
	MCSC_R_WDMA1_RGB_CTRL,
	MCSC_R_WDMA1_MONO_CTRL,
	MCSC_R_WDMA2_IMG_SIZE,
	MCSC_R_WDMA2_STRIDE,
	MCSC_R_WDMA2_10BIT_TYPE,
	MCSC_R_WDMA2_DATA_FORMAT,
	MCSC_R_WDMA2_BASE_ADDR_0,
	MCSC_R_WDMA2_BASE_ADDR_1,
	MCSC_R_WDMA2_BASE_ADDR_2,
	MCSC_R_WDMA2_DITHER,
	MCSC_R_WDMA2_FLIP_CONTROL,
	MCSC_R_WDMA2_CRC_RESULT0,
	MCSC_R_WDMA2_CRC_RESULT1,
	MCSC_R_WDMA2_CRC_RESULT2,
	MCSC_R_WDMA2_RGB_CTRL,
	MCSC_R_WDMA2_MONO_CTRL,
	MCSC_R_WDMA0_BASE_ADDR_0_IDX1,
	MCSC_R_WDMA0_BASE_ADDR_1_IDX1,
	MCSC_R_WDMA0_BASE_ADDR_2_IDX1,
	MCSC_R_WDMA0_BASE_ADDR_0_IDX2,
	MCSC_R_WDMA0_BASE_ADDR_1_IDX2,
	MCSC_R_WDMA0_BASE_ADDR_2_IDX2,
	MCSC_R_WDMA0_BASE_ADDR_0_IDX3,
	MCSC_R_WDMA0_BASE_ADDR_1_IDX3,
	MCSC_R_WDMA0_BASE_ADDR_2_IDX3,
	MCSC_R_WDMA0_BASE_ADDR_0_IDX4,
	MCSC_R_WDMA0_BASE_ADDR_1_IDX4,
	MCSC_R_WDMA0_BASE_ADDR_2_IDX4,
	MCSC_R_WDMA0_BASE_ADDR_0_IDX5,
	MCSC_R_WDMA0_BASE_ADDR_1_IDX5,
	MCSC_R_WDMA0_BASE_ADDR_2_IDX5,
	MCSC_R_WDMA0_BASE_ADDR_0_IDX6,
	MCSC_R_WDMA0_BASE_ADDR_1_IDX6,
	MCSC_R_WDMA0_BASE_ADDR_2_IDX6,
	MCSC_R_WDMA0_BASE_ADDR_0_IDX7,
	MCSC_R_WDMA0_BASE_ADDR_1_IDX7,
	MCSC_R_WDMA0_BASE_ADDR_2_IDX7,
	MCSC_R_WDMA1_BASE_ADDR_0_IDX1,
	MCSC_R_WDMA1_BASE_ADDR_1_IDX1,
	MCSC_R_WDMA1_BASE_ADDR_2_IDX1,
	MCSC_R_WDMA1_BASE_ADDR_0_IDX2,
	MCSC_R_WDMA1_BASE_ADDR_1_IDX2,
	MCSC_R_WDMA1_BASE_ADDR_2_IDX2,
	MCSC_R_WDMA1_BASE_ADDR_0_IDX3,
	MCSC_R_WDMA1_BASE_ADDR_1_IDX3,
	MCSC_R_WDMA1_BASE_ADDR_2_IDX3,
	MCSC_R_WDMA1_BASE_ADDR_0_IDX4,
	MCSC_R_WDMA1_BASE_ADDR_1_IDX4,
	MCSC_R_WDMA1_BASE_ADDR_2_IDX4,
	MCSC_R_WDMA1_BASE_ADDR_0_IDX5,
	MCSC_R_WDMA1_BASE_ADDR_1_IDX5,
	MCSC_R_WDMA1_BASE_ADDR_2_IDX5,
	MCSC_R_WDMA1_BASE_ADDR_0_IDX6,
	MCSC_R_WDMA1_BASE_ADDR_1_IDX6,
	MCSC_R_WDMA1_BASE_ADDR_2_IDX6,
	MCSC_R_WDMA1_BASE_ADDR_0_IDX7,
	MCSC_R_WDMA1_BASE_ADDR_1_IDX7,
	MCSC_R_WDMA1_BASE_ADDR_2_IDX7,
	MCSC_R_WDMA2_BASE_ADDR_0_IDX1,
	MCSC_R_WDMA2_BASE_ADDR_1_IDX1,
	MCSC_R_WDMA2_BASE_ADDR_2_IDX1,
	MCSC_R_WDMA2_BASE_ADDR_0_IDX2,
	MCSC_R_WDMA2_BASE_ADDR_1_IDX2,
	MCSC_R_WDMA2_BASE_ADDR_2_IDX2,
	MCSC_R_WDMA2_BASE_ADDR_0_IDX3,
	MCSC_R_WDMA2_BASE_ADDR_1_IDX3,
	MCSC_R_WDMA2_BASE_ADDR_2_IDX3,
	MCSC_R_WDMA2_BASE_ADDR_0_IDX4,
	MCSC_R_WDMA2_BASE_ADDR_1_IDX4,
	MCSC_R_WDMA2_BASE_ADDR_2_IDX4,
	MCSC_R_WDMA2_BASE_ADDR_0_IDX5,
	MCSC_R_WDMA2_BASE_ADDR_1_IDX5,
	MCSC_R_WDMA2_BASE_ADDR_2_IDX5,
	MCSC_R_WDMA2_BASE_ADDR_0_IDX6,
	MCSC_R_WDMA2_BASE_ADDR_1_IDX6,
	MCSC_R_WDMA2_BASE_ADDR_2_IDX6,
	MCSC_R_WDMA2_BASE_ADDR_0_IDX7,
	MCSC_R_WDMA2_BASE_ADDR_1_IDX7,
	MCSC_R_WDMA2_BASE_ADDR_2_IDX7,
	MCSC_R_WDMA_RGB_OFFSET,
	MCSC_R_WDMA_RGB_COEF_0,
	MCSC_R_WDMA_RGB_COEF_1,
	MCSC_R_WDMA_RGB_COEF_2,
	MCSC_R_WDMA_RGB_COEF_3,
	MCSC_R_WDMA_RGB_COEF_4,
	MCSC_R_DMA_CLK_GATE_DISABLE,
	MCSC_R_WDMA0_SRAM_BASE,
	MCSC_R_WDMA1_SRAM_BASE,
	MCSC_R_WDMA2_SRAM_BASE,
	MCSC_R_RDMAOTF_IMG_SIZE,
	MCSC_R_RDMAOTF_STRIDE,
	MCSC_R_RDMAOTF_10BIT_TYPE,
	MCSC_R_RDMAOTF_DATA_FORMAT,
	MCSC_R_RDMAOTF_BASE_ADDR_0,
	MCSC_R_RDMAOTF_BASE_ADDR_1,
	MCSC_R_RDMAOTF_BASE_ADDR_2,
	MCSC_R_RDMAOTF_DITHER,
	MCSC_R_RDMAOTF_SWAP_TABLE,
	MCSC_R_RDMAOTF_BASE_ADDR_0_IDX1,
	MCSC_R_RDMAOTF_BASE_ADDR_1_IDX1,
	MCSC_R_RDMAOTF_BASE_ADDR_2_IDX1,
	MCSC_R_RDMAOTF_BASE_ADDR_0_IDX2,
	MCSC_R_RDMAOTF_BASE_ADDR_1_IDX2,
	MCSC_R_RDMAOTF_BASE_ADDR_2_IDX2,
	MCSC_R_RDMAOTF_BASE_ADDR_0_IDX3,
	MCSC_R_RDMAOTF_BASE_ADDR_1_IDX3,
	MCSC_R_RDMAOTF_BASE_ADDR_2_IDX3,
	MCSC_R_RDMAOTF_BASE_ADDR_0_IDX4,
	MCSC_R_RDMAOTF_BASE_ADDR_1_IDX4,
	MCSC_R_RDMAOTF_BASE_ADDR_2_IDX4,
	MCSC_R_RDMAOTF_BASE_ADDR_0_IDX5,
	MCSC_R_RDMAOTF_BASE_ADDR_1_IDX5,
	MCSC_R_RDMAOTF_BASE_ADDR_2_IDX5,
	MCSC_R_RDMAOTF_BASE_ADDR_0_IDX6,
	MCSC_R_RDMAOTF_BASE_ADDR_1_IDX6,
	MCSC_R_RDMAOTF_BASE_ADDR_2_IDX6,
	MCSC_R_RDMAOTF_BASE_ADDR_0_IDX7,
	MCSC_R_RDMAOTF_BASE_ADDR_1_IDX7,
	MCSC_R_RDMAOTF_BASE_ADDR_2_IDX7,
	MCSC_R_DBG_WDMA_WRESCHECK_0,
	MCSC_R_DBG_WDMA_WRESCHECK_1,
	MCSC_R_DBG_WDMA_WRESCHECK_2,
	MCSC_R_DBG_WDMA_WRESCHECK_3,
	MCSC_R_DBG_WDMA_WRESCHECK_4,
	MCSC_R_DBG_WDMA_WRESCHECK_5,
	MCSC_R_DBG_WDMA_EMPTY_0,
	MCSC_R_DBG_WDMA_EMPTY_1,
	MCSC_R_DBG_WDMA_POS_0,
	MCSC_R_DBG_WDMA_POS_1,
	MCSC_R_DBG_WDMA_POS_2,
	MCSC_R_DBG_WDMA_BUF_0,
	MCSC_R_DBG_WDMA_BUF_1,
	MCSC_R_DBG_WDMA_BUF_2,
	MCSC_R_DBG_RDMA_AXIACK_CNT_0,
	MCSC_R_DBG_RDMA_AXILAST_CNT_0,
	MCSC_R_DBG_RDMA_SRAM_RDONE_CNT_0,
	MCSC_R_DBG_RDMA_STATUS,
	MCSC_REG_CNT
};

enum is_mcsc_reg_field {
	MCSC_F_SW_RESET_GLOBAL,
	MCSC_F_QCH_STATUS,
	MCSC_F_QACTIVE_ENABLE,
	MCSC_F_APB_CLK_GATE_DISABLE,
	MCSC_F_SW_RESET_GLOBAL_STATUS,
	MCSC_F_DJAG_BUSY,
	MCSC_F_OTF_IN_VALID_V,
	MCSC_F_OTF_IN_VALID_H,
	MCSC_F_OTF_IN_VALID_D,
	MCSC_F_OTF_IN_PRE_STALL_EN,
	MCSC_F_OTF_IN_PRE_STALL,
	MCSC_F_MCSC_TOP_BUSY,
	MCSC_F_PC2_BCHS_RUNNING,
	MCSC_F_PC2_CONV420_RUNNING,
	MCSC_F_PC2_POST_SC_RUNNING,
	MCSC_F_PC1_BCHS_RUNNING,
	MCSC_F_PC1_CONV420_RUNNING,
	MCSC_F_PC1_POST_SC_RUNNING,
	MCSC_F_PC0_BCHS_RUNNING,
	MCSC_F_PC0_CONV420_RUNNING,
	MCSC_F_PC0_POST_SC_RUNNING,
	MCSC_F_SC2_RUNNING,
	MCSC_F_SC1_RUNNING,
	MCSC_F_SC0_RUNNING,
	MCSC_F_SCALER_IDLE,
	MCSC_F_RDMA_OTF_BUSY,
	MCSC_F_WDMA2_BUSY,
	MCSC_F_WDMA1_BUSY,
	MCSC_F_WDMA0_BUSY,
	MCSC_F_MCSC_VERSION,
	MCSC_F_FAST_MODE_NUM_MINUS1,
	MCSC_F_FAST_MODE_EN,
	MCSC_F_FAST_MODE_FRAME_CNT,
	MCSC_F_FAST_MODE_ERROR_STATUS,
	MCSC_F_MCSC_STALL_TIMEOUT_EN,
	MCSC_F_MCSC_STALL_TIMEOUT_NUM,
	MCSC_F_SCALER_ENABLE,
	MCSC_F_SCALER_INPUT_TYPE,
	MCSC_F_SCALER_INPUT_IMG_HSIZE,
	MCSC_F_SCALER_INPUT_IMG_VSIZE,
	MCSC_F_LB_CTRL_CLK_GATE_DISABLE,
	MCSC_F_CORE_GLOBAL_CLK_GATE_DISABLE,
	MCSC_F_CUR_HORIZONTAL_CNT,
	MCSC_F_CUR_VERTICAL_CNT,
	MCSC_F_STALL_TIMEOUT_INT_0,
	MCSC_F_FM_SUB_FRAME_START_INT,
	MCSC_F_FM_SUB_FRAME_FINISH_INT,
	MCSC_F_SHADOW_COPY_FINISH_OVER_INT,
	MCSC_F_SHADOW_COPY_FINISH_INT,
	MCSC_F_INPUT_FRAME_CRUSH_INT,
	MCSC_F_SCALER_OVERFLOW_INT,
	MCSC_F_INPUT_VERTICAL_UNF_INT,
	MCSC_F_INPUT_VERTICAL_OVF_INT,
	MCSC_F_INPUT_HORIZONTAL_UNF_INT,
	MCSC_F_INPUT_HORIZONTAL_OVF_INT,
	MCSC_F_CORE_FINISH_INT,
	MCSC_F_WDMA_FINISH_INT,
	MCSC_F_FRAME_START_INT,
	MCSC_F_FRAME_END_INT,
	MCSC_F_STALL_TIMEOUT_INT_MASK_0,
	MCSC_F_FM_SUB_FRAME_START_INT_MASK,
	MCSC_F_FM_SUB_FRAME_FINISH_INT_MASK,
	MCSC_F_SHADOW_COPY_FINISH_OVER_INT_MASK,
	MCSC_F_SHADOW_COPY_FINISH_INT_MASK,
	MCSC_F_INPUT_FRAME_CRUSH_INT_MASK,
	MCSC_F_SCALER_OVERFLOW_INT_MASK,
	MCSC_F_INPUT_VERTICAL_UNF_INT_MASK,
	MCSC_F_INPUT_VERTICAL_OVF_INT_MASK,
	MCSC_F_INPUT_HORIZONTAL_UNF_INT_MASK,
	MCSC_F_INPUT_HORIZONTAL_OVF_INT_MASK,
	MCSC_F_CORE_FINISH_INT_MASK,
	MCSC_F_WDMA_FINISH_INT_MASK,
	MCSC_F_FRAME_START_INT_MASK,
	MCSC_F_FRAME_END_INT_MASK,
	MCSC_F_SCALER_RDMA_START,
	MCSC_F_SECU_CTRL_SEQID,
	MCSC_F_SECU_CTRL_SEQID_SHADOW_RDMA,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_0,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_1,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_2,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_3,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_4,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_5,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_6,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_7,
	MCSC_F_SHADOW_FSM_STATUS_0,
	MCSC_F_SHADOW_RD_BUSY_0,
	MCSC_F_SHADOW_WR_BUSY_0,
	MCSC_F_SHADOW_WR_FINISH_0,
	MCSC_F_SHADOW_WR_START_0,
	MCSC_F_SHADOW_MEM_RD_EN_0,
	MCSC_F_SHADOW_MEM_RD_ADDR_0,
	MCSC_F_SHADOW_MEM_RD_SFR_ADDR,
	MCSC_F_SHADOW_MEM_RD_SFR_DATA,
	MCSC_F_SC0_OUT_CROP_ENABLE,
	MCSC_F_SC0_STRIP_ENABLE,
	MCSC_F_SC0_CLK_GATE_DISABLE,
	MCSC_F_SC0_BYPASS,
	MCSC_F_SC0_ENABLE,
	MCSC_F_SC0_SRC_HPOS,
	MCSC_F_SC0_SRC_VPOS,
	MCSC_F_SC0_SRC_HSIZE,
	MCSC_F_SC0_SRC_VSIZE,
	MCSC_F_SC0_DST_HSIZE,
	MCSC_F_SC0_DST_VSIZE,
	MCSC_F_SC0_H_RATIO,
	MCSC_F_SC0_V_RATIO,
	MCSC_F_SC0_H_INIT_PHASE_OFFSET,
	MCSC_F_SC0_V_INIT_PHASE_OFFSET,
	MCSC_F_SC0_ROUND_MODE,
	MCSC_F_SC0_V_COEFF_0B,
	MCSC_F_SC0_V_COEFF_0A,
	MCSC_F_SC0_V_COEFF_0D,
	MCSC_F_SC0_V_COEFF_0C,
	MCSC_F_SC0_V_COEFF_1B,
	MCSC_F_SC0_V_COEFF_1A,
	MCSC_F_SC0_V_COEFF_1D,
	MCSC_F_SC0_V_COEFF_1C,
	MCSC_F_SC0_V_COEFF_2B,
	MCSC_F_SC0_V_COEFF_2A,
	MCSC_F_SC0_V_COEFF_2D,
	MCSC_F_SC0_V_COEFF_2C,
	MCSC_F_SC0_V_COEFF_3B,
	MCSC_F_SC0_V_COEFF_3A,
	MCSC_F_SC0_V_COEFF_3D,
	MCSC_F_SC0_V_COEFF_3C,
	MCSC_F_SC0_V_COEFF_4B,
	MCSC_F_SC0_V_COEFF_4A,
	MCSC_F_SC0_V_COEFF_4D,
	MCSC_F_SC0_V_COEFF_4C,
	MCSC_F_SC0_V_COEFF_5B,
	MCSC_F_SC0_V_COEFF_5A,
	MCSC_F_SC0_V_COEFF_5D,
	MCSC_F_SC0_V_COEFF_5C,
	MCSC_F_SC0_V_COEFF_6B,
	MCSC_F_SC0_V_COEFF_6A,
	MCSC_F_SC0_V_COEFF_6D,
	MCSC_F_SC0_V_COEFF_6C,
	MCSC_F_SC0_V_COEFF_7B,
	MCSC_F_SC0_V_COEFF_7A,
	MCSC_F_SC0_V_COEFF_7D,
	MCSC_F_SC0_V_COEFF_7C,
	MCSC_F_SC0_V_COEFF_8B,
	MCSC_F_SC0_V_COEFF_8A,
	MCSC_F_SC0_V_COEFF_8D,
	MCSC_F_SC0_V_COEFF_8C,
	MCSC_F_SC0_H_COEFF_0B,
	MCSC_F_SC0_H_COEFF_0A,
	MCSC_F_SC0_H_COEFF_0D,
	MCSC_F_SC0_H_COEFF_0C,
	MCSC_F_SC0_H_COEFF_0F,
	MCSC_F_SC0_H_COEFF_0E,
	MCSC_F_SC0_H_COEFF_0H,
	MCSC_F_SC0_H_COEFF_0G,
	MCSC_F_SC0_H_COEFF_1B,
	MCSC_F_SC0_H_COEFF_1A,
	MCSC_F_SC0_H_COEFF_1D,
	MCSC_F_SC0_H_COEFF_1C,
	MCSC_F_SC0_H_COEFF_1F,
	MCSC_F_SC0_H_COEFF_1E,
	MCSC_F_SC0_H_COEFF_1H,
	MCSC_F_SC0_H_COEFF_1G,
	MCSC_F_SC0_H_COEFF_2B,
	MCSC_F_SC0_H_COEFF_2A,
	MCSC_F_SC0_H_COEFF_2D,
	MCSC_F_SC0_H_COEFF_2C,
	MCSC_F_SC0_H_COEFF_2F,
	MCSC_F_SC0_H_COEFF_2E,
	MCSC_F_SC0_H_COEFF_2H,
	MCSC_F_SC0_H_COEFF_2G,
	MCSC_F_SC0_H_COEFF_3B,
	MCSC_F_SC0_H_COEFF_3A,
	MCSC_F_SC0_H_COEFF_3D,
	MCSC_F_SC0_H_COEFF_3C,
	MCSC_F_SC0_H_COEFF_3F,
	MCSC_F_SC0_H_COEFF_3E,
	MCSC_F_SC0_H_COEFF_3H,
	MCSC_F_SC0_H_COEFF_3G,
	MCSC_F_SC0_H_COEFF_4B,
	MCSC_F_SC0_H_COEFF_4A,
	MCSC_F_SC0_H_COEFF_4D,
	MCSC_F_SC0_H_COEFF_4C,
	MCSC_F_SC0_H_COEFF_4F,
	MCSC_F_SC0_H_COEFF_4E,
	MCSC_F_SC0_H_COEFF_4H,
	MCSC_F_SC0_H_COEFF_4G,
	MCSC_F_SC0_H_COEFF_5B,
	MCSC_F_SC0_H_COEFF_5A,
	MCSC_F_SC0_H_COEFF_5D,
	MCSC_F_SC0_H_COEFF_5C,
	MCSC_F_SC0_H_COEFF_5F,
	MCSC_F_SC0_H_COEFF_5E,
	MCSC_F_SC0_H_COEFF_5H,
	MCSC_F_SC0_H_COEFF_5G,
	MCSC_F_SC0_H_COEFF_6B,
	MCSC_F_SC0_H_COEFF_6A,
	MCSC_F_SC0_H_COEFF_6D,
	MCSC_F_SC0_H_COEFF_6C,
	MCSC_F_SC0_H_COEFF_6F,
	MCSC_F_SC0_H_COEFF_6E,
	MCSC_F_SC0_H_COEFF_6H,
	MCSC_F_SC0_H_COEFF_6G,
	MCSC_F_SC0_H_COEFF_7B,
	MCSC_F_SC0_H_COEFF_7A,
	MCSC_F_SC0_H_COEFF_7D,
	MCSC_F_SC0_H_COEFF_7C,
	MCSC_F_SC0_H_COEFF_7F,
	MCSC_F_SC0_H_COEFF_7E,
	MCSC_F_SC0_H_COEFF_7H,
	MCSC_F_SC0_H_COEFF_7G,
	MCSC_F_SC0_H_COEFF_8B,
	MCSC_F_SC0_H_COEFF_8A,
	MCSC_F_SC0_H_COEFF_8D,
	MCSC_F_SC0_H_COEFF_8C,
	MCSC_F_SC0_H_COEFF_8F,
	MCSC_F_SC0_H_COEFF_8E,
	MCSC_F_SC0_H_COEFF_8H,
	MCSC_F_SC0_H_COEFF_8G,
	MCSC_F_SC1_OUT_CROP_ENABLE,
	MCSC_F_SC1_STRIP_ENABLE,
	MCSC_F_SC1_CLK_GATE_DISABLE,
	MCSC_F_SC1_BYPASS,
	MCSC_F_SC1_ENABLE,
	MCSC_F_SC1_SRC_HPOS,
	MCSC_F_SC1_SRC_VPOS,
	MCSC_F_SC1_SRC_HSIZE,
	MCSC_F_SC1_SRC_VSIZE,
	MCSC_F_SC1_DST_HSIZE,
	MCSC_F_SC1_DST_VSIZE,
	MCSC_F_SC1_H_RATIO,
	MCSC_F_SC1_V_RATIO,
	MCSC_F_SC1_H_INIT_PHASE_OFFSET,
	MCSC_F_SC1_V_INIT_PHASE_OFFSET,
	MCSC_F_SC1_ROUND_MODE,
	MCSC_F_SC1_V_COEFF_0B,
	MCSC_F_SC1_V_COEFF_0A,
	MCSC_F_SC1_V_COEFF_0D,
	MCSC_F_SC1_V_COEFF_0C,
	MCSC_F_SC1_V_COEFF_1B,
	MCSC_F_SC1_V_COEFF_1A,
	MCSC_F_SC1_V_COEFF_1D,
	MCSC_F_SC1_V_COEFF_1C,
	MCSC_F_SC1_V_COEFF_2B,
	MCSC_F_SC1_V_COEFF_2A,
	MCSC_F_SC1_V_COEFF_2D,
	MCSC_F_SC1_V_COEFF_2C,
	MCSC_F_SC1_V_COEFF_3B,
	MCSC_F_SC1_V_COEFF_3A,
	MCSC_F_SC1_V_COEFF_3D,
	MCSC_F_SC1_V_COEFF_3C,
	MCSC_F_SC1_V_COEFF_4B,
	MCSC_F_SC1_V_COEFF_4A,
	MCSC_F_SC1_V_COEFF_4D,
	MCSC_F_SC1_V_COEFF_4C,
	MCSC_F_SC1_V_COEFF_5B,
	MCSC_F_SC1_V_COEFF_5A,
	MCSC_F_SC1_V_COEFF_5D,
	MCSC_F_SC1_V_COEFF_5C,
	MCSC_F_SC1_V_COEFF_6B,
	MCSC_F_SC1_V_COEFF_6A,
	MCSC_F_SC1_V_COEFF_6D,
	MCSC_F_SC1_V_COEFF_6C,
	MCSC_F_SC1_V_COEFF_7B,
	MCSC_F_SC1_V_COEFF_7A,
	MCSC_F_SC1_V_COEFF_7D,
	MCSC_F_SC1_V_COEFF_7C,
	MCSC_F_SC1_V_COEFF_8B,
	MCSC_F_SC1_V_COEFF_8A,
	MCSC_F_SC1_V_COEFF_8D,
	MCSC_F_SC1_V_COEFF_8C,
	MCSC_F_SC1_H_COEFF_0B,
	MCSC_F_SC1_H_COEFF_0A,
	MCSC_F_SC1_H_COEFF_0D,
	MCSC_F_SC1_H_COEFF_0C,
	MCSC_F_SC1_H_COEFF_0F,
	MCSC_F_SC1_H_COEFF_0E,
	MCSC_F_SC1_H_COEFF_0H,
	MCSC_F_SC1_H_COEFF_0G,
	MCSC_F_SC1_H_COEFF_1B,
	MCSC_F_SC1_H_COEFF_1A,
	MCSC_F_SC1_H_COEFF_1D,
	MCSC_F_SC1_H_COEFF_1C,
	MCSC_F_SC1_H_COEFF_1F,
	MCSC_F_SC1_H_COEFF_1E,
	MCSC_F_SC1_H_COEFF_1H,
	MCSC_F_SC1_H_COEFF_1G,
	MCSC_F_SC1_H_COEFF_2B,
	MCSC_F_SC1_H_COEFF_2A,
	MCSC_F_SC1_H_COEFF_2D,
	MCSC_F_SC1_H_COEFF_2C,
	MCSC_F_SC1_H_COEFF_2F,
	MCSC_F_SC1_H_COEFF_2E,
	MCSC_F_SC1_H_COEFF_2H,
	MCSC_F_SC1_H_COEFF_2G,
	MCSC_F_SC1_H_COEFF_3B,
	MCSC_F_SC1_H_COEFF_3A,
	MCSC_F_SC1_H_COEFF_3D,
	MCSC_F_SC1_H_COEFF_3C,
	MCSC_F_SC1_H_COEFF_3F,
	MCSC_F_SC1_H_COEFF_3E,
	MCSC_F_SC1_H_COEFF_3H,
	MCSC_F_SC1_H_COEFF_3G,
	MCSC_F_SC1_H_COEFF_4B,
	MCSC_F_SC1_H_COEFF_4A,
	MCSC_F_SC1_H_COEFF_4D,
	MCSC_F_SC1_H_COEFF_4C,
	MCSC_F_SC1_H_COEFF_4F,
	MCSC_F_SC1_H_COEFF_4E,
	MCSC_F_SC1_H_COEFF_4H,
	MCSC_F_SC1_H_COEFF_4G,
	MCSC_F_SC1_H_COEFF_5B,
	MCSC_F_SC1_H_COEFF_5A,
	MCSC_F_SC1_H_COEFF_5D,
	MCSC_F_SC1_H_COEFF_5C,
	MCSC_F_SC1_H_COEFF_5F,
	MCSC_F_SC1_H_COEFF_5E,
	MCSC_F_SC1_H_COEFF_5H,
	MCSC_F_SC1_H_COEFF_5G,
	MCSC_F_SC1_H_COEFF_6B,
	MCSC_F_SC1_H_COEFF_6A,
	MCSC_F_SC1_H_COEFF_6D,
	MCSC_F_SC1_H_COEFF_6C,
	MCSC_F_SC1_H_COEFF_6F,
	MCSC_F_SC1_H_COEFF_6E,
	MCSC_F_SC1_H_COEFF_6H,
	MCSC_F_SC1_H_COEFF_6G,
	MCSC_F_SC1_H_COEFF_7B,
	MCSC_F_SC1_H_COEFF_7A,
	MCSC_F_SC1_H_COEFF_7D,
	MCSC_F_SC1_H_COEFF_7C,
	MCSC_F_SC1_H_COEFF_7F,
	MCSC_F_SC1_H_COEFF_7E,
	MCSC_F_SC1_H_COEFF_7H,
	MCSC_F_SC1_H_COEFF_7G,
	MCSC_F_SC1_H_COEFF_8B,
	MCSC_F_SC1_H_COEFF_8A,
	MCSC_F_SC1_H_COEFF_8D,
	MCSC_F_SC1_H_COEFF_8C,
	MCSC_F_SC1_H_COEFF_8F,
	MCSC_F_SC1_H_COEFF_8E,
	MCSC_F_SC1_H_COEFF_8H,
	MCSC_F_SC1_H_COEFF_8G,
	MCSC_F_SC2_OUT_CROP_ENABLE,
	MCSC_F_SC2_STRIP_ENABLE,
	MCSC_F_SC2_CLK_GATE_DISABLE,
	MCSC_F_SC2_BYPASS,
	MCSC_F_SC2_ENABLE,
	MCSC_F_SC2_SRC_HPOS,
	MCSC_F_SC2_SRC_VPOS,
	MCSC_F_SC2_SRC_HSIZE,
	MCSC_F_SC2_SRC_VSIZE,
	MCSC_F_SC2_DST_HSIZE,
	MCSC_F_SC2_DST_VSIZE,
	MCSC_F_SC2_H_RATIO,
	MCSC_F_SC2_V_RATIO,
	MCSC_F_SC2_H_INIT_PHASE_OFFSET,
	MCSC_F_SC2_V_INIT_PHASE_OFFSET,
	MCSC_F_SC2_ROUND_MODE,
	MCSC_F_SC2_V_COEFF_0B,
	MCSC_F_SC2_V_COEFF_0A,
	MCSC_F_SC2_V_COEFF_0D,
	MCSC_F_SC2_V_COEFF_0C,
	MCSC_F_SC2_V_COEFF_1B,
	MCSC_F_SC2_V_COEFF_1A,
	MCSC_F_SC2_V_COEFF_1D,
	MCSC_F_SC2_V_COEFF_1C,
	MCSC_F_SC2_V_COEFF_2B,
	MCSC_F_SC2_V_COEFF_2A,
	MCSC_F_SC2_V_COEFF_2D,
	MCSC_F_SC2_V_COEFF_2C,
	MCSC_F_SC2_V_COEFF_3B,
	MCSC_F_SC2_V_COEFF_3A,
	MCSC_F_SC2_V_COEFF_3D,
	MCSC_F_SC2_V_COEFF_3C,
	MCSC_F_SC2_V_COEFF_4B,
	MCSC_F_SC2_V_COEFF_4A,
	MCSC_F_SC2_V_COEFF_4D,
	MCSC_F_SC2_V_COEFF_4C,
	MCSC_F_SC2_V_COEFF_5B,
	MCSC_F_SC2_V_COEFF_5A,
	MCSC_F_SC2_V_COEFF_5D,
	MCSC_F_SC2_V_COEFF_5C,
	MCSC_F_SC2_V_COEFF_6B,
	MCSC_F_SC2_V_COEFF_6A,
	MCSC_F_SC2_V_COEFF_6D,
	MCSC_F_SC2_V_COEFF_6C,
	MCSC_F_SC2_V_COEFF_7B,
	MCSC_F_SC2_V_COEFF_7A,
	MCSC_F_SC2_V_COEFF_7D,
	MCSC_F_SC2_V_COEFF_7C,
	MCSC_F_SC2_V_COEFF_8B,
	MCSC_F_SC2_V_COEFF_8A,
	MCSC_F_SC2_V_COEFF_8D,
	MCSC_F_SC2_V_COEFF_8C,
	MCSC_F_SC2_H_COEFF_0B,
	MCSC_F_SC2_H_COEFF_0A,
	MCSC_F_SC2_H_COEFF_0D,
	MCSC_F_SC2_H_COEFF_0C,
	MCSC_F_SC2_H_COEFF_0F,
	MCSC_F_SC2_H_COEFF_0E,
	MCSC_F_SC2_H_COEFF_0H,
	MCSC_F_SC2_H_COEFF_0G,
	MCSC_F_SC2_H_COEFF_1B,
	MCSC_F_SC2_H_COEFF_1A,
	MCSC_F_SC2_H_COEFF_1D,
	MCSC_F_SC2_H_COEFF_1C,
	MCSC_F_SC2_H_COEFF_1F,
	MCSC_F_SC2_H_COEFF_1E,
	MCSC_F_SC2_H_COEFF_1H,
	MCSC_F_SC2_H_COEFF_1G,
	MCSC_F_SC2_H_COEFF_2B,
	MCSC_F_SC2_H_COEFF_2A,
	MCSC_F_SC2_H_COEFF_2D,
	MCSC_F_SC2_H_COEFF_2C,
	MCSC_F_SC2_H_COEFF_2F,
	MCSC_F_SC2_H_COEFF_2E,
	MCSC_F_SC2_H_COEFF_2H,
	MCSC_F_SC2_H_COEFF_2G,
	MCSC_F_SC2_H_COEFF_3B,
	MCSC_F_SC2_H_COEFF_3A,
	MCSC_F_SC2_H_COEFF_3D,
	MCSC_F_SC2_H_COEFF_3C,
	MCSC_F_SC2_H_COEFF_3F,
	MCSC_F_SC2_H_COEFF_3E,
	MCSC_F_SC2_H_COEFF_3H,
	MCSC_F_SC2_H_COEFF_3G,
	MCSC_F_SC2_H_COEFF_4B,
	MCSC_F_SC2_H_COEFF_4A,
	MCSC_F_SC2_H_COEFF_4D,
	MCSC_F_SC2_H_COEFF_4C,
	MCSC_F_SC2_H_COEFF_4F,
	MCSC_F_SC2_H_COEFF_4E,
	MCSC_F_SC2_H_COEFF_4H,
	MCSC_F_SC2_H_COEFF_4G,
	MCSC_F_SC2_H_COEFF_5B,
	MCSC_F_SC2_H_COEFF_5A,
	MCSC_F_SC2_H_COEFF_5D,
	MCSC_F_SC2_H_COEFF_5C,
	MCSC_F_SC2_H_COEFF_5F,
	MCSC_F_SC2_H_COEFF_5E,
	MCSC_F_SC2_H_COEFF_5H,
	MCSC_F_SC2_H_COEFF_5G,
	MCSC_F_SC2_H_COEFF_6B,
	MCSC_F_SC2_H_COEFF_6A,
	MCSC_F_SC2_H_COEFF_6D,
	MCSC_F_SC2_H_COEFF_6C,
	MCSC_F_SC2_H_COEFF_6F,
	MCSC_F_SC2_H_COEFF_6E,
	MCSC_F_SC2_H_COEFF_6H,
	MCSC_F_SC2_H_COEFF_6G,
	MCSC_F_SC2_H_COEFF_7B,
	MCSC_F_SC2_H_COEFF_7A,
	MCSC_F_SC2_H_COEFF_7D,
	MCSC_F_SC2_H_COEFF_7C,
	MCSC_F_SC2_H_COEFF_7F,
	MCSC_F_SC2_H_COEFF_7E,
	MCSC_F_SC2_H_COEFF_7H,
	MCSC_F_SC2_H_COEFF_7G,
	MCSC_F_SC2_H_COEFF_8B,
	MCSC_F_SC2_H_COEFF_8A,
	MCSC_F_SC2_H_COEFF_8D,
	MCSC_F_SC2_H_COEFF_8C,
	MCSC_F_SC2_H_COEFF_8F,
	MCSC_F_SC2_H_COEFF_8E,
	MCSC_F_SC2_H_COEFF_8H,
	MCSC_F_SC2_H_COEFF_8G,
	MCSC_F_PC0_OUT_CROP_ENABLE,
	MCSC_F_PC0_STRIP_ENABLE,
	MCSC_F_PC0_LB_CTRL_CLK_GATE_DISABLE,
	MCSC_F_PC0_BCHS_CLK_GATE_DISABLE,
	MCSC_F_PC0_CONV420_CLK_GATE_DISABLE,
	MCSC_F_PC0_CLK_GATE_DISABLE,
	MCSC_F_PC0_ENABLE,
	MCSC_F_PC0_IMG_HSIZE,
	MCSC_F_PC0_IMG_VSIZE,
	MCSC_F_PC0_DST_HSIZE,
	MCSC_F_PC0_DST_VSIZE,
	MCSC_F_PC0_H_RATIO,
	MCSC_F_PC0_V_RATIO,
	MCSC_F_PC0_H_INIT_PHASE_OFFSET,
	MCSC_F_PC0_V_INIT_PHASE_OFFSET,
	MCSC_F_PC0_ROUND_MODE,
	MCSC_F_PC0_H_COEFF_SEL,
	MCSC_F_PC0_V_COEFF_SEL,
	MCSC_F_PC0_STRIP_PRE_DST_SIZE_H,
	MCSC_F_PC0_STRIP_IN_START_POS_H,
	MCSC_F_PC0_OUT_CROP_POS_H,
	MCSC_F_PC0_OUT_CROP_POS_V,
	MCSC_F_PC0_OUT_CROP_SIZE_H,
	MCSC_F_PC0_OUT_CROP_SIZE_V,
	MCSC_F_PC0_CONV420_USE_PC2_MEM,
	MCSC_F_PC0_CONV420_BYPASS_LINE,
	MCSC_F_PC0_CONV420_ENABLE,
	MCSC_F_PC0_CONV420_WEIGHT,
	MCSC_F_PC0_BCHS_ENABLE,
	MCSC_F_PC0_BCHS_Y_OFFSET,
	MCSC_F_PC0_BCHS_Y_GAIN,
	MCSC_F_PC0_BCHS_C_GAIN_01,
	MCSC_F_PC0_BCHS_C_GAIN_00,
	MCSC_F_PC0_BCHS_C_GAIN_11,
	MCSC_F_PC0_BCHS_C_GAIN_10,
	MCSC_F_PC0_BCHS_Y_CLAMP_MAX,
	MCSC_F_PC0_BCHS_Y_CLAMP_MIN,
	MCSC_F_PC0_BCHS_C_CLAMP_MAX,
	MCSC_F_PC0_BCHS_C_CLAMP_MIN,
	MCSC_F_PC0_DMA_OUT_ENABLE,
	MCSC_F_PC1_OUT_CROP_ENABLE,
	MCSC_F_PC1_STRIP_ENABLE,
	MCSC_F_PC1_LB_CTRL_CLK_GATE_DISABLE,
	MCSC_F_PC1_BCHS_CLK_GATE_DISABLE,
	MCSC_F_PC1_CONV420_CLK_GATE_DISABLE,
	MCSC_F_PC1_CLK_GATE_DISABLE,
	MCSC_F_PC1_ENABLE,
	MCSC_F_PC1_IMG_HSIZE,
	MCSC_F_PC1_IMG_VSIZE,
	MCSC_F_PC1_DST_HSIZE,
	MCSC_F_PC1_DST_VSIZE,
	MCSC_F_PC1_H_RATIO,
	MCSC_F_PC1_V_RATIO,
	MCSC_F_PC1_H_INIT_PHASE_OFFSET,
	MCSC_F_PC1_V_INIT_PHASE_OFFSET,
	MCSC_F_PC1_ROUND_MODE,
	MCSC_F_PC1_H_COEFF_SEL,
	MCSC_F_PC1_V_COEFF_SEL,
	MCSC_F_PC1_STRIP_PRE_DST_SIZE_H,
	MCSC_F_PC1_STRIP_IN_START_POS_H,
	MCSC_F_PC1_OUT_CROP_POS_H,
	MCSC_F_PC1_OUT_CROP_POS_V,
	MCSC_F_PC1_OUT_CROP_SIZE_H,
	MCSC_F_PC1_OUT_CROP_SIZE_V,
	MCSC_F_PC1_CONV420_BYPASS_LINE,
	MCSC_F_PC1_CONV420_ENABLE,
	MCSC_F_PC1_CONV420_WEIGHT,
	MCSC_F_PC1_BCHS_ENABLE,
	MCSC_F_PC1_BCHS_Y_OFFSET,
	MCSC_F_PC1_BCHS_Y_GAIN,
	MCSC_F_PC1_BCHS_C_GAIN_01,
	MCSC_F_PC1_BCHS_C_GAIN_00,
	MCSC_F_PC1_BCHS_C_GAIN_11,
	MCSC_F_PC1_BCHS_C_GAIN_10,
	MCSC_F_PC1_BCHS_Y_CLAMP_MAX,
	MCSC_F_PC1_BCHS_Y_CLAMP_MIN,
	MCSC_F_PC1_BCHS_C_CLAMP_MAX,
	MCSC_F_PC1_BCHS_C_CLAMP_MIN,
	MCSC_F_PC1_DMA_OUT_ENABLE,
	MCSC_F_PC2_OUT_CROP_ENABLE,
	MCSC_F_PC2_STRIP_ENABLE,
	MCSC_F_PC2_LB_CTRL_CLK_GATE_DISABLE,
	MCSC_F_PC2_BCHS_CLK_GATE_DISABLE,
	MCSC_F_PC2_CONV420_CLK_GATE_DISABLE,
	MCSC_F_PC2_CLK_GATE_DISABLE,
	MCSC_F_PC2_ENABLE,
	MCSC_F_PC2_IMG_HSIZE,
	MCSC_F_PC2_IMG_VSIZE,
	MCSC_F_PC2_DST_HSIZE,
	MCSC_F_PC2_DST_VSIZE,
	MCSC_F_PC2_H_RATIO,
	MCSC_F_PC2_V_RATIO,
	MCSC_F_PC2_H_INIT_PHASE_OFFSET,
	MCSC_F_PC2_V_INIT_PHASE_OFFSET,
	MCSC_F_PC2_ROUND_MODE,
	MCSC_F_PC2_H_COEFF_SEL,
	MCSC_F_PC2_V_COEFF_SEL,
	MCSC_F_PC2_STRIP_PRE_DST_SIZE_H,
	MCSC_F_PC2_STRIP_IN_START_POS_H,
	MCSC_F_PC2_OUT_CROP_POS_H,
	MCSC_F_PC2_OUT_CROP_POS_V,
	MCSC_F_PC2_OUT_CROP_SIZE_H,
	MCSC_F_PC2_OUT_CROP_SIZE_V,
	MCSC_F_PC2_CONV420_BYPASS_LINE,
	MCSC_F_PC2_CONV420_ENABLE,
	MCSC_F_PC2_CONV420_WEIGHT,
	MCSC_F_PC2_BCHS_ENABLE,
	MCSC_F_PC2_BCHS_Y_OFFSET,
	MCSC_F_PC2_BCHS_Y_GAIN,
	MCSC_F_PC2_BCHS_C_GAIN_01,
	MCSC_F_PC2_BCHS_C_GAIN_00,
	MCSC_F_PC2_BCHS_C_GAIN_11,
	MCSC_F_PC2_BCHS_C_GAIN_10,
	MCSC_F_PC2_BCHS_Y_CLAMP_MAX,
	MCSC_F_PC2_BCHS_Y_CLAMP_MIN,
	MCSC_F_PC2_BCHS_C_CLAMP_MAX,
	MCSC_F_PC2_BCHS_C_CLAMP_MIN,
	MCSC_F_PC2_DMA_OUT_ENABLE,
	MCSC_F_HWFC_SWRESET,
	MCSC_F_HWFC_MODE,
	MCSC_F_HWFC_REGION_IDX_BIN_B,
	MCSC_F_HWFC_REGION_IDX_BIN_A,
	MCSC_F_HWFC_REGION_IDX_GRAY_B,
	MCSC_F_HWFC_REGION_IDX_GRAY_A,
	MCSC_F_HWFC_CURR_REGION_B,
	MCSC_F_HWFC_CURR_REGION_A,
	MCSC_F_HWFC_FORMAT_A,
	MCSC_F_HWFC_ID2_A,
	MCSC_F_HWFC_ID1_A,
	MCSC_F_HWFC_ID0_A,
	MCSC_F_HWFC_PLANE_A,
	MCSC_F_HWFC_TOTAL_IMAGE_BYTE0_A,
	MCSC_F_HWFC_TOTAL_WIDTH_BYTE0_A,
	MCSC_F_HWFC_TOTAL_IMAGE_BYTE1_A,
	MCSC_F_HWFC_TOTAL_WIDTH_BYTE1_A,
	MCSC_F_HWFC_TOTAL_IMAGE_BYTE2_A,
	MCSC_F_HWFC_TOTAL_WIDTH_BYTE2_A,
	MCSC_F_HWFC_FORMAT_B,
	MCSC_F_HWFC_ID2_B,
	MCSC_F_HWFC_ID1_B,
	MCSC_F_HWFC_ID0_B,
	MCSC_F_HWFC_PLANE_B,
	MCSC_F_HWFC_TOTAL_IMAGE_BYTE0_B,
	MCSC_F_HWFC_TOTAL_WIDTH_BYTE0_B,
	MCSC_F_HWFC_TOTAL_IMAGE_BYTE1_B,
	MCSC_F_HWFC_TOTAL_WIDTH_BYTE1_B,
	MCSC_F_HWFC_TOTAL_IMAGE_BYTE2_B,
	MCSC_F_HWFC_TOTAL_WIDTH_BYTE2_B,
	MCSC_F_HWFC_INDEX_RESET,
	MCSC_F_HWFC_ENABLE_AUTO_CLEAR,
	MCSC_F_SC0_STRIP_PRE_DST_SIZE_H,
	MCSC_F_SC0_STRIP_IN_START_POS_H,
	MCSC_F_SC0_OUT_CROP_POS_H,
	MCSC_F_SC0_OUT_CROP_POS_V,
	MCSC_F_SC0_OUT_CROP_SIZE_H,
	MCSC_F_SC0_OUT_CROP_SIZE_V,
	MCSC_F_SC1_STRIP_PRE_DST_SIZE_H,
	MCSC_F_SC1_STRIP_IN_START_POS_H,
	MCSC_F_SC1_OUT_CROP_POS_H,
	MCSC_F_SC1_OUT_CROP_POS_V,
	MCSC_F_SC1_OUT_CROP_SIZE_H,
	MCSC_F_SC1_OUT_CROP_SIZE_V,
	MCSC_F_SC2_STRIP_PRE_DST_SIZE_H,
	MCSC_F_SC2_STRIP_IN_START_POS_H,
	MCSC_F_SC2_OUT_CROP_POS_H,
	MCSC_F_SC2_OUT_CROP_POS_V,
	MCSC_F_SC2_OUT_CROP_SIZE_H,
	MCSC_F_SC2_OUT_CROP_SIZE_V,
	MCSC_F_DJAG_OUT_CROP_ENABLE,
	MCSC_F_DJAG_PS_STRIP_ENABLE,
	MCSC_F_DJAG_CLK_GATE_DISABLE_PS_LB,
	MCSC_F_DJAG_CLK_GATE_DISABLE_PS,
	MCSC_F_DJAG_PS_ENABLE,
	MCSC_F_DJAG_ENABLE,
	MCSC_F_DJAG_INPUT_IMG_HSIZE,
	MCSC_F_DJAG_INPUT_IMG_VSIZE,
	MCSC_F_DJAG_PS_SRC_HPOS,
	MCSC_F_DJAG_PS_SRC_VPOS,
	MCSC_F_DJAG_PS_SRC_HSIZE,
	MCSC_F_DJAG_PS_SRC_VSIZE,
	MCSC_F_DJAG_PS_DST_HSIZE,
	MCSC_F_DJAG_PS_DST_VSIZE,
	MCSC_F_DJAG_PS_H_RATIO,
	MCSC_F_DJAG_PS_V_RATIO,
	MCSC_F_DJAG_PS_H_INIT_PHASE_OFFSET,
	MCSC_F_DJAG_PS_V_INIT_PHASE_OFFSET,
	MCSC_F_DJAG_PS_ROUND_MODE,
	MCSC_F_DJAG_PS_STRIP_PRE_DST_SIZE_H,
	MCSC_F_DJAG_PS_STRIP_IN_START_POS_H,
	MCSC_F_DJAG_OUT_CROP_POS_H,
	MCSC_F_DJAG_OUT_CROP_POS_V,
	MCSC_F_DJAG_OUT_CROP_SIZE_H,
	MCSC_F_DJAG_OUT_CROP_SIZE_V,
	MCSC_F_DJAG_CENTER_WEIGHTED_MEAN_WEIGHT,
	MCSC_F_DJAG_DIAGONAL_HF_BOOST_WEIGHT,
	MCSC_F_DJAG_CENTER_HF_BOOST_WEIGHT,
	MCSC_F_DJAG_XFILTER_HF_BOOST_WEIGHT,
	MCSC_F_DJAG_XFILTER_DEJAGGING_WEIGHT1,
	MCSC_F_DJAG_XFILTER_DEJAGGING_WEIGHT0,
	MCSC_F_DJAG_THRES_1X5_ABSHF,
	MCSC_F_DJAG_THRES_1X5_MATCHING_SAD,
	MCSC_F_DJAG_THRES_SHOOTING_NEIGHBOR,
	MCSC_F_DJAG_THRES_SHOOTING_LCR,
	MCSC_F_DJAG_THRES_SHOOTING_LLCRR,
	MCSC_F_DJAG_MIN_MAX_WEIGHT,
	MCSC_F_DJAG_THRES_SHOOTING_UCD,
	MCSC_F_DJAG_THRES_SHOOTING_UUCDD,
	MCSC_F_DJAG_LFSR_SEED_0,
	MCSC_F_DJAG_LFSR_SEED_1,
	MCSC_F_DJAG_LFSR_SEED_2,
	MCSC_F_DJAG_DITHER_VALUE_4,
	MCSC_F_DJAG_DITHER_VALUE_3,
	MCSC_F_DJAG_DITHER_VALUE_2,
	MCSC_F_DJAG_DITHER_VALUE_1,
	MCSC_F_DJAG_DITHER_VALUE_0,
	MCSC_F_DJAG_DITHER_VALUE_8,
	MCSC_F_DJAG_DITHER_VALUE_7,
	MCSC_F_DJAG_DITHER_VALUE_6,
	MCSC_F_DJAG_DITHER_VALUE_5,
	MCSC_F_DJAG_DITHER_THRES,
	MCSC_F_DJAG_SAT_CTRL,
	MCSC_F_DJAG_CP_HF_THRES,
	MCSC_F_DJAG_CP_ARBI_MODE,
	MCSC_F_DJAG_CP_ARBI_DENOM,
	MCSC_F_DJAG_CP_ARBI_MAX_COV_SHIFT,
	MCSC_F_DJAG_CP_ARBI_MAX_COV_OFFSET,
	MCSC_F_DJAG_DITHER_WHITE_LEVEL,
	MCSC_F_DJAG_DITHER_BLACK_LEVEL,
	MCSC_F_DJAG_DITHER_WB_THRES,
	MCSC_F_DBG_SC_0,
	MCSC_F_DBG_SC_1,
	MCSC_F_DBG_SC_2,
	MCSC_F_DBG_SC_3,
	MCSC_F_DBG_SC_4,
	MCSC_F_DBG_SC_5,
	MCSC_F_DBG_SC_6,
	MCSC_F_DBG_SC_7,
	MCSC_F_DBG_SC_8,
	MCSC_F_DBG_SC_9,
	MCSC_F_DBG_CAPTURE,
	MCSC_F_DBG_RELEASE,
	MCSC_F_WDMA0_WIDTH,
	MCSC_F_WDMA0_HEIGHT,
	MCSC_F_WDMA0_Y_STRIDE,
	MCSC_F_WDMA0_C_STRIDE,
	MCSC_F_WDMA0_10BIT_TYPE,
	MCSC_F_WDMA0_DATA_FORMAT,
	MCSC_F_WDMA0_BASE_ADDR_0,
	MCSC_F_WDMA0_BASE_ADDR_1,
	MCSC_F_WDMA0_BASE_ADDR_2,
	MCSC_F_WDMA0_ROUND_EN,
	MCSC_F_WDMA0_DITHER_EN,
	MCSC_F_WDMA0_FLIP_CONTROL,
	MCSC_F_WDMA0_CRC_RESULT0,
	MCSC_F_WDMA0_CRC_RESULT1,
	MCSC_F_WDMA0_CRC_RESULT2,
	MCSC_F_WDMA0_RGB_FORMAT,
	MCSC_F_WDMA0_RGB_EN,
	MCSC_F_WDMA0_MONO_EN,
	MCSC_F_WDMA1_WIDTH,
	MCSC_F_WDMA1_HEIGHT,
	MCSC_F_WDMA1_Y_STRIDE,
	MCSC_F_WDMA1_C_STRIDE,
	MCSC_F_WDMA1_10BIT_TYPE,
	MCSC_F_WDMA1_DATA_FORMAT,
	MCSC_F_WDMA1_BASE_ADDR_0,
	MCSC_F_WDMA1_BASE_ADDR_1,
	MCSC_F_WDMA1_BASE_ADDR_2,
	MCSC_F_WDMA1_ROUND_EN,
	MCSC_F_WDMA1_DITHER_EN,
	MCSC_F_WDMA1_FLIP_CONTROL,
	MCSC_F_WDMA1_CRC_RESULT0,
	MCSC_F_WDMA1_CRC_RESULT1,
	MCSC_F_WDMA1_CRC_RESULT2,
	MCSC_F_WDMA1_RGB_FORMAT,
	MCSC_F_WDMA1_RGB_EN,
	MCSC_F_WDMA1_MONO_EN,
	MCSC_F_WDMA2_WIDTH,
	MCSC_F_WDMA2_HEIGHT,
	MCSC_F_WDMA2_Y_STRIDE,
	MCSC_F_WDMA2_C_STRIDE,
	MCSC_F_WDMA2_10BIT_TYPE,
	MCSC_F_WDMA2_DATA_FORMAT,
	MCSC_F_WDMA2_BASE_ADDR_0,
	MCSC_F_WDMA2_BASE_ADDR_1,
	MCSC_F_WDMA2_BASE_ADDR_2,
	MCSC_F_WDMA2_ROUND_EN,
	MCSC_F_WDMA2_DITHER_EN,
	MCSC_F_WDMA2_FLIP_CONTROL,
	MCSC_F_WDMA2_CRC_RESULT0,
	MCSC_F_WDMA2_CRC_RESULT1,
	MCSC_F_WDMA2_CRC_RESULT2,
	MCSC_F_WDMA2_RGB_FORMAT,
	MCSC_F_WDMA2_RGB_EN,
	MCSC_F_WDMA2_MONO_EN,
	MCSC_F_WDMA0_BASE_ADDR_0_IDX1,
	MCSC_F_WDMA0_BASE_ADDR_1_IDX1,
	MCSC_F_WDMA0_BASE_ADDR_2_IDX1,
	MCSC_F_WDMA0_BASE_ADDR_0_IDX2,
	MCSC_F_WDMA0_BASE_ADDR_1_IDX2,
	MCSC_F_WDMA0_BASE_ADDR_2_IDX2,
	MCSC_F_WDMA0_BASE_ADDR_0_IDX3,
	MCSC_F_WDMA0_BASE_ADDR_1_IDX3,
	MCSC_F_WDMA0_BASE_ADDR_2_IDX3,
	MCSC_F_WDMA0_BASE_ADDR_0_IDX4,
	MCSC_F_WDMA0_BASE_ADDR_1_IDX4,
	MCSC_F_WDMA0_BASE_ADDR_2_IDX4,
	MCSC_F_WDMA0_BASE_ADDR_0_IDX5,
	MCSC_F_WDMA0_BASE_ADDR_1_IDX5,
	MCSC_F_WDMA0_BASE_ADDR_2_IDX5,
	MCSC_F_WDMA0_BASE_ADDR_0_IDX6,
	MCSC_F_WDMA0_BASE_ADDR_1_IDX6,
	MCSC_F_WDMA0_BASE_ADDR_2_IDX6,
	MCSC_F_WDMA0_BASE_ADDR_0_IDX7,
	MCSC_F_WDMA0_BASE_ADDR_1_IDX7,
	MCSC_F_WDMA0_BASE_ADDR_2_IDX7,
	MCSC_F_WDMA1_BASE_ADDR_0_IDX1,
	MCSC_F_WDMA1_BASE_ADDR_1_IDX1,
	MCSC_F_WDMA1_BASE_ADDR_2_IDX1,
	MCSC_F_WDMA1_BASE_ADDR_0_IDX2,
	MCSC_F_WDMA1_BASE_ADDR_1_IDX2,
	MCSC_F_WDMA1_BASE_ADDR_2_IDX2,
	MCSC_F_WDMA1_BASE_ADDR_0_IDX3,
	MCSC_F_WDMA1_BASE_ADDR_1_IDX3,
	MCSC_F_WDMA1_BASE_ADDR_2_IDX3,
	MCSC_F_WDMA1_BASE_ADDR_0_IDX4,
	MCSC_F_WDMA1_BASE_ADDR_1_IDX4,
	MCSC_F_WDMA1_BASE_ADDR_2_IDX4,
	MCSC_F_WDMA1_BASE_ADDR_0_IDX5,
	MCSC_F_WDMA1_BASE_ADDR_1_IDX5,
	MCSC_F_WDMA1_BASE_ADDR_2_IDX5,
	MCSC_F_WDMA1_BASE_ADDR_0_IDX6,
	MCSC_F_WDMA1_BASE_ADDR_1_IDX6,
	MCSC_F_WDMA1_BASE_ADDR_2_IDX6,
	MCSC_F_WDMA1_BASE_ADDR_0_IDX7,
	MCSC_F_WDMA1_BASE_ADDR_1_IDX7,
	MCSC_F_WDMA1_BASE_ADDR_2_IDX7,
	MCSC_F_WDMA2_BASE_ADDR_0_IDX1,
	MCSC_F_WDMA2_BASE_ADDR_1_IDX1,
	MCSC_F_WDMA2_BASE_ADDR_2_IDX1,
	MCSC_F_WDMA2_BASE_ADDR_0_IDX2,
	MCSC_F_WDMA2_BASE_ADDR_1_IDX2,
	MCSC_F_WDMA2_BASE_ADDR_2_IDX2,
	MCSC_F_WDMA2_BASE_ADDR_0_IDX3,
	MCSC_F_WDMA2_BASE_ADDR_1_IDX3,
	MCSC_F_WDMA2_BASE_ADDR_2_IDX3,
	MCSC_F_WDMA2_BASE_ADDR_0_IDX4,
	MCSC_F_WDMA2_BASE_ADDR_1_IDX4,
	MCSC_F_WDMA2_BASE_ADDR_2_IDX4,
	MCSC_F_WDMA2_BASE_ADDR_0_IDX5,
	MCSC_F_WDMA2_BASE_ADDR_1_IDX5,
	MCSC_F_WDMA2_BASE_ADDR_2_IDX5,
	MCSC_F_WDMA2_BASE_ADDR_0_IDX6,
	MCSC_F_WDMA2_BASE_ADDR_1_IDX6,
	MCSC_F_WDMA2_BASE_ADDR_2_IDX6,
	MCSC_F_WDMA2_BASE_ADDR_0_IDX7,
	MCSC_F_WDMA2_BASE_ADDR_1_IDX7,
	MCSC_F_WDMA2_BASE_ADDR_2_IDX7,
	MCSC_F_RGB_ALPHA,
	MCSC_F_RGB_SRC_Y_OFFSET,
	MCSC_F_RGB_COEF_C00,
	MCSC_F_RGB_COEF_C10,
	MCSC_F_RGB_COEF_C20,
	MCSC_F_RGB_COEF_C01,
	MCSC_F_RGB_COEF_C11,
	MCSC_F_RGB_COEF_C21,
	MCSC_F_RGB_COEF_C02,
	MCSC_F_RGB_COEF_C12,
	MCSC_F_RGB_COEF_C22,
	MCSC_F_RDMA_CLK_GATE_DISABLE,
	MCSC_F_WDMA_CLK_GATE_DISABLE,
	MCSC_F_WDMA0_SRAM_BASE,
	MCSC_F_WDMA1_SRAM_BASE,
	MCSC_F_WDMA2_SRAM_BASE,
	MCSC_F_RDMAOTF_WIDTH,
	MCSC_F_RDMAOTF_HEIGHT,
	MCSC_F_RDMAOTF_Y_STRIDE,
	MCSC_F_RDMAOTF_C_STRIDE,
	MCSC_F_RDMAOTF_10BIT_TYPE,
	MCSC_F_RDMAOTF_DATA_FORMAT,
	MCSC_F_RDMAOTF_BASE_ADDR_0,
	MCSC_F_RDMAOTF_BASE_ADDR_1,
	MCSC_F_RDMAOTF_BASE_ADDR_2,
	MCSC_F_RDMAOTF_DITHER_EN,
	MCSC_F_RDMAOTF_SWAP_TABLE,
	MCSC_F_RDMAOTF_BASE_ADDR_0_IDX1,
	MCSC_F_RDMAOTF_BASE_ADDR_1_IDX1,
	MCSC_F_RDMAOTF_BASE_ADDR_2_IDX1,
	MCSC_F_RDMAOTF_BASE_ADDR_0_IDX2,
	MCSC_F_RDMAOTF_BASE_ADDR_1_IDX2,
	MCSC_F_RDMAOTF_BASE_ADDR_2_IDX2,
	MCSC_F_RDMAOTF_BASE_ADDR_0_IDX3,
	MCSC_F_RDMAOTF_BASE_ADDR_1_IDX3,
	MCSC_F_RDMAOTF_BASE_ADDR_2_IDX3,
	MCSC_F_RDMAOTF_BASE_ADDR_0_IDX4,
	MCSC_F_RDMAOTF_BASE_ADDR_1_IDX4,
	MCSC_F_RDMAOTF_BASE_ADDR_2_IDX4,
	MCSC_F_RDMAOTF_BASE_ADDR_0_IDX5,
	MCSC_F_RDMAOTF_BASE_ADDR_1_IDX5,
	MCSC_F_RDMAOTF_BASE_ADDR_2_IDX5,
	MCSC_F_RDMAOTF_BASE_ADDR_0_IDX6,
	MCSC_F_RDMAOTF_BASE_ADDR_1_IDX6,
	MCSC_F_RDMAOTF_BASE_ADDR_2_IDX6,
	MCSC_F_RDMAOTF_BASE_ADDR_0_IDX7,
	MCSC_F_RDMAOTF_BASE_ADDR_1_IDX7,
	MCSC_F_RDMAOTF_BASE_ADDR_2_IDX7,
	MCSC_F_DBG_WDMA_WRESCHECK_0,
	MCSC_F_DBG_WDMA_WRESCHECK_1,
	MCSC_F_DBG_WDMA_WRESCHECK_2,
	MCSC_F_DBG_WDMA_WRESCHECK_3,
	MCSC_F_DBG_WDMA_WRESCHECK_4,
	MCSC_F_DBG_WDMA_WRESCHECK_5,
	MCSC_F_DBG_WDMA_EMPTY_0,
	MCSC_F_DBG_WDMA_EMPTY_1,
	MCSC_F_DBG_WDMA_POS_0,
	MCSC_F_DBG_WDMA_POS_1,
	MCSC_F_DBG_WDMA_POS_2,
	MCSC_F_DBG_WDMA_BUF_0,
	MCSC_F_DBG_WDMA_BUF_1,
	MCSC_F_DBG_WDMA_BUF_2,
	MCSC_F_DBG_RDMA_AXIACK_CNT_0,
	MCSC_F_DBG_RDMA_AXILAST_CNT_0,
	MCSC_F_DBG_RDMA_SRAM_RDONE_CNT_0,
	MCSC_F_DBG_RDMA_STATUS,
	MCSC_REG_FIELD_CNT
};

static const struct is_reg mcsc_regs[MCSC_REG_CNT] = {
	{0x0000, "SC_RESET_CTRL_GLOBAL"},
	{0x0004, "APB_CLK_GATE_CTRL"},
	{0x0010, "SCALER_RESET_STATUS"},
	{0x0014, "SCALER_RUNNING_STATUS"},
	{0x0018, "DMA_RUNNING_STATUS"},
	{0x001C, "SCALER_VERSION"},
	{0x0020, "SCALER_FAST_MODE_CTRL"},
	{0x0024, "SCALER_FAST_MODE_STATUS"},
	{0x0030, "MCSC_STALL_TIMEOUT_EN"},
	{0x0034, "MCSC_STALL_TIMEOUT_NUM"},
	{0x0100, "SCALER_ENABLE"},
	{0x0104, "SCALER_INPUT_TYPE"},
	{0x0108, "SCALER_INPUT_IMG_SIZE"},
	{0x010C, "SCALER_CLK_GATE"},
	{0x0110, "SCALER_INPUT_STATUS"},
	{0x0120, "SCALER_INTERRUPT"},
	{0x0124, "SCALER_INTERRUPT_MASK"},
	{0x0128, "SCALER_RDMA_START"},
	{0x0190, "SECU_CTRL_SEQID"},
	{0x0194, "SECU_CTRL_SEQID_SHADOW_RDMA"},
	{0x01A0, "SECU_CTRL_TZINFO_SEQID_0"},
	{0x01A4, "SECU_CTRL_TZINFO_SEQID_1"},
	{0x01A8, "SECU_CTRL_TZINFO_SEQID_2"},
	{0x01AC, "SECU_CTRL_TZINFO_SEQID_3"},
	{0x01B0, "SECU_CTRL_TZINFO_SEQID_4"},
	{0x01B4, "SECU_CTRL_TZINFO_SEQID_5"},
	{0x01B8, "SECU_CTRL_TZINFO_SEQID_6"},
	{0x01BC, "SECU_CTRL_TZINFO_SEQID_7"},
	{0x4130, "SHADOW_REG_CTRL"},
	{0x4134, "SHADOW_MEM_RD_CTRL"},
	{0x4138, "SHADOW_MEM_RD_SFR_ADDR"},
	{0x413C, "SHADOW_MEM_RD_SFR_DATA"},
	{0x0300, "SC0_CTRL"},
	{0x0304, "SC0_SRC_POS"},
	{0x0308, "SC0_SRC_SIZE"},
	{0x030C, "SC0_DST_SIZE"},
	{0x0310, "SC0_H_RATIO"},
	{0x0314, "SC0_V_RATIO"},
	{0x0318, "SC0_H_INIT_PHASE_OFFSET"},
	{0x031C, "SC0_V_INIT_PHASE_OFFSET"},
	{0x0320, "SC0_ROUND_MODE"},
	{0x0324, "SC0_V_COEFF_0AB"},
	{0x0328, "SC0_V_COEFF_0CD"},
	{0x032C, "SC0_V_COEFF_1AB"},
	{0x0330, "SC0_V_COEFF_1CD"},
	{0x0334, "SC0_V_COEFF_2AB"},
	{0x0338, "SC0_V_COEFF_2CD"},
	{0x033C, "SC0_V_COEFF_3AB"},
	{0x0340, "SC0_V_COEFF_3CD"},
	{0x0344, "SC0_V_COEFF_4AB"},
	{0x0348, "SC0_V_COEFF_4CD"},
	{0x034C, "SC0_V_COEFF_5AB"},
	{0x0350, "SC0_V_COEFF_5CD"},
	{0x0354, "SC0_V_COEFF_6AB"},
	{0x0358, "SC0_V_COEFF_6CD"},
	{0x035C, "SC0_V_COEFF_7AB"},
	{0x0360, "SC0_V_COEFF_7CD"},
	{0x0364, "SC0_V_COEFF_8AB"},
	{0x0368, "SC0_V_COEFF_8CD"},
	{0x036C, "SC0_H_COEFF_0AB"},
	{0x0370, "SC0_H_COEFF_0CD"},
	{0x0374, "SC0_H_COEFF_0EF"},
	{0x0378, "SC0_H_COEFF_0GH"},
	{0x037C, "SC0_H_COEFF_1AB"},
	{0x0380, "SC0_H_COEFF_1CD"},
	{0x0384, "SC0_H_COEFF_1EF"},
	{0x0388, "SC0_H_COEFF_1GH"},
	{0x038C, "SC0_H_COEFF_2AB"},
	{0x0390, "SC0_H_COEFF_2CD"},
	{0x0394, "SC0_H_COEFF_2EF"},
	{0x0398, "SC0_H_COEFF_2GH"},
	{0x039C, "SC0_H_COEFF_3AB"},
	{0x03A0, "SC0_H_COEFF_3CD"},
	{0x03A4, "SC0_H_COEFF_3EF"},
	{0x03A8, "SC0_H_COEFF_3GH"},
	{0x03AC, "SC0_H_COEFF_4AB"},
	{0x03B0, "SC0_H_COEFF_4CD"},
	{0x03B4, "SC0_H_COEFF_4EF"},
	{0x03B8, "SC0_H_COEFF_4GH"},
	{0x03BC, "SC0_H_COEFF_5AB"},
	{0x03C0, "SC0_H_COEFF_5CD"},
	{0x03C4, "SC0_H_COEFF_5EF"},
	{0x03C8, "SC0_H_COEFF_5GH"},
	{0x03CC, "SC0_H_COEFF_6AB"},
	{0x03D0, "SC0_H_COEFF_6CD"},
	{0x03D4, "SC0_H_COEFF_6EF"},
	{0x03D8, "SC0_H_COEFF_6GH"},
	{0x03DC, "SC0_H_COEFF_7AB"},
	{0x03E0, "SC0_H_COEFF_7CD"},
	{0x03E4, "SC0_H_COEFF_7EF"},
	{0x03E8, "SC0_H_COEFF_7GH"},
	{0x03EC, "SC0_H_COEFF_8AB"},
	{0x03F0, "SC0_H_COEFF_8CD"},
	{0x03F4, "SC0_H_COEFF_8EF"},
	{0x03F8, "SC0_H_COEFF_8GH"},
	{0x0400, "SC1_CTRL"},
	{0x0404, "SC1_SRC_POS"},
	{0x0408, "SC1_SRC_SIZE"},
	{0x040C, "SC1_DST_SIZE"},
	{0x0410, "SC1_H_RATIO"},
	{0x0414, "SC1_V_RATIO"},
	{0x0418, "SC1_H_INIT_PHASE_OFFSET"},
	{0x041C, "SC1_V_INIT_PHASE_OFFSET"},
	{0x0420, "SC1_ROUND_MODE"},
	{0x0424, "SC1_V_COEFF_0AB"},
	{0x0428, "SC1_V_COEFF_0CD"},
	{0x042C, "SC1_V_COEFF_1AB"},
	{0x0430, "SC1_V_COEFF_1CD"},
	{0x0434, "SC1_V_COEFF_2AB"},
	{0x0438, "SC1_V_COEFF_2CD"},
	{0x043C, "SC1_V_COEFF_3AB"},
	{0x0440, "SC1_V_COEFF_3CD"},
	{0x0444, "SC1_V_COEFF_4AB"},
	{0x0448, "SC1_V_COEFF_4CD"},
	{0x044C, "SC1_V_COEFF_5AB"},
	{0x0450, "SC1_V_COEFF_5CD"},
	{0x0454, "SC1_V_COEFF_6AB"},
	{0x0458, "SC1_V_COEFF_6CD"},
	{0x045C, "SC1_V_COEFF_7AB"},
	{0x0460, "SC1_V_COEFF_7CD"},
	{0x0464, "SC1_V_COEFF_8AB"},
	{0x0468, "SC1_V_COEFF_8CD"},
	{0x046C, "SC1_H_COEFF_0AB"},
	{0x0470, "SC1_H_COEFF_0CD"},
	{0x0474, "SC1_H_COEFF_0EF"},
	{0x0478, "SC1_H_COEFF_0GH"},
	{0x047C, "SC1_H_COEFF_1AB"},
	{0x0480, "SC1_H_COEFF_1CD"},
	{0x0484, "SC1_H_COEFF_1EF"},
	{0x0488, "SC1_H_COEFF_1GH"},
	{0x048C, "SC1_H_COEFF_2AB"},
	{0x0490, "SC1_H_COEFF_2CD"},
	{0x0494, "SC1_H_COEFF_2EF"},
	{0x0498, "SC1_H_COEFF_2GH"},
	{0x049C, "SC1_H_COEFF_3AB"},
	{0x04A0, "SC1_H_COEFF_3CD"},
	{0x04A4, "SC1_H_COEFF_3EF"},
	{0x04A8, "SC1_H_COEFF_3GH"},
	{0x04AC, "SC1_H_COEFF_4AB"},
	{0x04B0, "SC1_H_COEFF_4CD"},
	{0x04B4, "SC1_H_COEFF_4EF"},
	{0x04B8, "SC1_H_COEFF_4GH"},
	{0x04BC, "SC1_H_COEFF_5AB"},
	{0x04C0, "SC1_H_COEFF_5CD"},
	{0x04C4, "SC1_H_COEFF_5EF"},
	{0x04C8, "SC1_H_COEFF_5GH"},
	{0x04CC, "SC1_H_COEFF_6AB"},
	{0x04D0, "SC1_H_COEFF_6CD"},
	{0x04D4, "SC1_H_COEFF_6EF"},
	{0x04D8, "SC1_H_COEFF_6GH"},
	{0x04DC, "SC1_H_COEFF_7AB"},
	{0x04E0, "SC1_H_COEFF_7CD"},
	{0x04E4, "SC1_H_COEFF_7EF"},
	{0x04E8, "SC1_H_COEFF_7GH"},
	{0x04EC, "SC1_H_COEFF_8AB"},
	{0x04F0, "SC1_H_COEFF_8CD"},
	{0x04F4, "SC1_H_COEFF_8EF"},
	{0x04F8, "SC1_H_COEFF_8GH"},
	{0x0500, "SC2_CTRL"},
	{0x0504, "SC2_SRC_POS"},
	{0x0508, "SC2_SRC_SIZE"},
	{0x050C, "SC2_DST_SIZE"},
	{0x0510, "SC2_H_RATIO"},
	{0x0514, "SC2_V_RATIO"},
	{0x0518, "SC2_H_INIT_PHASE_OFFSET"},
	{0x051C, "SC2_V_INIT_PHASE_OFFSET"},
	{0x0520, "SC2_ROUND_MODE"},
	{0x0524, "SC2_V_COEFF_0AB"},
	{0x0528, "SC2_V_COEFF_0CD"},
	{0x052C, "SC2_V_COEFF_1AB"},
	{0x0530, "SC2_V_COEFF_1CD"},
	{0x0534, "SC2_V_COEFF_2AB"},
	{0x0538, "SC2_V_COEFF_2CD"},
	{0x053C, "SC2_V_COEFF_3AB"},
	{0x0540, "SC2_V_COEFF_3CD"},
	{0x0544, "SC2_V_COEFF_4AB"},
	{0x0548, "SC2_V_COEFF_4CD"},
	{0x054C, "SC2_V_COEFF_5AB"},
	{0x0550, "SC2_V_COEFF_5CD"},
	{0x0554, "SC2_V_COEFF_6AB"},
	{0x0558, "SC2_V_COEFF_6CD"},
	{0x055C, "SC2_V_COEFF_7AB"},
	{0x0560, "SC2_V_COEFF_7CD"},
	{0x0564, "SC2_V_COEFF_8AB"},
	{0x0568, "SC2_V_COEFF_8CD"},
	{0x056C, "SC2_H_COEFF_0AB"},
	{0x0570, "SC2_H_COEFF_0CD"},
	{0x0574, "SC2_H_COEFF_0EF"},
	{0x0578, "SC2_H_COEFF_0GH"},
	{0x057C, "SC2_H_COEFF_1AB"},
	{0x0580, "SC2_H_COEFF_1CD"},
	{0x0584, "SC2_H_COEFF_1EF"},
	{0x0588, "SC2_H_COEFF_1GH"},
	{0x058C, "SC2_H_COEFF_2AB"},
	{0x0590, "SC2_H_COEFF_2CD"},
	{0x0594, "SC2_H_COEFF_2EF"},
	{0x0598, "SC2_H_COEFF_2GH"},
	{0x059C, "SC2_H_COEFF_3AB"},
	{0x05A0, "SC2_H_COEFF_3CD"},
	{0x05A4, "SC2_H_COEFF_3EF"},
	{0x05A8, "SC2_H_COEFF_3GH"},
	{0x05AC, "SC2_H_COEFF_4AB"},
	{0x05B0, "SC2_H_COEFF_4CD"},
	{0x05B4, "SC2_H_COEFF_4EF"},
	{0x05B8, "SC2_H_COEFF_4GH"},
	{0x05BC, "SC2_H_COEFF_5AB"},
	{0x05C0, "SC2_H_COEFF_5CD"},
	{0x05C4, "SC2_H_COEFF_5EF"},
	{0x05C8, "SC2_H_COEFF_5GH"},
	{0x05CC, "SC2_H_COEFF_6AB"},
	{0x05D0, "SC2_H_COEFF_6CD"},
	{0x05D4, "SC2_H_COEFF_6EF"},
	{0x05D8, "SC2_H_COEFF_6GH"},
	{0x05DC, "SC2_H_COEFF_7AB"},
	{0x05E0, "SC2_H_COEFF_7CD"},
	{0x05E4, "SC2_H_COEFF_7EF"},
	{0x05E8, "SC2_H_COEFF_7GH"},
	{0x05EC, "SC2_H_COEFF_8AB"},
	{0x05F0, "SC2_H_COEFF_8CD"},
	{0x05F4, "SC2_H_COEFF_8EF"},
	{0x05F8, "SC2_H_COEFF_8GH"},
	{0x0800, "PC0_CTRL"},
	{0x0804, "PC0_IMG_SIZE"},
	{0x0808, "PC0_DST_SIZE"},
	{0x080C, "PC0_H_RATIO"},
	{0x0810, "PC0_V_RATIO"},
	{0x0814, "PC0_H_INIT_PHASE_OFFSET"},
	{0x0818, "PC0_V_INIT_PHASE_OFFSET"},
	{0x081C, "PC0_ROUND_MODE"},
	{0x0820, "PC0_COEFF_CTRL"},
	{0x0830, "PC0_STRIP_PRE_DST_SIZE"},
	{0x0834, "PC0_STRIP_IN_START_POS"},
	{0x0838, "PC0_OUT_CROP_POS"},
	{0x083C, "PC0_OUT_CROP_SIZE"},
	{0x0840, "PC0_CONV420_CTRL"},
	{0x0844, "PC0_CONV420_WEIGHT"},
	{0x0848, "PC0_BCHS_CTRL"},
	{0x084C, "PC0_BCHS_BC"},
	{0x0850, "PC0_BCHS_HS1"},
	{0x0854, "PC0_BCHS_HS2"},
	{0x0858, "PC0_BCHS_CLAMP_Y"},
	{0x085C, "PC0_BCHS_CLAMP_C"},
	{0x0864, "PC0_DMA_OUT_CTRL"},
	{0x0900, "PC1_CTRL"},
	{0x0904, "PC1_IMG_SIZE"},
	{0x0908, "PC1_DST_SIZE"},
	{0x090C, "PC1_H_RATIO"},
	{0x0910, "PC1_V_RATIO"},
	{0x0914, "PC1_H_INIT_PHASE_OFFSET"},
	{0x0918, "PC1_V_INIT_PHASE_OFFSET"},
	{0x091C, "PC1_ROUND_MODE"},
	{0x0920, "PC1_COEFF_CTRL"},
	{0x0930, "PC1_STRIP_PRE_DST_SIZE"},
	{0x0934, "PC1_STRIP_IN_START_POS"},
	{0x0938, "PC1_OUT_CROP_POS"},
	{0x093C, "PC1_OUT_CROP_SIZE"},
	{0x0940, "PC1_CONV420_CTRL"},
	{0x0944, "PC1_CONV420_WEIGHT"},
	{0x0948, "PC1_BCHS_CTRL"},
	{0x094C, "PC1_BCHS_BC"},
	{0x0950, "PC1_BCHS_HS1"},
	{0x0954, "PC1_BCHS_HS2"},
	{0x0958, "PC1_BCHS_CLAMP_Y"},
	{0x095C, "PC1_BCHS_CLAMP_C"},
	{0x0964, "PC1_DMA_OUT_CTRL"},
	{0x0A00, "PC2_CTRL"},
	{0x0A04, "PC2_IMG_SIZE"},
	{0x0A08, "PC2_DST_SIZE"},
	{0x0A0C, "PC2_H_RATIO"},
	{0x0A10, "PC2_V_RATIO"},
	{0x0A14, "PC2_H_INIT_PHASE_OFFSET"},
	{0x0A18, "PC2_V_INIT_PHASE_OFFSET"},
	{0x0A1C, "PC2_ROUND_MODE"},
	{0x0A20, "PC2_COEFF_CTRL"},
	{0x0A30, "PC2_STRIP_PRE_DST_SIZE"},
	{0x0A34, "PC2_STRIP_IN_START_POS"},
	{0x0A38, "PC2_OUT_CROP_POS"},
	{0x0A3C, "PC2_OUT_CROP_SIZE"},
	{0x0A40, "PC2_CONV420_CTRL"},
	{0x0A44, "PC2_CONV420_WEIGHT"},
	{0x0A48, "PC2_BCHS_CTRL"},
	{0x0A4C, "PC2_BCHS_BC"},
	{0x0A50, "PC2_BCHS_HS1"},
	{0x0A54, "PC2_BCHS_HS2"},
	{0x0A58, "PC2_BCHS_CLAMP_Y"},
	{0x0A5C, "PC2_BCHS_CLAMP_C"},
	{0x0A64, "PC2_DMA_OUT_CTRL"},
	{0x1000, "HWFC_SWRESET"},
	{0x1004, "HWFC_MODE"},
	{0x1008, "HWFC_REGION_IDX_BIN"},
	{0x100C, "HWFC_REGION_IDX_GRAY"},
	{0x1010, "HWFC_CURR_REGION"},
	{0x1014, "HWFC_CONFIG_IMAGE_A"},
	{0x1018, "HWFC_TOTAL_IMAGE_BYTE0_A"},
	{0x101C, "HWFC_TOTAL_WIDTH_BYTE0_A"},
	{0x1020, "HWFC_TOTAL_IMAGE_BYTE1_A"},
	{0x1024, "HWFC_TOTAL_WIDTH_BYTE1_A"},
	{0x1028, "HWFC_TOTAL_IMAGE_BYTE2_A"},
	{0x102C, "HWFC_TOTAL_WIDTH_BYTE2_A"},
	{0x1030, "HWFC_CONFIG_IMAGE_B"},
	{0x1034, "HWFC_TOTAL_IMAGE_BYTE0_B"},
	{0x1038, "HWFC_TOTAL_WIDTH_BYTE0_B"},
	{0x103C, "HWFC_TOTAL_IMAGE_BYTE1_B"},
	{0x1040, "HWFC_TOTAL_WIDTH_BYTE1_B"},
	{0x1044, "HWFC_TOTAL_IMAGE_BYTE2_B"},
	{0x1048, "HWFC_TOTAL_WIDTH_BYTE2_B"},
	{0x1050, "HWFC_INDEX_RESET"},
	{0x1054, "HWFC_ENABLE_AUTO_CLEAR"},
	{0x0F00, "SC0_STRIP_PRE_DST_SIZE"},
	{0x0F04, "SC0_STRIP_IN_START_POS"},
	{0x0F08, "SC0_OUT_CROP_POS"},
	{0x0F0C, "SC0_OUT_CROP_SIZE"},
	{0x0F10, "SC1_STRIP_PRE_DST_SIZE"},
	{0x0F14, "SC1_STRIP_IN_START_POS"},
	{0x0F18, "SC1_OUT_CROP_POS"},
	{0x0F1C, "SC1_OUT_CROP_SIZE"},
	{0x0F20, "SC2_STRIP_PRE_DST_SIZE"},
	{0x0F24, "SC2_STRIP_IN_START_POS"},
	{0x0F28, "SC2_OUT_CROP_POS"},
	{0x0F2C, "SC2_OUT_CROP_SIZE"},
	{0x1400, "DJAG_CTRL"},
	{0x1404, "DJAG_IMG_SIZE"},
	{0x1408, "DJAG_PS_SRC_POS"},
	{0x140C, "DJAG_PS_SRC_SIZE"},
	{0x1410, "DJAG_PS_DST_SIZE"},
	{0x1414, "DJAG_PS_H_RATIO"},
	{0x1418, "DJAG_PS_V_RATIO"},
	{0x141C, "DJAG_PS_H_INIT_PHASE_OFFSET"},
	{0x1420, "DJAG_PS_V_INIT_PHASE_OFFSET"},
	{0x1424, "DJAG_PS_ROUND_MODE"},
	{0x1430, "DJAG0_PS_STRIP_PRE_DST_SIZE"},
	{0x1434, "DJAG_PS_STRIP_IN_START_POS"},
	{0x1438, "DJAG_OUT_CROP_POS"},
	{0x143C, "DJAG_OUT_CROP_SIZE"},
	{0x1440, "DJAG_XFILTER_DEJAGGING_COEFF"},
	{0x1444, "DJAG_THRES_1X5_MATCHING"},
	{0x1448, "DJAG_THRES_SHOOTING_DETECT_0"},
	{0x144C, "DJAG_THRES_SHOOTING_DETECT_1"},
	{0x1450, "DJAG_LFSR_SEED_0"},
	{0x1454, "DJAG_LFSR_SEED_1"},
	{0x1458, "DJAG_LFSR_SEED_2"},
	{0x145C, "DJAG_DITHER_VALUE_04"},
	{0x1460, "DJAG_DITHER_VALUE_58"},
	{0x1464, "DJAG_DITHER_THRES"},
	{0x1468, "DJAG_CP_HF_THRES"},
	{0x146C, "DJAG_CP_ARBI"},
	{0x1470, "DJAG_DITHER_WB"},
	{0x1F00, "DBG_SC_0"},
	{0x1F04, "DBG_SC_1"},
	{0x1F08, "DBG_SC_2"},
	{0x1F0C, "DBG_SC_3"},
	{0x1F10, "DBG_SC_4"},
	{0x1F14, "DBG_SC_5"},
	{0x1F18, "DBG_SC_6"},
	{0x1F1C, "DBG_SC_7"},
	{0x1F20, "DBG_SC_8"},
	{0x1F24, "DBG_SC_9"},
	{0x1FF8, "DBG_CAPTURE_CTRL"},
	{0x1FFC, "DBG_RELEASE_CTRL"},
	{0x2000, "WDMA0_IMG_SIZE"},
	{0x2004, "WDMA0_STRIDE"},
	{0x2008, "WDMA0_10BIT_TYPE"},
	{0x200C, "WDMA0_DATA_FORMAT"},
	{0x2010, "WDMA0_BASE_ADDR_0"},
	{0x2014, "WDMA0_BASE_ADDR_1"},
	{0x2018, "WDMA0_BASE_ADDR_2"},
	{0x2028, "WDMA0_DITHER"},
	{0x2030, "WDMA0_FLIP_CONTROL"},
	{0x2034, "WDMA0_CRC_RESULT0"},
	{0x2038, "WDMA0_CRC_RESULT1"},
	{0x203C, "WDMA0_CRC_RESULT2"},
	{0x2048, "WDMA0_RGB_CTRL"},
	{0x204C, "WDMA0_MONO_CTRL"},
	{0x2100, "WDMA1_IMG_SIZE"},
	{0x2104, "WDMA1_STRIDE"},
	{0x2108, "WDMA1_10BIT_TYPE"},
	{0x210C, "WDMA1_DATA_FORMAT"},
	{0x2110, "WDMA1_BASE_ADDR_0"},
	{0x2114, "WDMA1_BASE_ADDR_1"},
	{0x2118, "WDMA1_BASE_ADDR_2"},
	{0x2128, "WDMA1_DITHER"},
	{0x2130, "WDMA1_FLIP_CONTROL"},
	{0x2134, "WDMA1_CRC_RESULT0"},
	{0x2138, "WDMA1_CRC_RESULT1"},
	{0x213C, "WDMA1_CRC_RESULT2"},
	{0x2148, "WDMA1_RGB_CTRL"},
	{0x214C, "WDMA1_MONO_CTRL"},
	{0x2200, "WDMA2_IMG_SIZE"},
	{0x2204, "WDMA2_STRIDE"},
	{0x2208, "WDMA2_10BIT_TYPE"},
	{0x220C, "WDMA2_DATA_FORMAT"},
	{0x2210, "WDMA2_BASE_ADDR_0"},
	{0x2214, "WDMA2_BASE_ADDR_1"},
	{0x2218, "WDMA2_BASE_ADDR_2"},
	{0x2228, "WDMA2_DITHER"},
	{0x2230, "WDMA2_FLIP_CONTROL"},
	{0x2234, "WDMA2_CRC_RESULT0"},
	{0x2238, "WDMA2_CRC_RESULT1"},
	{0x223C, "WDMA2_CRC_RESULT2"},
	{0x2248, "WDMA2_RGB_CTRL"},
	{0x224C, "WDMA2_MONO_CTRL"},
	{0x2720, "WDMA0_BASE_ADDR_0_IDX1"},
	{0x2724, "WDMA0_BASE_ADDR_1_IDX1"},
	{0x2728, "WDMA0_BASE_ADDR_2_IDX1"},
	{0x2740, "WDMA0_BASE_ADDR_0_IDX2"},
	{0x2744, "WDMA0_BASE_ADDR_1_IDX2"},
	{0x2748, "WDMA0_BASE_ADDR_2_IDX2"},
	{0x2760, "WDMA0_BASE_ADDR_0_IDX3"},
	{0x2764, "WDMA0_BASE_ADDR_1_IDX3"},
	{0x2768, "WDMA0_BASE_ADDR_2_IDX3"},
	{0x2780, "WDMA0_BASE_ADDR_0_IDX4"},
	{0x2784, "WDMA0_BASE_ADDR_1_IDX4"},
	{0x2788, "WDMA0_BASE_ADDR_2_IDX4"},
	{0x27A0, "WDMA0_BASE_ADDR_0_IDX5"},
	{0x27A4, "WDMA0_BASE_ADDR_1_IDX5"},
	{0x27A8, "WDMA0_BASE_ADDR_2_IDX5"},
	{0x27C0, "WDMA0_BASE_ADDR_0_IDX6"},
	{0x27C4, "WDMA0_BASE_ADDR_1_IDX6"},
	{0x27C8, "WDMA0_BASE_ADDR_2_IDX6"},
	{0x27E0, "WDMA0_BASE_ADDR_0_IDX7"},
	{0x27E4, "WDMA0_BASE_ADDR_1_IDX7"},
	{0x27E8, "WDMA0_BASE_ADDR_2_IDX7"},
	{0x2820, "WDMA1_BASE_ADDR_0_IDX1"},
	{0x2824, "WDMA1_BASE_ADDR_1_IDX1"},
	{0x2828, "WDMA1_BASE_ADDR_2_IDX1"},
	{0x2840, "WDMA1_BASE_ADDR_0_IDX2"},
	{0x2844, "WDMA1_BASE_ADDR_1_IDX2"},
	{0x2848, "WDMA1_BASE_ADDR_2_IDX2"},
	{0x2860, "WDMA1_BASE_ADDR_0_IDX3"},
	{0x2864, "WDMA1_BASE_ADDR_1_IDX3"},
	{0x2868, "WDMA1_BASE_ADDR_2_IDX3"},
	{0x2880, "WDMA1_BASE_ADDR_0_IDX4"},
	{0x2884, "WDMA1_BASE_ADDR_1_IDX4"},
	{0x2888, "WDMA1_BASE_ADDR_2_IDX4"},
	{0x28A0, "WDMA1_BASE_ADDR_0_IDX5"},
	{0x28A4, "WDMA1_BASE_ADDR_1_IDX5"},
	{0x28A8, "WDMA1_BASE_ADDR_2_IDX5"},
	{0x28C0, "WDMA1_BASE_ADDR_0_IDX6"},
	{0x28C4, "WDMA1_BASE_ADDR_1_IDX6"},
	{0x28C8, "WDMA1_BASE_ADDR_2_IDX6"},
	{0x28E0, "WDMA1_BASE_ADDR_0_IDX7"},
	{0x28E4, "WDMA1_BASE_ADDR_1_IDX7"},
	{0x28E8, "WDMA1_BASE_ADDR_2_IDX7"},
	{0x2920, "WDMA2_BASE_ADDR_0_IDX1"},
	{0x2924, "WDMA2_BASE_ADDR_1_IDX1"},
	{0x2928, "WDMA2_BASE_ADDR_2_IDX1"},
	{0x2940, "WDMA2_BASE_ADDR_0_IDX2"},
	{0x2944, "WDMA2_BASE_ADDR_1_IDX2"},
	{0x2948, "WDMA2_BASE_ADDR_2_IDX2"},
	{0x2960, "WDMA2_BASE_ADDR_0_IDX3"},
	{0x2964, "WDMA2_BASE_ADDR_1_IDX3"},
	{0x2968, "WDMA2_BASE_ADDR_2_IDX3"},
	{0x2980, "WDMA2_BASE_ADDR_0_IDX4"},
	{0x2984, "WDMA2_BASE_ADDR_1_IDX4"},
	{0x2988, "WDMA2_BASE_ADDR_2_IDX4"},
	{0x29A0, "WDMA2_BASE_ADDR_0_IDX5"},
	{0x29A4, "WDMA2_BASE_ADDR_1_IDX5"},
	{0x29A8, "WDMA2_BASE_ADDR_2_IDX5"},
	{0x29C0, "WDMA2_BASE_ADDR_0_IDX6"},
	{0x29C4, "WDMA2_BASE_ADDR_1_IDX6"},
	{0x29C8, "WDMA2_BASE_ADDR_2_IDX6"},
	{0x29E0, "WDMA2_BASE_ADDR_0_IDX7"},
	{0x29E4, "WDMA2_BASE_ADDR_1_IDX7"},
	{0x29E8, "WDMA2_BASE_ADDR_2_IDX7"},
	{0x2E00, "WDMA_RGB_OFFSET"},
	{0x2E04, "WDMA_RGB_COEF_0"},
	{0x2E08, "WDMA_RGB_COEF_1"},
	{0x2E0C, "WDMA_RGB_COEF_2"},
	{0x2E10, "WDMA_RGB_COEF_3"},
	{0x2E14, "WDMA_RGB_COEF_4"},
	{0x2F00, "DMA_CLK_GATE_DISABLE"},
	{0x2F04, "WDMA0_SRAM_BASE"},
	{0x2F08, "WDMA1_SRAM_BASE"},
	{0x2F0C, "WDMA2_SRAM_BASE"},
	{0x3000, "RDMAOTF_IMG_SIZE"},
	{0x3004, "RDMAOTF_STRIDE"},
	{0x3008, "RDMAOTF_10BIT_TYPE"},
	{0x300C, "RDMAOTF_DATA_FORMAT"},
	{0x3010, "RDMAOTF_BASE_ADDR_0"},
	{0x3014, "RDMAOTF_BASE_ADDR_1"},
	{0x3018, "RDMAOTF_BASE_ADDR_2"},
	{0x3028, "RDMAOTF_DITHER"},
	{0x302C, "RDMAOTF_SWAP_TABLE"},
	{0x3720, "RDMAOTF_BASE_ADDR_0_IDX1"},
	{0x3724, "RDMAOTF_BASE_ADDR_1_IDX1"},
	{0x3728, "RDMAOTF_BASE_ADDR_2_IDX1"},
	{0x3740, "RDMAOTF_BASE_ADDR_0_IDX2"},
	{0x3744, "RDMAOTF_BASE_ADDR_1_IDX2"},
	{0x3748, "RDMAOTF_BASE_ADDR_2_IDX2"},
	{0x3760, "RDMAOTF_BASE_ADDR_0_IDX3"},
	{0x3764, "RDMAOTF_BASE_ADDR_1_IDX3"},
	{0x3768, "RDMAOTF_BASE_ADDR_2_IDX3"},
	{0x3780, "RDMAOTF_BASE_ADDR_0_IDX4"},
	{0x3784, "RDMAOTF_BASE_ADDR_1_IDX4"},
	{0x3788, "RDMAOTF_BASE_ADDR_2_IDX4"},
	{0x37A0, "RDMAOTF_BASE_ADDR_0_IDX5"},
	{0x37A4, "RDMAOTF_BASE_ADDR_1_IDX5"},
	{0x37A8, "RDMAOTF_BASE_ADDR_2_IDX5"},
	{0x37C0, "RDMAOTF_BASE_ADDR_0_IDX6"},
	{0x37C4, "RDMAOTF_BASE_ADDR_1_IDX6"},
	{0x37C8, "RDMAOTF_BASE_ADDR_2_IDX6"},
	{0x37E0, "RDMAOTF_BASE_ADDR_0_IDX7"},
	{0x37E4, "RDMAOTF_BASE_ADDR_1_IDX7"},
	{0x37E8, "RDMAOTF_BASE_ADDR_2_IDX7"},
	{0x3F00, "DBG_WDMA_WRESCHECK_0"},
	{0x3F04, "DBG_WDMA_WRESCHECK_1"},
	{0x3F08, "DBG_WDMA_WRESCHECK_2"},
	{0x3F0C, "DBG_WDMA_WRESCHECK_3"},
	{0x3F10, "DBG_WDMA_WRESCHECK_4"},
	{0x3F14, "DBG_WDMA_WRESCHECK_5"},
	{0x3F18, "DBG_WDMA_EMPTY_0"},
	{0x3F1C, "DBG_WDMA_EMPTY_1"},
	{0x3F20, "DBG_WDMA_POS_0"},
	{0x3F24, "DBG_WDMA_POS_1"},
	{0x3F28, "DBG_WDMA_POS_2"},
	{0x3F2C, "DBG_WDMA_BUF_0"},
	{0x3F30, "DBG_WDMA_BUF_1"},
	{0x3F34, "DBG_WDMA_BUF_2"},
	{0x3F38, "DBG_RDMA_AXIACK_CNT_0"},
	{0x3F3C, "DBG_RDMA_AXILAST_CNT_0"},
	{0x3F40, "DBG_RDMA_SRAM_RDONE_CNT_0"},
	{0x3F44, "DBG_RDMA_STATUS"},
};

/* RiW : write only / RWi : Read only  / RW : read write */
static const struct is_field mcsc_fields[MCSC_REG_FIELD_CNT] = {
	{"SW_RESET_GLOBAL", 0, 1, RIW, 0x0},
	{"QCH_STATUS", 16, 16, RWI, 0xDBA7},
	{"QACTIVE_ENABLE", 1, 1, RW, 0x0},
	{"APB_CLK_GATE_DISABLE", 0, 1, RW, 0x0},
	{"SW_RESET_GLOBAL_STATUS", 0, 1, RWI, 0x0},
	{"DJAG_BUSY", 26, 1, RWI, 0x0},
	{"OTF_IN_VALID_V", 21, 1, RWI, 0x0},
	{"OTF_IN_VALID_H", 20, 1, RWI, 0x0},
	{"OTF_IN_VALID_D", 19, 1, RWI, 0x0},
	{"OTF_IN_PRE_STALL_EN", 18, 1, RWI, 0x0},
	{"OTF_IN_PRE_STALL", 17, 1, RWI, 0x0},
	{"MCSC_TOP_BUSY", 16, 1, RWI, 0x0},
	{"PC2_BCHS_RUNNING", 12, 1, RWI, 0x0},
	{"PC2_CONV420_RUNNING", 11, 1, RWI, 0x0},
	{"PC2_POST_SC_RUNNING", 10, 1, RWI, 0x0},
	{"PC1_BCHS_RUNNING", 9, 1, RWI, 0x0},
	{"PC1_CONV420_RUNNING", 8, 1, RWI, 0x0},
	{"PC1_POST_SC_RUNNING", 7, 1, RWI, 0x0},
	{"PC0_BCHS_RUNNING", 6, 1, RWI, 0x0},
	{"PC0_CONV420_RUNNING", 5, 1, RWI, 0x0},
	{"PC0_POST_SC_RUNNING", 4, 1, RWI, 0x0},
	{"SC2_RUNNING", 3, 1, RWI, 0x0},
	{"SC1_RUNNING", 2, 1, RWI, 0x0},
	{"SC0_RUNNING", 1, 1, RWI, 0x0},
	{"SCALER_IDLE", 0, 1, RWI, 0x1},
	{"RDMA_OTF_BUSY", 5, 1, RWI, 0x0},
	{"WDMA2_BUSY", 2, 1, RWI, 0x0},
	{"WDMA1_BUSY", 1, 1, RWI, 0x0},
	{"WDMA0_BUSY", 0, 1, RWI, 0x0},
	{"MCSC_VERSION", 0, 32, RWI, 0x10200000},
	{"FAST_MODE_NUM_MINUS1", 4, 3, RW, 0x0},
	{"FAST_MODE_EN", 0, 1, RW, 0x0},
	{"FAST_MODE_FRAME_CNT", 8, 3, RWI, 0x0},
	{"FAST_MODE_ERROR_STATUS", 0, 8, RWI, 0x0},
	{"MCSC_STALL_TIMEOUT_EN", 0, 1, RW, 0x0},
	{"MCSC_STALL_TIMEOUT_NUM", 0, 32, RW, 0xFFFFFFFF},
	{"SCALER_ENABLE", 0, 1, RW, 0x0},
	{"SCALER_INPUT_TYPE", 0, 1, RW, 0x0},
	{"SCALER_INPUT_IMG_HSIZE", 16, 14, RW, 0x0},
	{"SCALER_INPUT_IMG_VSIZE", 0, 14, RW, 0x0},
	{"LB_CTRL_CLK_GATE_DISABLE", 1, 1, RW, 0x0},
	{"CORE_GLOBAL_CLK_GATE_DISABLE", 0, 1, RW, 0x0},
	{"CUR_HORIZONTAL_CNT", 16, 14, RWI, 0x0},
	{"CUR_VERTICAL_CNT", 0, 14, RWI, 0x0},
	{"STALL_TIMEOUT_INT_0", 24, 1, RW, 0x0},
	{"FM_SUB_FRAME_START_INT", 21, 1, RW, 0x0},
	{"FM_SUB_FRAME_FINISH_INT", 20, 1, RW, 0x0},
	{"SHADOW_COPY_FINISH_OVER_INT", 17, 1, RW, 0x0},
	{"SHADOW_COPY_FINISH_INT", 16, 1, RW, 0x0},
	{"INPUT_FRAME_CRUSH_INT", 12, 1, RW, 0x0},
	{"SCALER_OVERFLOW_INT", 11, 1, RW, 0x0},
	{"INPUT_VERTICAL_UNF_INT", 10, 1, RW, 0x0},
	{"INPUT_VERTICAL_OVF_INT", 9, 1, RW, 0x0},
	{"INPUT_HORIZONTAL_UNF_INT", 8, 1, RW, 0x0},
	{"INPUT_HORIZONTAL_OVF_INT", 7, 1, RW, 0x0},
	{"CORE_FINISH_INT", 3, 1, RW, 0x0},
	{"WDMA_FINISH_INT", 2, 1, RW, 0x0},
	{"FRAME_START_INT", 1, 1, RW, 0x0},
	{"FRAME_END_INT", 0, 1, RW, 0x0},
	{"STALL_TIMEOUT_INT_MASK_0", 24, 1, RW, 0x0},
	{"FM_SUB_FRAME_START_INT_MASK", 21, 1, RW, 0x1},
	{"FM_SUB_FRAME_FINISH_INT_MASK", 20, 1, RW, 0x1},
	{"SHADOW_COPY_FINISH_OVER_INT_MASK", 17, 1, RW, 0x0},
	{"SHADOW_COPY_FINISH_INT_MASK", 16, 1, RW, 0x0},
	{"INPUT_FRAME_CRUSH_INT_MASK", 12, 1, RW, 0x0},
	{"SCALER_OVERFLOW_INT_MASK", 11, 1, RW, 0x0},
	{"INPUT_VERTICAL_UNF_INT_MASK", 10, 1, RW, 0x0},
	{"INPUT_VERTICAL_OVF_INT_MASK", 9, 1, RW, 0x0},
	{"INPUT_HORIZONTAL_UNF_INT_MASK", 8, 1, RW, 0x0},
	{"INPUT_HORIZONTAL_OVF_INT_MASK", 7, 1, RW, 0x0},
	{"CORE_FINISH_INT_MASK", 3, 1, RW, 0x0},
	{"WDMA_FINISH_INT_MASK", 2, 1, RW, 0x0},
	{"FRAME_START_INT_MASK", 1, 1, RW, 0x0},
	{"FRAME_END_INT_MASK", 0, 1, RW, 0x0},
	{"SCALER_RDMA_START", 0, 1, RIW, 0x0},
	{"SECU_CTRL_SEQID", 0, 3, RWI, 0x0},
	{"SECU_CTRL_SEQID_SHADOW_RDMA", 0, 3, RW, 0x0},
	{"SECU_CTRL_TZINFO_SEQID_0", 0, 32, RW, 0x0},
	{"SECU_CTRL_TZINFO_SEQID_1", 0, 32, RW, 0x0},
	{"SECU_CTRL_TZINFO_SEQID_2", 0, 32, RW, 0x0},
	{"SECU_CTRL_TZINFO_SEQID_3", 0, 32, RW, 0x0},
	{"SECU_CTRL_TZINFO_SEQID_4", 0, 32, RW, 0x0},
	{"SECU_CTRL_TZINFO_SEQID_5", 0, 32, RW, 0x0},
	{"SECU_CTRL_TZINFO_SEQID_6", 0, 32, RW, 0x0},
	{"SECU_CTRL_TZINFO_SEQID_7", 0, 32, RW, 0x0},
	{"SHADOW_FSM_STATUS_0", 4, 5, RWI, 0x0},
	{"SHADOW_RD_BUSY_0", 3, 1, RWI, 0x0},
	{"SHADOW_WR_BUSY_0", 2, 1, RWI, 0x0},
	{"SHADOW_WR_FINISH_0", 1, 1, RW, 0x0},
	{"SHADOW_WR_START_0", 0, 1, RW, 0x0},
	{"SHADOW_MEM_RD_EN_0", 16, 1, RW, 0x0},
	{"SHADOW_MEM_RD_ADDR_0", 0, 10, RW, 0x0},
	{"SHADOW_MEM_RD_SFR_ADDR", 0, 16, RWI, 0x0},
	{"SHADOW_MEM_RD_SFR_DATA", 0, 32, RWI, 0x0},
	{"SC0_OUT_CROP_ENABLE", 9, 1, RW, 0x0},
	{"SC0_STRIP_ENABLE", 8, 1, RW, 0x0},
	{"SC0_CLK_GATE_DISABLE", 3, 1, RW, 0x0},
	{"SC0_BYPASS", 1, 1, RW, 0x0},
	{"SC0_ENABLE", 0, 1, RW, 0x0},
	{"SC0_SRC_HPOS", 16, 14, RW, 0x0},
	{"SC0_SRC_VPOS", 0, 14, RW, 0x0},
	{"SC0_SRC_HSIZE", 16, 14, RW, 0x0},
	{"SC0_SRC_VSIZE", 0, 14, RW, 0x0},
	{"SC0_DST_HSIZE", 16, 14, RW, 0x0},
	{"SC0_DST_VSIZE", 0, 14, RW, 0x0},
	{"SC0_H_RATIO", 0, 28, RW, 0x100000},
	{"SC0_V_RATIO", 0, 28, RW, 0x100000},
	{"SC0_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0},
	{"SC0_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0},
	{"SC0_ROUND_MODE", 0, 1, RW, 0x1},
	{"SC0_V_COEFF_0B", 16, 11, RW, 0x200},
	{"SC0_V_COEFF_0A", 0, 11, RW, 0x0},
	{"SC0_V_COEFF_0D", 16, 11, RW, 0x0},
	{"SC0_V_COEFF_0C", 0, 11, RW, 0x0},
	{"SC0_V_COEFF_1B", 16, 11, RW, 0x1FC},
	{"SC0_V_COEFF_1A", 0, 11, RW, 0x7F1},
	{"SC0_V_COEFF_1D", 16, 11, RW, 0x7FF},
	{"SC0_V_COEFF_1C", 0, 11, RW, 0x14},
	{"SC0_V_COEFF_2B", 16, 11, RW, 0x1EF},
	{"SC0_V_COEFF_2A", 0, 11, RW, 0x7E7},
	{"SC0_V_COEFF_2D", 16, 11, RW, 0x7FD},
	{"SC0_V_COEFF_2C", 0, 11, RW, 0x2D},
	{"SC0_V_COEFF_3B", 16, 11, RW, 0x1D9},
	{"SC0_V_COEFF_3A", 0, 11, RW, 0x7E1},
	{"SC0_V_COEFF_3D", 16, 11, RW, 0x7FB},
	{"SC0_V_COEFF_3C", 0, 11, RW, 0x4B},
	{"SC0_V_COEFF_4B", 16, 11, RW, 0x1BB},
	{"SC0_V_COEFF_4A", 0, 11, RW, 0x7DF},
	{"SC0_V_COEFF_4D", 16, 11, RW, 0x7F8},
	{"SC0_V_COEFF_4C", 0, 11, RW, 0x6E},
	{"SC0_V_COEFF_5B", 16, 11, RW, 0x198},
	{"SC0_V_COEFF_5A", 0, 11, RW, 0x7DF},
	{"SC0_V_COEFF_5D", 16, 11, RW, 0x7F5},
	{"SC0_V_COEFF_5C", 0, 11, RW, 0x94},
	{"SC0_V_COEFF_6B", 16, 11, RW, 0x16F},
	{"SC0_V_COEFF_6A", 0, 11, RW, 0x7E1},
	{"SC0_V_COEFF_6D", 16, 11, RW, 0x7F2},
	{"SC0_V_COEFF_6C", 0, 11, RW, 0xBE},
	{"SC0_V_COEFF_7B", 16, 11, RW, 0x144},
	{"SC0_V_COEFF_7A", 0, 11, RW, 0x7E5},
	{"SC0_V_COEFF_7D", 16, 11, RW, 0x7ED},
	{"SC0_V_COEFF_7C", 0, 11, RW, 0xEA},
	{"SC0_V_COEFF_8B", 16, 11, RW, 0x117},
	{"SC0_V_COEFF_8A", 0, 11, RW, 0x7E9},
	{"SC0_V_COEFF_8D", 16, 11, RW, 0x7E9},
	{"SC0_V_COEFF_8C", 0, 11, RW, 0x117},
	{"SC0_H_COEFF_0B", 16, 11, RW, 0x0},
	{"SC0_H_COEFF_0A", 0, 11, RW, 0x0},
	{"SC0_H_COEFF_0D", 16, 11, RW, 0x200},
	{"SC0_H_COEFF_0C", 0, 11, RW, 0x0},
	{"SC0_H_COEFF_0F", 16, 11, RW, 0x0},
	{"SC0_H_COEFF_0E", 0, 11, RW, 0x0},
	{"SC0_H_COEFF_0H", 16, 11, RW, 0x0},
	{"SC0_H_COEFF_0G", 0, 11, RW, 0x0},
	{"SC0_H_COEFF_1B", 16, 11, RW, 0x8},
	{"SC0_H_COEFF_1A", 0, 11, RW, 0x7FE},
	{"SC0_H_COEFF_1D", 16, 11, RW, 0x1FD},
	{"SC0_H_COEFF_1C", 0, 11, RW, 0x7E7},
	{"SC0_H_COEFF_1F", 16, 11, RW, 0x7F7},
	{"SC0_H_COEFF_1E", 0, 11, RW, 0x1E},
	{"SC0_H_COEFF_1H", 16, 11, RW, 0x7FF},
	{"SC0_H_COEFF_1G", 0, 11, RW, 0x2},
	{"SC0_H_COEFF_2B", 16, 11, RW, 0xE},
	{"SC0_H_COEFF_2A", 0, 11, RW, 0x7FC},
	{"SC0_H_COEFF_2D", 16, 11, RW, 0x1F3},
	{"SC0_H_COEFF_2C", 0, 11, RW, 0x7D2},
	{"SC0_H_COEFF_2F", 16, 11, RW, 0x7ED},
	{"SC0_H_COEFF_2E", 0, 11, RW, 0x40},
	{"SC0_H_COEFF_2H", 16, 11, RW, 0x7FF},
	{"SC0_H_COEFF_2G", 0, 11, RW, 0x5},
	{"SC0_H_COEFF_3B", 16, 11, RW, 0x14},
	{"SC0_H_COEFF_3A", 0, 11, RW, 0x7FB},
	{"SC0_H_COEFF_3D", 16, 11, RW, 0x1E2},
	{"SC0_H_COEFF_3C", 0, 11, RW, 0x7C2},
	{"SC0_H_COEFF_3F", 16, 11, RW, 0x7E2},
	{"SC0_H_COEFF_3E", 0, 11, RW, 0x65},
	{"SC0_H_COEFF_3H", 16, 11, RW, 0x7FE},
	{"SC0_H_COEFF_3G", 0, 11, RW, 0x8},
	{"SC0_H_COEFF_4B", 16, 11, RW, 0x17},
	{"SC0_H_COEFF_4A", 0, 11, RW, 0x7FA},
	{"SC0_H_COEFF_4D", 16, 11, RW, 0x1CA},
	{"SC0_H_COEFF_4C", 0, 11, RW, 0x7B7},
	{"SC0_H_COEFF_4F", 16, 11, RW, 0x7D7},
	{"SC0_H_COEFF_4E", 0, 11, RW, 0x8E},
	{"SC0_H_COEFF_4H", 16, 11, RW, 0x7FD},
	{"SC0_H_COEFF_4G", 0, 11, RW, 0xC},
	{"SC0_H_COEFF_5B", 16, 11, RW, 0x19},
	{"SC0_H_COEFF_5A", 0, 11, RW, 0x7FA},
	{"SC0_H_COEFF_5D", 16, 11, RW, 0x1AD},
	{"SC0_H_COEFF_5C", 0, 11, RW, 0x7B0},
	{"SC0_H_COEFF_5F", 16, 11, RW, 0x7CB},
	{"SC0_H_COEFF_5E", 0, 11, RW, 0xB9},
	{"SC0_H_COEFF_5H", 16, 11, RW, 0x7FD},
	{"SC0_H_COEFF_5G", 0, 11, RW, 0xF},
	{"SC0_H_COEFF_6B", 16, 11, RW, 0x1A},
	{"SC0_H_COEFF_6A", 0, 11, RW, 0x7FA},
	{"SC0_H_COEFF_6D", 16, 11, RW, 0x18B},
	{"SC0_H_COEFF_6C", 0, 11, RW, 0x7AD},
	{"SC0_H_COEFF_6F", 16, 11, RW, 0x7C1},
	{"SC0_H_COEFF_6E", 0, 11, RW, 0xE4},
	{"SC0_H_COEFF_6H", 16, 11, RW, 0x7FC},
	{"SC0_H_COEFF_6G", 0, 11, RW, 0x13},
	{"SC0_H_COEFF_7B", 16, 11, RW, 0x19},
	{"SC0_H_COEFF_7A", 0, 11, RW, 0x7FA},
	{"SC0_H_COEFF_7D", 16, 11, RW, 0x165},
	{"SC0_H_COEFF_7C", 0, 11, RW, 0x7AE},
	{"SC0_H_COEFF_7F", 16, 11, RW, 0x7B9},
	{"SC0_H_COEFF_7E", 0, 11, RW, 0x111},
	{"SC0_H_COEFF_7H", 16, 11, RW, 0x7FB},
	{"SC0_H_COEFF_7G", 0, 11, RW, 0x15},
	{"SC0_H_COEFF_8B", 16, 11, RW, 0x17},
	{"SC0_H_COEFF_8A", 0, 11, RW, 0x7FB},
	{"SC0_H_COEFF_8D", 16, 11, RW, 0x13C},
	{"SC0_H_COEFF_8C", 0, 11, RW, 0x7B2},
	{"SC0_H_COEFF_8F", 16, 11, RW, 0x7B2},
	{"SC0_H_COEFF_8E", 0, 11, RW, 0x13C},
	{"SC0_H_COEFF_8H", 16, 11, RW, 0x7FB},
	{"SC0_H_COEFF_8G", 0, 11, RW, 0x17},
	{"SC1_OUT_CROP_ENABLE", 9, 1, RW, 0x0},
	{"SC1_STRIP_ENABLE", 8, 1, RW, 0x0},
	{"SC1_CLK_GATE_DISABLE", 3, 1, RW, 0x0},
	{"SC1_BYPASS", 1, 1, RW, 0x0},
	{"SC1_ENABLE", 0, 1, RW, 0x0},
	{"SC1_SRC_HPOS", 16, 14, RW, 0x0},
	{"SC1_SRC_VPOS", 0, 14, RW, 0x0},
	{"SC1_SRC_HSIZE", 16, 14, RW, 0x0},
	{"SC1_SRC_VSIZE", 0, 14, RW, 0x0},
	{"SC1_DST_HSIZE", 16, 14, RW, 0x0},
	{"SC1_DST_VSIZE", 0, 14, RW, 0x0},
	{"SC1_H_RATIO", 0, 28, RW, 0x100000},
	{"SC1_V_RATIO", 0, 28, RW, 0x100000},
	{"SC1_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0},
	{"SC1_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0},
	{"SC1_ROUND_MODE", 0, 1, RW, 0x1},
	{"SC1_V_COEFF_0B", 16, 11, RW, 0x200},
	{"SC1_V_COEFF_0A", 0, 11, RW, 0x0},
	{"SC1_V_COEFF_0D", 16, 11, RW, 0x0},
	{"SC1_V_COEFF_0C", 0, 11, RW, 0x0},
	{"SC1_V_COEFF_1B", 16, 11, RW, 0x1FC},
	{"SC1_V_COEFF_1A", 0, 11, RW, 0x7F1},
	{"SC1_V_COEFF_1D", 16, 11, RW, 0x7FF},
	{"SC1_V_COEFF_1C", 0, 11, RW, 0x14},
	{"SC1_V_COEFF_2B", 16, 11, RW, 0x1EF},
	{"SC1_V_COEFF_2A", 0, 11, RW, 0x7E7},
	{"SC1_V_COEFF_2D", 16, 11, RW, 0x7FD},
	{"SC1_V_COEFF_2C", 0, 11, RW, 0x2D},
	{"SC1_V_COEFF_3B", 16, 11, RW, 0x1D9},
	{"SC1_V_COEFF_3A", 0, 11, RW, 0x7E1},
	{"SC1_V_COEFF_3D", 16, 11, RW, 0x7FB},
	{"SC1_V_COEFF_3C", 0, 11, RW, 0x4B},
	{"SC1_V_COEFF_4B", 16, 11, RW, 0x1BB},
	{"SC1_V_COEFF_4A", 0, 11, RW, 0x7DF},
	{"SC1_V_COEFF_4D", 16, 11, RW, 0x7F8},
	{"SC1_V_COEFF_4C", 0, 11, RW, 0x6E},
	{"SC1_V_COEFF_5B", 16, 11, RW, 0x198},
	{"SC1_V_COEFF_5A", 0, 11, RW, 0x7DF},
	{"SC1_V_COEFF_5D", 16, 11, RW, 0x7F5},
	{"SC1_V_COEFF_5C", 0, 11, RW, 0x94},
	{"SC1_V_COEFF_6B", 16, 11, RW, 0x16F},
	{"SC1_V_COEFF_6A", 0, 11, RW, 0x7E1},
	{"SC1_V_COEFF_6D", 16, 11, RW, 0x7F2},
	{"SC1_V_COEFF_6C", 0, 11, RW, 0xBE},
	{"SC1_V_COEFF_7B", 16, 11, RW, 0x144},
	{"SC1_V_COEFF_7A", 0, 11, RW, 0x7E5},
	{"SC1_V_COEFF_7D", 16, 11, RW, 0x7ED},
	{"SC1_V_COEFF_7C", 0, 11, RW, 0xEA},
	{"SC1_V_COEFF_8B", 16, 11, RW, 0x117},
	{"SC1_V_COEFF_8A", 0, 11, RW, 0x7E9},
	{"SC1_V_COEFF_8D", 16, 11, RW, 0x7E9},
	{"SC1_V_COEFF_8C", 0, 11, RW, 0x117},
	{"SC1_H_COEFF_0B", 16, 11, RW, 0x0},
	{"SC1_H_COEFF_0A", 0, 11, RW, 0x0},
	{"SC1_H_COEFF_0D", 16, 11, RW, 0x200},
	{"SC1_H_COEFF_0C", 0, 11, RW, 0x0},
	{"SC1_H_COEFF_0F", 16, 11, RW, 0x0},
	{"SC1_H_COEFF_0E", 0, 11, RW, 0x0},
	{"SC1_H_COEFF_0H", 16, 11, RW, 0x0},
	{"SC1_H_COEFF_0G", 0, 11, RW, 0x0},
	{"SC1_H_COEFF_1B", 16, 11, RW, 0x8},
	{"SC1_H_COEFF_1A", 0, 11, RW, 0x7FE},
	{"SC1_H_COEFF_1D", 16, 11, RW, 0x1FD},
	{"SC1_H_COEFF_1C", 0, 11, RW, 0x7E7},
	{"SC1_H_COEFF_1F", 16, 11, RW, 0x7F7},
	{"SC1_H_COEFF_1E", 0, 11, RW, 0x1E},
	{"SC1_H_COEFF_1H", 16, 11, RW, 0x7FF},
	{"SC1_H_COEFF_1G", 0, 11, RW, 0x2},
	{"SC1_H_COEFF_2B", 16, 11, RW, 0xE},
	{"SC1_H_COEFF_2A", 0, 11, RW, 0x7FC},
	{"SC1_H_COEFF_2D", 16, 11, RW, 0x1F3},
	{"SC1_H_COEFF_2C", 0, 11, RW, 0x7D2},
	{"SC1_H_COEFF_2F", 16, 11, RW, 0x7ED},
	{"SC1_H_COEFF_2E", 0, 11, RW, 0x40},
	{"SC1_H_COEFF_2H", 16, 11, RW, 0x7FF},
	{"SC1_H_COEFF_2G", 0, 11, RW, 0x5},
	{"SC1_H_COEFF_3B", 16, 11, RW, 0x14},
	{"SC1_H_COEFF_3A", 0, 11, RW, 0x7FB},
	{"SC1_H_COEFF_3D", 16, 11, RW, 0x1E2},
	{"SC1_H_COEFF_3C", 0, 11, RW, 0x7C2},
	{"SC1_H_COEFF_3F", 16, 11, RW, 0x7E2},
	{"SC1_H_COEFF_3E", 0, 11, RW, 0x65},
	{"SC1_H_COEFF_3H", 16, 11, RW, 0x7FE},
	{"SC1_H_COEFF_3G", 0, 11, RW, 0x8},
	{"SC1_H_COEFF_4B", 16, 11, RW, 0x17},
	{"SC1_H_COEFF_4A", 0, 11, RW, 0x7FA},
	{"SC1_H_COEFF_4D", 16, 11, RW, 0x1CA},
	{"SC1_H_COEFF_4C", 0, 11, RW, 0x7B7},
	{"SC1_H_COEFF_4F", 16, 11, RW, 0x7D7},
	{"SC1_H_COEFF_4E", 0, 11, RW, 0x8E},
	{"SC1_H_COEFF_4H", 16, 11, RW, 0x7FD},
	{"SC1_H_COEFF_4G", 0, 11, RW, 0xC},
	{"SC1_H_COEFF_5B", 16, 11, RW, 0x19},
	{"SC1_H_COEFF_5A", 0, 11, RW, 0x7FA},
	{"SC1_H_COEFF_5D", 16, 11, RW, 0x1AD},
	{"SC1_H_COEFF_5C", 0, 11, RW, 0x7B0},
	{"SC1_H_COEFF_5F", 16, 11, RW, 0x7CB},
	{"SC1_H_COEFF_5E", 0, 11, RW, 0xB9},
	{"SC1_H_COEFF_5H", 16, 11, RW, 0x7FD},
	{"SC1_H_COEFF_5G", 0, 11, RW, 0xF},
	{"SC1_H_COEFF_6B", 16, 11, RW, 0x1A},
	{"SC1_H_COEFF_6A", 0, 11, RW, 0x7FA},
	{"SC1_H_COEFF_6D", 16, 11, RW, 0x18B},
	{"SC1_H_COEFF_6C", 0, 11, RW, 0x7AD},
	{"SC1_H_COEFF_6F", 16, 11, RW, 0x7C1},
	{"SC1_H_COEFF_6E", 0, 11, RW, 0xE4},
	{"SC1_H_COEFF_6H", 16, 11, RW, 0x7FC},
	{"SC1_H_COEFF_6G", 0, 11, RW, 0x13},
	{"SC1_H_COEFF_7B", 16, 11, RW, 0x19},
	{"SC1_H_COEFF_7A", 0, 11, RW, 0x7FA},
	{"SC1_H_COEFF_7D", 16, 11, RW, 0x165},
	{"SC1_H_COEFF_7C", 0, 11, RW, 0x7AE},
	{"SC1_H_COEFF_7F", 16, 11, RW, 0x7B9},
	{"SC1_H_COEFF_7E", 0, 11, RW, 0x111},
	{"SC1_H_COEFF_7H", 16, 11, RW, 0x7FB},
	{"SC1_H_COEFF_7G", 0, 11, RW, 0x15},
	{"SC1_H_COEFF_8B", 16, 11, RW, 0x17},
	{"SC1_H_COEFF_8A", 0, 11, RW, 0x7FB},
	{"SC1_H_COEFF_8D", 16, 11, RW, 0x13C},
	{"SC1_H_COEFF_8C", 0, 11, RW, 0x7B2},
	{"SC1_H_COEFF_8F", 16, 11, RW, 0x7B2},
	{"SC1_H_COEFF_8E", 0, 11, RW, 0x13C},
	{"SC1_H_COEFF_8H", 16, 11, RW, 0x7FB},
	{"SC1_H_COEFF_8G", 0, 11, RW, 0x17},
	{"SC2_OUT_CROP_ENABLE", 9, 1, RW, 0x0},
	{"SC2_STRIP_ENABLE", 8, 1, RW, 0x0},
	{"SC2_CLK_GATE_DISABLE", 3, 1, RW, 0x0},
	{"SC2_BYPASS", 1, 1, RW, 0x0},
	{"SC2_ENABLE", 0, 1, RW, 0x0},
	{"SC2_SRC_HPOS", 16, 14, RW, 0x0},
	{"SC2_SRC_VPOS", 0, 14, RW, 0x0},
	{"SC2_SRC_HSIZE", 16, 14, RW, 0x0},
	{"SC2_SRC_VSIZE", 0, 14, RW, 0x0},
	{"SC2_DST_HSIZE", 16, 14, RW, 0x0},
	{"SC2_DST_VSIZE", 0, 14, RW, 0x0},
	{"SC2_H_RATIO", 0, 28, RW, 0x100000},
	{"SC2_V_RATIO", 0, 28, RW, 0x100000},
	{"SC2_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0},
	{"SC2_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0},
	{"SC2_ROUND_MODE", 0, 1, RW, 0x1},
	{"SC2_V_COEFF_0B", 16, 11, RW, 0x200},
	{"SC2_V_COEFF_0A", 0, 11, RW, 0x0},
	{"SC2_V_COEFF_0D", 16, 11, RW, 0x0},
	{"SC2_V_COEFF_0C", 0, 11, RW, 0x0},
	{"SC2_V_COEFF_1B", 16, 11, RW, 0x1FC},
	{"SC2_V_COEFF_1A", 0, 11, RW, 0x7F1},
	{"SC2_V_COEFF_1D", 16, 11, RW, 0x7FF},
	{"SC2_V_COEFF_1C", 0, 11, RW, 0x14},
	{"SC2_V_COEFF_2B", 16, 11, RW, 0x1EF},
	{"SC2_V_COEFF_2A", 0, 11, RW, 0x7E7},
	{"SC2_V_COEFF_2D", 16, 11, RW, 0x7FD},
	{"SC2_V_COEFF_2C", 0, 11, RW, 0x2D},
	{"SC2_V_COEFF_3B", 16, 11, RW, 0x1D9},
	{"SC2_V_COEFF_3A", 0, 11, RW, 0x7E1},
	{"SC2_V_COEFF_3D", 16, 11, RW, 0x7FB},
	{"SC2_V_COEFF_3C", 0, 11, RW, 0x4B},
	{"SC2_V_COEFF_4B", 16, 11, RW, 0x1BB},
	{"SC2_V_COEFF_4A", 0, 11, RW, 0x7DF},
	{"SC2_V_COEFF_4D", 16, 11, RW, 0x7F8},
	{"SC2_V_COEFF_4C", 0, 11, RW, 0x6E},
	{"SC2_V_COEFF_5B", 16, 11, RW, 0x198},
	{"SC2_V_COEFF_5A", 0, 11, RW, 0x7DF},
	{"SC2_V_COEFF_5D", 16, 11, RW, 0x7F5},
	{"SC2_V_COEFF_5C", 0, 11, RW, 0x94},
	{"SC2_V_COEFF_6B", 16, 11, RW, 0x16F},
	{"SC2_V_COEFF_6A", 0, 11, RW, 0x7E1},
	{"SC2_V_COEFF_6D", 16, 11, RW, 0x7F2},
	{"SC2_V_COEFF_6C", 0, 11, RW, 0xBE},
	{"SC2_V_COEFF_7B", 16, 11, RW, 0x144},
	{"SC2_V_COEFF_7A", 0, 11, RW, 0x7E5},
	{"SC2_V_COEFF_7D", 16, 11, RW, 0x7ED},
	{"SC2_V_COEFF_7C", 0, 11, RW, 0xEA},
	{"SC2_V_COEFF_8B", 16, 11, RW, 0x117},
	{"SC2_V_COEFF_8A", 0, 11, RW, 0x7E9},
	{"SC2_V_COEFF_8D", 16, 11, RW, 0x7E9},
	{"SC2_V_COEFF_8C", 0, 11, RW, 0x117},
	{"SC2_H_COEFF_0B", 16, 11, RW, 0x0},
	{"SC2_H_COEFF_0A", 0, 11, RW, 0x0},
	{"SC2_H_COEFF_0D", 16, 11, RW, 0x200},
	{"SC2_H_COEFF_0C", 0, 11, RW, 0x0},
	{"SC2_H_COEFF_0F", 16, 11, RW, 0x0},
	{"SC2_H_COEFF_0E", 0, 11, RW, 0x0},
	{"SC2_H_COEFF_0H", 16, 11, RW, 0x0},
	{"SC2_H_COEFF_0G", 0, 11, RW, 0x0},
	{"SC2_H_COEFF_1B", 16, 11, RW, 0x8},
	{"SC2_H_COEFF_1A", 0, 11, RW, 0x7FE},
	{"SC2_H_COEFF_1D", 16, 11, RW, 0x1FD},
	{"SC2_H_COEFF_1C", 0, 11, RW, 0x7E7},
	{"SC2_H_COEFF_1F", 16, 11, RW, 0x7F7},
	{"SC2_H_COEFF_1E", 0, 11, RW, 0x1E},
	{"SC2_H_COEFF_1H", 16, 11, RW, 0x7FF},
	{"SC2_H_COEFF_1G", 0, 11, RW, 0x2},
	{"SC2_H_COEFF_2B", 16, 11, RW, 0xE},
	{"SC2_H_COEFF_2A", 0, 11, RW, 0x7FC},
	{"SC2_H_COEFF_2D", 16, 11, RW, 0x1F3},
	{"SC2_H_COEFF_2C", 0, 11, RW, 0x7D2},
	{"SC2_H_COEFF_2F", 16, 11, RW, 0x7ED},
	{"SC2_H_COEFF_2E", 0, 11, RW, 0x40},
	{"SC2_H_COEFF_2H", 16, 11, RW, 0x7FF},
	{"SC2_H_COEFF_2G", 0, 11, RW, 0x5},
	{"SC2_H_COEFF_3B", 16, 11, RW, 0x14},
	{"SC2_H_COEFF_3A", 0, 11, RW, 0x7FB},
	{"SC2_H_COEFF_3D", 16, 11, RW, 0x1E2},
	{"SC2_H_COEFF_3C", 0, 11, RW, 0x7C2},
	{"SC2_H_COEFF_3F", 16, 11, RW, 0x7E2},
	{"SC2_H_COEFF_3E", 0, 11, RW, 0x65},
	{"SC2_H_COEFF_3H", 16, 11, RW, 0x7FE},
	{"SC2_H_COEFF_3G", 0, 11, RW, 0x8},
	{"SC2_H_COEFF_4B", 16, 11, RW, 0x17},
	{"SC2_H_COEFF_4A", 0, 11, RW, 0x7FA},
	{"SC2_H_COEFF_4D", 16, 11, RW, 0x1CA},
	{"SC2_H_COEFF_4C", 0, 11, RW, 0x7B7},
	{"SC2_H_COEFF_4F", 16, 11, RW, 0x7D7},
	{"SC2_H_COEFF_4E", 0, 11, RW, 0x8E},
	{"SC2_H_COEFF_4H", 16, 11, RW, 0x7FD},
	{"SC2_H_COEFF_4G", 0, 11, RW, 0xC},
	{"SC2_H_COEFF_5B", 16, 11, RW, 0x19},
	{"SC2_H_COEFF_5A", 0, 11, RW, 0x7FA},
	{"SC2_H_COEFF_5D", 16, 11, RW, 0x1AD},
	{"SC2_H_COEFF_5C", 0, 11, RW, 0x7B0},
	{"SC2_H_COEFF_5F", 16, 11, RW, 0x7CB},
	{"SC2_H_COEFF_5E", 0, 11, RW, 0xB9},
	{"SC2_H_COEFF_5H", 16, 11, RW, 0x7FD},
	{"SC2_H_COEFF_5G", 0, 11, RW, 0xF},
	{"SC2_H_COEFF_6B", 16, 11, RW, 0x1A},
	{"SC2_H_COEFF_6A", 0, 11, RW, 0x7FA},
	{"SC2_H_COEFF_6D", 16, 11, RW, 0x18B},
	{"SC2_H_COEFF_6C", 0, 11, RW, 0x7AD},
	{"SC2_H_COEFF_6F", 16, 11, RW, 0x7C1},
	{"SC2_H_COEFF_6E", 0, 11, RW, 0xE4},
	{"SC2_H_COEFF_6H", 16, 11, RW, 0x7FC},
	{"SC2_H_COEFF_6G", 0, 11, RW, 0x13},
	{"SC2_H_COEFF_7B", 16, 11, RW, 0x19},
	{"SC2_H_COEFF_7A", 0, 11, RW, 0x7FA},
	{"SC2_H_COEFF_7D", 16, 11, RW, 0x165},
	{"SC2_H_COEFF_7C", 0, 11, RW, 0x7AE},
	{"SC2_H_COEFF_7F", 16, 11, RW, 0x7B9},
	{"SC2_H_COEFF_7E", 0, 11, RW, 0x111},
	{"SC2_H_COEFF_7H", 16, 11, RW, 0x7FB},
	{"SC2_H_COEFF_7G", 0, 11, RW, 0x15},
	{"SC2_H_COEFF_8B", 16, 11, RW, 0x17},
	{"SC2_H_COEFF_8A", 0, 11, RW, 0x7FB},
	{"SC2_H_COEFF_8D", 16, 11, RW, 0x13C},
	{"SC2_H_COEFF_8C", 0, 11, RW, 0x7B2},
	{"SC2_H_COEFF_8F", 16, 11, RW, 0x7B2},
	{"SC2_H_COEFF_8E", 0, 11, RW, 0x13C},
	{"SC2_H_COEFF_8H", 16, 11, RW, 0x7FB},
	{"SC2_H_COEFF_8G", 0, 11, RW, 0x17},
	{"PC0_OUT_CROP_ENABLE", 9, 1, RW, 0x0},
	{"PC0_STRIP_ENABLE", 8, 1, RW, 0x0},
	{"PC0_LB_CTRL_CLK_GATE_DISABLE", 4, 1, RW, 0x0},
	{"PC0_BCHS_CLK_GATE_DISABLE", 3, 1, RW, 0x0},
	{"PC0_CONV420_CLK_GATE_DISABLE", 2, 1, RW, 0x0},
	{"PC0_CLK_GATE_DISABLE", 1, 1, RW, 0x0},
	{"PC0_ENABLE", 0, 1, RW, 0x0},
	{"PC0_IMG_HSIZE", 16, 14, RW, 0x0},
	{"PC0_IMG_VSIZE", 0, 14, RW, 0x0},
	{"PC0_DST_HSIZE", 16, 14, RW, 0x0},
	{"PC0_DST_VSIZE", 0, 14, RW, 0x0},
	{"PC0_H_RATIO", 0, 24, RW, 0x100000},
	{"PC0_V_RATIO", 0, 24, RW, 0x100000},
	{"PC0_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0},
	{"PC0_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0},
	{"PC0_ROUND_MODE", 0, 1, RW, 0x1},
	{"PC0_H_COEFF_SEL", 16, 3, RW, 0x0},
	{"PC0_V_COEFF_SEL", 0, 3, RW, 0x0},
	{"PC0_STRIP_PRE_DST_SIZE_H", 16, 14, RW, 0x0},
	{"PC0_STRIP_IN_START_POS_H", 16, 14, RW, 0x0},
	{"PC0_OUT_CROP_POS_H", 16, 14, RW, 0x0},
	{"PC0_OUT_CROP_POS_V", 0, 14, RW, 0x0},
	{"PC0_OUT_CROP_SIZE_H", 16, 14, RW, 0x0},
	{"PC0_OUT_CROP_SIZE_V", 0, 14, RW, 0x0},
	{"PC0_CONV420_USE_PC2_MEM", 2, 1, RW, 0x0},
	{"PC0_CONV420_BYPASS_LINE", 1, 1, RW, 0x0},
	{"PC0_CONV420_ENABLE", 0, 1, RW, 0x0},
	{"PC0_CONV420_WEIGHT", 0, 5, RW, 0x8},
	{"PC0_BCHS_ENABLE", 0, 1, RW, 0x0},
	{"PC0_BCHS_Y_OFFSET", 16, 10, RW, 0x0},
	{"PC0_BCHS_Y_GAIN", 0, 14, RW, 0x400},
	{"PC0_BCHS_C_GAIN_01", 16, 15, RW, 0x0},
	{"PC0_BCHS_C_GAIN_00", 0, 15, RW, 0x400},
	{"PC0_BCHS_C_GAIN_11", 16, 15, RW, 0x400},
	{"PC0_BCHS_C_GAIN_10", 0, 15, RW, 0x0},
	{"PC0_BCHS_Y_CLAMP_MAX", 16, 10, RW, 0x3FF},
	{"PC0_BCHS_Y_CLAMP_MIN", 0, 10, RW, 0x0},
	{"PC0_BCHS_C_CLAMP_MAX", 16, 10, RW, 0x3FF},
	{"PC0_BCHS_C_CLAMP_MIN", 0, 10, RW, 0x0},
	{"PC0_DMA_OUT_ENABLE", 0, 1, RW, 0x0},
	{"PC1_OUT_CROP_ENABLE", 9, 1, RW, 0x0},
	{"PC1_STRIP_ENABLE", 8, 1, RW, 0x0},
	{"PC1_LB_CTRL_CLK_GATE_DISABLE", 4, 1, RW, 0x0},
	{"PC1_BCHS_CLK_GATE_DISABLE", 3, 1, RW, 0x0},
	{"PC1_CONV420_CLK_GATE_DISABLE", 2, 1, RW, 0x0},
	{"PC1_CLK_GATE_DISABLE", 1, 1, RW, 0x0},
	{"PC1_ENABLE", 0, 1, RW, 0x0},
	{"PC1_IMG_HSIZE", 16, 14, RW, 0x0},
	{"PC1_IMG_VSIZE", 0, 14, RW, 0x0},
	{"PC1_DST_HSIZE", 16, 14, RW, 0x0},
	{"PC1_DST_VSIZE", 0, 14, RW, 0x0},
	{"PC1_H_RATIO", 0, 24, RW, 0x100000},
	{"PC1_V_RATIO", 0, 24, RW, 0x100000},
	{"PC1_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0},
	{"PC1_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0},
	{"PC1_ROUND_MODE", 0, 1, RW, 0x1},
	{"PC1_H_COEFF_SEL", 16, 3, RW, 0x0},
	{"PC1_V_COEFF_SEL", 0, 3, RW, 0x0},
	{"PC1_STRIP_PRE_DST_SIZE_H", 16, 14, RW, 0x0},
	{"PC1_STRIP_IN_START_POS_H", 16, 14, RW, 0x0},
	{"PC1_OUT_CROP_POS_H", 16, 14, RW, 0x0},
	{"PC1_OUT_CROP_POS_V", 0, 14, RW, 0x0},
	{"PC1_OUT_CROP_SIZE_H", 16, 14, RW, 0x0},
	{"PC1_OUT_CROP_SIZE_V", 0, 14, RW, 0x0},
	{"PC1_CONV420_BYPASS_LINE", 1, 1, RW, 0x0},
	{"PC1_CONV420_ENABLE", 0, 1, RW, 0x0},
	{"PC1_CONV420_WEIGHT", 0, 5, RW, 0x8},
	{"PC1_BCHS_ENABLE", 0, 1, RW, 0x0},
	{"PC1_BCHS_Y_OFFSET", 16, 10, RW, 0x0},
	{"PC1_BCHS_Y_GAIN", 0, 14, RW, 0x400},
	{"PC1_BCHS_C_GAIN_01", 16, 15, RW, 0x0},
	{"PC1_BCHS_C_GAIN_00", 0, 15, RW, 0x400},
	{"PC1_BCHS_C_GAIN_11", 16, 15, RW, 0x400},
	{"PC1_BCHS_C_GAIN_10", 0, 15, RW, 0x0},
	{"PC1_BCHS_Y_CLAMP_MAX", 16, 10, RW, 0x3FF},
	{"PC1_BCHS_Y_CLAMP_MIN", 0, 10, RW, 0x0},
	{"PC1_BCHS_C_CLAMP_MAX", 16, 10, RW, 0x3FF},
	{"PC1_BCHS_C_CLAMP_MIN", 0, 10, RW, 0x0},
	{"PC1_DMA_OUT_ENABLE", 0, 1, RW, 0x0},
	{"PC2_OUT_CROP_ENABLE", 9, 1, RW, 0x0},
	{"PC2_STRIP_ENABLE", 8, 1, RW, 0x0},
	{"PC2_LB_CTRL_CLK_GATE_DISABLE", 4, 1, RW, 0x0},
	{"PC2_BCHS_CLK_GATE_DISABLE", 3, 1, RW, 0x0},
	{"PC2_CONV420_CLK_GATE_DISABLE", 2, 1, RW, 0x0},
	{"PC2_CLK_GATE_DISABLE", 1, 1, RW, 0x0},
	{"PC2_ENABLE", 0, 1, RW, 0x0},
	{"PC2_IMG_HSIZE", 16, 14, RW, 0x0},
	{"PC2_IMG_VSIZE", 0, 14, RW, 0x0},
	{"PC2_DST_HSIZE", 16, 14, RW, 0x0},
	{"PC2_DST_VSIZE", 0, 14, RW, 0x0},
	{"PC2_H_RATIO", 0, 24, RW, 0x100000},
	{"PC2_V_RATIO", 0, 24, RW, 0x100000},
	{"PC2_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0},
	{"PC2_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0},
	{"PC2_ROUND_MODE", 0, 1, RW, 0x1},
	{"PC2_H_COEFF_SEL", 16, 3, RW, 0x0},
	{"PC2_V_COEFF_SEL", 0, 3, RW, 0x0},
	{"PC2_STRIP_PRE_DST_SIZE_H", 16, 14, RW, 0x0},
	{"PC2_STRIP_IN_START_POS_H", 16, 14, RW, 0x0},
	{"PC2_OUT_CROP_POS_H", 16, 14, RW, 0x0},
	{"PC2_OUT_CROP_POS_V", 0, 14, RW, 0x0},
	{"PC2_OUT_CROP_SIZE_H", 16, 14, RW, 0x0},
	{"PC2_OUT_CROP_SIZE_V", 0, 14, RW, 0x0},
	{"PC2_CONV420_BYPASS_LINE", 1, 1, RW, 0x0},
	{"PC2_CONV420_ENABLE", 0, 1, RW, 0x0},
	{"PC2_CONV420_WEIGHT", 0, 5, RW, 0x8},
	{"PC2_BCHS_ENABLE", 0, 1, RW, 0x0},
	{"PC2_BCHS_Y_OFFSET", 16, 10, RW, 0x0},
	{"PC2_BCHS_Y_GAIN", 0, 14, RW, 0x400},
	{"PC2_BCHS_C_GAIN_01", 16, 15, RW, 0x0},
	{"PC2_BCHS_C_GAIN_00", 0, 15, RW, 0x400},
	{"PC2_BCHS_C_GAIN_11", 16, 15, RW, 0x400},
	{"PC2_BCHS_C_GAIN_10", 0, 15, RW, 0x0},
	{"PC2_BCHS_Y_CLAMP_MAX", 16, 10, RW, 0x3FF},
	{"PC2_BCHS_Y_CLAMP_MIN", 0, 10, RW, 0x0},
	{"PC2_BCHS_C_CLAMP_MAX", 16, 10, RW, 0x3FF},
	{"PC2_BCHS_C_CLAMP_MIN", 0, 10, RW, 0x0},
	{"PC2_DMA_OUT_ENABLE", 0, 1, RW, 0x0},
	{"HWFC_SWRESET", 0, 1, RIW, 0x0},
	{"HWFC_MODE", 0, 3, RW, 0x0},
	{"HWFC_REGION_IDX_BIN_B", 16, 12, RWI, 0x0},
	{"HWFC_REGION_IDX_BIN_A", 0, 12, RWI, 0x0},
	{"HWFC_REGION_IDX_GRAY_B", 16, 12, RWI, 0x0},
	{"HWFC_REGION_IDX_GRAY_A", 0, 12, RWI, 0x0},
	{"HWFC_CURR_REGION_B", 16, 12, RWI, 0x0},
	{"HWFC_CURR_REGION_A", 0, 12, RWI, 0x0},
	{"HWFC_FORMAT_A", 28, 1, RW, 0x0},
	{"HWFC_ID2_A", 20, 6, RW, 0x0},
	{"HWFC_ID1_A", 12, 6, RW, 0x0},
	{"HWFC_ID0_A", 4, 6, RW, 0x0},
	{"HWFC_PLANE_A", 0, 2, RW, 0x0},
	{"HWFC_TOTAL_IMAGE_BYTE0_A", 0, 28, RW, 0x0},
	{"HWFC_TOTAL_WIDTH_BYTE0_A", 0, 15, RW, 0x0},
	{"HWFC_TOTAL_IMAGE_BYTE1_A", 0, 28, RW, 0x0},
	{"HWFC_TOTAL_WIDTH_BYTE1_A", 0, 15, RW, 0x0},
	{"HWFC_TOTAL_IMAGE_BYTE2_A", 0, 28, RW, 0x0},
	{"HWFC_TOTAL_WIDTH_BYTE2_A", 0, 15, RW, 0x0},
	{"HWFC_FORMAT_B", 28, 1, RW, 0x0},
	{"HWFC_ID2_B", 20, 6, RW, 0x0},
	{"HWFC_ID1_B", 12, 6, RW, 0x0},
	{"HWFC_ID0_B", 4, 6, RW, 0x0},
	{"HWFC_PLANE_B", 0, 2, RW, 0x0},
	{"HWFC_TOTAL_IMAGE_BYTE0_B", 0, 28, RW, 0x0},
	{"HWFC_TOTAL_WIDTH_BYTE0_B", 0, 15, RW, 0x0},
	{"HWFC_TOTAL_IMAGE_BYTE1_B", 0, 28, RW, 0x0},
	{"HWFC_TOTAL_WIDTH_BYTE1_B", 0, 15, RW, 0x0},
	{"HWFC_TOTAL_IMAGE_BYTE2_B", 0, 28, RW, 0x0},
	{"HWFC_TOTAL_WIDTH_BYTE2_B", 0, 15, RW, 0x0},
	{"HWFC_INDEX_RESET", 0, 1, RIW, 0x0},
	{"HWFC_ENABLE_AUTO_CLEAR", 0, 1, RW, 0x0},
	{"SC0_STRIP_PRE_DST_SIZE_H", 16, 14, RW, 0x0},
	{"SC0_STRIP_IN_START_POS_H", 16, 14, RW, 0x0},
	{"SC0_OUT_CROP_POS_H", 16, 14, RW, 0x0},
	{"SC0_OUT_CROP_POS_V", 0, 14, RW, 0x0},
	{"SC0_OUT_CROP_SIZE_H", 16, 14, RW, 0x0},
	{"SC0_OUT_CROP_SIZE_V", 0, 14, RW, 0x0},
	{"SC1_STRIP_PRE_DST_SIZE_H", 16, 14, RW, 0x0},
	{"SC1_STRIP_IN_START_POS_H", 16, 14, RW, 0x0},
	{"SC1_OUT_CROP_POS_H", 16, 14, RW, 0x0},
	{"SC1_OUT_CROP_POS_V", 0, 14, RW, 0x0},
	{"SC1_OUT_CROP_SIZE_H", 16, 14, RW, 0x0},
	{"SC1_OUT_CROP_SIZE_V", 0, 14, RW, 0x0},
	{"SC2_STRIP_PRE_DST_SIZE_H", 16, 14, RW, 0x0},
	{"SC2_STRIP_IN_START_POS_H", 16, 14, RW, 0x0},
	{"SC2_OUT_CROP_POS_H", 16, 14, RW, 0x0},
	{"SC2_OUT_CROP_POS_V", 0, 14, RW, 0x0},
	{"SC2_OUT_CROP_SIZE_H", 16, 14, RW, 0x0},
	{"SC2_OUT_CROP_SIZE_V", 0, 14, RW, 0x0},
	{"DJAG_OUT_CROP_ENABLE", 9, 1, RW, 0x0},
	{"DJAG_PS_STRIP_ENABLE", 8, 1, RW, 0x0},
	{"DJAG_CLK_GATE_DISABLE_PS_LB", 4, 1, RW, 0x0},
	{"DJAG_CLK_GATE_DISABLE_PS", 3, 1, RW, 0x0},
	{"DJAG_PS_ENABLE", 1, 1, RW, 0x0},
	{"DJAG_ENABLE", 0, 1, RW, 0x0},
	{"DJAG_INPUT_IMG_HSIZE", 16, 14, RW, 0x0},
	{"DJAG_INPUT_IMG_VSIZE", 0, 14, RW, 0x0},
	{"DJAG_PS_SRC_HPOS", 16, 14, RW, 0x0},
	{"DJAG_PS_SRC_VPOS", 0, 14, RW, 0x0},
	{"DJAG_PS_SRC_HSIZE", 16, 14, RW, 0x0},
	{"DJAG_PS_SRC_VSIZE", 0, 14, RW, 0x0},
	{"DJAG_PS_DST_HSIZE", 16, 14, RW, 0x0},
	{"DJAG_PS_DST_VSIZE", 0, 14, RW, 0x0},
	{"DJAG_PS_H_RATIO", 0, 24, RW, 0x100000},
	{"DJAG_PS_V_RATIO", 0, 24, RW, 0x100000},
	{"DJAG_PS_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0},
	{"DJAG_PS_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0},
	{"DJAG_PS_ROUND_MODE", 0, 1, RW, 0x1},
	{"DJAG_PS_STRIP_PRE_DST_SIZE_H", 16, 14, RW, 0x0},
	{"DJAG_PS_STRIP_IN_START_POS_H", 16, 14, RW, 0x0},
	{"DJAG_OUT_CROP_POS_H", 16, 14, RW, 0x0},
	{"DJAG_OUT_CROP_POS_V", 0, 14, RW, 0x0},
	{"DJAG_OUT_CROP_SIZE_H", 16, 14, RW, 0x0},
	{"DJAG_OUT_CROP_SIZE_V", 0, 14, RW, 0x0},
	{"DJAG_CENTER_WEIGHTED_MEAN_WEIGHT", 18, 3, RW, 0x3},
	{"DJAG_DIAGONAL_HF_BOOST_WEIGHT", 15, 3, RW, 0x3},
	{"DJAG_CENTER_HF_BOOST_WEIGHT", 12, 3, RW, 0x2},
	{"DJAG_XFILTER_HF_BOOST_WEIGHT", 8, 4, RW, 0x4},
	{"DJAG_XFILTER_DEJAGGING_WEIGHT1", 4, 4, RW, 0x4},
	{"DJAG_XFILTER_DEJAGGING_WEIGHT0", 0, 4, RW, 0x3},
	{"DJAG_THRES_1X5_ABSHF", 10, 10, RW, 0x200},
	{"DJAG_THRES_1X5_MATCHING_SAD", 0, 10, RW, 0x80},
	{"DJAG_THRES_SHOOTING_NEIGHBOR", 16, 8, RW, 0xFF},
	{"DJAG_THRES_SHOOTING_LCR", 8, 8, RW, 0xFF},
	{"DJAG_THRES_SHOOTING_LLCRR", 0, 8, RW, 0xFF},
	{"DJAG_MIN_MAX_WEIGHT", 16, 4, RW, 0x2},
	{"DJAG_THRES_SHOOTING_UCD", 8, 8, RW, 0x50},
	{"DJAG_THRES_SHOOTING_UUCDD", 0, 8, RW, 0x50},
	{"DJAG_LFSR_SEED_0", 0, 16, RW, 0xACE1},
	{"DJAG_LFSR_SEED_1", 0, 16, RW, 0x123F},
	{"DJAG_LFSR_SEED_2", 0, 16, RW, 0xBAB0},
	{"DJAG_DITHER_VALUE_4", 24, 6, RW, 0x3},
	{"DJAG_DITHER_VALUE_3", 18, 6, RW, 0x2},
	{"DJAG_DITHER_VALUE_2", 12, 6, RW, 0x1},
	{"DJAG_DITHER_VALUE_1", 6, 6, RW, 0x0},
	{"DJAG_DITHER_VALUE_0", 0, 6, RW, 0x0},
	{"DJAG_DITHER_VALUE_8", 18, 6, RW, 0x8},
	{"DJAG_DITHER_VALUE_7", 12, 6, RW, 0x7},
	{"DJAG_DITHER_VALUE_6", 6, 6, RW, 0x6},
	{"DJAG_DITHER_VALUE_5", 0, 6, RW, 0x4},
	{"DJAG_DITHER_THRES", 14, 5, RW, 0x5},
	{"DJAG_SAT_CTRL", 0, 4, RW, 0x5},
	{"DJAG_CP_HF_THRES", 0, 7, RW, 0x28},
	{"DJAG_CP_ARBI_MODE", 24, 2, RW, 0x1},
	{"DJAG_CP_ARBI_DENOM", 20, 4, RW, 0x7},
	{"DJAG_CP_ARBI_MAX_COV_SHIFT", 16, 4, RW, 0x6},
	{"DJAG_CP_ARBI_MAX_COV_OFFSET", 0, 16, RW, 0x0},
	{"DJAG_DITHER_WHITE_LEVEL", 20, 10, RW, 0x3FF},
	{"DJAG_DITHER_BLACK_LEVEL", 8, 9, RW, 0x0},
	{"DJAG_DITHER_WB_THRES", 0, 5, RW, 0x0},
	{"DBG_SC_0", 0, 32, RWI, 0x0},
	{"DBG_SC_1", 0, 32, RWI, 0x0},
	{"DBG_SC_2", 0, 32, RWI, 0x0},
	{"DBG_SC_3", 0, 32, RWI, 0x0},
	{"DBG_SC_4", 0, 32, RWI, 0x0},
	{"DBG_SC_5", 0, 32, RWI, 0x0},
	{"DBG_SC_6", 0, 32, RWI, 0x0},
	{"DBG_SC_7", 0, 32, RWI, 0x0},
	{"DBG_SC_8", 0, 32, RWI, 0x0},
	{"DBG_SC_9", 0, 32, RWI, 0x0},
	{"DBG_CAPTURE", 0, 1, RIW, 0x0},
	{"DBG_RELEASE", 0, 1, RIW, 0x0},
	{"WDMA0_WIDTH", 16, 14, RW, 0x0},
	{"WDMA0_HEIGHT", 0, 14, RW, 0x0},
	{"WDMA0_Y_STRIDE", 16, 15, RW, 0x0},
	{"WDMA0_C_STRIDE", 0, 15, RW, 0x0},
	{"WDMA0_10BIT_TYPE", 0, 2, RW, 0x0},
	{"WDMA0_DATA_FORMAT", 0, 4, RW, 0x0},
	{"WDMA0_BASE_ADDR_0", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR_1", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR_2", 0, 32, RW, 0x0},
	{"WDMA0_ROUND_EN", 1, 1, RW, 0x0},
	{"WDMA0_DITHER_EN", 0, 1, RW, 0x0},
	{"WDMA0_FLIP_CONTROL", 0, 2, RW, 0x0},
	{"WDMA0_CRC_RESULT0", 0, 32, RWI, 0xFFFFFFFF},
	{"WDMA0_CRC_RESULT1", 0, 32, RWI, 0xFFFFFFFF},
	{"WDMA0_CRC_RESULT2", 0, 32, RWI, 0xFFFFFFFF},
	{"WDMA0_RGB_FORMAT", 1, 2, RW, 0x0},
	{"WDMA0_RGB_EN", 0, 1, RW, 0x0},
	{"WDMA0_MONO_EN", 0, 1, RW, 0x0},
	{"WDMA1_WIDTH", 16, 14, RW, 0x0},
	{"WDMA1_HEIGHT", 0, 14, RW, 0x0},
	{"WDMA1_Y_STRIDE", 16, 15, RW, 0x0},
	{"WDMA1_C_STRIDE", 0, 15, RW, 0x0},
	{"WDMA1_10BIT_TYPE", 0, 2, RW, 0x0},
	{"WDMA1_DATA_FORMAT", 0, 4, RW, 0x0},
	{"WDMA1_BASE_ADDR_0", 0, 32, RW, 0x0},
	{"WDMA1_BASE_ADDR_1", 0, 32, RW, 0x0},
	{"WDMA1_BASE_ADDR_2", 0, 32, RW, 0x0},
	{"WDMA1_ROUND_EN", 1, 1, RW, 0x0},
	{"WDMA1_DITHER_EN", 0, 1, RW, 0x0},
	{"WDMA1_FLIP_CONTROL", 0, 2, RW, 0x0},
	{"WDMA1_CRC_RESULT0", 0, 32, RWI, 0xFFFFFFFF},
	{"WDMA1_CRC_RESULT1", 0, 32, RWI, 0xFFFFFFFF},
	{"WDMA1_CRC_RESULT2", 0, 32, RWI, 0xFFFFFFFF},
	{"WDMA1_RGB_FORMAT", 1, 2, RW, 0x0},
	{"WDMA1_RGB_EN", 0, 1, RW, 0x0},
	{"WDMA1_MONO_EN", 0, 1, RW, 0x0},
	{"WDMA2_WIDTH", 16, 14, RW, 0x0},
	{"WDMA2_HEIGHT", 0, 14, RW, 0x0},
	{"WDMA2_Y_STRIDE", 16, 15, RW, 0x0},
	{"WDMA2_C_STRIDE", 0, 15, RW, 0x0},
	{"WDMA2_10BIT_TYPE", 0, 2, RW, 0x0},
	{"WDMA2_DATA_FORMAT", 0, 4, RW, 0x0},
	{"WDMA2_BASE_ADDR_0", 0, 32, RW, 0x0},
	{"WDMA2_BASE_ADDR_1", 0, 32, RW, 0x0},
	{"WDMA2_BASE_ADDR_2", 0, 32, RW, 0x0},
	{"WDMA2_ROUND_EN", 1, 1, RW, 0x0},
	{"WDMA2_DITHER_EN", 0, 1, RW, 0x0},
	{"WDMA2_FLIP_CONTROL", 0, 2, RW, 0x0},
	{"WDMA2_CRC_RESULT0", 0, 32, RWI, 0xFFFFFFFF},
	{"WDMA2_CRC_RESULT1", 0, 32, RWI, 0xFFFFFFFF},
	{"WDMA2_CRC_RESULT2", 0, 32, RWI, 0xFFFFFFFF},
	{"WDMA2_RGB_FORMAT", 1, 2, RW, 0x0},
	{"WDMA2_RGB_EN", 0, 1, RW, 0x0},
	{"WDMA2_MONO_EN", 0, 1, RW, 0x0},
	{"WDMA0_BASE_ADDR_0_IDX1", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR_1_IDX1", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR_2_IDX1", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR_0_IDX2", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR_1_IDX2", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR_2_IDX2", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR_0_IDX3", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR_1_IDX3", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR_2_IDX3", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR_0_IDX4", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR_1_IDX4", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR_2_IDX4", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR_0_IDX5", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR_1_IDX5", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR_2_IDX5", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR_0_IDX6", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR_1_IDX6", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR_2_IDX6", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR_0_IDX7", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR_1_IDX7", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR_2_IDX7", 0, 32, RW, 0x0},
	{"WDMA1_BASE_ADDR_0_IDX1", 0, 32, RW, 0x0},
	{"WDMA1_BASE_ADDR_1_IDX1", 0, 32, RW, 0x0},
	{"WDMA1_BASE_ADDR_2_IDX1", 0, 32, RW, 0x0},
	{"WDMA1_BASE_ADDR_0_IDX2", 0, 32, RW, 0x0},
	{"WDMA1_BASE_ADDR_1_IDX2", 0, 32, RW, 0x0},
	{"WDMA1_BASE_ADDR_2_IDX2", 0, 32, RW, 0x0},
	{"WDMA1_BASE_ADDR_0_IDX3", 0, 32, RW, 0x0},
	{"WDMA1_BASE_ADDR_1_IDX3", 0, 32, RW, 0x0},
	{"WDMA1_BASE_ADDR_2_IDX3", 0, 32, RW, 0x0},
	{"WDMA1_BASE_ADDR_0_IDX4", 0, 32, RW, 0x0},
	{"WDMA1_BASE_ADDR_1_IDX4", 0, 32, RW, 0x0},
	{"WDMA1_BASE_ADDR_2_IDX4", 0, 32, RW, 0x0},
	{"WDMA1_BASE_ADDR_0_IDX5", 0, 32, RW, 0x0},
	{"WDMA1_BASE_ADDR_1_IDX5", 0, 32, RW, 0x0},
	{"WDMA1_BASE_ADDR_2_IDX5", 0, 32, RW, 0x0},
	{"WDMA1_BASE_ADDR_0_IDX6", 0, 32, RW, 0x0},
	{"WDMA1_BASE_ADDR_1_IDX6", 0, 32, RW, 0x0},
	{"WDMA1_BASE_ADDR_2_IDX6", 0, 32, RW, 0x0},
	{"WDMA1_BASE_ADDR_0_IDX7", 0, 32, RW, 0x0},
	{"WDMA1_BASE_ADDR_1_IDX7", 0, 32, RW, 0x0},
	{"WDMA1_BASE_ADDR_2_IDX7", 0, 32, RW, 0x0},
	{"WDMA2_BASE_ADDR_0_IDX1", 0, 32, RW, 0x0},
	{"WDMA2_BASE_ADDR_1_IDX1", 0, 32, RW, 0x0},
	{"WDMA2_BASE_ADDR_2_IDX1", 0, 32, RW, 0x0},
	{"WDMA2_BASE_ADDR_0_IDX2", 0, 32, RW, 0x0},
	{"WDMA2_BASE_ADDR_1_IDX2", 0, 32, RW, 0x0},
	{"WDMA2_BASE_ADDR_2_IDX2", 0, 32, RW, 0x0},
	{"WDMA2_BASE_ADDR_0_IDX3", 0, 32, RW, 0x0},
	{"WDMA2_BASE_ADDR_1_IDX3", 0, 32, RW, 0x0},
	{"WDMA2_BASE_ADDR_2_IDX3", 0, 32, RW, 0x0},
	{"WDMA2_BASE_ADDR_0_IDX4", 0, 32, RW, 0x0},
	{"WDMA2_BASE_ADDR_1_IDX4", 0, 32, RW, 0x0},
	{"WDMA2_BASE_ADDR_2_IDX4", 0, 32, RW, 0x0},
	{"WDMA2_BASE_ADDR_0_IDX5", 0, 32, RW, 0x0},
	{"WDMA2_BASE_ADDR_1_IDX5", 0, 32, RW, 0x0},
	{"WDMA2_BASE_ADDR_2_IDX5", 0, 32, RW, 0x0},
	{"WDMA2_BASE_ADDR_0_IDX6", 0, 32, RW, 0x0},
	{"WDMA2_BASE_ADDR_1_IDX6", 0, 32, RW, 0x0},
	{"WDMA2_BASE_ADDR_2_IDX6", 0, 32, RW, 0x0},
	{"WDMA2_BASE_ADDR_0_IDX7", 0, 32, RW, 0x0},
	{"WDMA2_BASE_ADDR_1_IDX7", 0, 32, RW, 0x0},
	{"WDMA2_BASE_ADDR_2_IDX7", 0, 32, RW, 0x0},
	{"RGB_ALPHA", 16, 8, RW, 0x0},
	{"RGB_SRC_Y_OFFSET", 0, 10, RW, 0x0},
	{"RGB_COEF_C00", 16, 16, RW, 0x200},
	{"RGB_COEF_C10", 0, 16, RW, 0x0},
	{"RGB_COEF_C20", 16, 16, RW, 0x2E2},
	{"RGB_COEF_C01", 0, 16, RW, 0x200},
	{"RGB_COEF_C11", 16, 16, RW, 0xFFAE},
	{"RGB_COEF_C21", 0, 16, RW, 0xFEE2},
	{"RGB_COEF_C02", 16, 16, RW, 0x200},
	{"RGB_COEF_C12", 0, 16, RW, 0x3AE},
	{"RGB_COEF_C22", 0, 16, RW, 0x0},
	{"RDMA_CLK_GATE_DISABLE", 1, 1, RW, 0x0},
	{"WDMA_CLK_GATE_DISABLE", 0, 1, RW, 0x0},
	{"WDMA0_SRAM_BASE", 0, 10, RW, 0x0},
	{"WDMA1_SRAM_BASE", 0, 10, RW, 0x100},
	{"WDMA2_SRAM_BASE", 0, 10, RW, 0x200},
	{"RDMAOTF_WIDTH", 16, 14, RW, 0x0},
	{"RDMAOTF_HEIGHT", 0, 14, RW, 0x0},
	{"RDMAOTF_Y_STRIDE", 16, 15, RW, 0x0},
	{"RDMAOTF_C_STRIDE", 0, 15, RW, 0x0},
	{"RDMAOTF_10BIT_TYPE", 0, 2, RW, 0x0},
	{"RDMAOTF_DATA_FORMAT", 0, 4, RW, 0x0},
	{"RDMAOTF_BASE_ADDR_0", 0, 32, RW, 0x0},
	{"RDMAOTF_BASE_ADDR_1", 0, 32, RW, 0x0},
	{"RDMAOTF_BASE_ADDR_2", 0, 32, RW, 0x0},
	{"RDMAOTF_DITHER_EN", 0, 1, RW, 0x0},
	{"RDMAOTF_SWAP_TABLE", 0, 1, RW, 0x0},
	{"RDMAOTF_BASE_ADDR_0_IDX1", 0, 32, RW, 0x0},
	{"RDMAOTF_BASE_ADDR_1_IDX1", 0, 32, RW, 0x0},
	{"RDMAOTF_BASE_ADDR_2_IDX1", 0, 32, RW, 0x0},
	{"RDMAOTF_BASE_ADDR_0_IDX2", 0, 32, RW, 0x0},
	{"RDMAOTF_BASE_ADDR_1_IDX2", 0, 32, RW, 0x0},
	{"RDMAOTF_BASE_ADDR_2_IDX2", 0, 32, RW, 0x0},
	{"RDMAOTF_BASE_ADDR_0_IDX3", 0, 32, RW, 0x0},
	{"RDMAOTF_BASE_ADDR_1_IDX3", 0, 32, RW, 0x0},
	{"RDMAOTF_BASE_ADDR_2_IDX3", 0, 32, RW, 0x0},
	{"RDMAOTF_BASE_ADDR_0_IDX4", 0, 32, RW, 0x0},
	{"RDMAOTF_BASE_ADDR_1_IDX4", 0, 32, RW, 0x0},
	{"RDMAOTF_BASE_ADDR_2_IDX4", 0, 32, RW, 0x0},
	{"RDMAOTF_BASE_ADDR_0_IDX5", 0, 32, RW, 0x0},
	{"RDMAOTF_BASE_ADDR_1_IDX5", 0, 32, RW, 0x0},
	{"RDMAOTF_BASE_ADDR_2_IDX5", 0, 32, RW, 0x0},
	{"RDMAOTF_BASE_ADDR_0_IDX6", 0, 32, RW, 0x0},
	{"RDMAOTF_BASE_ADDR_1_IDX6", 0, 32, RW, 0x0},
	{"RDMAOTF_BASE_ADDR_2_IDX6", 0, 32, RW, 0x0},
	{"RDMAOTF_BASE_ADDR_0_IDX7", 0, 32, RW, 0x0},
	{"RDMAOTF_BASE_ADDR_1_IDX7", 0, 32, RW, 0x0},
	{"RDMAOTF_BASE_ADDR_2_IDX7", 0, 32, RW, 0x0},
	{"DBG_WDMA_WRESCHECK_0", 0, 32, RWI, 0x0},
	{"DBG_WDMA_WRESCHECK_1", 0, 32, RWI, 0x0},
	{"DBG_WDMA_WRESCHECK_2", 0, 32, RWI, 0x0},
	{"DBG_WDMA_WRESCHECK_3", 0, 32, RWI, 0x0},
	{"DBG_WDMA_WRESCHECK_4", 0, 32, RWI, 0x0},
	{"DBG_WDMA_WRESCHECK_5", 0, 32, RWI, 0x0},
	{"DBG_WDMA_EMPTY_0", 0, 32, RWI, 0x0},
	{"DBG_WDMA_EMPTY_1", 0, 32, RWI, 0x0},
	{"DBG_WDMA_POS_0", 0, 32, RWI, 0x0},
	{"DBG_WDMA_POS_1", 0, 32, RWI, 0x0},
	{"DBG_WDMA_POS_2", 0, 32, RWI, 0x0},
	{"DBG_WDMA_BUF_0", 0, 32, RWI, 0x0},
	{"DBG_WDMA_BUF_1", 0, 32, RWI, 0x0},
	{"DBG_WDMA_BUF_2", 0, 32, RWI, 0x0},
	{"DBG_RDMA_AXIACK_CNT_0", 0, 32, RWI, 0x0},
	{"DBG_RDMA_AXILAST_CNT_0", 0, 32, RWI, 0x0},
	{"DBG_RDMA_SRAM_RDONE_CNT_0", 0, 32, RWI, 0x0},
	{"DBG_RDMA_STATUS", 0, 32, RWI, 0x0},
};

#endif
