
-- VHDL Instantiation Created from source file CPx.vhd -- 16:55:32 01/20/2012
--
-- Notes: 
-- 1) This instantiation template has been automatically generated using types
-- std_logic and std_logic_vector for the ports of the instantiated module
-- 2) To use this template to instantiate this entity, cut-and-paste and then edit

	COMPONENT CPx
	PORT(
		A : IN std_logic_vector(15 downto 0);
		COMP_MODE : IN std_logic;
		EEPROM : IN std_logic;
		CLOCK : IN std_logic;
		N_MREQ : IN std_logic;
		N_RD : IN std_logic;
		N_WR : IN std_logic;
		N_M1 : IN std_logic;
		N_BUSACK : IN std_logic;
		N_NMI : IN std_logic;
		N_INT : IN std_logic;
		N_RESET : IN std_logic;    
		D : INOUT std_logic_vector(7 downto 0);      
		N_IOREQ : OUT std_logic;
		LED_MAPRAM : OUT std_logic;
		LED_COMP_MODE : OUT std_logic;
		ROMCS : OUT std_logic;
		N_BUSREQ : OUT std_logic;
		NMI : OUT std_logic;
		INT : OUT std_logic;
		SRAM_EN : OUT std_logic;
		SRAMOE : OUT std_logic;
		SRAMWR : OUT std_logic;
		SRAMCS : OUT std_logic;
		N_EEPROMWR : OUT std_logic;
		N_EEPROMOE : OUT std_logic;
		N_EEPROM_EN : OUT std_logic;
		EEPROMCS : OUT std_logic;
		NMAP : OUT std_logic;
		BANK : OUT std_logic_vector(5 downto 0)
		);
	END COMPONENT;

	Inst_CPx: CPx PORT MAP(
		A => ,
		D => ,
		COMP_MODE => ,
		EEPROM => ,
		CLOCK => ,
		N_IOREQ => ,
		N_MREQ => ,
		N_RD => ,
		N_WR => ,
		N_M1 => ,
		LED_MAPRAM => ,
		LED_COMP_MODE => ,
		ROMCS => ,
		N_BUSREQ => ,
		N_BUSACK => ,
		N_NMI => ,
		NMI => ,
		N_INT => ,
		INT => ,
		N_RESET => ,
		SRAM_EN => ,
		SRAMOE => ,
		SRAMWR => ,
		SRAMCS => ,
		N_EEPROMWR => ,
		N_EEPROMOE => ,
		N_EEPROM_EN => ,
		EEPROMCS => ,
		NMAP => ,
		BANK => 
	);


