//////////////////////////////////////////////////////////////////////////////
// LPASS_ADDRESS_FILE_LPAIF_V2.h 
// QCSR addrfile2all.pl 4.4.3
//////////////////////////////////////////////////////////////////////////////
// **** W A R N I N G ****  THIS FILE IS AUTO GENERATED!! PLEASE DO NOT EDIT!!
//////////////////////////////////////////////////////////////////////////////
// Copyright (c) 2012-2015,2017 QUALCOMM Technologies, Incorporated.
// All Rights Reserved.
// QUALCOMM Technologies Proprietary.
//////////////////////////////////////////////////////////////////////////////
// RCS File        : -USE CVS LOG-
// Revision        : -USE CVS LOG-
// Last Check In   : -USE CVS LOG-
//////////////////////////////////////////////////////////////////////////////
// Description     : Constants related to Hardware Registers
//
// Byte Addresses are used for all BASES and ADDRESSES
//////////////////////////////////////////////////////////////////////////////
#ifndef LPASS_ADDRESS_FILE_LPAIF_V3_H
#define LPASS_ADDRESS_FILE_LPAIF_V3_H


#define LPASS_LPA_IF_BASE           (0x0C0C0000)

#define LPASS_LPAIF_VERSION                       (0x0C0C0000)
#define   LPAIF_VERSION___RWC                       QCSR_REG_RO    
#define   LPAIF_VERSION___POR                    0x30040000
#define   LPAIF_VERSION__MAJOR___POR             0x3
#define   LPAIF_VERSION__MINOR___POR             0x4
#define   LPAIF_VERSION__STEP___POR              0x0
#define   LPAIF_VERSION__MAJOR___M               0xF0000000
#define   LPAIF_VERSION__MAJOR___S                            28
#define   LPAIF_VERSION__MINOR___M               0x0FFF0000
#define   LPAIF_VERSION__MINOR___S                            16
#define   LPAIF_VERSION__STEP___M                0x0000FFFF
#define   LPAIF_VERSION__STEP___S                              0
#define   LPAIF_VERSION___M                      0xFFFFFFFF   
#define   LPAIF_VERSION___S                                    0

#define LPASS_LPAIF_HW_CONFIG                     (0x0C0C0004)
#define   LPAIF_HW_CONFIG___RWC                     QCSR_REG_RO    
#define   LPAIF_HW_CONFIG___POR                  0x36AC290A
#define   LPAIF_HW_CONFIG__SIF_EN___POR          0x0
#define   LPAIF_HW_CONFIG__SEC_PCM_EN___POR      0x1
#define   LPAIF_HW_CONFIG__PRI_PCM_EN___POR      0x1
#define   LPAIF_HW_CONFIG__QUAD_I2S_LINES___POR  0x1
#define   LPAIF_HW_CONFIG__QUAD_I2S_DIR___POR    0x2
#define   LPAIF_HW_CONFIG__QUAD_I2S_EN___POR     0x1
#define   LPAIF_HW_CONFIG__TER_I2S_LINES___POR   0x1
#define   LPAIF_HW_CONFIG__TER_I2S_DIR___POR     0x1
#define   LPAIF_HW_CONFIG__TER_I2S_EN___POR      0x1
#define   LPAIF_HW_CONFIG__SEC_I2S_LINES___POR   0x0
#define   LPAIF_HW_CONFIG__SEC_I2S_DIR___POR     0x0
#define   LPAIF_HW_CONFIG__SEC_I2S_EN___POR      0x1
#define   LPAIF_HW_CONFIG__PRI_I2S_LINES___POR   0x1
#define   LPAIF_HW_CONFIG__PRI_I2S_DIR___POR     0x0
#define   LPAIF_HW_CONFIG__PRI_I2S_EN___POR      0x1
#define   LPAIF_HW_CONFIG__SPKR_I2S_LINES___POR  0x0
#define   LPAIF_HW_CONFIG__SPKR_I2S_DIR___POR    0x0
#define   LPAIF_HW_CONFIG__SPKR_I2S_EN___POR     0x1
#define   LPAIF_HW_CONFIG__NUM_DMIC___POR        0x1
#define   LPAIF_HW_CONFIG__DMIC_EN___POR         0x0
#define   LPAIF_HW_CONFIG__SIF_EN___M            0x40000000
#define   LPAIF_HW_CONFIG__SIF_EN___S                         30
#define   LPAIF_HW_CONFIG__SEC_PCM_EN___M        0x20000000
#define   LPAIF_HW_CONFIG__SEC_PCM_EN___S                     29
#define   LPAIF_HW_CONFIG__PRI_PCM_EN___M        0x10000000
#define   LPAIF_HW_CONFIG__PRI_PCM_EN___S                     28
#define   LPAIF_HW_CONFIG__QUAD_I2S_LINES___M    0x0C000000
#define   LPAIF_HW_CONFIG__QUAD_I2S_LINES___S                 26
#define   LPAIF_HW_CONFIG__QUAD_I2S_DIR___M      0x03000000
#define   LPAIF_HW_CONFIG__QUAD_I2S_DIR___S                   24
#define   LPAIF_HW_CONFIG__QUAD_I2S_EN___M       0x00800000
#define   LPAIF_HW_CONFIG__QUAD_I2S_EN___S                    23
#define   LPAIF_HW_CONFIG__TER_I2S_LINES___M     0x00600000
#define   LPAIF_HW_CONFIG__TER_I2S_LINES___S                  21
#define   LPAIF_HW_CONFIG__TER_I2S_DIR___M       0x00180000
#define   LPAIF_HW_CONFIG__TER_I2S_DIR___S                    19
#define   LPAIF_HW_CONFIG__TER_I2S_EN___M        0x00040000
#define   LPAIF_HW_CONFIG__TER_I2S_EN___S                     18
#define   LPAIF_HW_CONFIG__SEC_I2S_LINES___M     0x00030000
#define   LPAIF_HW_CONFIG__SEC_I2S_LINES___S                  16
#define   LPAIF_HW_CONFIG__SEC_I2S_DIR___M       0x0000C000
#define   LPAIF_HW_CONFIG__SEC_I2S_DIR___S                    14
#define   LPAIF_HW_CONFIG__SEC_I2S_EN___M        0x00002000
#define   LPAIF_HW_CONFIG__SEC_I2S_EN___S                     13
#define   LPAIF_HW_CONFIG__PRI_I2S_LINES___M     0x00001800
#define   LPAIF_HW_CONFIG__PRI_I2S_LINES___S                  11
#define   LPAIF_HW_CONFIG__PRI_I2S_DIR___M       0x00000600
#define   LPAIF_HW_CONFIG__PRI_I2S_DIR___S                     9
#define   LPAIF_HW_CONFIG__PRI_I2S_EN___M        0x00000100
#define   LPAIF_HW_CONFIG__PRI_I2S_EN___S                      8
#define   LPAIF_HW_CONFIG__SPKR_I2S_LINES___M    0x000000C0
#define   LPAIF_HW_CONFIG__SPKR_I2S_LINES___S                  6
#define   LPAIF_HW_CONFIG__SPKR_I2S_DIR___M      0x00000030
#define   LPAIF_HW_CONFIG__SPKR_I2S_DIR___S                    4
#define   LPAIF_HW_CONFIG__SPKR_I2S_EN___M       0x00000008
#define   LPAIF_HW_CONFIG__SPKR_I2S_EN___S                     3
#define   LPAIF_HW_CONFIG__NUM_DMIC___M          0x00000006
#define   LPAIF_HW_CONFIG__NUM_DMIC___S                        1
#define   LPAIF_HW_CONFIG__DMIC_EN___M           0x00000001
#define   LPAIF_HW_CONFIG__DMIC_EN___S                         0
#define   LPAIF_HW_CONFIG___M                    0x7FFFFFFF   
#define   LPAIF_HW_CONFIG___S                                  0

#define LPASS_LPAIF_HW_CONFIG2                    (0x0C0C0008)
#define   LPAIF_HW_CONFIG2___RWC                    QCSR_REG_RO    
#define   LPAIF_HW_CONFIG2___POR                 0x0001BDDB
#define   LPAIF_HW_CONFIG2__SEN_I2S_LINES___POR  0x1
#define   LPAIF_HW_CONFIG2__SEN_I2S_DIR___POR    0x2
#define   LPAIF_HW_CONFIG2__SEN_I2S_EN___POR     0x1
#define   LPAIF_HW_CONFIG2__QUI_I2S_LINES___POR  0x3
#define   LPAIF_HW_CONFIG2__QUI_I2S_DIR___POR    0x2
#define   LPAIF_HW_CONFIG2__QUI_I2S_EN___POR     0x1
#define   LPAIF_HW_CONFIG2__SEC_RATE_DET_EN___POR 0x1
#define   LPAIF_HW_CONFIG2__PRI_RATE_DET_EN___POR 0x1
#define   LPAIF_HW_CONFIG2__NUM_RDDMA___POR      0x3
#define   LPAIF_HW_CONFIG2__NUM_WRDMA___POR      0x3
#define   LPAIF_HW_CONFIG2__SEN_I2S_LINES___M    0x00030000
#define   LPAIF_HW_CONFIG2__SEN_I2S_LINES___S                 16
#define   LPAIF_HW_CONFIG2__SEN_I2S_DIR___M      0x0000C000
#define   LPAIF_HW_CONFIG2__SEN_I2S_DIR___S                   14
#define   LPAIF_HW_CONFIG2__SEN_I2S_EN___M       0x00002000
#define   LPAIF_HW_CONFIG2__SEN_I2S_EN___S                    13
#define   LPAIF_HW_CONFIG2__QUI_I2S_LINES___M    0x00001800
#define   LPAIF_HW_CONFIG2__QUI_I2S_LINES___S                 11
#define   LPAIF_HW_CONFIG2__QUI_I2S_DIR___M      0x00000600
#define   LPAIF_HW_CONFIG2__QUI_I2S_DIR___S                    9
#define   LPAIF_HW_CONFIG2__QUI_I2S_EN___M       0x00000100
#define   LPAIF_HW_CONFIG2__QUI_I2S_EN___S                     8
#define   LPAIF_HW_CONFIG2__SEC_RATE_DET_EN___M  0x00000080
#define   LPAIF_HW_CONFIG2__SEC_RATE_DET_EN___S                7
#define   LPAIF_HW_CONFIG2__PRI_RATE_DET_EN___M  0x00000040
#define   LPAIF_HW_CONFIG2__PRI_RATE_DET_EN___S                6
#define   LPAIF_HW_CONFIG2__NUM_RDDMA___M        0x00000038
#define   LPAIF_HW_CONFIG2__NUM_RDDMA___S                      3
#define   LPAIF_HW_CONFIG2__NUM_WRDMA___M        0x00000007
#define   LPAIF_HW_CONFIG2__NUM_WRDMA___S                      0
#define   LPAIF_HW_CONFIG2___M                   0x0003FFFF   
#define   LPAIF_HW_CONFIG2___S                                 0

#define LPASS_LPAIF_PCM_CTLa(a)          (0x0C0C0010+0x1000*(a))
#define   LPAIF_PCM_CTLa_aMIN      0    
#define   LPAIF_PCM_CTLa_aMAX      1    
#define   LPAIF_PCM_CTLa_ELEM      2    
#define   LPAIF_PCM_CTLa___RWC                      QCSR_REG_RW    
#define   LPAIF_PCM_CTLa___POR                   0x00068000
#define   LPAIF_PCM_CTLa__RESET___POR            0x0
#define   LPAIF_PCM_CTLa__RESET_RX___POR         0x0
#define   LPAIF_PCM_CTLa__RESET_TX___POR         0x0
#define   LPAIF_PCM_CTLa__ONE_SLOT_SYNC_EN___POR 0x0
#define   LPAIF_PCM_CTLa__ENABLE_RX___POR        0x0
#define   LPAIF_PCM_CTLa__ENABLE_TX___POR        0x0
#define   LPAIF_PCM_CTLa__ENABLE___POR           0x0
#define   LPAIF_PCM_CTLa__RPCM_SLOT_NUM___POR    0x0
#define   LPAIF_PCM_CTLa__TPCM_SLOT_NUM___POR    0x0
#define   LPAIF_PCM_CTLa__SEL_LPXO_FREQ___POR    0x0
#define   LPAIF_PCM_CTLa__CTRL_DATA_OE___POR     0x1
#define   LPAIF_PCM_CTLa__RATE___POR             0x5
#define   LPAIF_PCM_CTLa__LOOPBACK___POR         0x0
#define   LPAIF_PCM_CTLa__SYNC_SRC___POR         0x0
#define   LPAIF_PCM_CTLa__AUX_MODE___POR         0x0
#define   LPAIF_PCM_CTLa__RPCM_WIDTH___POR       0x0
#define   LPAIF_PCM_CTLa__TPCM_WIDTH___POR       0x0
#define   LPAIF_PCM_CTLa__RPCM_SLOT___POR        0x00
#define   LPAIF_PCM_CTLa__TPCM_SLOT___POR        0x00
#define   LPAIF_PCM_CTLa__RESET___M              0x80000000
#define   LPAIF_PCM_CTLa__RESET___S                           31
#define   LPAIF_PCM_CTLa__RESET__DISABLE                     0x0
#define   LPAIF_PCM_CTLa__RESET__ENABLE                      0x1
#define   LPAIF_PCM_CTLa__RESET_RX___M           0x20000000
#define   LPAIF_PCM_CTLa__RESET_RX___S                        29
#define   LPAIF_PCM_CTLa__RESET_RX__DISABLE                  0x0
#define   LPAIF_PCM_CTLa__RESET_RX__ENABLE                   0x1
#define   LPAIF_PCM_CTLa__RESET_TX___M           0x10000000
#define   LPAIF_PCM_CTLa__RESET_TX___S                        28
#define   LPAIF_PCM_CTLa__RESET_TX__DISABLE                  0x0
#define   LPAIF_PCM_CTLa__RESET_TX__ENABLE                   0x1
#define   LPAIF_PCM_CTLa__ONE_SLOT_SYNC_EN___M   0x08000000
#define   LPAIF_PCM_CTLa__ONE_SLOT_SYNC_EN___S                27
#define   LPAIF_PCM_CTLa__ONE_SLOT_SYNC_EN__DISABLE             0x0
#define   LPAIF_PCM_CTLa__ONE_SLOT_SYNC_EN__ENABLE             0x1
#define   LPAIF_PCM_CTLa__ENABLE_RX___M          0x04000000
#define   LPAIF_PCM_CTLa__ENABLE_RX___S                       26
#define   LPAIF_PCM_CTLa__ENABLE_RX__DISABLE                 0x0
#define   LPAIF_PCM_CTLa__ENABLE_RX__ENABLE                  0x1
#define   LPAIF_PCM_CTLa__ENABLE_TX___M          0x02000000
#define   LPAIF_PCM_CTLa__ENABLE_TX___S                       25
#define   LPAIF_PCM_CTLa__ENABLE_TX__DISABLE                 0x0
#define   LPAIF_PCM_CTLa__ENABLE_TX__ENABLE                  0x1
#define   LPAIF_PCM_CTLa__ENABLE___M             0x01000000
#define   LPAIF_PCM_CTLa__ENABLE___S                          24
#define   LPAIF_PCM_CTLa__ENABLE__DISABLE                    0x0
#define   LPAIF_PCM_CTLa__ENABLE__ENABLE                     0x1
#define   LPAIF_PCM_CTLa__RPCM_SLOT_NUM___M      0x00C00000
#define   LPAIF_PCM_CTLa__RPCM_SLOT_NUM___S                   22
#define   LPAIF_PCM_CTLa__RPCM_SLOT_NUM__ACTIVE_SLOT_0             0x0
#define   LPAIF_PCM_CTLa__RPCM_SLOT_NUM__ACTIVE_SLOT_0_1             0x1
#define   LPAIF_PCM_CTLa__RPCM_SLOT_NUM__ACTIVE_SLOT_0_1_2             0x2
#define   LPAIF_PCM_CTLa__RPCM_SLOT_NUM__ACTIVE_SLOT_0_1_2_3             0x3
#define   LPAIF_PCM_CTLa__TPCM_SLOT_NUM___M      0x00300000
#define   LPAIF_PCM_CTLa__TPCM_SLOT_NUM___S                   20
#define   LPAIF_PCM_CTLa__TPCM_SLOT_NUM__ACTIVE_SLOT_0             0x0
#define   LPAIF_PCM_CTLa__TPCM_SLOT_NUM__ACTIVE_SLOT_0_1             0x1
#define   LPAIF_PCM_CTLa__TPCM_SLOT_NUM__ACTIVE_SLOT_0_1_2             0x2
#define   LPAIF_PCM_CTLa__TPCM_SLOT_NUM__ACTIVE_SLOT_0_1_2_3             0x3
#define   LPAIF_PCM_CTLa__SEL_LPXO_FREQ___M      0x00080000
#define   LPAIF_PCM_CTLa__SEL_LPXO_FREQ___S                   19
#define   LPAIF_PCM_CTLa__CTRL_DATA_OE___M       0x00040000
#define   LPAIF_PCM_CTLa__CTRL_DATA_OE___S                    18
#define   LPAIF_PCM_CTLa__RATE___M               0x00038000
#define   LPAIF_PCM_CTLa__RATE___S                            15
#define   LPAIF_PCM_CTLa__RATE__ENUM_8                       0x0
#define   LPAIF_PCM_CTLa__RATE__ENUM_16                      0x1
#define   LPAIF_PCM_CTLa__RATE__ENUM_32                      0x2
#define   LPAIF_PCM_CTLa__RATE__ENUM_64                      0x3
#define   LPAIF_PCM_CTLa__RATE__ENUM_128                     0x4
#define   LPAIF_PCM_CTLa__RATE__ENUM_256                     0x5
#define   LPAIF_PCM_CTLa__LOOPBACK___M           0x00004000
#define   LPAIF_PCM_CTLa__LOOPBACK___S                        14
#define   LPAIF_PCM_CTLa__SYNC_SRC___M           0x00002000
#define   LPAIF_PCM_CTLa__SYNC_SRC___S                        13
#define   LPAIF_PCM_CTLa__SYNC_SRC__EXTERNAL                 0x0
#define   LPAIF_PCM_CTLa__SYNC_SRC__INTERNAL                 0x1
#define   LPAIF_PCM_CTLa__AUX_MODE___M           0x00001000
#define   LPAIF_PCM_CTLa__AUX_MODE___S                        12
#define   LPAIF_PCM_CTLa__AUX_MODE__PCM                      0x0
#define   LPAIF_PCM_CTLa__AUX_MODE__AUX                      0x1
#define   LPAIF_PCM_CTLa__RPCM_WIDTH___M         0x00000800
#define   LPAIF_PCM_CTLa__RPCM_WIDTH___S                      11
#define   LPAIF_PCM_CTLa__RPCM_WIDTH__ENUM_8_BIT             0x0
#define   LPAIF_PCM_CTLa__RPCM_WIDTH__ENUM_16_BIT             0x1
#define   LPAIF_PCM_CTLa__TPCM_WIDTH___M         0x00000400
#define   LPAIF_PCM_CTLa__TPCM_WIDTH___S                      10
#define   LPAIF_PCM_CTLa__TPCM_WIDTH__ENUM_8_BIT             0x0
#define   LPAIF_PCM_CTLa__TPCM_WIDTH__ENUM_16_BIT             0x1
#define   LPAIF_PCM_CTLa__RPCM_SLOT___M          0x000003E0
#define   LPAIF_PCM_CTLa__RPCM_SLOT___S                        5
#define   LPAIF_PCM_CTLa__TPCM_SLOT___M          0x0000001F
#define   LPAIF_PCM_CTLa__TPCM_SLOT___S                        0
#define   LPAIF_PCM_CTLa___M                     0xBFFFFFFF   
#define   LPAIF_PCM_CTLa___S                                   0
#define LPASS_LPAIF_PCM_CTL0                      (0x0C0C0010)
#define   LPAIF_PCM_CTL0___RWC                      QCSR_REG_RW    
#define   LPAIF_PCM_CTL0__RESET___M              0x80000000
#define   LPAIF_PCM_CTL0__RESET___S                           31
#define   LPAIF_PCM_CTL0__RESET_RX___M           0x20000000
#define   LPAIF_PCM_CTL0__RESET_RX___S                        29
#define   LPAIF_PCM_CTL0__RESET_TX___M           0x10000000
#define   LPAIF_PCM_CTL0__RESET_TX___S                        28
#define   LPAIF_PCM_CTL0__ONE_SLOT_SYNC_EN___M   0x08000000
#define   LPAIF_PCM_CTL0__ONE_SLOT_SYNC_EN___S                27
#define   LPAIF_PCM_CTL0__ENABLE_RX___M          0x04000000
#define   LPAIF_PCM_CTL0__ENABLE_RX___S                       26
#define   LPAIF_PCM_CTL0__ENABLE_TX___M          0x02000000
#define   LPAIF_PCM_CTL0__ENABLE_TX___S                       25
#define   LPAIF_PCM_CTL0__ENABLE___M             0x01000000
#define   LPAIF_PCM_CTL0__ENABLE___S                          24
#define   LPAIF_PCM_CTL0__RPCM_SLOT_NUM___M      0x00C00000
#define   LPAIF_PCM_CTL0__RPCM_SLOT_NUM___S                   22
#define   LPAIF_PCM_CTL0__TPCM_SLOT_NUM___M      0x00300000
#define   LPAIF_PCM_CTL0__TPCM_SLOT_NUM___S                   20
#define   LPAIF_PCM_CTL0__SEL_LPXO_FREQ___M      0x00080000
#define   LPAIF_PCM_CTL0__SEL_LPXO_FREQ___S                   19
#define   LPAIF_PCM_CTL0__CTRL_DATA_OE___M       0x00040000
#define   LPAIF_PCM_CTL0__CTRL_DATA_OE___S                    18
#define   LPAIF_PCM_CTL0__RATE___M               0x00038000
#define   LPAIF_PCM_CTL0__RATE___S                            15
#define   LPAIF_PCM_CTL0__LOOPBACK___M           0x00004000
#define   LPAIF_PCM_CTL0__LOOPBACK___S                        14
#define   LPAIF_PCM_CTL0__SYNC_SRC___M           0x00002000
#define   LPAIF_PCM_CTL0__SYNC_SRC___S                        13
#define   LPAIF_PCM_CTL0__AUX_MODE___M           0x00001000
#define   LPAIF_PCM_CTL0__AUX_MODE___S                        12
#define   LPAIF_PCM_CTL0__RPCM_WIDTH___M         0x00000800
#define   LPAIF_PCM_CTL0__RPCM_WIDTH___S                      11
#define   LPAIF_PCM_CTL0__TPCM_WIDTH___M         0x00000400
#define   LPAIF_PCM_CTL0__TPCM_WIDTH___S                      10
#define   LPAIF_PCM_CTL0__RPCM_SLOT___M          0x000003E0
#define   LPAIF_PCM_CTL0__RPCM_SLOT___S                        5
#define   LPAIF_PCM_CTL0__TPCM_SLOT___M          0x0000001F
#define   LPAIF_PCM_CTL0__TPCM_SLOT___S                        0
#define LPASS_LPAIF_PCM_CTL1                      (0x0C0C1010)
#define   LPAIF_PCM_CTL1___RWC                      QCSR_REG_RW    
#define   LPAIF_PCM_CTL1__RESET___M              0x80000000
#define   LPAIF_PCM_CTL1__RESET___S                           31
#define   LPAIF_PCM_CTL1__RESET_RX___M           0x20000000
#define   LPAIF_PCM_CTL1__RESET_RX___S                        29
#define   LPAIF_PCM_CTL1__RESET_TX___M           0x10000000
#define   LPAIF_PCM_CTL1__RESET_TX___S                        28
#define   LPAIF_PCM_CTL1__ONE_SLOT_SYNC_EN___M   0x08000000
#define   LPAIF_PCM_CTL1__ONE_SLOT_SYNC_EN___S                27
#define   LPAIF_PCM_CTL1__ENABLE_RX___M          0x04000000
#define   LPAIF_PCM_CTL1__ENABLE_RX___S                       26
#define   LPAIF_PCM_CTL1__ENABLE_TX___M          0x02000000
#define   LPAIF_PCM_CTL1__ENABLE_TX___S                       25
#define   LPAIF_PCM_CTL1__ENABLE___M             0x01000000
#define   LPAIF_PCM_CTL1__ENABLE___S                          24
#define   LPAIF_PCM_CTL1__RPCM_SLOT_NUM___M      0x00C00000
#define   LPAIF_PCM_CTL1__RPCM_SLOT_NUM___S                   22
#define   LPAIF_PCM_CTL1__TPCM_SLOT_NUM___M      0x00300000
#define   LPAIF_PCM_CTL1__TPCM_SLOT_NUM___S                   20
#define   LPAIF_PCM_CTL1__SEL_LPXO_FREQ___M      0x00080000
#define   LPAIF_PCM_CTL1__SEL_LPXO_FREQ___S                   19
#define   LPAIF_PCM_CTL1__CTRL_DATA_OE___M       0x00040000
#define   LPAIF_PCM_CTL1__CTRL_DATA_OE___S                    18
#define   LPAIF_PCM_CTL1__RATE___M               0x00038000
#define   LPAIF_PCM_CTL1__RATE___S                            15
#define   LPAIF_PCM_CTL1__LOOPBACK___M           0x00004000
#define   LPAIF_PCM_CTL1__LOOPBACK___S                        14
#define   LPAIF_PCM_CTL1__SYNC_SRC___M           0x00002000
#define   LPAIF_PCM_CTL1__SYNC_SRC___S                        13
#define   LPAIF_PCM_CTL1__AUX_MODE___M           0x00001000
#define   LPAIF_PCM_CTL1__AUX_MODE___S                        12
#define   LPAIF_PCM_CTL1__RPCM_WIDTH___M         0x00000800
#define   LPAIF_PCM_CTL1__RPCM_WIDTH___S                      11
#define   LPAIF_PCM_CTL1__TPCM_WIDTH___M         0x00000400
#define   LPAIF_PCM_CTL1__TPCM_WIDTH___S                      10
#define   LPAIF_PCM_CTL1__RPCM_SLOT___M          0x000003E0
#define   LPAIF_PCM_CTL1__RPCM_SLOT___S                        5
#define   LPAIF_PCM_CTL1__TPCM_SLOT___M          0x0000001F
#define   LPAIF_PCM_CTL1__TPCM_SLOT___S                        0

#define LPASS_LPAIF_PCM_SLOT_CTLa(a)     (0x0C0C0014+0x1000*(a))
#define   LPAIF_PCM_SLOT_CTLa_aMIN 0    
#define   LPAIF_PCM_SLOT_CTLa_aMAX 1    
#define   LPAIF_PCM_SLOT_CTLa_ELEM 2    
#define   LPAIF_PCM_SLOT_CTLa___RWC                 QCSR_REG_RW    
#define   LPAIF_PCM_SLOT_CTLa___POR              0x00000000
#define   LPAIF_PCM_SLOT_CTLa__RPCM_SLOT3___POR  0x00
#define   LPAIF_PCM_SLOT_CTLa__RPCM_SLOT2___POR  0x00
#define   LPAIF_PCM_SLOT_CTLa__RPCM_SLOT1___POR  0x00
#define   LPAIF_PCM_SLOT_CTLa__TPCM_SLOT3___POR  0x00
#define   LPAIF_PCM_SLOT_CTLa__TPCM_SLOT2___POR  0x00
#define   LPAIF_PCM_SLOT_CTLa__TPCM_SLOT1___POR  0x00
#define   LPAIF_PCM_SLOT_CTLa__RPCM_SLOT3___M    0x7C000000
#define   LPAIF_PCM_SLOT_CTLa__RPCM_SLOT3___S                 26
#define   LPAIF_PCM_SLOT_CTLa__RPCM_SLOT2___M    0x03E00000
#define   LPAIF_PCM_SLOT_CTLa__RPCM_SLOT2___S                 21
#define   LPAIF_PCM_SLOT_CTLa__RPCM_SLOT1___M    0x001F0000
#define   LPAIF_PCM_SLOT_CTLa__RPCM_SLOT1___S                 16
#define   LPAIF_PCM_SLOT_CTLa__TPCM_SLOT3___M    0x00007C00
#define   LPAIF_PCM_SLOT_CTLa__TPCM_SLOT3___S                 10
#define   LPAIF_PCM_SLOT_CTLa__TPCM_SLOT2___M    0x000003E0
#define   LPAIF_PCM_SLOT_CTLa__TPCM_SLOT2___S                  5
#define   LPAIF_PCM_SLOT_CTLa__TPCM_SLOT1___M    0x0000001F
#define   LPAIF_PCM_SLOT_CTLa__TPCM_SLOT1___S                  0
#define   LPAIF_PCM_SLOT_CTLa___M                0x7FFF7FFF   
#define   LPAIF_PCM_SLOT_CTLa___S                              0
#define LPASS_LPAIF_PCM_SLOT_CTL0                 (0x0C0C0014)
#define   LPAIF_PCM_SLOT_CTL0___RWC                 QCSR_REG_RW    
#define   LPAIF_PCM_SLOT_CTL0__RPCM_SLOT3___M    0x7C000000
#define   LPAIF_PCM_SLOT_CTL0__RPCM_SLOT3___S                 26
#define   LPAIF_PCM_SLOT_CTL0__RPCM_SLOT2___M    0x03E00000
#define   LPAIF_PCM_SLOT_CTL0__RPCM_SLOT2___S                 21
#define   LPAIF_PCM_SLOT_CTL0__RPCM_SLOT1___M    0x001F0000
#define   LPAIF_PCM_SLOT_CTL0__RPCM_SLOT1___S                 16
#define   LPAIF_PCM_SLOT_CTL0__TPCM_SLOT3___M    0x00007C00
#define   LPAIF_PCM_SLOT_CTL0__TPCM_SLOT3___S                 10
#define   LPAIF_PCM_SLOT_CTL0__TPCM_SLOT2___M    0x000003E0
#define   LPAIF_PCM_SLOT_CTL0__TPCM_SLOT2___S                  5
#define   LPAIF_PCM_SLOT_CTL0__TPCM_SLOT1___M    0x0000001F
#define   LPAIF_PCM_SLOT_CTL0__TPCM_SLOT1___S                  0
#define LPASS_LPAIF_PCM_SLOT_CTL1                 (0x0C0C1014)
#define   LPAIF_PCM_SLOT_CTL1___RWC                 QCSR_REG_RW    
#define   LPAIF_PCM_SLOT_CTL1__RPCM_SLOT3___M    0x7C000000
#define   LPAIF_PCM_SLOT_CTL1__RPCM_SLOT3___S                 26
#define   LPAIF_PCM_SLOT_CTL1__RPCM_SLOT2___M    0x03E00000
#define   LPAIF_PCM_SLOT_CTL1__RPCM_SLOT2___S                 21
#define   LPAIF_PCM_SLOT_CTL1__RPCM_SLOT1___M    0x001F0000
#define   LPAIF_PCM_SLOT_CTL1__RPCM_SLOT1___S                 16
#define   LPAIF_PCM_SLOT_CTL1__TPCM_SLOT3___M    0x00007C00
#define   LPAIF_PCM_SLOT_CTL1__TPCM_SLOT3___S                 10
#define   LPAIF_PCM_SLOT_CTL1__TPCM_SLOT2___M    0x000003E0
#define   LPAIF_PCM_SLOT_CTL1__TPCM_SLOT2___S                  5
#define   LPAIF_PCM_SLOT_CTL1__TPCM_SLOT1___M    0x0000001F
#define   LPAIF_PCM_SLOT_CTL1__TPCM_SLOT1___S                  0

#define LPASS_LPAIF_PCM_SLOT_CTL2_a(a)   (0x0C0C0018+0x1000*(a))
#define   LPAIF_PCM_SLOT_CTL2_a_aMIN 0    
#define   LPAIF_PCM_SLOT_CTL2_a_aMAX 1    
#define   LPAIF_PCM_SLOT_CTL2_a_ELEM 2    
#define   LPAIF_PCM_SLOT_CTL2_a___RWC               QCSR_REG_RW    
#define   LPAIF_PCM_SLOT_CTL2_a___POR            0x00000000
#define   LPAIF_PCM_SLOT_CTL2_a__RPCM_SLOT6___POR 0x00
#define   LPAIF_PCM_SLOT_CTL2_a__RPCM_SLOT5___POR 0x00
#define   LPAIF_PCM_SLOT_CTL2_a__RPCM_SLOT4___POR 0x00
#define   LPAIF_PCM_SLOT_CTL2_a__TPCM_SLOT6___POR 0x00
#define   LPAIF_PCM_SLOT_CTL2_a__TPCM_SLOT5___POR 0x00
#define   LPAIF_PCM_SLOT_CTL2_a__TPCM_SLOT4___POR 0x00
#define   LPAIF_PCM_SLOT_CTL2_a__RPCM_SLOT6___M  0x7C000000
#define   LPAIF_PCM_SLOT_CTL2_a__RPCM_SLOT6___S               26
#define   LPAIF_PCM_SLOT_CTL2_a__RPCM_SLOT5___M  0x03E00000
#define   LPAIF_PCM_SLOT_CTL2_a__RPCM_SLOT5___S               21
#define   LPAIF_PCM_SLOT_CTL2_a__RPCM_SLOT4___M  0x001F0000
#define   LPAIF_PCM_SLOT_CTL2_a__RPCM_SLOT4___S               16
#define   LPAIF_PCM_SLOT_CTL2_a__TPCM_SLOT6___M  0x00007C00
#define   LPAIF_PCM_SLOT_CTL2_a__TPCM_SLOT6___S               10
#define   LPAIF_PCM_SLOT_CTL2_a__TPCM_SLOT5___M  0x000003E0
#define   LPAIF_PCM_SLOT_CTL2_a__TPCM_SLOT5___S                5
#define   LPAIF_PCM_SLOT_CTL2_a__TPCM_SLOT4___M  0x0000001F
#define   LPAIF_PCM_SLOT_CTL2_a__TPCM_SLOT4___S                0
#define   LPAIF_PCM_SLOT_CTL2_a___M              0x7FFF7FFF   
#define   LPAIF_PCM_SLOT_CTL2_a___S                            0
#define LPASS_LPAIF_PCM_SLOT_CTL2_0               (0x0C0C0018)
#define   LPAIF_PCM_SLOT_CTL2_0___RWC               QCSR_REG_RW    
#define   LPAIF_PCM_SLOT_CTL2_0__RPCM_SLOT6___M  0x7C000000
#define   LPAIF_PCM_SLOT_CTL2_0__RPCM_SLOT6___S               26
#define   LPAIF_PCM_SLOT_CTL2_0__RPCM_SLOT5___M  0x03E00000
#define   LPAIF_PCM_SLOT_CTL2_0__RPCM_SLOT5___S               21
#define   LPAIF_PCM_SLOT_CTL2_0__RPCM_SLOT4___M  0x001F0000
#define   LPAIF_PCM_SLOT_CTL2_0__RPCM_SLOT4___S               16
#define   LPAIF_PCM_SLOT_CTL2_0__TPCM_SLOT6___M  0x00007C00
#define   LPAIF_PCM_SLOT_CTL2_0__TPCM_SLOT6___S               10
#define   LPAIF_PCM_SLOT_CTL2_0__TPCM_SLOT5___M  0x000003E0
#define   LPAIF_PCM_SLOT_CTL2_0__TPCM_SLOT5___S                5
#define   LPAIF_PCM_SLOT_CTL2_0__TPCM_SLOT4___M  0x0000001F
#define   LPAIF_PCM_SLOT_CTL2_0__TPCM_SLOT4___S                0
#define LPASS_LPAIF_PCM_SLOT_CTL2_1               (0x0C0C1018)
#define   LPAIF_PCM_SLOT_CTL2_1___RWC               QCSR_REG_RW    
#define   LPAIF_PCM_SLOT_CTL2_1__RPCM_SLOT6___M  0x7C000000
#define   LPAIF_PCM_SLOT_CTL2_1__RPCM_SLOT6___S               26
#define   LPAIF_PCM_SLOT_CTL2_1__RPCM_SLOT5___M  0x03E00000
#define   LPAIF_PCM_SLOT_CTL2_1__RPCM_SLOT5___S               21
#define   LPAIF_PCM_SLOT_CTL2_1__RPCM_SLOT4___M  0x001F0000
#define   LPAIF_PCM_SLOT_CTL2_1__RPCM_SLOT4___S               16
#define   LPAIF_PCM_SLOT_CTL2_1__TPCM_SLOT6___M  0x00007C00
#define   LPAIF_PCM_SLOT_CTL2_1__TPCM_SLOT6___S               10
#define   LPAIF_PCM_SLOT_CTL2_1__TPCM_SLOT5___M  0x000003E0
#define   LPAIF_PCM_SLOT_CTL2_1__TPCM_SLOT5___S                5
#define   LPAIF_PCM_SLOT_CTL2_1__TPCM_SLOT4___M  0x0000001F
#define   LPAIF_PCM_SLOT_CTL2_1__TPCM_SLOT4___S                0

#define LPASS_LPAIF_PCM_SLOT_CTL3_a(a)   (0x0C0C001C+0x1000*(a))
#define   LPAIF_PCM_SLOT_CTL3_a_aMIN 0    
#define   LPAIF_PCM_SLOT_CTL3_a_aMAX 1    
#define   LPAIF_PCM_SLOT_CTL3_a_ELEM 2    
#define   LPAIF_PCM_SLOT_CTL3_a___RWC               QCSR_REG_RW    
#define   LPAIF_PCM_SLOT_CTL3_a___POR            0x00000000
#define   LPAIF_PCM_SLOT_CTL3_a__RPCM_SLOT7___POR 0x00
#define   LPAIF_PCM_SLOT_CTL3_a__TPCM_SLOT7___POR 0x00
#define   LPAIF_PCM_SLOT_CTL3_a__RPCM_SLOT7___M  0x001F0000
#define   LPAIF_PCM_SLOT_CTL3_a__RPCM_SLOT7___S               16
#define   LPAIF_PCM_SLOT_CTL3_a__TPCM_SLOT7___M  0x0000001F
#define   LPAIF_PCM_SLOT_CTL3_a__TPCM_SLOT7___S                0
#define   LPAIF_PCM_SLOT_CTL3_a___M              0x001F001F   
#define   LPAIF_PCM_SLOT_CTL3_a___S                            0
#define LPASS_LPAIF_PCM_SLOT_CTL3_0               (0x0C0C001C)
#define   LPAIF_PCM_SLOT_CTL3_0___RWC               QCSR_REG_RW    
#define   LPAIF_PCM_SLOT_CTL3_0__RPCM_SLOT7___M  0x001F0000
#define   LPAIF_PCM_SLOT_CTL3_0__RPCM_SLOT7___S               16
#define   LPAIF_PCM_SLOT_CTL3_0__TPCM_SLOT7___M  0x0000001F
#define   LPAIF_PCM_SLOT_CTL3_0__TPCM_SLOT7___S                0
#define LPASS_LPAIF_PCM_SLOT_CTL3_1               (0x0C0C101C)
#define   LPAIF_PCM_SLOT_CTL3_1___RWC               QCSR_REG_RW    
#define   LPAIF_PCM_SLOT_CTL3_1__RPCM_SLOT7___M  0x001F0000
#define   LPAIF_PCM_SLOT_CTL3_1__RPCM_SLOT7___S               16
#define   LPAIF_PCM_SLOT_CTL3_1__TPCM_SLOT7___M  0x0000001F
#define   LPAIF_PCM_SLOT_CTL3_1__TPCM_SLOT7___S                0

#define LPASS_LPAIF_PCM_TDM_CTL_a(a)     (0x0C0C0020+0x1000*(a))
#define   LPAIF_PCM_TDM_CTL_a_aMIN 0    
#define   LPAIF_PCM_TDM_CTL_a_aMAX 1    
#define   LPAIF_PCM_TDM_CTL_a_ELEM 2    
#define   LPAIF_PCM_TDM_CTL_a___RWC                 QCSR_REG_RW    
#define   LPAIF_PCM_TDM_CTL_a___POR              0x0203DF00
#define   LPAIF_PCM_TDM_CTL_a__ENABLE_TDM___POR  0x0
#define   LPAIF_PCM_TDM_CTL_a__ENABLE_DIFF_SAMPLE_WIDTH___POR 0x0
#define   LPAIF_PCM_TDM_CTL_a__TDM_INV_TPCM_SYNC___POR 0x0
#define   LPAIF_PCM_TDM_CTL_a__TDM_INV_RPCM_SYNC___POR 0x0
#define   LPAIF_PCM_TDM_CTL_a__TDM_SYNC_DELAY___POR 0x1
#define   LPAIF_PCM_TDM_CTL_a__TDM_TPCM_SLOT_NUM___POR 0x0
#define   LPAIF_PCM_TDM_CTL_a__TDM_RPCM_SLOT_NUM___POR 0x0
#define   LPAIF_PCM_TDM_CTL_a__TDM_TPCM_WIDTH___POR 0x0F
#define   LPAIF_PCM_TDM_CTL_a__TDM_RPCM_WIDTH___POR 0x0F
#define   LPAIF_PCM_TDM_CTL_a__TDM_RATE___POR    0x100
#define   LPAIF_PCM_TDM_CTL_a__ENABLE_TDM___M    0x40000000
#define   LPAIF_PCM_TDM_CTL_a__ENABLE_TDM___S                 30
#define   LPAIF_PCM_TDM_CTL_a__ENABLE_TDM__DISABLE             0x0
#define   LPAIF_PCM_TDM_CTL_a__ENABLE_TDM__ENABLE             0x1
#define   LPAIF_PCM_TDM_CTL_a__ENABLE_DIFF_SAMPLE_WIDTH___M 0x20000000
#define   LPAIF_PCM_TDM_CTL_a__ENABLE_DIFF_SAMPLE_WIDTH___S              29
#define   LPAIF_PCM_TDM_CTL_a__ENABLE_DIFF_SAMPLE_WIDTH__DISABLE             0x0
#define   LPAIF_PCM_TDM_CTL_a__ENABLE_DIFF_SAMPLE_WIDTH__ENABLE             0x1
#define   LPAIF_PCM_TDM_CTL_a__TDM_INV_TPCM_SYNC___M 0x10000000
#define   LPAIF_PCM_TDM_CTL_a__TDM_INV_TPCM_SYNC___S              28
#define   LPAIF_PCM_TDM_CTL_a__TDM_INV_RPCM_SYNC___M 0x08000000
#define   LPAIF_PCM_TDM_CTL_a__TDM_INV_RPCM_SYNC___S              27
#define   LPAIF_PCM_TDM_CTL_a__TDM_SYNC_DELAY___M 0x06000000
#define   LPAIF_PCM_TDM_CTL_a__TDM_SYNC_DELAY___S              25
#define   LPAIF_PCM_TDM_CTL_a__TDM_SYNC_DELAY__DELAY_2_CYCLE             0x0
#define   LPAIF_PCM_TDM_CTL_a__TDM_SYNC_DELAY__DELAY_1_CYCLE             0x1
#define   LPAIF_PCM_TDM_CTL_a__TDM_SYNC_DELAY__DELAY_0_CYCLE             0x2
#define   LPAIF_PCM_TDM_CTL_a__TDM_TPCM_SLOT_NUM___M 0x01C00000
#define   LPAIF_PCM_TDM_CTL_a__TDM_TPCM_SLOT_NUM___S              22
#define   LPAIF_PCM_TDM_CTL_a__TDM_RPCM_SLOT_NUM___M 0x00380000
#define   LPAIF_PCM_TDM_CTL_a__TDM_RPCM_SLOT_NUM___S              19
#define   LPAIF_PCM_TDM_CTL_a__TDM_TPCM_WIDTH___M 0x0007C000
#define   LPAIF_PCM_TDM_CTL_a__TDM_TPCM_WIDTH___S              14
#define   LPAIF_PCM_TDM_CTL_a__TDM_RPCM_WIDTH___M 0x00003E00
#define   LPAIF_PCM_TDM_CTL_a__TDM_RPCM_WIDTH___S               9
#define   LPAIF_PCM_TDM_CTL_a__TDM_RATE___M      0x000001FF
#define   LPAIF_PCM_TDM_CTL_a__TDM_RATE___S                    0
#define   LPAIF_PCM_TDM_CTL_a___M                0x7FFFFFFF   
#define   LPAIF_PCM_TDM_CTL_a___S                              0
#define LPASS_LPAIF_PCM_TDM_CTL_0                 (0x0C0C0020)
#define   LPAIF_PCM_TDM_CTL_0___RWC                 QCSR_REG_RW    
#define   LPAIF_PCM_TDM_CTL_0__ENABLE_TDM___M    0x40000000
#define   LPAIF_PCM_TDM_CTL_0__ENABLE_TDM___S                 30
#define   LPAIF_PCM_TDM_CTL_0__ENABLE_DIFF_SAMPLE_WIDTH___M 0x20000000
#define   LPAIF_PCM_TDM_CTL_0__ENABLE_DIFF_SAMPLE_WIDTH___S              29
#define   LPAIF_PCM_TDM_CTL_0__TDM_INV_TPCM_SYNC___M 0x10000000
#define   LPAIF_PCM_TDM_CTL_0__TDM_INV_TPCM_SYNC___S              28
#define   LPAIF_PCM_TDM_CTL_0__TDM_INV_RPCM_SYNC___M 0x08000000
#define   LPAIF_PCM_TDM_CTL_0__TDM_INV_RPCM_SYNC___S              27
#define   LPAIF_PCM_TDM_CTL_0__TDM_SYNC_DELAY___M 0x06000000
#define   LPAIF_PCM_TDM_CTL_0__TDM_SYNC_DELAY___S              25
#define   LPAIF_PCM_TDM_CTL_0__TDM_TPCM_SLOT_NUM___M 0x01C00000
#define   LPAIF_PCM_TDM_CTL_0__TDM_TPCM_SLOT_NUM___S              22
#define   LPAIF_PCM_TDM_CTL_0__TDM_RPCM_SLOT_NUM___M 0x00380000
#define   LPAIF_PCM_TDM_CTL_0__TDM_RPCM_SLOT_NUM___S              19
#define   LPAIF_PCM_TDM_CTL_0__TDM_TPCM_WIDTH___M 0x0007C000
#define   LPAIF_PCM_TDM_CTL_0__TDM_TPCM_WIDTH___S              14
#define   LPAIF_PCM_TDM_CTL_0__TDM_RPCM_WIDTH___M 0x00003E00
#define   LPAIF_PCM_TDM_CTL_0__TDM_RPCM_WIDTH___S               9
#define   LPAIF_PCM_TDM_CTL_0__TDM_RATE___M      0x000001FF
#define   LPAIF_PCM_TDM_CTL_0__TDM_RATE___S                    0
#define LPASS_LPAIF_PCM_TDM_CTL_1                 (0x0C0C1020)
#define   LPAIF_PCM_TDM_CTL_1___RWC                 QCSR_REG_RW    
#define   LPAIF_PCM_TDM_CTL_1__ENABLE_TDM___M    0x40000000
#define   LPAIF_PCM_TDM_CTL_1__ENABLE_TDM___S                 30
#define   LPAIF_PCM_TDM_CTL_1__ENABLE_DIFF_SAMPLE_WIDTH___M 0x20000000
#define   LPAIF_PCM_TDM_CTL_1__ENABLE_DIFF_SAMPLE_WIDTH___S              29
#define   LPAIF_PCM_TDM_CTL_1__TDM_INV_TPCM_SYNC___M 0x10000000
#define   LPAIF_PCM_TDM_CTL_1__TDM_INV_TPCM_SYNC___S              28
#define   LPAIF_PCM_TDM_CTL_1__TDM_INV_RPCM_SYNC___M 0x08000000
#define   LPAIF_PCM_TDM_CTL_1__TDM_INV_RPCM_SYNC___S              27
#define   LPAIF_PCM_TDM_CTL_1__TDM_SYNC_DELAY___M 0x06000000
#define   LPAIF_PCM_TDM_CTL_1__TDM_SYNC_DELAY___S              25
#define   LPAIF_PCM_TDM_CTL_1__TDM_TPCM_SLOT_NUM___M 0x01C00000
#define   LPAIF_PCM_TDM_CTL_1__TDM_TPCM_SLOT_NUM___S              22
#define   LPAIF_PCM_TDM_CTL_1__TDM_RPCM_SLOT_NUM___M 0x00380000
#define   LPAIF_PCM_TDM_CTL_1__TDM_RPCM_SLOT_NUM___S              19
#define   LPAIF_PCM_TDM_CTL_1__TDM_TPCM_WIDTH___M 0x0007C000
#define   LPAIF_PCM_TDM_CTL_1__TDM_TPCM_WIDTH___S              14
#define   LPAIF_PCM_TDM_CTL_1__TDM_RPCM_WIDTH___M 0x00003E00
#define   LPAIF_PCM_TDM_CTL_1__TDM_RPCM_WIDTH___S               9
#define   LPAIF_PCM_TDM_CTL_1__TDM_RATE___M      0x000001FF
#define   LPAIF_PCM_TDM_CTL_1__TDM_RATE___S                    0

#define LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a(a) (0x0C0C0024+0x1000*(a))
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_a_aMIN 0    
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_a_aMAX 1    
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_a_ELEM 2    
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_a___RWC        QCSR_REG_RW    
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_a___POR     0x000001EF
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_a__TDM_TPCM_SAMPLE_WIDTH___POR 0x0F
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_a__TDM_RPCM_SAMPLE_WIDTH___POR 0x0F
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_a__TDM_TPCM_SAMPLE_WIDTH___M 0x000003E0
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_a__TDM_TPCM_SAMPLE_WIDTH___S               5
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_a__TDM_RPCM_SAMPLE_WIDTH___M 0x0000001F
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_a__TDM_RPCM_SAMPLE_WIDTH___S               0
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_a___M       0x000003FF   
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_a___S                     0
#define LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_0        (0x0C0C0024)
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_0___RWC        QCSR_REG_RW    
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_0__TDM_TPCM_SAMPLE_WIDTH___M 0x000003E0
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_0__TDM_TPCM_SAMPLE_WIDTH___S               5
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_0__TDM_RPCM_SAMPLE_WIDTH___M 0x0000001F
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_0__TDM_RPCM_SAMPLE_WIDTH___S               0
#define LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_1        (0x0C0C1024)
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_1___RWC        QCSR_REG_RW    
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_1__TDM_TPCM_SAMPLE_WIDTH___M 0x000003E0
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_1__TDM_TPCM_SAMPLE_WIDTH___S               5
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_1__TDM_RPCM_SAMPLE_WIDTH___M 0x0000001F
#define   LPAIF_PCM_TDM_SAMPLE_WIDTH_1__TDM_RPCM_SAMPLE_WIDTH___S               0

#define LPASS_LPAIF_I2S_CTLa(a)          (0x0C0C4000+0x1000*(a))
#define   LPAIF_I2S_CTLa_aMIN      0    
#define   LPAIF_I2S_CTLa_aMAX      6    
#define   LPAIF_I2S_CTLa_ELEM      7    
#define   LPAIF_I2S_CTLa___RWC                      QCSR_REG_RW    
#define   LPAIF_I2S_CTLa___POR                   0x000F0004
#define   LPAIF_I2S_CTLa__RESET___POR            0x0
#define   LPAIF_I2S_CTLa__EN_LONG_RATE___POR     0x0
#define   LPAIF_I2S_CTLa__LONG_RATE___POR        0x0F
#define   LPAIF_I2S_CTLa__LOOPBACK___POR         0x0
#define   LPAIF_I2S_CTLa__SPKR_EN___POR          0x0
#define   LPAIF_I2S_CTLa__SPKR_MODE___POR        0x0
#define   LPAIF_I2S_CTLa__SPKR_MONO___POR        0x0
#define   LPAIF_I2S_CTLa__MIC_EN___POR           0x0
#define   LPAIF_I2S_CTLa__MIC_MODE___POR         0x0
#define   LPAIF_I2S_CTLa__MIC_MONO___POR         0x0
#define   LPAIF_I2S_CTLa__WS_SRC___POR           0x1
#define   LPAIF_I2S_CTLa__BIT_WIDTH___POR        0x0
#define   LPAIF_I2S_CTLa__RESET___M              0x80000000
#define   LPAIF_I2S_CTLa__RESET___S                           31
#define   LPAIF_I2S_CTLa__RESET__DISABLE                     0x0
#define   LPAIF_I2S_CTLa__RESET__ENABLE                      0x1
#define   LPAIF_I2S_CTLa__EN_LONG_RATE___M       0x00400000
#define   LPAIF_I2S_CTLa__EN_LONG_RATE___S                    22
#define   LPAIF_I2S_CTLa__EN_LONG_RATE__DISABLE              0x0
#define   LPAIF_I2S_CTLa__EN_LONG_RATE__ENABLE               0x1
#define   LPAIF_I2S_CTLa__LONG_RATE___M          0x003F0000
#define   LPAIF_I2S_CTLa__LONG_RATE___S                       16
#define   LPAIF_I2S_CTLa__LOOPBACK___M           0x00008000
#define   LPAIF_I2S_CTLa__LOOPBACK___S                        15
#define   LPAIF_I2S_CTLa__LOOPBACK__DISABLE                  0x0
#define   LPAIF_I2S_CTLa__LOOPBACK__ENABLE                   0x1
#define   LPAIF_I2S_CTLa__SPKR_EN___M            0x00004000
#define   LPAIF_I2S_CTLa__SPKR_EN___S                         14
#define   LPAIF_I2S_CTLa__SPKR_EN__DISABLE                   0x0
#define   LPAIF_I2S_CTLa__SPKR_EN__ENABLE                    0x1
#define   LPAIF_I2S_CTLa__SPKR_MODE___M          0x00003C00
#define   LPAIF_I2S_CTLa__SPKR_MODE___S                       10
#define   LPAIF_I2S_CTLa__SPKR_MODE__NONE                    0x0
#define   LPAIF_I2S_CTLa__SPKR_MODE__SD0                     0x1
#define   LPAIF_I2S_CTLa__SPKR_MODE__SD1                     0x2
#define   LPAIF_I2S_CTLa__SPKR_MODE__SD2                     0x3
#define   LPAIF_I2S_CTLa__SPKR_MODE__SD3                     0x4
#define   LPAIF_I2S_CTLa__SPKR_MODE__QUAD01                  0x5
#define   LPAIF_I2S_CTLa__SPKR_MODE__QUAD23                  0x6
#define   LPAIF_I2S_CTLa__SPKR_MODE__ENUM_6CH                0x7
#define   LPAIF_I2S_CTLa__SPKR_MODE__ENUM_8CH                0x8
#define   LPAIF_I2S_CTLa__SPKR_MONO___M          0x00000200
#define   LPAIF_I2S_CTLa__SPKR_MONO___S                        9
#define   LPAIF_I2S_CTLa__SPKR_MONO__STEREO                  0x0
#define   LPAIF_I2S_CTLa__SPKR_MONO__MONO                    0x1
#define   LPAIF_I2S_CTLa__MIC_EN___M             0x00000100
#define   LPAIF_I2S_CTLa__MIC_EN___S                           8
#define   LPAIF_I2S_CTLa__MIC_EN__DISABLE                    0x0
#define   LPAIF_I2S_CTLa__MIC_EN__ENABLE                     0x1
#define   LPAIF_I2S_CTLa__MIC_MODE___M           0x000000F0
#define   LPAIF_I2S_CTLa__MIC_MODE___S                         4
#define   LPAIF_I2S_CTLa__MIC_MODE__NONE                     0x0
#define   LPAIF_I2S_CTLa__MIC_MODE__SD0                      0x1
#define   LPAIF_I2S_CTLa__MIC_MODE__SD1                      0x2
#define   LPAIF_I2S_CTLa__MIC_MODE__SD2                      0x3
#define   LPAIF_I2S_CTLa__MIC_MODE__SD3                      0x4
#define   LPAIF_I2S_CTLa__MIC_MODE__QUAD01                   0x5
#define   LPAIF_I2S_CTLa__MIC_MODE__QUAD23                   0x6
#define   LPAIF_I2S_CTLa__MIC_MODE__ENUM_6CH                 0x7
#define   LPAIF_I2S_CTLa__MIC_MODE__ENUM_8CH                 0x8
#define   LPAIF_I2S_CTLa__MIC_MONO___M           0x00000008
#define   LPAIF_I2S_CTLa__MIC_MONO___S                         3
#define   LPAIF_I2S_CTLa__MIC_MONO__STEREO                   0x0
#define   LPAIF_I2S_CTLa__MIC_MONO__MONO                     0x1
#define   LPAIF_I2S_CTLa__WS_SRC___M             0x00000004
#define   LPAIF_I2S_CTLa__WS_SRC___S                           2
#define   LPAIF_I2S_CTLa__WS_SRC__INT                        0x0
#define   LPAIF_I2S_CTLa__WS_SRC__EXT                        0x1
#define   LPAIF_I2S_CTLa__BIT_WIDTH___M          0x00000003
#define   LPAIF_I2S_CTLa__BIT_WIDTH___S                        0
#define   LPAIF_I2S_CTLa__BIT_WIDTH__ENUM_16                 0x0
#define   LPAIF_I2S_CTLa__BIT_WIDTH__ENUM_24                 0x1
#define   LPAIF_I2S_CTLa__BIT_WIDTH__ENUM_32                 0x2
#define   LPAIF_I2S_CTLa__BIT_WIDTH__ENUM_25                 0x3
#define   LPAIF_I2S_CTLa___M                     0x807FFFFF   
#define   LPAIF_I2S_CTLa___S                                   0
#define LPASS_LPAIF_I2S_CTL0                      (0x0C0C4000)
#define   LPAIF_I2S_CTL0___RWC                      QCSR_REG_RW    
#define   LPAIF_I2S_CTL0__RESET___M              0x80000000
#define   LPAIF_I2S_CTL0__RESET___S                           31
#define   LPAIF_I2S_CTL0__EN_LONG_RATE___M       0x00400000
#define   LPAIF_I2S_CTL0__EN_LONG_RATE___S                    22
#define   LPAIF_I2S_CTL0__LONG_RATE___M          0x003F0000
#define   LPAIF_I2S_CTL0__LONG_RATE___S                       16
#define   LPAIF_I2S_CTL0__LOOPBACK___M           0x00008000
#define   LPAIF_I2S_CTL0__LOOPBACK___S                        15
#define   LPAIF_I2S_CTL0__SPKR_EN___M            0x00004000
#define   LPAIF_I2S_CTL0__SPKR_EN___S                         14
#define   LPAIF_I2S_CTL0__SPKR_MODE___M          0x00003C00
#define   LPAIF_I2S_CTL0__SPKR_MODE___S                       10
#define   LPAIF_I2S_CTL0__SPKR_MONO___M          0x00000200
#define   LPAIF_I2S_CTL0__SPKR_MONO___S                        9
#define   LPAIF_I2S_CTL0__MIC_EN___M             0x00000100
#define   LPAIF_I2S_CTL0__MIC_EN___S                           8
#define   LPAIF_I2S_CTL0__MIC_MODE___M           0x000000F0
#define   LPAIF_I2S_CTL0__MIC_MODE___S                         4
#define   LPAIF_I2S_CTL0__MIC_MONO___M           0x00000008
#define   LPAIF_I2S_CTL0__MIC_MONO___S                         3
#define   LPAIF_I2S_CTL0__WS_SRC___M             0x00000004
#define   LPAIF_I2S_CTL0__WS_SRC___S                           2
#define   LPAIF_I2S_CTL0__BIT_WIDTH___M          0x00000003
#define   LPAIF_I2S_CTL0__BIT_WIDTH___S                        0
#define LPASS_LPAIF_I2S_CTL1                      (0x0C0C5000)
#define   LPAIF_I2S_CTL1___RWC                      QCSR_REG_RW    
#define   LPAIF_I2S_CTL1__RESET___M              0x80000000
#define   LPAIF_I2S_CTL1__RESET___S                           31
#define   LPAIF_I2S_CTL1__EN_LONG_RATE___M       0x00400000
#define   LPAIF_I2S_CTL1__EN_LONG_RATE___S                    22
#define   LPAIF_I2S_CTL1__LONG_RATE___M          0x003F0000
#define   LPAIF_I2S_CTL1__LONG_RATE___S                       16
#define   LPAIF_I2S_CTL1__LOOPBACK___M           0x00008000
#define   LPAIF_I2S_CTL1__LOOPBACK___S                        15
#define   LPAIF_I2S_CTL1__SPKR_EN___M            0x00004000
#define   LPAIF_I2S_CTL1__SPKR_EN___S                         14
#define   LPAIF_I2S_CTL1__SPKR_MODE___M          0x00003C00
#define   LPAIF_I2S_CTL1__SPKR_MODE___S                       10
#define   LPAIF_I2S_CTL1__SPKR_MONO___M          0x00000200
#define   LPAIF_I2S_CTL1__SPKR_MONO___S                        9
#define   LPAIF_I2S_CTL1__MIC_EN___M             0x00000100
#define   LPAIF_I2S_CTL1__MIC_EN___S                           8
#define   LPAIF_I2S_CTL1__MIC_MODE___M           0x000000F0
#define   LPAIF_I2S_CTL1__MIC_MODE___S                         4
#define   LPAIF_I2S_CTL1__MIC_MONO___M           0x00000008
#define   LPAIF_I2S_CTL1__MIC_MONO___S                         3
#define   LPAIF_I2S_CTL1__WS_SRC___M             0x00000004
#define   LPAIF_I2S_CTL1__WS_SRC___S                           2
#define   LPAIF_I2S_CTL1__BIT_WIDTH___M          0x00000003
#define   LPAIF_I2S_CTL1__BIT_WIDTH___S                        0
#define LPASS_LPAIF_I2S_CTL2                      (0x0C0C6000)
#define   LPAIF_I2S_CTL2___RWC                      QCSR_REG_RW    
#define   LPAIF_I2S_CTL2__RESET___M              0x80000000
#define   LPAIF_I2S_CTL2__RESET___S                           31
#define   LPAIF_I2S_CTL2__EN_LONG_RATE___M       0x00400000
#define   LPAIF_I2S_CTL2__EN_LONG_RATE___S                    22
#define   LPAIF_I2S_CTL2__LONG_RATE___M          0x003F0000
#define   LPAIF_I2S_CTL2__LONG_RATE___S                       16
#define   LPAIF_I2S_CTL2__LOOPBACK___M           0x00008000
#define   LPAIF_I2S_CTL2__LOOPBACK___S                        15
#define   LPAIF_I2S_CTL2__SPKR_EN___M            0x00004000
#define   LPAIF_I2S_CTL2__SPKR_EN___S                         14
#define   LPAIF_I2S_CTL2__SPKR_MODE___M          0x00003C00
#define   LPAIF_I2S_CTL2__SPKR_MODE___S                       10
#define   LPAIF_I2S_CTL2__SPKR_MONO___M          0x00000200
#define   LPAIF_I2S_CTL2__SPKR_MONO___S                        9
#define   LPAIF_I2S_CTL2__MIC_EN___M             0x00000100
#define   LPAIF_I2S_CTL2__MIC_EN___S                           8
#define   LPAIF_I2S_CTL2__MIC_MODE___M           0x000000F0
#define   LPAIF_I2S_CTL2__MIC_MODE___S                         4
#define   LPAIF_I2S_CTL2__MIC_MONO___M           0x00000008
#define   LPAIF_I2S_CTL2__MIC_MONO___S                         3
#define   LPAIF_I2S_CTL2__WS_SRC___M             0x00000004
#define   LPAIF_I2S_CTL2__WS_SRC___S                           2
#define   LPAIF_I2S_CTL2__BIT_WIDTH___M          0x00000003
#define   LPAIF_I2S_CTL2__BIT_WIDTH___S                        0
#define LPASS_LPAIF_I2S_CTL3                      (0x0C0C7000)
#define   LPAIF_I2S_CTL3___RWC                      QCSR_REG_RW    
#define   LPAIF_I2S_CTL3__RESET___M              0x80000000
#define   LPAIF_I2S_CTL3__RESET___S                           31
#define   LPAIF_I2S_CTL3__EN_LONG_RATE___M       0x00400000
#define   LPAIF_I2S_CTL3__EN_LONG_RATE___S                    22
#define   LPAIF_I2S_CTL3__LONG_RATE___M          0x003F0000
#define   LPAIF_I2S_CTL3__LONG_RATE___S                       16
#define   LPAIF_I2S_CTL3__LOOPBACK___M           0x00008000
#define   LPAIF_I2S_CTL3__LOOPBACK___S                        15
#define   LPAIF_I2S_CTL3__SPKR_EN___M            0x00004000
#define   LPAIF_I2S_CTL3__SPKR_EN___S                         14
#define   LPAIF_I2S_CTL3__SPKR_MODE___M          0x00003C00
#define   LPAIF_I2S_CTL3__SPKR_MODE___S                       10
#define   LPAIF_I2S_CTL3__SPKR_MONO___M          0x00000200
#define   LPAIF_I2S_CTL3__SPKR_MONO___S                        9
#define   LPAIF_I2S_CTL3__MIC_EN___M             0x00000100
#define   LPAIF_I2S_CTL3__MIC_EN___S                           8
#define   LPAIF_I2S_CTL3__MIC_MODE___M           0x000000F0
#define   LPAIF_I2S_CTL3__MIC_MODE___S                         4
#define   LPAIF_I2S_CTL3__MIC_MONO___M           0x00000008
#define   LPAIF_I2S_CTL3__MIC_MONO___S                         3
#define   LPAIF_I2S_CTL3__WS_SRC___M             0x00000004
#define   LPAIF_I2S_CTL3__WS_SRC___S                           2
#define   LPAIF_I2S_CTL3__BIT_WIDTH___M          0x00000003
#define   LPAIF_I2S_CTL3__BIT_WIDTH___S                        0
#define LPASS_LPAIF_I2S_CTL4                      (0x0C0C8000)
#define   LPAIF_I2S_CTL4___RWC                      QCSR_REG_RW    
#define   LPAIF_I2S_CTL4__RESET___M              0x80000000
#define   LPAIF_I2S_CTL4__RESET___S                           31
#define   LPAIF_I2S_CTL4__EN_LONG_RATE___M       0x00400000
#define   LPAIF_I2S_CTL4__EN_LONG_RATE___S                    22
#define   LPAIF_I2S_CTL4__LONG_RATE___M          0x003F0000
#define   LPAIF_I2S_CTL4__LONG_RATE___S                       16
#define   LPAIF_I2S_CTL4__LOOPBACK___M           0x00008000
#define   LPAIF_I2S_CTL4__LOOPBACK___S                        15
#define   LPAIF_I2S_CTL4__SPKR_EN___M            0x00004000
#define   LPAIF_I2S_CTL4__SPKR_EN___S                         14
#define   LPAIF_I2S_CTL4__SPKR_MODE___M          0x00003C00
#define   LPAIF_I2S_CTL4__SPKR_MODE___S                       10
#define   LPAIF_I2S_CTL4__SPKR_MONO___M          0x00000200
#define   LPAIF_I2S_CTL4__SPKR_MONO___S                        9
#define   LPAIF_I2S_CTL4__MIC_EN___M             0x00000100
#define   LPAIF_I2S_CTL4__MIC_EN___S                           8
#define   LPAIF_I2S_CTL4__MIC_MODE___M           0x000000F0
#define   LPAIF_I2S_CTL4__MIC_MODE___S                         4
#define   LPAIF_I2S_CTL4__MIC_MONO___M           0x00000008
#define   LPAIF_I2S_CTL4__MIC_MONO___S                         3
#define   LPAIF_I2S_CTL4__WS_SRC___M             0x00000004
#define   LPAIF_I2S_CTL4__WS_SRC___S                           2
#define   LPAIF_I2S_CTL4__BIT_WIDTH___M          0x00000003
#define   LPAIF_I2S_CTL4__BIT_WIDTH___S                        0
#define LPASS_LPAIF_I2S_CTL5                      (0x0C0C9000)
#define   LPAIF_I2S_CTL5___RWC                      QCSR_REG_RW    
#define   LPAIF_I2S_CTL5__RESET___M              0x80000000
#define   LPAIF_I2S_CTL5__RESET___S                           31
#define   LPAIF_I2S_CTL5__EN_LONG_RATE___M       0x00400000
#define   LPAIF_I2S_CTL5__EN_LONG_RATE___S                    22
#define   LPAIF_I2S_CTL5__LONG_RATE___M          0x003F0000
#define   LPAIF_I2S_CTL5__LONG_RATE___S                       16
#define   LPAIF_I2S_CTL5__LOOPBACK___M           0x00008000
#define   LPAIF_I2S_CTL5__LOOPBACK___S                        15
#define   LPAIF_I2S_CTL5__SPKR_EN___M            0x00004000
#define   LPAIF_I2S_CTL5__SPKR_EN___S                         14
#define   LPAIF_I2S_CTL5__SPKR_MODE___M          0x00003C00
#define   LPAIF_I2S_CTL5__SPKR_MODE___S                       10
#define   LPAIF_I2S_CTL5__SPKR_MONO___M          0x00000200
#define   LPAIF_I2S_CTL5__SPKR_MONO___S                        9
#define   LPAIF_I2S_CTL5__MIC_EN___M             0x00000100
#define   LPAIF_I2S_CTL5__MIC_EN___S                           8
#define   LPAIF_I2S_CTL5__MIC_MODE___M           0x000000F0
#define   LPAIF_I2S_CTL5__MIC_MODE___S                         4
#define   LPAIF_I2S_CTL5__MIC_MONO___M           0x00000008
#define   LPAIF_I2S_CTL5__MIC_MONO___S                         3
#define   LPAIF_I2S_CTL5__WS_SRC___M             0x00000004
#define   LPAIF_I2S_CTL5__WS_SRC___S                           2
#define   LPAIF_I2S_CTL5__BIT_WIDTH___M          0x00000003
#define   LPAIF_I2S_CTL5__BIT_WIDTH___S                        0
#define LPASS_LPAIF_I2S_CTL6                      (0x0C0CA000)
#define   LPAIF_I2S_CTL6___RWC                      QCSR_REG_RW    
#define   LPAIF_I2S_CTL6__RESET___M              0x80000000
#define   LPAIF_I2S_CTL6__RESET___S                           31
#define   LPAIF_I2S_CTL6__EN_LONG_RATE___M       0x00400000
#define   LPAIF_I2S_CTL6__EN_LONG_RATE___S                    22
#define   LPAIF_I2S_CTL6__LONG_RATE___M          0x003F0000
#define   LPAIF_I2S_CTL6__LONG_RATE___S                       16
#define   LPAIF_I2S_CTL6__LOOPBACK___M           0x00008000
#define   LPAIF_I2S_CTL6__LOOPBACK___S                        15
#define   LPAIF_I2S_CTL6__SPKR_EN___M            0x00004000
#define   LPAIF_I2S_CTL6__SPKR_EN___S                         14
#define   LPAIF_I2S_CTL6__SPKR_MODE___M          0x00003C00
#define   LPAIF_I2S_CTL6__SPKR_MODE___S                       10
#define   LPAIF_I2S_CTL6__SPKR_MONO___M          0x00000200
#define   LPAIF_I2S_CTL6__SPKR_MONO___S                        9
#define   LPAIF_I2S_CTL6__MIC_EN___M             0x00000100
#define   LPAIF_I2S_CTL6__MIC_EN___S                           8
#define   LPAIF_I2S_CTL6__MIC_MODE___M           0x000000F0
#define   LPAIF_I2S_CTL6__MIC_MODE___S                         4
#define   LPAIF_I2S_CTL6__MIC_MONO___M           0x00000008
#define   LPAIF_I2S_CTL6__MIC_MONO___S                         3
#define   LPAIF_I2S_CTL6__WS_SRC___M             0x00000004
#define   LPAIF_I2S_CTL6__WS_SRC___S                           2
#define   LPAIF_I2S_CTL6__BIT_WIDTH___M          0x00000003
#define   LPAIF_I2S_CTL6__BIT_WIDTH___S                        0

#define LPASS_LPAIF_DMIC_CTL                      (0x0C0CC000)
#define   LPAIF_DMIC_CTL___RWC                      QCSR_REG_RW    
#define   LPAIF_DMIC_CTL___POR                   0x00000000
#define   LPAIF_DMIC_CTL__RESET___POR            0x0
#define   LPAIF_DMIC_CTL__EN___POR               0x0
#define   LPAIF_DMIC_CTL__DMIC_MODE___POR        0x0
#define   LPAIF_DMIC_CTL__BIT_WIDTH___POR        0x0
#define   LPAIF_DMIC_CTL__RESET___M              0x80000000
#define   LPAIF_DMIC_CTL__RESET___S                           31
#define   LPAIF_DMIC_CTL__RESET__DISABLE                     0x0
#define   LPAIF_DMIC_CTL__RESET__ENABLE                      0x1
#define   LPAIF_DMIC_CTL__EN___M                 0x00000010
#define   LPAIF_DMIC_CTL__EN___S                               4
#define   LPAIF_DMIC_CTL__EN__DISABLE                        0x0
#define   LPAIF_DMIC_CTL__EN__ENABLE                         0x1
#define   LPAIF_DMIC_CTL__DMIC_MODE___M          0x0000000E
#define   LPAIF_DMIC_CTL__DMIC_MODE___S                        1
#define   LPAIF_DMIC_CTL__DMIC_MODE__NONE                    0x0
#define   LPAIF_DMIC_CTL__DMIC_MODE__LEFT0                   0x1
#define   LPAIF_DMIC_CTL__DMIC_MODE__RIGHT0                  0x2
#define   LPAIF_DMIC_CTL__DMIC_MODE__LEFT1                   0x3
#define   LPAIF_DMIC_CTL__DMIC_MODE__RIGHT1                  0x4
#define   LPAIF_DMIC_CTL__DMIC_MODE__STEREO0                 0x5
#define   LPAIF_DMIC_CTL__DMIC_MODE__STEREO1                 0x6
#define   LPAIF_DMIC_CTL__DMIC_MODE__QUAD                    0x7
#define   LPAIF_DMIC_CTL__BIT_WIDTH___M          0x00000001
#define   LPAIF_DMIC_CTL__BIT_WIDTH___S                        0
#define   LPAIF_DMIC_CTL__BIT_WIDTH__ENUM_16                 0x0
#define   LPAIF_DMIC_CTL__BIT_WIDTH__ENUM_20                 0x1
#define   LPAIF_DMIC_CTL___M                     0x8000001F   
#define   LPAIF_DMIC_CTL___S                                   0

#define LPASS_LPAIF_DMIC_VOL_CTLa(a)     (0x0C0CC010+0x4*(a))
#define   LPAIF_DMIC_VOL_CTLa_aMIN 0    
#define   LPAIF_DMIC_VOL_CTLa_aMAX 1    
#define   LPAIF_DMIC_VOL_CTLa_ELEM 2    
#define   LPAIF_DMIC_VOL_CTLa___RWC                 QCSR_REG_RW    
#define   LPAIF_DMIC_VOL_CTLa___POR              0x0000FF00
#define   LPAIF_DMIC_VOL_CTLa__UPDATE_STATUS___POR 0x0
#define   LPAIF_DMIC_VOL_CTLa__UPDATE_GAIN___POR 0x0
#define   LPAIF_DMIC_VOL_CTLa__TX_HPF_BP___POR   0x0
#define   LPAIF_DMIC_VOL_CTLa__DMIC_GAIN_BP___POR 0x0
#define   LPAIF_DMIC_VOL_CTLa__MUTE_EN___POR     0x0
#define   LPAIF_DMIC_VOL_CTLa__TIMEOUT_VAL___POR 0xFF
#define   LPAIF_DMIC_VOL_CTLa__GAIN___POR        0x00
#define   LPAIF_DMIC_VOL_CTLa__UPDATE_STATUS___M 0x00100000
#define   LPAIF_DMIC_VOL_CTLa__UPDATE_STATUS___S              20
#define   LPAIF_DMIC_VOL_CTLa__UPDATE_STATUS__COMPLETE             0x0
#define   LPAIF_DMIC_VOL_CTLa__UPDATE_STATUS__PENDING             0x1
#define   LPAIF_DMIC_VOL_CTLa__UPDATE_GAIN___M   0x00080000
#define   LPAIF_DMIC_VOL_CTLa__UPDATE_GAIN___S                19
#define   LPAIF_DMIC_VOL_CTLa__UPDATE_GAIN__NO               0x0
#define   LPAIF_DMIC_VOL_CTLa__UPDATE_GAIN__YES              0x1
#define   LPAIF_DMIC_VOL_CTLa__TX_HPF_BP___M     0x00040000
#define   LPAIF_DMIC_VOL_CTLa__TX_HPF_BP___S                  18
#define   LPAIF_DMIC_VOL_CTLa__TX_HPF_BP__DC_BLOCK             0x0
#define   LPAIF_DMIC_VOL_CTLa__TX_HPF_BP__BYPASS_DC_BLOCK             0x1
#define   LPAIF_DMIC_VOL_CTLa__DMIC_GAIN_BP___M  0x00020000
#define   LPAIF_DMIC_VOL_CTLa__DMIC_GAIN_BP___S               17
#define   LPAIF_DMIC_VOL_CTLa__DMIC_GAIN_BP__GAIN             0x0
#define   LPAIF_DMIC_VOL_CTLa__DMIC_GAIN_BP__BYPASS_GAIN             0x1
#define   LPAIF_DMIC_VOL_CTLa__MUTE_EN___M       0x00010000
#define   LPAIF_DMIC_VOL_CTLa__MUTE_EN___S                    16
#define   LPAIF_DMIC_VOL_CTLa__MUTE_EN__NORMAL               0x0
#define   LPAIF_DMIC_VOL_CTLa__TIMEOUT_VAL___M   0x0000FF00
#define   LPAIF_DMIC_VOL_CTLa__TIMEOUT_VAL___S                 8
#define   LPAIF_DMIC_VOL_CTLa__TIMEOUT_VAL__DEFAULT            0xFF
#define   LPAIF_DMIC_VOL_CTLa__GAIN___M          0x000000FF
#define   LPAIF_DMIC_VOL_CTLa__GAIN___S                        0
#define   LPAIF_DMIC_VOL_CTLa__GAIN__DEFAULT                0x00
#define   LPAIF_DMIC_VOL_CTLa___M                0x001FFFFF   
#define   LPAIF_DMIC_VOL_CTLa___S                              0
#define LPASS_LPAIF_DMIC_VOL_CTL0                 (0x0C0CC010)
#define   LPAIF_DMIC_VOL_CTL0___RWC                 QCSR_REG_RW    
#define   LPAIF_DMIC_VOL_CTL0__UPDATE_STATUS___M 0x00100000
#define   LPAIF_DMIC_VOL_CTL0__UPDATE_STATUS___S              20
#define   LPAIF_DMIC_VOL_CTL0__UPDATE_GAIN___M   0x00080000
#define   LPAIF_DMIC_VOL_CTL0__UPDATE_GAIN___S                19
#define   LPAIF_DMIC_VOL_CTL0__TX_HPF_BP___M     0x00040000
#define   LPAIF_DMIC_VOL_CTL0__TX_HPF_BP___S                  18
#define   LPAIF_DMIC_VOL_CTL0__DMIC_GAIN_BP___M  0x00020000
#define   LPAIF_DMIC_VOL_CTL0__DMIC_GAIN_BP___S               17
#define   LPAIF_DMIC_VOL_CTL0__MUTE_EN___M       0x00010000
#define   LPAIF_DMIC_VOL_CTL0__MUTE_EN___S                    16
#define   LPAIF_DMIC_VOL_CTL0__TIMEOUT_VAL___M   0x0000FF00
#define   LPAIF_DMIC_VOL_CTL0__TIMEOUT_VAL___S                 8
#define   LPAIF_DMIC_VOL_CTL0__GAIN___M          0x000000FF
#define   LPAIF_DMIC_VOL_CTL0__GAIN___S                        0
#define LPASS_LPAIF_DMIC_VOL_CTL1                 (0x0C0CC014)
#define   LPAIF_DMIC_VOL_CTL1___RWC                 QCSR_REG_RW    
#define   LPAIF_DMIC_VOL_CTL1__UPDATE_STATUS___M 0x00100000
#define   LPAIF_DMIC_VOL_CTL1__UPDATE_STATUS___S              20
#define   LPAIF_DMIC_VOL_CTL1__UPDATE_GAIN___M   0x00080000
#define   LPAIF_DMIC_VOL_CTL1__UPDATE_GAIN___S                19
#define   LPAIF_DMIC_VOL_CTL1__TX_HPF_BP___M     0x00040000
#define   LPAIF_DMIC_VOL_CTL1__TX_HPF_BP___S                  18
#define   LPAIF_DMIC_VOL_CTL1__DMIC_GAIN_BP___M  0x00020000
#define   LPAIF_DMIC_VOL_CTL1__DMIC_GAIN_BP___S               17
#define   LPAIF_DMIC_VOL_CTL1__MUTE_EN___M       0x00010000
#define   LPAIF_DMIC_VOL_CTL1__MUTE_EN___S                    16
#define   LPAIF_DMIC_VOL_CTL1__TIMEOUT_VAL___M   0x0000FF00
#define   LPAIF_DMIC_VOL_CTL1__TIMEOUT_VAL___S                 8
#define   LPAIF_DMIC_VOL_CTL1__GAIN___M          0x000000FF
#define   LPAIF_DMIC_VOL_CTL1__GAIN___S                        0

#define LPASS_LPAIF_WRDMA_LPBK_MIX                (0x0C0CD000)
#define   LPAIF_WRDMA_LPBK_MIX___RWC                QCSR_REG_RW    
#define   LPAIF_WRDMA_LPBK_MIX___POR             0x0000000F
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH3___POR  0x1
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH2___POR  0x1
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH1___POR  0x1
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH0___POR  0x1
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH3___M    0x00000008
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH3___S                  3
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH3__BLOCK             0x0
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH3__ALLOW             0x1
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH2___M    0x00000004
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH2___S                  2
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH2__BLOCK             0x0
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH2__ALLOW             0x1
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH1___M    0x00000002
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH1___S                  1
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH1__BLOCK             0x0
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH1__ALLOW             0x1
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH0___M    0x00000001
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH0___S                  0
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH0__BLOCK             0x0
#define   LPAIF_WRDMA_LPBK_MIX__WRDMA_CH0__ALLOW             0x1
#define   LPAIF_WRDMA_LPBK_MIX___M               0x0000000F   
#define   LPAIF_WRDMA_LPBK_MIX___S                             0

#define LPASS_LPAIF_MIXER_CTL                     (0x0C0CE000)
#define   LPAIF_MIXER_CTL___RWC                     QCSR_REG_RW    
#define   LPAIF_MIXER_CTL___POR                  0x00000000
#define   LPAIF_MIXER_CTL__DYNAMIC_CLOCK___POR   0x0
#define   LPAIF_MIXER_CTL__OVR_DET___POR         0x0
#define   LPAIF_MIXER_CTL__OVR_CLR___POR         0x0
#define   LPAIF_MIXER_CTL__SAT_EN___POR          0x0
#define   LPAIF_MIXER_CTL__BIT_WIDTH___POR       0x0
#define   LPAIF_MIXER_CTL__PORT1_CH___POR        0x0
#define   LPAIF_MIXER_CTL__PORT0_CH___POR        0x0
#define   LPAIF_MIXER_CTL__DYNAMIC_CLOCK___M     0x00000800
#define   LPAIF_MIXER_CTL__DYNAMIC_CLOCK___S                  11
#define   LPAIF_MIXER_CTL__DYNAMIC_CLOCK__OFF                0x0
#define   LPAIF_MIXER_CTL__DYNAMIC_CLOCK__ON                 0x1
#define   LPAIF_MIXER_CTL__OVR_DET___M           0x00000400
#define   LPAIF_MIXER_CTL__OVR_DET___S                        10
#define   LPAIF_MIXER_CTL__OVR_DET__OK                       0x0
#define   LPAIF_MIXER_CTL__OVR_DET__YES                      0x1
#define   LPAIF_MIXER_CTL__OVR_CLR___M           0x00000200
#define   LPAIF_MIXER_CTL__OVR_CLR___S                         9
#define   LPAIF_MIXER_CTL__OVR_CLR__NO                       0x0
#define   LPAIF_MIXER_CTL__OVR_CLR__YES                      0x1
#define   LPAIF_MIXER_CTL__SAT_EN___M            0x00000100
#define   LPAIF_MIXER_CTL__SAT_EN___S                          8
#define   LPAIF_MIXER_CTL__SAT_EN__DISABLE                   0x0
#define   LPAIF_MIXER_CTL__SAT_EN__ENABLE                    0x1
#define   LPAIF_MIXER_CTL__BIT_WIDTH___M         0x000000C0
#define   LPAIF_MIXER_CTL__BIT_WIDTH___S                       6
#define   LPAIF_MIXER_CTL__BIT_WIDTH__ENUM_8                 0x0
#define   LPAIF_MIXER_CTL__BIT_WIDTH__ENUM_16                0x1
#define   LPAIF_MIXER_CTL__BIT_WIDTH__ENUM_24                0x2
#define   LPAIF_MIXER_CTL__BIT_WIDTH__ENUM_32                0x3
#define   LPAIF_MIXER_CTL__PORT1_CH___M          0x00000038
#define   LPAIF_MIXER_CTL__PORT1_CH___S                        3
#define   LPAIF_MIXER_CTL__PORT1_CH__NONE                    0x0
#define   LPAIF_MIXER_CTL__PORT1_CH__RDDMA_CH0               0x1
#define   LPAIF_MIXER_CTL__PORT1_CH__RDDMA_CH1               0x2
#define   LPAIF_MIXER_CTL__PORT1_CH__RDDMA_CH2               0x3
#define   LPAIF_MIXER_CTL__PORT1_CH__RDDMA_CH3               0x4
#define   LPAIF_MIXER_CTL__PORT1_CH__RDDMA_CH4               0x5
#define   LPAIF_MIXER_CTL__PORT0_CH___M          0x00000007
#define   LPAIF_MIXER_CTL__PORT0_CH___S                        0
#define   LPAIF_MIXER_CTL__PORT0_CH__NONE                    0x0
#define   LPAIF_MIXER_CTL__PORT0_CH__RDDMA_CH0               0x1
#define   LPAIF_MIXER_CTL__PORT0_CH__RDDMA_CH1               0x2
#define   LPAIF_MIXER_CTL__PORT0_CH__RDDMA_CH2               0x3
#define   LPAIF_MIXER_CTL__PORT0_CH__RDDMA_CH3               0x4
#define   LPAIF_MIXER_CTL__PORT0_CH__RDDMA_CH4               0x5
#define   LPAIF_MIXER_CTL___M                    0x00000FFF   
#define   LPAIF_MIXER_CTL___S                                  0

#define LPASS_LPAIF_IRQ_ENa(a)           (0x0C0CF000+0x1000*(a))
#define   LPAIF_IRQ_ENa_aMIN       0    
#define   LPAIF_IRQ_ENa_aMAX       2    
#define   LPAIF_IRQ_ENa_ELEM       3    
#define   LPAIF_IRQ_ENa___RWC                       QCSR_REG_RW    
#define   LPAIF_IRQ_ENa___POR                    0x00000000
#define   LPAIF_IRQ_ENa__SEC_RD_NO_RATE___POR    0x0
#define   LPAIF_IRQ_ENa__SEC_RD_DIFF_RATE___POR  0x0
#define   LPAIF_IRQ_ENa__PRI_RD_NO_RATE___POR    0x0
#define   LPAIF_IRQ_ENa__PRI_RD_DIFF_RATE___POR  0x0
#define   LPAIF_IRQ_ENa__FRM_REF___POR           0x0
#define   LPAIF_IRQ_ENa__ERR_WRDMA_CH3___POR     0x0
#define   LPAIF_IRQ_ENa__OVR_WRDMA_CH3___POR     0x0
#define   LPAIF_IRQ_ENa__PER_WRDMA_CH3___POR     0x0
#define   LPAIF_IRQ_ENa__ERR_WRDMA_CH2___POR     0x0
#define   LPAIF_IRQ_ENa__OVR_WRDMA_CH2___POR     0x0
#define   LPAIF_IRQ_ENa__PER_WRDMA_CH2___POR     0x0
#define   LPAIF_IRQ_ENa__ERR_WRDMA_CH1___POR     0x0
#define   LPAIF_IRQ_ENa__OVR_WRDMA_CH1___POR     0x0
#define   LPAIF_IRQ_ENa__PER_WRDMA_CH1___POR     0x0
#define   LPAIF_IRQ_ENa__ERR_WRDMA_CH0___POR     0x0
#define   LPAIF_IRQ_ENa__OVR_WRDMA_CH0___POR     0x0
#define   LPAIF_IRQ_ENa__PER_WRDMA_CH0___POR     0x0
#define   LPAIF_IRQ_ENa__ERR_RDDMA_CH4___POR     0x0
#define   LPAIF_IRQ_ENa__UNDR_RDDMA_CH4___POR    0x0
#define   LPAIF_IRQ_ENa__PER_RDDMA_CH4___POR     0x0
#define   LPAIF_IRQ_ENa__ERR_RDDMA_CH3___POR     0x0
#define   LPAIF_IRQ_ENa__UNDR_RDDMA_CH3___POR    0x0
#define   LPAIF_IRQ_ENa__PER_RDDMA_CH3___POR     0x0
#define   LPAIF_IRQ_ENa__ERR_RDDMA_CH2___POR     0x0
#define   LPAIF_IRQ_ENa__UNDR_RDDMA_CH2___POR    0x0
#define   LPAIF_IRQ_ENa__PER_RDDMA_CH2___POR     0x0
#define   LPAIF_IRQ_ENa__ERR_RDDMA_CH1___POR     0x0
#define   LPAIF_IRQ_ENa__UNDR_RDDMA_CH1___POR    0x0
#define   LPAIF_IRQ_ENa__PER_RDDMA_CH1___POR     0x0
#define   LPAIF_IRQ_ENa__ERR_RDDMA_CH0___POR     0x0
#define   LPAIF_IRQ_ENa__UNDR_RDDMA_CH0___POR    0x0
#define   LPAIF_IRQ_ENa__PER_RDDMA_CH0___POR     0x0
#define   LPAIF_IRQ_ENa__SEC_RD_NO_RATE___M      0x80000000
#define   LPAIF_IRQ_ENa__SEC_RD_NO_RATE___S                   31
#define   LPAIF_IRQ_ENa__SEC_RD_DIFF_RATE___M    0x40000000
#define   LPAIF_IRQ_ENa__SEC_RD_DIFF_RATE___S                 30
#define   LPAIF_IRQ_ENa__PRI_RD_NO_RATE___M      0x20000000
#define   LPAIF_IRQ_ENa__PRI_RD_NO_RATE___S                   29
#define   LPAIF_IRQ_ENa__PRI_RD_DIFF_RATE___M    0x10000000
#define   LPAIF_IRQ_ENa__PRI_RD_DIFF_RATE___S                 28
#define   LPAIF_IRQ_ENa__FRM_REF___M             0x08000000
#define   LPAIF_IRQ_ENa__FRM_REF___S                          27
#define   LPAIF_IRQ_ENa__ERR_WRDMA_CH3___M       0x04000000
#define   LPAIF_IRQ_ENa__ERR_WRDMA_CH3___S                    26
#define   LPAIF_IRQ_ENa__OVR_WRDMA_CH3___M       0x02000000
#define   LPAIF_IRQ_ENa__OVR_WRDMA_CH3___S                    25
#define   LPAIF_IRQ_ENa__PER_WRDMA_CH3___M       0x01000000
#define   LPAIF_IRQ_ENa__PER_WRDMA_CH3___S                    24
#define   LPAIF_IRQ_ENa__ERR_WRDMA_CH2___M       0x00800000
#define   LPAIF_IRQ_ENa__ERR_WRDMA_CH2___S                    23
#define   LPAIF_IRQ_ENa__OVR_WRDMA_CH2___M       0x00400000
#define   LPAIF_IRQ_ENa__OVR_WRDMA_CH2___S                    22
#define   LPAIF_IRQ_ENa__PER_WRDMA_CH2___M       0x00200000
#define   LPAIF_IRQ_ENa__PER_WRDMA_CH2___S                    21
#define   LPAIF_IRQ_ENa__ERR_WRDMA_CH1___M       0x00100000
#define   LPAIF_IRQ_ENa__ERR_WRDMA_CH1___S                    20
#define   LPAIF_IRQ_ENa__OVR_WRDMA_CH1___M       0x00080000
#define   LPAIF_IRQ_ENa__OVR_WRDMA_CH1___S                    19
#define   LPAIF_IRQ_ENa__PER_WRDMA_CH1___M       0x00040000
#define   LPAIF_IRQ_ENa__PER_WRDMA_CH1___S                    18
#define   LPAIF_IRQ_ENa__ERR_WRDMA_CH0___M       0x00020000
#define   LPAIF_IRQ_ENa__ERR_WRDMA_CH0___S                    17
#define   LPAIF_IRQ_ENa__OVR_WRDMA_CH0___M       0x00010000
#define   LPAIF_IRQ_ENa__OVR_WRDMA_CH0___S                    16
#define   LPAIF_IRQ_ENa__PER_WRDMA_CH0___M       0x00008000
#define   LPAIF_IRQ_ENa__PER_WRDMA_CH0___S                    15
#define   LPAIF_IRQ_ENa__ERR_RDDMA_CH4___M       0x00004000
#define   LPAIF_IRQ_ENa__ERR_RDDMA_CH4___S                    14
#define   LPAIF_IRQ_ENa__UNDR_RDDMA_CH4___M      0x00002000
#define   LPAIF_IRQ_ENa__UNDR_RDDMA_CH4___S                   13
#define   LPAIF_IRQ_ENa__PER_RDDMA_CH4___M       0x00001000
#define   LPAIF_IRQ_ENa__PER_RDDMA_CH4___S                    12
#define   LPAIF_IRQ_ENa__ERR_RDDMA_CH3___M       0x00000800
#define   LPAIF_IRQ_ENa__ERR_RDDMA_CH3___S                    11
#define   LPAIF_IRQ_ENa__UNDR_RDDMA_CH3___M      0x00000400
#define   LPAIF_IRQ_ENa__UNDR_RDDMA_CH3___S                   10
#define   LPAIF_IRQ_ENa__PER_RDDMA_CH3___M       0x00000200
#define   LPAIF_IRQ_ENa__PER_RDDMA_CH3___S                     9
#define   LPAIF_IRQ_ENa__ERR_RDDMA_CH2___M       0x00000100
#define   LPAIF_IRQ_ENa__ERR_RDDMA_CH2___S                     8
#define   LPAIF_IRQ_ENa__UNDR_RDDMA_CH2___M      0x00000080
#define   LPAIF_IRQ_ENa__UNDR_RDDMA_CH2___S                    7
#define   LPAIF_IRQ_ENa__PER_RDDMA_CH2___M       0x00000040
#define   LPAIF_IRQ_ENa__PER_RDDMA_CH2___S                     6
#define   LPAIF_IRQ_ENa__ERR_RDDMA_CH1___M       0x00000020
#define   LPAIF_IRQ_ENa__ERR_RDDMA_CH1___S                     5
#define   LPAIF_IRQ_ENa__UNDR_RDDMA_CH1___M      0x00000010
#define   LPAIF_IRQ_ENa__UNDR_RDDMA_CH1___S                    4
#define   LPAIF_IRQ_ENa__PER_RDDMA_CH1___M       0x00000008
#define   LPAIF_IRQ_ENa__PER_RDDMA_CH1___S                     3
#define   LPAIF_IRQ_ENa__ERR_RDDMA_CH0___M       0x00000004
#define   LPAIF_IRQ_ENa__ERR_RDDMA_CH0___S                     2
#define   LPAIF_IRQ_ENa__UNDR_RDDMA_CH0___M      0x00000002
#define   LPAIF_IRQ_ENa__UNDR_RDDMA_CH0___S                    1
#define   LPAIF_IRQ_ENa__PER_RDDMA_CH0___M       0x00000001
#define   LPAIF_IRQ_ENa__PER_RDDMA_CH0___S                     0
#define   LPAIF_IRQ_ENa___M                      0xFFFFFFFF   
#define   LPAIF_IRQ_ENa___S                                    0
#define LPASS_LPAIF_IRQ_EN0                       (0x0C0CF000)
#define   LPAIF_IRQ_EN0___RWC                       QCSR_REG_RW    
#define   LPAIF_IRQ_EN0__SEC_RD_NO_RATE___M      0x80000000
#define   LPAIF_IRQ_EN0__SEC_RD_NO_RATE___S                   31
#define   LPAIF_IRQ_EN0__SEC_RD_DIFF_RATE___M    0x40000000
#define   LPAIF_IRQ_EN0__SEC_RD_DIFF_RATE___S                 30
#define   LPAIF_IRQ_EN0__PRI_RD_NO_RATE___M      0x20000000
#define   LPAIF_IRQ_EN0__PRI_RD_NO_RATE___S                   29
#define   LPAIF_IRQ_EN0__PRI_RD_DIFF_RATE___M    0x10000000
#define   LPAIF_IRQ_EN0__PRI_RD_DIFF_RATE___S                 28
#define   LPAIF_IRQ_EN0__FRM_REF___M             0x08000000
#define   LPAIF_IRQ_EN0__FRM_REF___S                          27
#define   LPAIF_IRQ_EN0__ERR_WRDMA_CH3___M       0x04000000
#define   LPAIF_IRQ_EN0__ERR_WRDMA_CH3___S                    26
#define   LPAIF_IRQ_EN0__OVR_WRDMA_CH3___M       0x02000000
#define   LPAIF_IRQ_EN0__OVR_WRDMA_CH3___S                    25
#define   LPAIF_IRQ_EN0__PER_WRDMA_CH3___M       0x01000000
#define   LPAIF_IRQ_EN0__PER_WRDMA_CH3___S                    24
#define   LPAIF_IRQ_EN0__ERR_WRDMA_CH2___M       0x00800000
#define   LPAIF_IRQ_EN0__ERR_WRDMA_CH2___S                    23
#define   LPAIF_IRQ_EN0__OVR_WRDMA_CH2___M       0x00400000
#define   LPAIF_IRQ_EN0__OVR_WRDMA_CH2___S                    22
#define   LPAIF_IRQ_EN0__PER_WRDMA_CH2___M       0x00200000
#define   LPAIF_IRQ_EN0__PER_WRDMA_CH2___S                    21
#define   LPAIF_IRQ_EN0__ERR_WRDMA_CH1___M       0x00100000
#define   LPAIF_IRQ_EN0__ERR_WRDMA_CH1___S                    20
#define   LPAIF_IRQ_EN0__OVR_WRDMA_CH1___M       0x00080000
#define   LPAIF_IRQ_EN0__OVR_WRDMA_CH1___S                    19
#define   LPAIF_IRQ_EN0__PER_WRDMA_CH1___M       0x00040000
#define   LPAIF_IRQ_EN0__PER_WRDMA_CH1___S                    18
#define   LPAIF_IRQ_EN0__ERR_WRDMA_CH0___M       0x00020000
#define   LPAIF_IRQ_EN0__ERR_WRDMA_CH0___S                    17
#define   LPAIF_IRQ_EN0__OVR_WRDMA_CH0___M       0x00010000
#define   LPAIF_IRQ_EN0__OVR_WRDMA_CH0___S                    16
#define   LPAIF_IRQ_EN0__PER_WRDMA_CH0___M       0x00008000
#define   LPAIF_IRQ_EN0__PER_WRDMA_CH0___S                    15
#define   LPAIF_IRQ_EN0__ERR_RDDMA_CH4___M       0x00004000
#define   LPAIF_IRQ_EN0__ERR_RDDMA_CH4___S                    14
#define   LPAIF_IRQ_EN0__UNDR_RDDMA_CH4___M      0x00002000
#define   LPAIF_IRQ_EN0__UNDR_RDDMA_CH4___S                   13
#define   LPAIF_IRQ_EN0__PER_RDDMA_CH4___M       0x00001000
#define   LPAIF_IRQ_EN0__PER_RDDMA_CH4___S                    12
#define   LPAIF_IRQ_EN0__ERR_RDDMA_CH3___M       0x00000800
#define   LPAIF_IRQ_EN0__ERR_RDDMA_CH3___S                    11
#define   LPAIF_IRQ_EN0__UNDR_RDDMA_CH3___M      0x00000400
#define   LPAIF_IRQ_EN0__UNDR_RDDMA_CH3___S                   10
#define   LPAIF_IRQ_EN0__PER_RDDMA_CH3___M       0x00000200
#define   LPAIF_IRQ_EN0__PER_RDDMA_CH3___S                     9
#define   LPAIF_IRQ_EN0__ERR_RDDMA_CH2___M       0x00000100
#define   LPAIF_IRQ_EN0__ERR_RDDMA_CH2___S                     8
#define   LPAIF_IRQ_EN0__UNDR_RDDMA_CH2___M      0x00000080
#define   LPAIF_IRQ_EN0__UNDR_RDDMA_CH2___S                    7
#define   LPAIF_IRQ_EN0__PER_RDDMA_CH2___M       0x00000040
#define   LPAIF_IRQ_EN0__PER_RDDMA_CH2___S                     6
#define   LPAIF_IRQ_EN0__ERR_RDDMA_CH1___M       0x00000020
#define   LPAIF_IRQ_EN0__ERR_RDDMA_CH1___S                     5
#define   LPAIF_IRQ_EN0__UNDR_RDDMA_CH1___M      0x00000010
#define   LPAIF_IRQ_EN0__UNDR_RDDMA_CH1___S                    4
#define   LPAIF_IRQ_EN0__PER_RDDMA_CH1___M       0x00000008
#define   LPAIF_IRQ_EN0__PER_RDDMA_CH1___S                     3
#define   LPAIF_IRQ_EN0__ERR_RDDMA_CH0___M       0x00000004
#define   LPAIF_IRQ_EN0__ERR_RDDMA_CH0___S                     2
#define   LPAIF_IRQ_EN0__UNDR_RDDMA_CH0___M      0x00000002
#define   LPAIF_IRQ_EN0__UNDR_RDDMA_CH0___S                    1
#define   LPAIF_IRQ_EN0__PER_RDDMA_CH0___M       0x00000001
#define   LPAIF_IRQ_EN0__PER_RDDMA_CH0___S                     0
#define LPASS_LPAIF_IRQ_EN1                       (0x0C0D0000)
#define   LPAIF_IRQ_EN1___RWC                       QCSR_REG_RW    
#define   LPAIF_IRQ_EN1__SEC_RD_NO_RATE___M      0x80000000
#define   LPAIF_IRQ_EN1__SEC_RD_NO_RATE___S                   31
#define   LPAIF_IRQ_EN1__SEC_RD_DIFF_RATE___M    0x40000000
#define   LPAIF_IRQ_EN1__SEC_RD_DIFF_RATE___S                 30
#define   LPAIF_IRQ_EN1__PRI_RD_NO_RATE___M      0x20000000
#define   LPAIF_IRQ_EN1__PRI_RD_NO_RATE___S                   29
#define   LPAIF_IRQ_EN1__PRI_RD_DIFF_RATE___M    0x10000000
#define   LPAIF_IRQ_EN1__PRI_RD_DIFF_RATE___S                 28
#define   LPAIF_IRQ_EN1__FRM_REF___M             0x08000000
#define   LPAIF_IRQ_EN1__FRM_REF___S                          27
#define   LPAIF_IRQ_EN1__ERR_WRDMA_CH3___M       0x04000000
#define   LPAIF_IRQ_EN1__ERR_WRDMA_CH3___S                    26
#define   LPAIF_IRQ_EN1__OVR_WRDMA_CH3___M       0x02000000
#define   LPAIF_IRQ_EN1__OVR_WRDMA_CH3___S                    25
#define   LPAIF_IRQ_EN1__PER_WRDMA_CH3___M       0x01000000
#define   LPAIF_IRQ_EN1__PER_WRDMA_CH3___S                    24
#define   LPAIF_IRQ_EN1__ERR_WRDMA_CH2___M       0x00800000
#define   LPAIF_IRQ_EN1__ERR_WRDMA_CH2___S                    23
#define   LPAIF_IRQ_EN1__OVR_WRDMA_CH2___M       0x00400000
#define   LPAIF_IRQ_EN1__OVR_WRDMA_CH2___S                    22
#define   LPAIF_IRQ_EN1__PER_WRDMA_CH2___M       0x00200000
#define   LPAIF_IRQ_EN1__PER_WRDMA_CH2___S                    21
#define   LPAIF_IRQ_EN1__ERR_WRDMA_CH1___M       0x00100000
#define   LPAIF_IRQ_EN1__ERR_WRDMA_CH1___S                    20
#define   LPAIF_IRQ_EN1__OVR_WRDMA_CH1___M       0x00080000
#define   LPAIF_IRQ_EN1__OVR_WRDMA_CH1___S                    19
#define   LPAIF_IRQ_EN1__PER_WRDMA_CH1___M       0x00040000
#define   LPAIF_IRQ_EN1__PER_WRDMA_CH1___S                    18
#define   LPAIF_IRQ_EN1__ERR_WRDMA_CH0___M       0x00020000
#define   LPAIF_IRQ_EN1__ERR_WRDMA_CH0___S                    17
#define   LPAIF_IRQ_EN1__OVR_WRDMA_CH0___M       0x00010000
#define   LPAIF_IRQ_EN1__OVR_WRDMA_CH0___S                    16
#define   LPAIF_IRQ_EN1__PER_WRDMA_CH0___M       0x00008000
#define   LPAIF_IRQ_EN1__PER_WRDMA_CH0___S                    15
#define   LPAIF_IRQ_EN1__ERR_RDDMA_CH4___M       0x00004000
#define   LPAIF_IRQ_EN1__ERR_RDDMA_CH4___S                    14
#define   LPAIF_IRQ_EN1__UNDR_RDDMA_CH4___M      0x00002000
#define   LPAIF_IRQ_EN1__UNDR_RDDMA_CH4___S                   13
#define   LPAIF_IRQ_EN1__PER_RDDMA_CH4___M       0x00001000
#define   LPAIF_IRQ_EN1__PER_RDDMA_CH4___S                    12
#define   LPAIF_IRQ_EN1__ERR_RDDMA_CH3___M       0x00000800
#define   LPAIF_IRQ_EN1__ERR_RDDMA_CH3___S                    11
#define   LPAIF_IRQ_EN1__UNDR_RDDMA_CH3___M      0x00000400
#define   LPAIF_IRQ_EN1__UNDR_RDDMA_CH3___S                   10
#define   LPAIF_IRQ_EN1__PER_RDDMA_CH3___M       0x00000200
#define   LPAIF_IRQ_EN1__PER_RDDMA_CH3___S                     9
#define   LPAIF_IRQ_EN1__ERR_RDDMA_CH2___M       0x00000100
#define   LPAIF_IRQ_EN1__ERR_RDDMA_CH2___S                     8
#define   LPAIF_IRQ_EN1__UNDR_RDDMA_CH2___M      0x00000080
#define   LPAIF_IRQ_EN1__UNDR_RDDMA_CH2___S                    7
#define   LPAIF_IRQ_EN1__PER_RDDMA_CH2___M       0x00000040
#define   LPAIF_IRQ_EN1__PER_RDDMA_CH2___S                     6
#define   LPAIF_IRQ_EN1__ERR_RDDMA_CH1___M       0x00000020
#define   LPAIF_IRQ_EN1__ERR_RDDMA_CH1___S                     5
#define   LPAIF_IRQ_EN1__UNDR_RDDMA_CH1___M      0x00000010
#define   LPAIF_IRQ_EN1__UNDR_RDDMA_CH1___S                    4
#define   LPAIF_IRQ_EN1__PER_RDDMA_CH1___M       0x00000008
#define   LPAIF_IRQ_EN1__PER_RDDMA_CH1___S                     3
#define   LPAIF_IRQ_EN1__ERR_RDDMA_CH0___M       0x00000004
#define   LPAIF_IRQ_EN1__ERR_RDDMA_CH0___S                     2
#define   LPAIF_IRQ_EN1__UNDR_RDDMA_CH0___M      0x00000002
#define   LPAIF_IRQ_EN1__UNDR_RDDMA_CH0___S                    1
#define   LPAIF_IRQ_EN1__PER_RDDMA_CH0___M       0x00000001
#define   LPAIF_IRQ_EN1__PER_RDDMA_CH0___S                     0
#define LPASS_LPAIF_IRQ_EN2                       (0x0C0D1000)
#define   LPAIF_IRQ_EN2___RWC                       QCSR_REG_RW    
#define   LPAIF_IRQ_EN2__SEC_RD_NO_RATE___M      0x80000000
#define   LPAIF_IRQ_EN2__SEC_RD_NO_RATE___S                   31
#define   LPAIF_IRQ_EN2__SEC_RD_DIFF_RATE___M    0x40000000
#define   LPAIF_IRQ_EN2__SEC_RD_DIFF_RATE___S                 30
#define   LPAIF_IRQ_EN2__PRI_RD_NO_RATE___M      0x20000000
#define   LPAIF_IRQ_EN2__PRI_RD_NO_RATE___S                   29
#define   LPAIF_IRQ_EN2__PRI_RD_DIFF_RATE___M    0x10000000
#define   LPAIF_IRQ_EN2__PRI_RD_DIFF_RATE___S                 28
#define   LPAIF_IRQ_EN2__FRM_REF___M             0x08000000
#define   LPAIF_IRQ_EN2__FRM_REF___S                          27
#define   LPAIF_IRQ_EN2__ERR_WRDMA_CH3___M       0x04000000
#define   LPAIF_IRQ_EN2__ERR_WRDMA_CH3___S                    26
#define   LPAIF_IRQ_EN2__OVR_WRDMA_CH3___M       0x02000000
#define   LPAIF_IRQ_EN2__OVR_WRDMA_CH3___S                    25
#define   LPAIF_IRQ_EN2__PER_WRDMA_CH3___M       0x01000000
#define   LPAIF_IRQ_EN2__PER_WRDMA_CH3___S                    24
#define   LPAIF_IRQ_EN2__ERR_WRDMA_CH2___M       0x00800000
#define   LPAIF_IRQ_EN2__ERR_WRDMA_CH2___S                    23
#define   LPAIF_IRQ_EN2__OVR_WRDMA_CH2___M       0x00400000
#define   LPAIF_IRQ_EN2__OVR_WRDMA_CH2___S                    22
#define   LPAIF_IRQ_EN2__PER_WRDMA_CH2___M       0x00200000
#define   LPAIF_IRQ_EN2__PER_WRDMA_CH2___S                    21
#define   LPAIF_IRQ_EN2__ERR_WRDMA_CH1___M       0x00100000
#define   LPAIF_IRQ_EN2__ERR_WRDMA_CH1___S                    20
#define   LPAIF_IRQ_EN2__OVR_WRDMA_CH1___M       0x00080000
#define   LPAIF_IRQ_EN2__OVR_WRDMA_CH1___S                    19
#define   LPAIF_IRQ_EN2__PER_WRDMA_CH1___M       0x00040000
#define   LPAIF_IRQ_EN2__PER_WRDMA_CH1___S                    18
#define   LPAIF_IRQ_EN2__ERR_WRDMA_CH0___M       0x00020000
#define   LPAIF_IRQ_EN2__ERR_WRDMA_CH0___S                    17
#define   LPAIF_IRQ_EN2__OVR_WRDMA_CH0___M       0x00010000
#define   LPAIF_IRQ_EN2__OVR_WRDMA_CH0___S                    16
#define   LPAIF_IRQ_EN2__PER_WRDMA_CH0___M       0x00008000
#define   LPAIF_IRQ_EN2__PER_WRDMA_CH0___S                    15
#define   LPAIF_IRQ_EN2__ERR_RDDMA_CH4___M       0x00004000
#define   LPAIF_IRQ_EN2__ERR_RDDMA_CH4___S                    14
#define   LPAIF_IRQ_EN2__UNDR_RDDMA_CH4___M      0x00002000
#define   LPAIF_IRQ_EN2__UNDR_RDDMA_CH4___S                   13
#define   LPAIF_IRQ_EN2__PER_RDDMA_CH4___M       0x00001000
#define   LPAIF_IRQ_EN2__PER_RDDMA_CH4___S                    12
#define   LPAIF_IRQ_EN2__ERR_RDDMA_CH3___M       0x00000800
#define   LPAIF_IRQ_EN2__ERR_RDDMA_CH3___S                    11
#define   LPAIF_IRQ_EN2__UNDR_RDDMA_CH3___M      0x00000400
#define   LPAIF_IRQ_EN2__UNDR_RDDMA_CH3___S                   10
#define   LPAIF_IRQ_EN2__PER_RDDMA_CH3___M       0x00000200
#define   LPAIF_IRQ_EN2__PER_RDDMA_CH3___S                     9
#define   LPAIF_IRQ_EN2__ERR_RDDMA_CH2___M       0x00000100
#define   LPAIF_IRQ_EN2__ERR_RDDMA_CH2___S                     8
#define   LPAIF_IRQ_EN2__UNDR_RDDMA_CH2___M      0x00000080
#define   LPAIF_IRQ_EN2__UNDR_RDDMA_CH2___S                    7
#define   LPAIF_IRQ_EN2__PER_RDDMA_CH2___M       0x00000040
#define   LPAIF_IRQ_EN2__PER_RDDMA_CH2___S                     6
#define   LPAIF_IRQ_EN2__ERR_RDDMA_CH1___M       0x00000020
#define   LPAIF_IRQ_EN2__ERR_RDDMA_CH1___S                     5
#define   LPAIF_IRQ_EN2__UNDR_RDDMA_CH1___M      0x00000010
#define   LPAIF_IRQ_EN2__UNDR_RDDMA_CH1___S                    4
#define   LPAIF_IRQ_EN2__PER_RDDMA_CH1___M       0x00000008
#define   LPAIF_IRQ_EN2__PER_RDDMA_CH1___S                     3
#define   LPAIF_IRQ_EN2__ERR_RDDMA_CH0___M       0x00000004
#define   LPAIF_IRQ_EN2__ERR_RDDMA_CH0___S                     2
#define   LPAIF_IRQ_EN2__UNDR_RDDMA_CH0___M      0x00000002
#define   LPAIF_IRQ_EN2__UNDR_RDDMA_CH0___S                    1
#define   LPAIF_IRQ_EN2__PER_RDDMA_CH0___M       0x00000001
#define   LPAIF_IRQ_EN2__PER_RDDMA_CH0___S                     0

#define LPASS_LPAIF_IRQ_STATa(a)         (0x0C0CF004+0x1000*(a))
#define   LPAIF_IRQ_STATa_aMIN     0    
#define   LPAIF_IRQ_STATa_aMAX     2    
#define   LPAIF_IRQ_STATa_ELEM     3    
#define   LPAIF_IRQ_STATa___RWC                     QCSR_REG_RO    
#define   LPAIF_IRQ_STATa___POR                  0x00000000
#define   LPAIF_IRQ_STATa__SEC_RD_NO_RATE___POR  0x0
#define   LPAIF_IRQ_STATa__SEC_RD_DIFF_RATE___POR 0x0
#define   LPAIF_IRQ_STATa__PRI_RD_NO_RATE___POR  0x0
#define   LPAIF_IRQ_STATa__PRI_RD_DIFF_RATE___POR 0x0
#define   LPAIF_IRQ_STATa__FRM_REF___POR         0x0
#define   LPAIF_IRQ_STATa__ERR_WRDMA_CH3___POR   0x0
#define   LPAIF_IRQ_STATa__OVR_WRDMA_CH3___POR   0x0
#define   LPAIF_IRQ_STATa__PER_WRDMA_CH3___POR   0x0
#define   LPAIF_IRQ_STATa__ERR_WRDMA_CH2___POR   0x0
#define   LPAIF_IRQ_STATa__OVR_WRDMA_CH2___POR   0x0
#define   LPAIF_IRQ_STATa__PER_WRDMA_CH2___POR   0x0
#define   LPAIF_IRQ_STATa__ERR_WRDMA_CH1___POR   0x0
#define   LPAIF_IRQ_STATa__OVR_WRDMA_CH1___POR   0x0
#define   LPAIF_IRQ_STATa__PER_WRDMA_CH1___POR   0x0
#define   LPAIF_IRQ_STATa__ERR_WRDMA_CH0___POR   0x0
#define   LPAIF_IRQ_STATa__OVR_WRDMA_CH0___POR   0x0
#define   LPAIF_IRQ_STATa__PER_WRDMA_CH0___POR   0x0
#define   LPAIF_IRQ_STATa__ERR_RDDMA_CH4___POR   0x0
#define   LPAIF_IRQ_STATa__UNDR_RDDMA_CH4___POR  0x0
#define   LPAIF_IRQ_STATa__PER_RDDMA_CH4___POR   0x0
#define   LPAIF_IRQ_STATa__ERR_RDDMA_CH3___POR   0x0
#define   LPAIF_IRQ_STATa__UNDR_RDDMA_CH3___POR  0x0
#define   LPAIF_IRQ_STATa__PER_RDDMA_CH3___POR   0x0
#define   LPAIF_IRQ_STATa__ERR_RDDMA_CH2___POR   0x0
#define   LPAIF_IRQ_STATa__UNDR_RDDMA_CH2___POR  0x0
#define   LPAIF_IRQ_STATa__PER_RDDMA_CH2___POR   0x0
#define   LPAIF_IRQ_STATa__ERR_RDDMA_CH1___POR   0x0
#define   LPAIF_IRQ_STATa__UNDR_RDDMA_CH1___POR  0x0
#define   LPAIF_IRQ_STATa__PER_RDDMA_CH1___POR   0x0
#define   LPAIF_IRQ_STATa__ERR_RDDMA_CH0___POR   0x0
#define   LPAIF_IRQ_STATa__UNDR_RDDMA_CH0___POR  0x0
#define   LPAIF_IRQ_STATa__PER_RDDMA_CH0___POR   0x0
#define   LPAIF_IRQ_STATa__SEC_RD_NO_RATE___M    0x80000000
#define   LPAIF_IRQ_STATa__SEC_RD_NO_RATE___S                 31
#define   LPAIF_IRQ_STATa__SEC_RD_DIFF_RATE___M  0x40000000
#define   LPAIF_IRQ_STATa__SEC_RD_DIFF_RATE___S               30
#define   LPAIF_IRQ_STATa__PRI_RD_NO_RATE___M    0x20000000
#define   LPAIF_IRQ_STATa__PRI_RD_NO_RATE___S                 29
#define   LPAIF_IRQ_STATa__PRI_RD_DIFF_RATE___M  0x10000000
#define   LPAIF_IRQ_STATa__PRI_RD_DIFF_RATE___S               28
#define   LPAIF_IRQ_STATa__FRM_REF___M           0x08000000
#define   LPAIF_IRQ_STATa__FRM_REF___S                        27
#define   LPAIF_IRQ_STATa__ERR_WRDMA_CH3___M     0x04000000
#define   LPAIF_IRQ_STATa__ERR_WRDMA_CH3___S                  26
#define   LPAIF_IRQ_STATa__OVR_WRDMA_CH3___M     0x02000000
#define   LPAIF_IRQ_STATa__OVR_WRDMA_CH3___S                  25
#define   LPAIF_IRQ_STATa__PER_WRDMA_CH3___M     0x01000000
#define   LPAIF_IRQ_STATa__PER_WRDMA_CH3___S                  24
#define   LPAIF_IRQ_STATa__ERR_WRDMA_CH2___M     0x00800000
#define   LPAIF_IRQ_STATa__ERR_WRDMA_CH2___S                  23
#define   LPAIF_IRQ_STATa__OVR_WRDMA_CH2___M     0x00400000
#define   LPAIF_IRQ_STATa__OVR_WRDMA_CH2___S                  22
#define   LPAIF_IRQ_STATa__PER_WRDMA_CH2___M     0x00200000
#define   LPAIF_IRQ_STATa__PER_WRDMA_CH2___S                  21
#define   LPAIF_IRQ_STATa__ERR_WRDMA_CH1___M     0x00100000
#define   LPAIF_IRQ_STATa__ERR_WRDMA_CH1___S                  20
#define   LPAIF_IRQ_STATa__OVR_WRDMA_CH1___M     0x00080000
#define   LPAIF_IRQ_STATa__OVR_WRDMA_CH1___S                  19
#define   LPAIF_IRQ_STATa__PER_WRDMA_CH1___M     0x00040000
#define   LPAIF_IRQ_STATa__PER_WRDMA_CH1___S                  18
#define   LPAIF_IRQ_STATa__ERR_WRDMA_CH0___M     0x00020000
#define   LPAIF_IRQ_STATa__ERR_WRDMA_CH0___S                  17
#define   LPAIF_IRQ_STATa__OVR_WRDMA_CH0___M     0x00010000
#define   LPAIF_IRQ_STATa__OVR_WRDMA_CH0___S                  16
#define   LPAIF_IRQ_STATa__PER_WRDMA_CH0___M     0x00008000
#define   LPAIF_IRQ_STATa__PER_WRDMA_CH0___S                  15
#define   LPAIF_IRQ_STATa__ERR_RDDMA_CH4___M     0x00004000
#define   LPAIF_IRQ_STATa__ERR_RDDMA_CH4___S                  14
#define   LPAIF_IRQ_STATa__UNDR_RDDMA_CH4___M    0x00002000
#define   LPAIF_IRQ_STATa__UNDR_RDDMA_CH4___S                 13
#define   LPAIF_IRQ_STATa__PER_RDDMA_CH4___M     0x00001000
#define   LPAIF_IRQ_STATa__PER_RDDMA_CH4___S                  12
#define   LPAIF_IRQ_STATa__ERR_RDDMA_CH3___M     0x00000800
#define   LPAIF_IRQ_STATa__ERR_RDDMA_CH3___S                  11
#define   LPAIF_IRQ_STATa__UNDR_RDDMA_CH3___M    0x00000400
#define   LPAIF_IRQ_STATa__UNDR_RDDMA_CH3___S                 10
#define   LPAIF_IRQ_STATa__PER_RDDMA_CH3___M     0x00000200
#define   LPAIF_IRQ_STATa__PER_RDDMA_CH3___S                   9
#define   LPAIF_IRQ_STATa__ERR_RDDMA_CH2___M     0x00000100
#define   LPAIF_IRQ_STATa__ERR_RDDMA_CH2___S                   8
#define   LPAIF_IRQ_STATa__UNDR_RDDMA_CH2___M    0x00000080
#define   LPAIF_IRQ_STATa__UNDR_RDDMA_CH2___S                  7
#define   LPAIF_IRQ_STATa__PER_RDDMA_CH2___M     0x00000040
#define   LPAIF_IRQ_STATa__PER_RDDMA_CH2___S                   6
#define   LPAIF_IRQ_STATa__ERR_RDDMA_CH1___M     0x00000020
#define   LPAIF_IRQ_STATa__ERR_RDDMA_CH1___S                   5
#define   LPAIF_IRQ_STATa__UNDR_RDDMA_CH1___M    0x00000010
#define   LPAIF_IRQ_STATa__UNDR_RDDMA_CH1___S                  4
#define   LPAIF_IRQ_STATa__PER_RDDMA_CH1___M     0x00000008
#define   LPAIF_IRQ_STATa__PER_RDDMA_CH1___S                   3
#define   LPAIF_IRQ_STATa__ERR_RDDMA_CH0___M     0x00000004
#define   LPAIF_IRQ_STATa__ERR_RDDMA_CH0___S                   2
#define   LPAIF_IRQ_STATa__UNDR_RDDMA_CH0___M    0x00000002
#define   LPAIF_IRQ_STATa__UNDR_RDDMA_CH0___S                  1
#define   LPAIF_IRQ_STATa__PER_RDDMA_CH0___M     0x00000001
#define   LPAIF_IRQ_STATa__PER_RDDMA_CH0___S                   0
#define   LPAIF_IRQ_STATa___M                    0xFFFFFFFF   
#define   LPAIF_IRQ_STATa___S                                  0
#define LPASS_LPAIF_IRQ_STAT0                     (0x0C0CF004)
#define   LPAIF_IRQ_STAT0___RWC                     QCSR_REG_RO    
#define   LPAIF_IRQ_STAT0__SEC_RD_NO_RATE___M    0x80000000
#define   LPAIF_IRQ_STAT0__SEC_RD_NO_RATE___S                 31
#define   LPAIF_IRQ_STAT0__SEC_RD_DIFF_RATE___M  0x40000000
#define   LPAIF_IRQ_STAT0__SEC_RD_DIFF_RATE___S               30
#define   LPAIF_IRQ_STAT0__PRI_RD_NO_RATE___M    0x20000000
#define   LPAIF_IRQ_STAT0__PRI_RD_NO_RATE___S                 29
#define   LPAIF_IRQ_STAT0__PRI_RD_DIFF_RATE___M  0x10000000
#define   LPAIF_IRQ_STAT0__PRI_RD_DIFF_RATE___S               28
#define   LPAIF_IRQ_STAT0__FRM_REF___M           0x08000000
#define   LPAIF_IRQ_STAT0__FRM_REF___S                        27
#define   LPAIF_IRQ_STAT0__ERR_WRDMA_CH3___M     0x04000000
#define   LPAIF_IRQ_STAT0__ERR_WRDMA_CH3___S                  26
#define   LPAIF_IRQ_STAT0__OVR_WRDMA_CH3___M     0x02000000
#define   LPAIF_IRQ_STAT0__OVR_WRDMA_CH3___S                  25
#define   LPAIF_IRQ_STAT0__PER_WRDMA_CH3___M     0x01000000
#define   LPAIF_IRQ_STAT0__PER_WRDMA_CH3___S                  24
#define   LPAIF_IRQ_STAT0__ERR_WRDMA_CH2___M     0x00800000
#define   LPAIF_IRQ_STAT0__ERR_WRDMA_CH2___S                  23
#define   LPAIF_IRQ_STAT0__OVR_WRDMA_CH2___M     0x00400000
#define   LPAIF_IRQ_STAT0__OVR_WRDMA_CH2___S                  22
#define   LPAIF_IRQ_STAT0__PER_WRDMA_CH2___M     0x00200000
#define   LPAIF_IRQ_STAT0__PER_WRDMA_CH2___S                  21
#define   LPAIF_IRQ_STAT0__ERR_WRDMA_CH1___M     0x00100000
#define   LPAIF_IRQ_STAT0__ERR_WRDMA_CH1___S                  20
#define   LPAIF_IRQ_STAT0__OVR_WRDMA_CH1___M     0x00080000
#define   LPAIF_IRQ_STAT0__OVR_WRDMA_CH1___S                  19
#define   LPAIF_IRQ_STAT0__PER_WRDMA_CH1___M     0x00040000
#define   LPAIF_IRQ_STAT0__PER_WRDMA_CH1___S                  18
#define   LPAIF_IRQ_STAT0__ERR_WRDMA_CH0___M     0x00020000
#define   LPAIF_IRQ_STAT0__ERR_WRDMA_CH0___S                  17
#define   LPAIF_IRQ_STAT0__OVR_WRDMA_CH0___M     0x00010000
#define   LPAIF_IRQ_STAT0__OVR_WRDMA_CH0___S                  16
#define   LPAIF_IRQ_STAT0__PER_WRDMA_CH0___M     0x00008000
#define   LPAIF_IRQ_STAT0__PER_WRDMA_CH0___S                  15
#define   LPAIF_IRQ_STAT0__ERR_RDDMA_CH4___M     0x00004000
#define   LPAIF_IRQ_STAT0__ERR_RDDMA_CH4___S                  14
#define   LPAIF_IRQ_STAT0__UNDR_RDDMA_CH4___M    0x00002000
#define   LPAIF_IRQ_STAT0__UNDR_RDDMA_CH4___S                 13
#define   LPAIF_IRQ_STAT0__PER_RDDMA_CH4___M     0x00001000
#define   LPAIF_IRQ_STAT0__PER_RDDMA_CH4___S                  12
#define   LPAIF_IRQ_STAT0__ERR_RDDMA_CH3___M     0x00000800
#define   LPAIF_IRQ_STAT0__ERR_RDDMA_CH3___S                  11
#define   LPAIF_IRQ_STAT0__UNDR_RDDMA_CH3___M    0x00000400
#define   LPAIF_IRQ_STAT0__UNDR_RDDMA_CH3___S                 10
#define   LPAIF_IRQ_STAT0__PER_RDDMA_CH3___M     0x00000200
#define   LPAIF_IRQ_STAT0__PER_RDDMA_CH3___S                   9
#define   LPAIF_IRQ_STAT0__ERR_RDDMA_CH2___M     0x00000100
#define   LPAIF_IRQ_STAT0__ERR_RDDMA_CH2___S                   8
#define   LPAIF_IRQ_STAT0__UNDR_RDDMA_CH2___M    0x00000080
#define   LPAIF_IRQ_STAT0__UNDR_RDDMA_CH2___S                  7
#define   LPAIF_IRQ_STAT0__PER_RDDMA_CH2___M     0x00000040
#define   LPAIF_IRQ_STAT0__PER_RDDMA_CH2___S                   6
#define   LPAIF_IRQ_STAT0__ERR_RDDMA_CH1___M     0x00000020
#define   LPAIF_IRQ_STAT0__ERR_RDDMA_CH1___S                   5
#define   LPAIF_IRQ_STAT0__UNDR_RDDMA_CH1___M    0x00000010
#define   LPAIF_IRQ_STAT0__UNDR_RDDMA_CH1___S                  4
#define   LPAIF_IRQ_STAT0__PER_RDDMA_CH1___M     0x00000008
#define   LPAIF_IRQ_STAT0__PER_RDDMA_CH1___S                   3
#define   LPAIF_IRQ_STAT0__ERR_RDDMA_CH0___M     0x00000004
#define   LPAIF_IRQ_STAT0__ERR_RDDMA_CH0___S                   2
#define   LPAIF_IRQ_STAT0__UNDR_RDDMA_CH0___M    0x00000002
#define   LPAIF_IRQ_STAT0__UNDR_RDDMA_CH0___S                  1
#define   LPAIF_IRQ_STAT0__PER_RDDMA_CH0___M     0x00000001
#define   LPAIF_IRQ_STAT0__PER_RDDMA_CH0___S                   0
#define LPASS_LPAIF_IRQ_STAT1                     (0x0C0D0004)
#define   LPAIF_IRQ_STAT1___RWC                     QCSR_REG_RO    
#define   LPAIF_IRQ_STAT1__SEC_RD_NO_RATE___M    0x80000000
#define   LPAIF_IRQ_STAT1__SEC_RD_NO_RATE___S                 31
#define   LPAIF_IRQ_STAT1__SEC_RD_DIFF_RATE___M  0x40000000
#define   LPAIF_IRQ_STAT1__SEC_RD_DIFF_RATE___S               30
#define   LPAIF_IRQ_STAT1__PRI_RD_NO_RATE___M    0x20000000
#define   LPAIF_IRQ_STAT1__PRI_RD_NO_RATE___S                 29
#define   LPAIF_IRQ_STAT1__PRI_RD_DIFF_RATE___M  0x10000000
#define   LPAIF_IRQ_STAT1__PRI_RD_DIFF_RATE___S               28
#define   LPAIF_IRQ_STAT1__FRM_REF___M           0x08000000
#define   LPAIF_IRQ_STAT1__FRM_REF___S                        27
#define   LPAIF_IRQ_STAT1__ERR_WRDMA_CH3___M     0x04000000
#define   LPAIF_IRQ_STAT1__ERR_WRDMA_CH3___S                  26
#define   LPAIF_IRQ_STAT1__OVR_WRDMA_CH3___M     0x02000000
#define   LPAIF_IRQ_STAT1__OVR_WRDMA_CH3___S                  25
#define   LPAIF_IRQ_STAT1__PER_WRDMA_CH3___M     0x01000000
#define   LPAIF_IRQ_STAT1__PER_WRDMA_CH3___S                  24
#define   LPAIF_IRQ_STAT1__ERR_WRDMA_CH2___M     0x00800000
#define   LPAIF_IRQ_STAT1__ERR_WRDMA_CH2___S                  23
#define   LPAIF_IRQ_STAT1__OVR_WRDMA_CH2___M     0x00400000
#define   LPAIF_IRQ_STAT1__OVR_WRDMA_CH2___S                  22
#define   LPAIF_IRQ_STAT1__PER_WRDMA_CH2___M     0x00200000
#define   LPAIF_IRQ_STAT1__PER_WRDMA_CH2___S                  21
#define   LPAIF_IRQ_STAT1__ERR_WRDMA_CH1___M     0x00100000
#define   LPAIF_IRQ_STAT1__ERR_WRDMA_CH1___S                  20
#define   LPAIF_IRQ_STAT1__OVR_WRDMA_CH1___M     0x00080000
#define   LPAIF_IRQ_STAT1__OVR_WRDMA_CH1___S                  19
#define   LPAIF_IRQ_STAT1__PER_WRDMA_CH1___M     0x00040000
#define   LPAIF_IRQ_STAT1__PER_WRDMA_CH1___S                  18
#define   LPAIF_IRQ_STAT1__ERR_WRDMA_CH0___M     0x00020000
#define   LPAIF_IRQ_STAT1__ERR_WRDMA_CH0___S                  17
#define   LPAIF_IRQ_STAT1__OVR_WRDMA_CH0___M     0x00010000
#define   LPAIF_IRQ_STAT1__OVR_WRDMA_CH0___S                  16
#define   LPAIF_IRQ_STAT1__PER_WRDMA_CH0___M     0x00008000
#define   LPAIF_IRQ_STAT1__PER_WRDMA_CH0___S                  15
#define   LPAIF_IRQ_STAT1__ERR_RDDMA_CH4___M     0x00004000
#define   LPAIF_IRQ_STAT1__ERR_RDDMA_CH4___S                  14
#define   LPAIF_IRQ_STAT1__UNDR_RDDMA_CH4___M    0x00002000
#define   LPAIF_IRQ_STAT1__UNDR_RDDMA_CH4___S                 13
#define   LPAIF_IRQ_STAT1__PER_RDDMA_CH4___M     0x00001000
#define   LPAIF_IRQ_STAT1__PER_RDDMA_CH4___S                  12
#define   LPAIF_IRQ_STAT1__ERR_RDDMA_CH3___M     0x00000800
#define   LPAIF_IRQ_STAT1__ERR_RDDMA_CH3___S                  11
#define   LPAIF_IRQ_STAT1__UNDR_RDDMA_CH3___M    0x00000400
#define   LPAIF_IRQ_STAT1__UNDR_RDDMA_CH3___S                 10
#define   LPAIF_IRQ_STAT1__PER_RDDMA_CH3___M     0x00000200
#define   LPAIF_IRQ_STAT1__PER_RDDMA_CH3___S                   9
#define   LPAIF_IRQ_STAT1__ERR_RDDMA_CH2___M     0x00000100
#define   LPAIF_IRQ_STAT1__ERR_RDDMA_CH2___S                   8
#define   LPAIF_IRQ_STAT1__UNDR_RDDMA_CH2___M    0x00000080
#define   LPAIF_IRQ_STAT1__UNDR_RDDMA_CH2___S                  7
#define   LPAIF_IRQ_STAT1__PER_RDDMA_CH2___M     0x00000040
#define   LPAIF_IRQ_STAT1__PER_RDDMA_CH2___S                   6
#define   LPAIF_IRQ_STAT1__ERR_RDDMA_CH1___M     0x00000020
#define   LPAIF_IRQ_STAT1__ERR_RDDMA_CH1___S                   5
#define   LPAIF_IRQ_STAT1__UNDR_RDDMA_CH1___M    0x00000010
#define   LPAIF_IRQ_STAT1__UNDR_RDDMA_CH1___S                  4
#define   LPAIF_IRQ_STAT1__PER_RDDMA_CH1___M     0x00000008
#define   LPAIF_IRQ_STAT1__PER_RDDMA_CH1___S                   3
#define   LPAIF_IRQ_STAT1__ERR_RDDMA_CH0___M     0x00000004
#define   LPAIF_IRQ_STAT1__ERR_RDDMA_CH0___S                   2
#define   LPAIF_IRQ_STAT1__UNDR_RDDMA_CH0___M    0x00000002
#define   LPAIF_IRQ_STAT1__UNDR_RDDMA_CH0___S                  1
#define   LPAIF_IRQ_STAT1__PER_RDDMA_CH0___M     0x00000001
#define   LPAIF_IRQ_STAT1__PER_RDDMA_CH0___S                   0
#define LPASS_LPAIF_IRQ_STAT2                     (0x0C0D1004)
#define   LPAIF_IRQ_STAT2___RWC                     QCSR_REG_RO    
#define   LPAIF_IRQ_STAT2__SEC_RD_NO_RATE___M    0x80000000
#define   LPAIF_IRQ_STAT2__SEC_RD_NO_RATE___S                 31
#define   LPAIF_IRQ_STAT2__SEC_RD_DIFF_RATE___M  0x40000000
#define   LPAIF_IRQ_STAT2__SEC_RD_DIFF_RATE___S               30
#define   LPAIF_IRQ_STAT2__PRI_RD_NO_RATE___M    0x20000000
#define   LPAIF_IRQ_STAT2__PRI_RD_NO_RATE___S                 29
#define   LPAIF_IRQ_STAT2__PRI_RD_DIFF_RATE___M  0x10000000
#define   LPAIF_IRQ_STAT2__PRI_RD_DIFF_RATE___S               28
#define   LPAIF_IRQ_STAT2__FRM_REF___M           0x08000000
#define   LPAIF_IRQ_STAT2__FRM_REF___S                        27
#define   LPAIF_IRQ_STAT2__ERR_WRDMA_CH3___M     0x04000000
#define   LPAIF_IRQ_STAT2__ERR_WRDMA_CH3___S                  26
#define   LPAIF_IRQ_STAT2__OVR_WRDMA_CH3___M     0x02000000
#define   LPAIF_IRQ_STAT2__OVR_WRDMA_CH3___S                  25
#define   LPAIF_IRQ_STAT2__PER_WRDMA_CH3___M     0x01000000
#define   LPAIF_IRQ_STAT2__PER_WRDMA_CH3___S                  24
#define   LPAIF_IRQ_STAT2__ERR_WRDMA_CH2___M     0x00800000
#define   LPAIF_IRQ_STAT2__ERR_WRDMA_CH2___S                  23
#define   LPAIF_IRQ_STAT2__OVR_WRDMA_CH2___M     0x00400000
#define   LPAIF_IRQ_STAT2__OVR_WRDMA_CH2___S                  22
#define   LPAIF_IRQ_STAT2__PER_WRDMA_CH2___M     0x00200000
#define   LPAIF_IRQ_STAT2__PER_WRDMA_CH2___S                  21
#define   LPAIF_IRQ_STAT2__ERR_WRDMA_CH1___M     0x00100000
#define   LPAIF_IRQ_STAT2__ERR_WRDMA_CH1___S                  20
#define   LPAIF_IRQ_STAT2__OVR_WRDMA_CH1___M     0x00080000
#define   LPAIF_IRQ_STAT2__OVR_WRDMA_CH1___S                  19
#define   LPAIF_IRQ_STAT2__PER_WRDMA_CH1___M     0x00040000
#define   LPAIF_IRQ_STAT2__PER_WRDMA_CH1___S                  18
#define   LPAIF_IRQ_STAT2__ERR_WRDMA_CH0___M     0x00020000
#define   LPAIF_IRQ_STAT2__ERR_WRDMA_CH0___S                  17
#define   LPAIF_IRQ_STAT2__OVR_WRDMA_CH0___M     0x00010000
#define   LPAIF_IRQ_STAT2__OVR_WRDMA_CH0___S                  16
#define   LPAIF_IRQ_STAT2__PER_WRDMA_CH0___M     0x00008000
#define   LPAIF_IRQ_STAT2__PER_WRDMA_CH0___S                  15
#define   LPAIF_IRQ_STAT2__ERR_RDDMA_CH4___M     0x00004000
#define   LPAIF_IRQ_STAT2__ERR_RDDMA_CH4___S                  14
#define   LPAIF_IRQ_STAT2__UNDR_RDDMA_CH4___M    0x00002000
#define   LPAIF_IRQ_STAT2__UNDR_RDDMA_CH4___S                 13
#define   LPAIF_IRQ_STAT2__PER_RDDMA_CH4___M     0x00001000
#define   LPAIF_IRQ_STAT2__PER_RDDMA_CH4___S                  12
#define   LPAIF_IRQ_STAT2__ERR_RDDMA_CH3___M     0x00000800
#define   LPAIF_IRQ_STAT2__ERR_RDDMA_CH3___S                  11
#define   LPAIF_IRQ_STAT2__UNDR_RDDMA_CH3___M    0x00000400
#define   LPAIF_IRQ_STAT2__UNDR_RDDMA_CH3___S                 10
#define   LPAIF_IRQ_STAT2__PER_RDDMA_CH3___M     0x00000200
#define   LPAIF_IRQ_STAT2__PER_RDDMA_CH3___S                   9
#define   LPAIF_IRQ_STAT2__ERR_RDDMA_CH2___M     0x00000100
#define   LPAIF_IRQ_STAT2__ERR_RDDMA_CH2___S                   8
#define   LPAIF_IRQ_STAT2__UNDR_RDDMA_CH2___M    0x00000080
#define   LPAIF_IRQ_STAT2__UNDR_RDDMA_CH2___S                  7
#define   LPAIF_IRQ_STAT2__PER_RDDMA_CH2___M     0x00000040
#define   LPAIF_IRQ_STAT2__PER_RDDMA_CH2___S                   6
#define   LPAIF_IRQ_STAT2__ERR_RDDMA_CH1___M     0x00000020
#define   LPAIF_IRQ_STAT2__ERR_RDDMA_CH1___S                   5
#define   LPAIF_IRQ_STAT2__UNDR_RDDMA_CH1___M    0x00000010
#define   LPAIF_IRQ_STAT2__UNDR_RDDMA_CH1___S                  4
#define   LPAIF_IRQ_STAT2__PER_RDDMA_CH1___M     0x00000008
#define   LPAIF_IRQ_STAT2__PER_RDDMA_CH1___S                   3
#define   LPAIF_IRQ_STAT2__ERR_RDDMA_CH0___M     0x00000004
#define   LPAIF_IRQ_STAT2__ERR_RDDMA_CH0___S                   2
#define   LPAIF_IRQ_STAT2__UNDR_RDDMA_CH0___M    0x00000002
#define   LPAIF_IRQ_STAT2__UNDR_RDDMA_CH0___S                  1
#define   LPAIF_IRQ_STAT2__PER_RDDMA_CH0___M     0x00000001
#define   LPAIF_IRQ_STAT2__PER_RDDMA_CH0___S                   0

#define LPASS_LPAIF_IRQ_RAW_STATa(a)     (0x0C0CF008+0x1000*(a))
#define   LPAIF_IRQ_RAW_STATa_aMIN 0    
#define   LPAIF_IRQ_RAW_STATa_aMAX 2    
#define   LPAIF_IRQ_RAW_STATa_ELEM 3    
#define   LPAIF_IRQ_RAW_STATa___RWC                 QCSR_REG_RO    
#define   LPAIF_IRQ_RAW_STATa___POR              0x00000000
#define   LPAIF_IRQ_RAW_STATa__SEC_RD_NO_RATE___POR 0x0
#define   LPAIF_IRQ_RAW_STATa__SEC_RD_DIFF_RATE___POR 0x0
#define   LPAIF_IRQ_RAW_STATa__PRI_RD_NO_RATE___POR 0x0
#define   LPAIF_IRQ_RAW_STATa__PRI_RD_DIFF_RATE___POR 0x0
#define   LPAIF_IRQ_RAW_STATa__FRM_REF___POR     0x0
#define   LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH3___POR 0x0
#define   LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH3___POR 0x0
#define   LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH3___POR 0x0
#define   LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH2___POR 0x0
#define   LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH2___POR 0x0
#define   LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH2___POR 0x0
#define   LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH1___POR 0x0
#define   LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH1___POR 0x0
#define   LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH1___POR 0x0
#define   LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH0___POR 0x0
#define   LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH0___POR 0x0
#define   LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH0___POR 0x0
#define   LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH4___POR 0x0
#define   LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH4___POR 0x0
#define   LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH4___POR 0x0
#define   LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH3___POR 0x0
#define   LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH3___POR 0x0
#define   LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH3___POR 0x0
#define   LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH2___POR 0x0
#define   LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH2___POR 0x0
#define   LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH2___POR 0x0
#define   LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH1___POR 0x0
#define   LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH1___POR 0x0
#define   LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH1___POR 0x0
#define   LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH0___POR 0x0
#define   LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH0___POR 0x0
#define   LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH0___POR 0x0
#define   LPAIF_IRQ_RAW_STATa__SEC_RD_NO_RATE___M 0x80000000
#define   LPAIF_IRQ_RAW_STATa__SEC_RD_NO_RATE___S              31
#define   LPAIF_IRQ_RAW_STATa__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPAIF_IRQ_RAW_STATa__SEC_RD_DIFF_RATE___S              30
#define   LPAIF_IRQ_RAW_STATa__PRI_RD_NO_RATE___M 0x20000000
#define   LPAIF_IRQ_RAW_STATa__PRI_RD_NO_RATE___S              29
#define   LPAIF_IRQ_RAW_STATa__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPAIF_IRQ_RAW_STATa__PRI_RD_DIFF_RATE___S              28
#define   LPAIF_IRQ_RAW_STATa__FRM_REF___M       0x08000000
#define   LPAIF_IRQ_RAW_STATa__FRM_REF___S                    27
#define   LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH3___M 0x04000000
#define   LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH3___S              26
#define   LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH3___M 0x02000000
#define   LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH3___S              25
#define   LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH3___M 0x01000000
#define   LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH3___S              24
#define   LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH2___M 0x00800000
#define   LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH2___S              23
#define   LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH2___M 0x00400000
#define   LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH2___S              22
#define   LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH2___M 0x00200000
#define   LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH2___S              21
#define   LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH1___M 0x00100000
#define   LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH1___S              20
#define   LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH1___M 0x00080000
#define   LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH1___S              19
#define   LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH1___M 0x00040000
#define   LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH1___S              18
#define   LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH0___M 0x00020000
#define   LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH0___S              17
#define   LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH0___M 0x00010000
#define   LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH0___S              16
#define   LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH0___M 0x00008000
#define   LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH0___S              15
#define   LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH4___M 0x00004000
#define   LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH4___S              14
#define   LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH4___M 0x00002000
#define   LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH4___S              13
#define   LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH4___M 0x00001000
#define   LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH4___S              12
#define   LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH3___M 0x00000800
#define   LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH3___S              11
#define   LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH3___M 0x00000400
#define   LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH3___S              10
#define   LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH3___M 0x00000200
#define   LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH3___S               9
#define   LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH2___M 0x00000100
#define   LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH2___S               8
#define   LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH2___M 0x00000080
#define   LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH2___S               7
#define   LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH2___M 0x00000040
#define   LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH2___S               6
#define   LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH1___M 0x00000020
#define   LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH1___S               5
#define   LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH1___M 0x00000010
#define   LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH1___S               4
#define   LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH1___M 0x00000008
#define   LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH1___S               3
#define   LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH0___M 0x00000004
#define   LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH0___S               2
#define   LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH0___M 0x00000002
#define   LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH0___S               1
#define   LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH0___M 0x00000001
#define   LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH0___S               0
#define   LPAIF_IRQ_RAW_STATa___M                0xFFFFFFFF   
#define   LPAIF_IRQ_RAW_STATa___S                              0
#define LPASS_LPAIF_IRQ_RAW_STAT0                 (0x0C0CF008)
#define   LPAIF_IRQ_RAW_STAT0___RWC                 QCSR_REG_RO    
#define   LPAIF_IRQ_RAW_STAT0__SEC_RD_NO_RATE___M 0x80000000
#define   LPAIF_IRQ_RAW_STAT0__SEC_RD_NO_RATE___S              31
#define   LPAIF_IRQ_RAW_STAT0__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPAIF_IRQ_RAW_STAT0__SEC_RD_DIFF_RATE___S              30
#define   LPAIF_IRQ_RAW_STAT0__PRI_RD_NO_RATE___M 0x20000000
#define   LPAIF_IRQ_RAW_STAT0__PRI_RD_NO_RATE___S              29
#define   LPAIF_IRQ_RAW_STAT0__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPAIF_IRQ_RAW_STAT0__PRI_RD_DIFF_RATE___S              28
#define   LPAIF_IRQ_RAW_STAT0__FRM_REF___M       0x08000000
#define   LPAIF_IRQ_RAW_STAT0__FRM_REF___S                    27
#define   LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH3___M 0x04000000
#define   LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH3___S              26
#define   LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH3___M 0x02000000
#define   LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH3___S              25
#define   LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH3___M 0x01000000
#define   LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH3___S              24
#define   LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH2___M 0x00800000
#define   LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH2___S              23
#define   LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH2___M 0x00400000
#define   LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH2___S              22
#define   LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH2___M 0x00200000
#define   LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH2___S              21
#define   LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH1___M 0x00100000
#define   LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH1___S              20
#define   LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH1___M 0x00080000
#define   LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH1___S              19
#define   LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH1___M 0x00040000
#define   LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH1___S              18
#define   LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH0___M 0x00020000
#define   LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH0___S              17
#define   LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH0___M 0x00010000
#define   LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH0___S              16
#define   LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH0___M 0x00008000
#define   LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH0___S              15
#define   LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH4___M 0x00004000
#define   LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH4___S              14
#define   LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH4___M 0x00002000
#define   LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH4___S              13
#define   LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH4___M 0x00001000
#define   LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH4___S              12
#define   LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH3___M 0x00000800
#define   LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH3___S              11
#define   LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH3___M 0x00000400
#define   LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH3___S              10
#define   LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH3___M 0x00000200
#define   LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH3___S               9
#define   LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH2___M 0x00000100
#define   LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH2___S               8
#define   LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH2___M 0x00000080
#define   LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH2___S               7
#define   LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH2___M 0x00000040
#define   LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH2___S               6
#define   LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH1___M 0x00000020
#define   LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH1___S               5
#define   LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH1___M 0x00000010
#define   LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH1___S               4
#define   LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH1___M 0x00000008
#define   LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH1___S               3
#define   LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH0___M 0x00000004
#define   LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH0___S               2
#define   LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH0___M 0x00000002
#define   LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH0___S               1
#define   LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH0___M 0x00000001
#define   LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_RAW_STAT1                 (0x0C0D0008)
#define   LPAIF_IRQ_RAW_STAT1___RWC                 QCSR_REG_RO    
#define   LPAIF_IRQ_RAW_STAT1__SEC_RD_NO_RATE___M 0x80000000
#define   LPAIF_IRQ_RAW_STAT1__SEC_RD_NO_RATE___S              31
#define   LPAIF_IRQ_RAW_STAT1__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPAIF_IRQ_RAW_STAT1__SEC_RD_DIFF_RATE___S              30
#define   LPAIF_IRQ_RAW_STAT1__PRI_RD_NO_RATE___M 0x20000000
#define   LPAIF_IRQ_RAW_STAT1__PRI_RD_NO_RATE___S              29
#define   LPAIF_IRQ_RAW_STAT1__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPAIF_IRQ_RAW_STAT1__PRI_RD_DIFF_RATE___S              28
#define   LPAIF_IRQ_RAW_STAT1__FRM_REF___M       0x08000000
#define   LPAIF_IRQ_RAW_STAT1__FRM_REF___S                    27
#define   LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH3___M 0x04000000
#define   LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH3___S              26
#define   LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH3___M 0x02000000
#define   LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH3___S              25
#define   LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH3___M 0x01000000
#define   LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH3___S              24
#define   LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH2___M 0x00800000
#define   LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH2___S              23
#define   LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH2___M 0x00400000
#define   LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH2___S              22
#define   LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH2___M 0x00200000
#define   LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH2___S              21
#define   LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH1___M 0x00100000
#define   LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH1___S              20
#define   LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH1___M 0x00080000
#define   LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH1___S              19
#define   LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH1___M 0x00040000
#define   LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH1___S              18
#define   LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH0___M 0x00020000
#define   LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH0___S              17
#define   LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH0___M 0x00010000
#define   LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH0___S              16
#define   LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH0___M 0x00008000
#define   LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH0___S              15
#define   LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH4___M 0x00004000
#define   LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH4___S              14
#define   LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH4___M 0x00002000
#define   LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH4___S              13
#define   LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH4___M 0x00001000
#define   LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH4___S              12
#define   LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH3___M 0x00000800
#define   LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH3___S              11
#define   LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH3___M 0x00000400
#define   LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH3___S              10
#define   LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH3___M 0x00000200
#define   LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH3___S               9
#define   LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH2___M 0x00000100
#define   LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH2___S               8
#define   LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH2___M 0x00000080
#define   LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH2___S               7
#define   LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH2___M 0x00000040
#define   LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH2___S               6
#define   LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH1___M 0x00000020
#define   LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH1___S               5
#define   LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH1___M 0x00000010
#define   LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH1___S               4
#define   LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH1___M 0x00000008
#define   LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH1___S               3
#define   LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH0___M 0x00000004
#define   LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH0___S               2
#define   LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH0___M 0x00000002
#define   LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH0___S               1
#define   LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH0___M 0x00000001
#define   LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_RAW_STAT2                 (0x0C0D1008)
#define   LPAIF_IRQ_RAW_STAT2___RWC                 QCSR_REG_RO    
#define   LPAIF_IRQ_RAW_STAT2__SEC_RD_NO_RATE___M 0x80000000
#define   LPAIF_IRQ_RAW_STAT2__SEC_RD_NO_RATE___S              31
#define   LPAIF_IRQ_RAW_STAT2__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPAIF_IRQ_RAW_STAT2__SEC_RD_DIFF_RATE___S              30
#define   LPAIF_IRQ_RAW_STAT2__PRI_RD_NO_RATE___M 0x20000000
#define   LPAIF_IRQ_RAW_STAT2__PRI_RD_NO_RATE___S              29
#define   LPAIF_IRQ_RAW_STAT2__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPAIF_IRQ_RAW_STAT2__PRI_RD_DIFF_RATE___S              28
#define   LPAIF_IRQ_RAW_STAT2__FRM_REF___M       0x08000000
#define   LPAIF_IRQ_RAW_STAT2__FRM_REF___S                    27
#define   LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH3___M 0x04000000
#define   LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH3___S              26
#define   LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH3___M 0x02000000
#define   LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH3___S              25
#define   LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH3___M 0x01000000
#define   LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH3___S              24
#define   LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH2___M 0x00800000
#define   LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH2___S              23
#define   LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH2___M 0x00400000
#define   LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH2___S              22
#define   LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH2___M 0x00200000
#define   LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH2___S              21
#define   LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH1___M 0x00100000
#define   LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH1___S              20
#define   LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH1___M 0x00080000
#define   LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH1___S              19
#define   LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH1___M 0x00040000
#define   LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH1___S              18
#define   LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH0___M 0x00020000
#define   LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH0___S              17
#define   LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH0___M 0x00010000
#define   LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH0___S              16
#define   LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH0___M 0x00008000
#define   LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH0___S              15
#define   LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH4___M 0x00004000
#define   LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH4___S              14
#define   LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH4___M 0x00002000
#define   LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH4___S              13
#define   LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH4___M 0x00001000
#define   LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH4___S              12
#define   LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH3___M 0x00000800
#define   LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH3___S              11
#define   LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH3___M 0x00000400
#define   LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH3___S              10
#define   LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH3___M 0x00000200
#define   LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH3___S               9
#define   LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH2___M 0x00000100
#define   LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH2___S               8
#define   LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH2___M 0x00000080
#define   LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH2___S               7
#define   LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH2___M 0x00000040
#define   LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH2___S               6
#define   LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH1___M 0x00000020
#define   LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH1___S               5
#define   LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH1___M 0x00000010
#define   LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH1___S               4
#define   LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH1___M 0x00000008
#define   LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH1___S               3
#define   LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH0___M 0x00000004
#define   LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH0___S               2
#define   LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH0___M 0x00000002
#define   LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH0___S               1
#define   LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH0___M 0x00000001
#define   LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH0___S               0

#define LPASS_LPAIF_IRQ_CLEARa(a)        (0x0C0CF00C+0x1000*(a))
#define   LPAIF_IRQ_CLEARa_aMIN    0    
#define   LPAIF_IRQ_CLEARa_aMAX    2    
#define   LPAIF_IRQ_CLEARa_ELEM    3    
#define   LPAIF_IRQ_CLEARa___RWC                    QCSR_REG_WO    
#define   LPAIF_IRQ_CLEARa___POR                 0x00000000
#define   LPAIF_IRQ_CLEARa__SEC_RD_NO_RATE___POR 0x0
#define   LPAIF_IRQ_CLEARa__SEC_RD_DIFF_RATE___POR 0x0
#define   LPAIF_IRQ_CLEARa__PRI_RD_NO_RATE___POR 0x0
#define   LPAIF_IRQ_CLEARa__PRI_RD_DIFF_RATE___POR 0x0
#define   LPAIF_IRQ_CLEARa__FRM_REF___POR        0x0
#define   LPAIF_IRQ_CLEARa__ERR_WRDMA_CH3___POR  0x0
#define   LPAIF_IRQ_CLEARa__OVR_WRDMA_CH3___POR  0x0
#define   LPAIF_IRQ_CLEARa__PER_WRDMA_CH3___POR  0x0
#define   LPAIF_IRQ_CLEARa__ERR_WRDMA_CH2___POR  0x0
#define   LPAIF_IRQ_CLEARa__OVR_WRDMA_CH2___POR  0x0
#define   LPAIF_IRQ_CLEARa__PER_WRDMA_CH2___POR  0x0
#define   LPAIF_IRQ_CLEARa__ERR_WRDMA_CH1___POR  0x0
#define   LPAIF_IRQ_CLEARa__OVR_WRDMA_CH1___POR  0x0
#define   LPAIF_IRQ_CLEARa__PER_WRDMA_CH1___POR  0x0
#define   LPAIF_IRQ_CLEARa__ERR_WRDMA_CH0___POR  0x0
#define   LPAIF_IRQ_CLEARa__OVR_WRDMA_CH0___POR  0x0
#define   LPAIF_IRQ_CLEARa__PER_WRDMA_CH0___POR  0x0
#define   LPAIF_IRQ_CLEARa__ERR_RDDMA_CH4___POR  0x0
#define   LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH4___POR 0x0
#define   LPAIF_IRQ_CLEARa__PER_RDDMA_CH4___POR  0x0
#define   LPAIF_IRQ_CLEARa__ERR_RDDMA_CH3___POR  0x0
#define   LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH3___POR 0x0
#define   LPAIF_IRQ_CLEARa__PER_RDDMA_CH3___POR  0x0
#define   LPAIF_IRQ_CLEARa__ERR_RDDMA_CH2___POR  0x0
#define   LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH2___POR 0x0
#define   LPAIF_IRQ_CLEARa__PER_RDDMA_CH2___POR  0x0
#define   LPAIF_IRQ_CLEARa__ERR_RDDMA_CH1___POR  0x0
#define   LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH1___POR 0x0
#define   LPAIF_IRQ_CLEARa__PER_RDDMA_CH1___POR  0x0
#define   LPAIF_IRQ_CLEARa__ERR_RDDMA_CH0___POR  0x0
#define   LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH0___POR 0x0
#define   LPAIF_IRQ_CLEARa__PER_RDDMA_CH0___POR  0x0
#define   LPAIF_IRQ_CLEARa__SEC_RD_NO_RATE___M   0x80000000
#define   LPAIF_IRQ_CLEARa__SEC_RD_NO_RATE___S                31
#define   LPAIF_IRQ_CLEARa__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPAIF_IRQ_CLEARa__SEC_RD_DIFF_RATE___S              30
#define   LPAIF_IRQ_CLEARa__PRI_RD_NO_RATE___M   0x20000000
#define   LPAIF_IRQ_CLEARa__PRI_RD_NO_RATE___S                29
#define   LPAIF_IRQ_CLEARa__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPAIF_IRQ_CLEARa__PRI_RD_DIFF_RATE___S              28
#define   LPAIF_IRQ_CLEARa__FRM_REF___M          0x08000000
#define   LPAIF_IRQ_CLEARa__FRM_REF___S                       27
#define   LPAIF_IRQ_CLEARa__ERR_WRDMA_CH3___M    0x04000000
#define   LPAIF_IRQ_CLEARa__ERR_WRDMA_CH3___S                 26
#define   LPAIF_IRQ_CLEARa__OVR_WRDMA_CH3___M    0x02000000
#define   LPAIF_IRQ_CLEARa__OVR_WRDMA_CH3___S                 25
#define   LPAIF_IRQ_CLEARa__PER_WRDMA_CH3___M    0x01000000
#define   LPAIF_IRQ_CLEARa__PER_WRDMA_CH3___S                 24
#define   LPAIF_IRQ_CLEARa__ERR_WRDMA_CH2___M    0x00800000
#define   LPAIF_IRQ_CLEARa__ERR_WRDMA_CH2___S                 23
#define   LPAIF_IRQ_CLEARa__OVR_WRDMA_CH2___M    0x00400000
#define   LPAIF_IRQ_CLEARa__OVR_WRDMA_CH2___S                 22
#define   LPAIF_IRQ_CLEARa__PER_WRDMA_CH2___M    0x00200000
#define   LPAIF_IRQ_CLEARa__PER_WRDMA_CH2___S                 21
#define   LPAIF_IRQ_CLEARa__ERR_WRDMA_CH1___M    0x00100000
#define   LPAIF_IRQ_CLEARa__ERR_WRDMA_CH1___S                 20
#define   LPAIF_IRQ_CLEARa__OVR_WRDMA_CH1___M    0x00080000
#define   LPAIF_IRQ_CLEARa__OVR_WRDMA_CH1___S                 19
#define   LPAIF_IRQ_CLEARa__PER_WRDMA_CH1___M    0x00040000
#define   LPAIF_IRQ_CLEARa__PER_WRDMA_CH1___S                 18
#define   LPAIF_IRQ_CLEARa__ERR_WRDMA_CH0___M    0x00020000
#define   LPAIF_IRQ_CLEARa__ERR_WRDMA_CH0___S                 17
#define   LPAIF_IRQ_CLEARa__OVR_WRDMA_CH0___M    0x00010000
#define   LPAIF_IRQ_CLEARa__OVR_WRDMA_CH0___S                 16
#define   LPAIF_IRQ_CLEARa__PER_WRDMA_CH0___M    0x00008000
#define   LPAIF_IRQ_CLEARa__PER_WRDMA_CH0___S                 15
#define   LPAIF_IRQ_CLEARa__ERR_RDDMA_CH4___M    0x00004000
#define   LPAIF_IRQ_CLEARa__ERR_RDDMA_CH4___S                 14
#define   LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH4___M   0x00002000
#define   LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH4___S                13
#define   LPAIF_IRQ_CLEARa__PER_RDDMA_CH4___M    0x00001000
#define   LPAIF_IRQ_CLEARa__PER_RDDMA_CH4___S                 12
#define   LPAIF_IRQ_CLEARa__ERR_RDDMA_CH3___M    0x00000800
#define   LPAIF_IRQ_CLEARa__ERR_RDDMA_CH3___S                 11
#define   LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH3___M   0x00000400
#define   LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH3___S                10
#define   LPAIF_IRQ_CLEARa__PER_RDDMA_CH3___M    0x00000200
#define   LPAIF_IRQ_CLEARa__PER_RDDMA_CH3___S                  9
#define   LPAIF_IRQ_CLEARa__ERR_RDDMA_CH2___M    0x00000100
#define   LPAIF_IRQ_CLEARa__ERR_RDDMA_CH2___S                  8
#define   LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH2___M   0x00000080
#define   LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH2___S                 7
#define   LPAIF_IRQ_CLEARa__PER_RDDMA_CH2___M    0x00000040
#define   LPAIF_IRQ_CLEARa__PER_RDDMA_CH2___S                  6
#define   LPAIF_IRQ_CLEARa__ERR_RDDMA_CH1___M    0x00000020
#define   LPAIF_IRQ_CLEARa__ERR_RDDMA_CH1___S                  5
#define   LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH1___M   0x00000010
#define   LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH1___S                 4
#define   LPAIF_IRQ_CLEARa__PER_RDDMA_CH1___M    0x00000008
#define   LPAIF_IRQ_CLEARa__PER_RDDMA_CH1___S                  3
#define   LPAIF_IRQ_CLEARa__ERR_RDDMA_CH0___M    0x00000004
#define   LPAIF_IRQ_CLEARa__ERR_RDDMA_CH0___S                  2
#define   LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH0___M   0x00000002
#define   LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH0___S                 1
#define   LPAIF_IRQ_CLEARa__PER_RDDMA_CH0___M    0x00000001
#define   LPAIF_IRQ_CLEARa__PER_RDDMA_CH0___S                  0
#define   LPAIF_IRQ_CLEARa___M                   0xFFFFFFFF   
#define   LPAIF_IRQ_CLEARa___S                                 0
#define LPASS_LPAIF_IRQ_CLEAR0                    (0x0C0CF00C)
#define   LPAIF_IRQ_CLEAR0___RWC                    QCSR_REG_WO    
#define   LPAIF_IRQ_CLEAR0__SEC_RD_NO_RATE___M   0x80000000
#define   LPAIF_IRQ_CLEAR0__SEC_RD_NO_RATE___S                31
#define   LPAIF_IRQ_CLEAR0__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPAIF_IRQ_CLEAR0__SEC_RD_DIFF_RATE___S              30
#define   LPAIF_IRQ_CLEAR0__PRI_RD_NO_RATE___M   0x20000000
#define   LPAIF_IRQ_CLEAR0__PRI_RD_NO_RATE___S                29
#define   LPAIF_IRQ_CLEAR0__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPAIF_IRQ_CLEAR0__PRI_RD_DIFF_RATE___S              28
#define   LPAIF_IRQ_CLEAR0__FRM_REF___M          0x08000000
#define   LPAIF_IRQ_CLEAR0__FRM_REF___S                       27
#define   LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH3___M    0x04000000
#define   LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH3___S                 26
#define   LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH3___M    0x02000000
#define   LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH3___S                 25
#define   LPAIF_IRQ_CLEAR0__PER_WRDMA_CH3___M    0x01000000
#define   LPAIF_IRQ_CLEAR0__PER_WRDMA_CH3___S                 24
#define   LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH2___M    0x00800000
#define   LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH2___S                 23
#define   LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH2___M    0x00400000
#define   LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH2___S                 22
#define   LPAIF_IRQ_CLEAR0__PER_WRDMA_CH2___M    0x00200000
#define   LPAIF_IRQ_CLEAR0__PER_WRDMA_CH2___S                 21
#define   LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH1___M    0x00100000
#define   LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH1___S                 20
#define   LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH1___M    0x00080000
#define   LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH1___S                 19
#define   LPAIF_IRQ_CLEAR0__PER_WRDMA_CH1___M    0x00040000
#define   LPAIF_IRQ_CLEAR0__PER_WRDMA_CH1___S                 18
#define   LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH0___M    0x00020000
#define   LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH0___S                 17
#define   LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH0___M    0x00010000
#define   LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH0___S                 16
#define   LPAIF_IRQ_CLEAR0__PER_WRDMA_CH0___M    0x00008000
#define   LPAIF_IRQ_CLEAR0__PER_WRDMA_CH0___S                 15
#define   LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH4___M    0x00004000
#define   LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH4___S                 14
#define   LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH4___M   0x00002000
#define   LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH4___S                13
#define   LPAIF_IRQ_CLEAR0__PER_RDDMA_CH4___M    0x00001000
#define   LPAIF_IRQ_CLEAR0__PER_RDDMA_CH4___S                 12
#define   LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH3___M    0x00000800
#define   LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH3___S                 11
#define   LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH3___M   0x00000400
#define   LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH3___S                10
#define   LPAIF_IRQ_CLEAR0__PER_RDDMA_CH3___M    0x00000200
#define   LPAIF_IRQ_CLEAR0__PER_RDDMA_CH3___S                  9
#define   LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH2___M    0x00000100
#define   LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH2___S                  8
#define   LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH2___M   0x00000080
#define   LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH2___S                 7
#define   LPAIF_IRQ_CLEAR0__PER_RDDMA_CH2___M    0x00000040
#define   LPAIF_IRQ_CLEAR0__PER_RDDMA_CH2___S                  6
#define   LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH1___M    0x00000020
#define   LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH1___S                  5
#define   LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH1___M   0x00000010
#define   LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH1___S                 4
#define   LPAIF_IRQ_CLEAR0__PER_RDDMA_CH1___M    0x00000008
#define   LPAIF_IRQ_CLEAR0__PER_RDDMA_CH1___S                  3
#define   LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH0___M    0x00000004
#define   LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH0___S                  2
#define   LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH0___M   0x00000002
#define   LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH0___S                 1
#define   LPAIF_IRQ_CLEAR0__PER_RDDMA_CH0___M    0x00000001
#define   LPAIF_IRQ_CLEAR0__PER_RDDMA_CH0___S                  0
#define LPASS_LPAIF_IRQ_CLEAR1                    (0x0C0D000C)
#define   LPAIF_IRQ_CLEAR1___RWC                    QCSR_REG_WO    
#define   LPAIF_IRQ_CLEAR1__SEC_RD_NO_RATE___M   0x80000000
#define   LPAIF_IRQ_CLEAR1__SEC_RD_NO_RATE___S                31
#define   LPAIF_IRQ_CLEAR1__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPAIF_IRQ_CLEAR1__SEC_RD_DIFF_RATE___S              30
#define   LPAIF_IRQ_CLEAR1__PRI_RD_NO_RATE___M   0x20000000
#define   LPAIF_IRQ_CLEAR1__PRI_RD_NO_RATE___S                29
#define   LPAIF_IRQ_CLEAR1__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPAIF_IRQ_CLEAR1__PRI_RD_DIFF_RATE___S              28
#define   LPAIF_IRQ_CLEAR1__FRM_REF___M          0x08000000
#define   LPAIF_IRQ_CLEAR1__FRM_REF___S                       27
#define   LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH3___M    0x04000000
#define   LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH3___S                 26
#define   LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH3___M    0x02000000
#define   LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH3___S                 25
#define   LPAIF_IRQ_CLEAR1__PER_WRDMA_CH3___M    0x01000000
#define   LPAIF_IRQ_CLEAR1__PER_WRDMA_CH3___S                 24
#define   LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH2___M    0x00800000
#define   LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH2___S                 23
#define   LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH2___M    0x00400000
#define   LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH2___S                 22
#define   LPAIF_IRQ_CLEAR1__PER_WRDMA_CH2___M    0x00200000
#define   LPAIF_IRQ_CLEAR1__PER_WRDMA_CH2___S                 21
#define   LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH1___M    0x00100000
#define   LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH1___S                 20
#define   LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH1___M    0x00080000
#define   LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH1___S                 19
#define   LPAIF_IRQ_CLEAR1__PER_WRDMA_CH1___M    0x00040000
#define   LPAIF_IRQ_CLEAR1__PER_WRDMA_CH1___S                 18
#define   LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH0___M    0x00020000
#define   LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH0___S                 17
#define   LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH0___M    0x00010000
#define   LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH0___S                 16
#define   LPAIF_IRQ_CLEAR1__PER_WRDMA_CH0___M    0x00008000
#define   LPAIF_IRQ_CLEAR1__PER_WRDMA_CH0___S                 15
#define   LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH4___M    0x00004000
#define   LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH4___S                 14
#define   LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH4___M   0x00002000
#define   LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH4___S                13
#define   LPAIF_IRQ_CLEAR1__PER_RDDMA_CH4___M    0x00001000
#define   LPAIF_IRQ_CLEAR1__PER_RDDMA_CH4___S                 12
#define   LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH3___M    0x00000800
#define   LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH3___S                 11
#define   LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH3___M   0x00000400
#define   LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH3___S                10
#define   LPAIF_IRQ_CLEAR1__PER_RDDMA_CH3___M    0x00000200
#define   LPAIF_IRQ_CLEAR1__PER_RDDMA_CH3___S                  9
#define   LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH2___M    0x00000100
#define   LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH2___S                  8
#define   LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH2___M   0x00000080
#define   LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH2___S                 7
#define   LPAIF_IRQ_CLEAR1__PER_RDDMA_CH2___M    0x00000040
#define   LPAIF_IRQ_CLEAR1__PER_RDDMA_CH2___S                  6
#define   LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH1___M    0x00000020
#define   LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH1___S                  5
#define   LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH1___M   0x00000010
#define   LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH1___S                 4
#define   LPAIF_IRQ_CLEAR1__PER_RDDMA_CH1___M    0x00000008
#define   LPAIF_IRQ_CLEAR1__PER_RDDMA_CH1___S                  3
#define   LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH0___M    0x00000004
#define   LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH0___S                  2
#define   LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH0___M   0x00000002
#define   LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH0___S                 1
#define   LPAIF_IRQ_CLEAR1__PER_RDDMA_CH0___M    0x00000001
#define   LPAIF_IRQ_CLEAR1__PER_RDDMA_CH0___S                  0
#define LPASS_LPAIF_IRQ_CLEAR2                    (0x0C0D100C)
#define   LPAIF_IRQ_CLEAR2___RWC                    QCSR_REG_WO    
#define   LPAIF_IRQ_CLEAR2__SEC_RD_NO_RATE___M   0x80000000
#define   LPAIF_IRQ_CLEAR2__SEC_RD_NO_RATE___S                31
#define   LPAIF_IRQ_CLEAR2__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPAIF_IRQ_CLEAR2__SEC_RD_DIFF_RATE___S              30
#define   LPAIF_IRQ_CLEAR2__PRI_RD_NO_RATE___M   0x20000000
#define   LPAIF_IRQ_CLEAR2__PRI_RD_NO_RATE___S                29
#define   LPAIF_IRQ_CLEAR2__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPAIF_IRQ_CLEAR2__PRI_RD_DIFF_RATE___S              28
#define   LPAIF_IRQ_CLEAR2__FRM_REF___M          0x08000000
#define   LPAIF_IRQ_CLEAR2__FRM_REF___S                       27
#define   LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH3___M    0x04000000
#define   LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH3___S                 26
#define   LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH3___M    0x02000000
#define   LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH3___S                 25
#define   LPAIF_IRQ_CLEAR2__PER_WRDMA_CH3___M    0x01000000
#define   LPAIF_IRQ_CLEAR2__PER_WRDMA_CH3___S                 24
#define   LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH2___M    0x00800000
#define   LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH2___S                 23
#define   LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH2___M    0x00400000
#define   LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH2___S                 22
#define   LPAIF_IRQ_CLEAR2__PER_WRDMA_CH2___M    0x00200000
#define   LPAIF_IRQ_CLEAR2__PER_WRDMA_CH2___S                 21
#define   LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH1___M    0x00100000
#define   LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH1___S                 20
#define   LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH1___M    0x00080000
#define   LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH1___S                 19
#define   LPAIF_IRQ_CLEAR2__PER_WRDMA_CH1___M    0x00040000
#define   LPAIF_IRQ_CLEAR2__PER_WRDMA_CH1___S                 18
#define   LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH0___M    0x00020000
#define   LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH0___S                 17
#define   LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH0___M    0x00010000
#define   LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH0___S                 16
#define   LPAIF_IRQ_CLEAR2__PER_WRDMA_CH0___M    0x00008000
#define   LPAIF_IRQ_CLEAR2__PER_WRDMA_CH0___S                 15
#define   LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH4___M    0x00004000
#define   LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH4___S                 14
#define   LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH4___M   0x00002000
#define   LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH4___S                13
#define   LPAIF_IRQ_CLEAR2__PER_RDDMA_CH4___M    0x00001000
#define   LPAIF_IRQ_CLEAR2__PER_RDDMA_CH4___S                 12
#define   LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH3___M    0x00000800
#define   LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH3___S                 11
#define   LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH3___M   0x00000400
#define   LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH3___S                10
#define   LPAIF_IRQ_CLEAR2__PER_RDDMA_CH3___M    0x00000200
#define   LPAIF_IRQ_CLEAR2__PER_RDDMA_CH3___S                  9
#define   LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH2___M    0x00000100
#define   LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH2___S                  8
#define   LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH2___M   0x00000080
#define   LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH2___S                 7
#define   LPAIF_IRQ_CLEAR2__PER_RDDMA_CH2___M    0x00000040
#define   LPAIF_IRQ_CLEAR2__PER_RDDMA_CH2___S                  6
#define   LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH1___M    0x00000020
#define   LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH1___S                  5
#define   LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH1___M   0x00000010
#define   LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH1___S                 4
#define   LPAIF_IRQ_CLEAR2__PER_RDDMA_CH1___M    0x00000008
#define   LPAIF_IRQ_CLEAR2__PER_RDDMA_CH1___S                  3
#define   LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH0___M    0x00000004
#define   LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH0___S                  2
#define   LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH0___M   0x00000002
#define   LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH0___S                 1
#define   LPAIF_IRQ_CLEAR2__PER_RDDMA_CH0___M    0x00000001
#define   LPAIF_IRQ_CLEAR2__PER_RDDMA_CH0___S                  0

#define LPASS_LPAIF_IRQ_FORCEa(a)        (0x0C0CF010+0x1000*(a))
#define   LPAIF_IRQ_FORCEa_aMIN    0    
#define   LPAIF_IRQ_FORCEa_aMAX    2    
#define   LPAIF_IRQ_FORCEa_ELEM    3    
#define   LPAIF_IRQ_FORCEa___RWC                    QCSR_REG_WO    
#define   LPAIF_IRQ_FORCEa___POR                 0x00000000
#define   LPAIF_IRQ_FORCEa__SEC_RD_NO_RATE___POR 0x0
#define   LPAIF_IRQ_FORCEa__SEC_RD_DIFF_RATE___POR 0x0
#define   LPAIF_IRQ_FORCEa__PRI_RD_NO_RATE___POR 0x0
#define   LPAIF_IRQ_FORCEa__PRI_RD_DIFF_RATE___POR 0x0
#define   LPAIF_IRQ_FORCEa__FRM_REF___POR        0x0
#define   LPAIF_IRQ_FORCEa__ERR_WRDMA_CH3___POR  0x0
#define   LPAIF_IRQ_FORCEa__OVR_WRDMA_CH3___POR  0x0
#define   LPAIF_IRQ_FORCEa__PER_WRDMA_CH3___POR  0x0
#define   LPAIF_IRQ_FORCEa__ERR_WRDMA_CH2___POR  0x0
#define   LPAIF_IRQ_FORCEa__OVR_WRDMA_CH2___POR  0x0
#define   LPAIF_IRQ_FORCEa__PER_WRDMA_CH2___POR  0x0
#define   LPAIF_IRQ_FORCEa__ERR_WRDMA_CH1___POR  0x0
#define   LPAIF_IRQ_FORCEa__OVR_WRDMA_CH1___POR  0x0
#define   LPAIF_IRQ_FORCEa__PER_WRDMA_CH1___POR  0x0
#define   LPAIF_IRQ_FORCEa__ERR_WRDMA_CH0___POR  0x0
#define   LPAIF_IRQ_FORCEa__OVR_WRDMA_CH0___POR  0x0
#define   LPAIF_IRQ_FORCEa__PER_WRDMA_CH0___POR  0x0
#define   LPAIF_IRQ_FORCEa__ERR_RDDMA_CH4___POR  0x0
#define   LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH4___POR 0x0
#define   LPAIF_IRQ_FORCEa__PER_RDDMA_CH4___POR  0x0
#define   LPAIF_IRQ_FORCEa__ERR_RDDMA_CH3___POR  0x0
#define   LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH3___POR 0x0
#define   LPAIF_IRQ_FORCEa__PER_RDDMA_CH3___POR  0x0
#define   LPAIF_IRQ_FORCEa__ERR_RDDMA_CH2___POR  0x0
#define   LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH2___POR 0x0
#define   LPAIF_IRQ_FORCEa__PER_RDDMA_CH2___POR  0x0
#define   LPAIF_IRQ_FORCEa__ERR_RDDMA_CH1___POR  0x0
#define   LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH1___POR 0x0
#define   LPAIF_IRQ_FORCEa__PER_RDDMA_CH1___POR  0x0
#define   LPAIF_IRQ_FORCEa__ERR_RDDMA_CH0___POR  0x0
#define   LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH0___POR 0x0
#define   LPAIF_IRQ_FORCEa__PER_RDDMA_CH0___POR  0x0
#define   LPAIF_IRQ_FORCEa__SEC_RD_NO_RATE___M   0x80000000
#define   LPAIF_IRQ_FORCEa__SEC_RD_NO_RATE___S                31
#define   LPAIF_IRQ_FORCEa__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPAIF_IRQ_FORCEa__SEC_RD_DIFF_RATE___S              30
#define   LPAIF_IRQ_FORCEa__PRI_RD_NO_RATE___M   0x20000000
#define   LPAIF_IRQ_FORCEa__PRI_RD_NO_RATE___S                29
#define   LPAIF_IRQ_FORCEa__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPAIF_IRQ_FORCEa__PRI_RD_DIFF_RATE___S              28
#define   LPAIF_IRQ_FORCEa__FRM_REF___M          0x08000000
#define   LPAIF_IRQ_FORCEa__FRM_REF___S                       27
#define   LPAIF_IRQ_FORCEa__ERR_WRDMA_CH3___M    0x04000000
#define   LPAIF_IRQ_FORCEa__ERR_WRDMA_CH3___S                 26
#define   LPAIF_IRQ_FORCEa__OVR_WRDMA_CH3___M    0x02000000
#define   LPAIF_IRQ_FORCEa__OVR_WRDMA_CH3___S                 25
#define   LPAIF_IRQ_FORCEa__PER_WRDMA_CH3___M    0x01000000
#define   LPAIF_IRQ_FORCEa__PER_WRDMA_CH3___S                 24
#define   LPAIF_IRQ_FORCEa__ERR_WRDMA_CH2___M    0x00800000
#define   LPAIF_IRQ_FORCEa__ERR_WRDMA_CH2___S                 23
#define   LPAIF_IRQ_FORCEa__OVR_WRDMA_CH2___M    0x00400000
#define   LPAIF_IRQ_FORCEa__OVR_WRDMA_CH2___S                 22
#define   LPAIF_IRQ_FORCEa__PER_WRDMA_CH2___M    0x00200000
#define   LPAIF_IRQ_FORCEa__PER_WRDMA_CH2___S                 21
#define   LPAIF_IRQ_FORCEa__ERR_WRDMA_CH1___M    0x00100000
#define   LPAIF_IRQ_FORCEa__ERR_WRDMA_CH1___S                 20
#define   LPAIF_IRQ_FORCEa__OVR_WRDMA_CH1___M    0x00080000
#define   LPAIF_IRQ_FORCEa__OVR_WRDMA_CH1___S                 19
#define   LPAIF_IRQ_FORCEa__PER_WRDMA_CH1___M    0x00040000
#define   LPAIF_IRQ_FORCEa__PER_WRDMA_CH1___S                 18
#define   LPAIF_IRQ_FORCEa__ERR_WRDMA_CH0___M    0x00020000
#define   LPAIF_IRQ_FORCEa__ERR_WRDMA_CH0___S                 17
#define   LPAIF_IRQ_FORCEa__OVR_WRDMA_CH0___M    0x00010000
#define   LPAIF_IRQ_FORCEa__OVR_WRDMA_CH0___S                 16
#define   LPAIF_IRQ_FORCEa__PER_WRDMA_CH0___M    0x00008000
#define   LPAIF_IRQ_FORCEa__PER_WRDMA_CH0___S                 15
#define   LPAIF_IRQ_FORCEa__ERR_RDDMA_CH4___M    0x00004000
#define   LPAIF_IRQ_FORCEa__ERR_RDDMA_CH4___S                 14
#define   LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH4___M   0x00002000
#define   LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH4___S                13
#define   LPAIF_IRQ_FORCEa__PER_RDDMA_CH4___M    0x00001000
#define   LPAIF_IRQ_FORCEa__PER_RDDMA_CH4___S                 12
#define   LPAIF_IRQ_FORCEa__ERR_RDDMA_CH3___M    0x00000800
#define   LPAIF_IRQ_FORCEa__ERR_RDDMA_CH3___S                 11
#define   LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH3___M   0x00000400
#define   LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH3___S                10
#define   LPAIF_IRQ_FORCEa__PER_RDDMA_CH3___M    0x00000200
#define   LPAIF_IRQ_FORCEa__PER_RDDMA_CH3___S                  9
#define   LPAIF_IRQ_FORCEa__ERR_RDDMA_CH2___M    0x00000100
#define   LPAIF_IRQ_FORCEa__ERR_RDDMA_CH2___S                  8
#define   LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH2___M   0x00000080
#define   LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH2___S                 7
#define   LPAIF_IRQ_FORCEa__PER_RDDMA_CH2___M    0x00000040
#define   LPAIF_IRQ_FORCEa__PER_RDDMA_CH2___S                  6
#define   LPAIF_IRQ_FORCEa__ERR_RDDMA_CH1___M    0x00000020
#define   LPAIF_IRQ_FORCEa__ERR_RDDMA_CH1___S                  5
#define   LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH1___M   0x00000010
#define   LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH1___S                 4
#define   LPAIF_IRQ_FORCEa__PER_RDDMA_CH1___M    0x00000008
#define   LPAIF_IRQ_FORCEa__PER_RDDMA_CH1___S                  3
#define   LPAIF_IRQ_FORCEa__ERR_RDDMA_CH0___M    0x00000004
#define   LPAIF_IRQ_FORCEa__ERR_RDDMA_CH0___S                  2
#define   LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH0___M   0x00000002
#define   LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH0___S                 1
#define   LPAIF_IRQ_FORCEa__PER_RDDMA_CH0___M    0x00000001
#define   LPAIF_IRQ_FORCEa__PER_RDDMA_CH0___S                  0
#define   LPAIF_IRQ_FORCEa___M                   0xFFFFFFFF   
#define   LPAIF_IRQ_FORCEa___S                                 0
#define LPASS_LPAIF_IRQ_FORCE0                    (0x0C0CF010)
#define   LPAIF_IRQ_FORCE0___RWC                    QCSR_REG_WO    
#define   LPAIF_IRQ_FORCE0__SEC_RD_NO_RATE___M   0x80000000
#define   LPAIF_IRQ_FORCE0__SEC_RD_NO_RATE___S                31
#define   LPAIF_IRQ_FORCE0__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPAIF_IRQ_FORCE0__SEC_RD_DIFF_RATE___S              30
#define   LPAIF_IRQ_FORCE0__PRI_RD_NO_RATE___M   0x20000000
#define   LPAIF_IRQ_FORCE0__PRI_RD_NO_RATE___S                29
#define   LPAIF_IRQ_FORCE0__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPAIF_IRQ_FORCE0__PRI_RD_DIFF_RATE___S              28
#define   LPAIF_IRQ_FORCE0__FRM_REF___M          0x08000000
#define   LPAIF_IRQ_FORCE0__FRM_REF___S                       27
#define   LPAIF_IRQ_FORCE0__ERR_WRDMA_CH3___M    0x04000000
#define   LPAIF_IRQ_FORCE0__ERR_WRDMA_CH3___S                 26
#define   LPAIF_IRQ_FORCE0__OVR_WRDMA_CH3___M    0x02000000
#define   LPAIF_IRQ_FORCE0__OVR_WRDMA_CH3___S                 25
#define   LPAIF_IRQ_FORCE0__PER_WRDMA_CH3___M    0x01000000
#define   LPAIF_IRQ_FORCE0__PER_WRDMA_CH3___S                 24
#define   LPAIF_IRQ_FORCE0__ERR_WRDMA_CH2___M    0x00800000
#define   LPAIF_IRQ_FORCE0__ERR_WRDMA_CH2___S                 23
#define   LPAIF_IRQ_FORCE0__OVR_WRDMA_CH2___M    0x00400000
#define   LPAIF_IRQ_FORCE0__OVR_WRDMA_CH2___S                 22
#define   LPAIF_IRQ_FORCE0__PER_WRDMA_CH2___M    0x00200000
#define   LPAIF_IRQ_FORCE0__PER_WRDMA_CH2___S                 21
#define   LPAIF_IRQ_FORCE0__ERR_WRDMA_CH1___M    0x00100000
#define   LPAIF_IRQ_FORCE0__ERR_WRDMA_CH1___S                 20
#define   LPAIF_IRQ_FORCE0__OVR_WRDMA_CH1___M    0x00080000
#define   LPAIF_IRQ_FORCE0__OVR_WRDMA_CH1___S                 19
#define   LPAIF_IRQ_FORCE0__PER_WRDMA_CH1___M    0x00040000
#define   LPAIF_IRQ_FORCE0__PER_WRDMA_CH1___S                 18
#define   LPAIF_IRQ_FORCE0__ERR_WRDMA_CH0___M    0x00020000
#define   LPAIF_IRQ_FORCE0__ERR_WRDMA_CH0___S                 17
#define   LPAIF_IRQ_FORCE0__OVR_WRDMA_CH0___M    0x00010000
#define   LPAIF_IRQ_FORCE0__OVR_WRDMA_CH0___S                 16
#define   LPAIF_IRQ_FORCE0__PER_WRDMA_CH0___M    0x00008000
#define   LPAIF_IRQ_FORCE0__PER_WRDMA_CH0___S                 15
#define   LPAIF_IRQ_FORCE0__ERR_RDDMA_CH4___M    0x00004000
#define   LPAIF_IRQ_FORCE0__ERR_RDDMA_CH4___S                 14
#define   LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH4___M   0x00002000
#define   LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH4___S                13
#define   LPAIF_IRQ_FORCE0__PER_RDDMA_CH4___M    0x00001000
#define   LPAIF_IRQ_FORCE0__PER_RDDMA_CH4___S                 12
#define   LPAIF_IRQ_FORCE0__ERR_RDDMA_CH3___M    0x00000800
#define   LPAIF_IRQ_FORCE0__ERR_RDDMA_CH3___S                 11
#define   LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH3___M   0x00000400
#define   LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH3___S                10
#define   LPAIF_IRQ_FORCE0__PER_RDDMA_CH3___M    0x00000200
#define   LPAIF_IRQ_FORCE0__PER_RDDMA_CH3___S                  9
#define   LPAIF_IRQ_FORCE0__ERR_RDDMA_CH2___M    0x00000100
#define   LPAIF_IRQ_FORCE0__ERR_RDDMA_CH2___S                  8
#define   LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH2___M   0x00000080
#define   LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH2___S                 7
#define   LPAIF_IRQ_FORCE0__PER_RDDMA_CH2___M    0x00000040
#define   LPAIF_IRQ_FORCE0__PER_RDDMA_CH2___S                  6
#define   LPAIF_IRQ_FORCE0__ERR_RDDMA_CH1___M    0x00000020
#define   LPAIF_IRQ_FORCE0__ERR_RDDMA_CH1___S                  5
#define   LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH1___M   0x00000010
#define   LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH1___S                 4
#define   LPAIF_IRQ_FORCE0__PER_RDDMA_CH1___M    0x00000008
#define   LPAIF_IRQ_FORCE0__PER_RDDMA_CH1___S                  3
#define   LPAIF_IRQ_FORCE0__ERR_RDDMA_CH0___M    0x00000004
#define   LPAIF_IRQ_FORCE0__ERR_RDDMA_CH0___S                  2
#define   LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH0___M   0x00000002
#define   LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH0___S                 1
#define   LPAIF_IRQ_FORCE0__PER_RDDMA_CH0___M    0x00000001
#define   LPAIF_IRQ_FORCE0__PER_RDDMA_CH0___S                  0
#define LPASS_LPAIF_IRQ_FORCE1                    (0x0C0D0010)
#define   LPAIF_IRQ_FORCE1___RWC                    QCSR_REG_WO    
#define   LPAIF_IRQ_FORCE1__SEC_RD_NO_RATE___M   0x80000000
#define   LPAIF_IRQ_FORCE1__SEC_RD_NO_RATE___S                31
#define   LPAIF_IRQ_FORCE1__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPAIF_IRQ_FORCE1__SEC_RD_DIFF_RATE___S              30
#define   LPAIF_IRQ_FORCE1__PRI_RD_NO_RATE___M   0x20000000
#define   LPAIF_IRQ_FORCE1__PRI_RD_NO_RATE___S                29
#define   LPAIF_IRQ_FORCE1__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPAIF_IRQ_FORCE1__PRI_RD_DIFF_RATE___S              28
#define   LPAIF_IRQ_FORCE1__FRM_REF___M          0x08000000
#define   LPAIF_IRQ_FORCE1__FRM_REF___S                       27
#define   LPAIF_IRQ_FORCE1__ERR_WRDMA_CH3___M    0x04000000
#define   LPAIF_IRQ_FORCE1__ERR_WRDMA_CH3___S                 26
#define   LPAIF_IRQ_FORCE1__OVR_WRDMA_CH3___M    0x02000000
#define   LPAIF_IRQ_FORCE1__OVR_WRDMA_CH3___S                 25
#define   LPAIF_IRQ_FORCE1__PER_WRDMA_CH3___M    0x01000000
#define   LPAIF_IRQ_FORCE1__PER_WRDMA_CH3___S                 24
#define   LPAIF_IRQ_FORCE1__ERR_WRDMA_CH2___M    0x00800000
#define   LPAIF_IRQ_FORCE1__ERR_WRDMA_CH2___S                 23
#define   LPAIF_IRQ_FORCE1__OVR_WRDMA_CH2___M    0x00400000
#define   LPAIF_IRQ_FORCE1__OVR_WRDMA_CH2___S                 22
#define   LPAIF_IRQ_FORCE1__PER_WRDMA_CH2___M    0x00200000
#define   LPAIF_IRQ_FORCE1__PER_WRDMA_CH2___S                 21
#define   LPAIF_IRQ_FORCE1__ERR_WRDMA_CH1___M    0x00100000
#define   LPAIF_IRQ_FORCE1__ERR_WRDMA_CH1___S                 20
#define   LPAIF_IRQ_FORCE1__OVR_WRDMA_CH1___M    0x00080000
#define   LPAIF_IRQ_FORCE1__OVR_WRDMA_CH1___S                 19
#define   LPAIF_IRQ_FORCE1__PER_WRDMA_CH1___M    0x00040000
#define   LPAIF_IRQ_FORCE1__PER_WRDMA_CH1___S                 18
#define   LPAIF_IRQ_FORCE1__ERR_WRDMA_CH0___M    0x00020000
#define   LPAIF_IRQ_FORCE1__ERR_WRDMA_CH0___S                 17
#define   LPAIF_IRQ_FORCE1__OVR_WRDMA_CH0___M    0x00010000
#define   LPAIF_IRQ_FORCE1__OVR_WRDMA_CH0___S                 16
#define   LPAIF_IRQ_FORCE1__PER_WRDMA_CH0___M    0x00008000
#define   LPAIF_IRQ_FORCE1__PER_WRDMA_CH0___S                 15
#define   LPAIF_IRQ_FORCE1__ERR_RDDMA_CH4___M    0x00004000
#define   LPAIF_IRQ_FORCE1__ERR_RDDMA_CH4___S                 14
#define   LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH4___M   0x00002000
#define   LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH4___S                13
#define   LPAIF_IRQ_FORCE1__PER_RDDMA_CH4___M    0x00001000
#define   LPAIF_IRQ_FORCE1__PER_RDDMA_CH4___S                 12
#define   LPAIF_IRQ_FORCE1__ERR_RDDMA_CH3___M    0x00000800
#define   LPAIF_IRQ_FORCE1__ERR_RDDMA_CH3___S                 11
#define   LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH3___M   0x00000400
#define   LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH3___S                10
#define   LPAIF_IRQ_FORCE1__PER_RDDMA_CH3___M    0x00000200
#define   LPAIF_IRQ_FORCE1__PER_RDDMA_CH3___S                  9
#define   LPAIF_IRQ_FORCE1__ERR_RDDMA_CH2___M    0x00000100
#define   LPAIF_IRQ_FORCE1__ERR_RDDMA_CH2___S                  8
#define   LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH2___M   0x00000080
#define   LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH2___S                 7
#define   LPAIF_IRQ_FORCE1__PER_RDDMA_CH2___M    0x00000040
#define   LPAIF_IRQ_FORCE1__PER_RDDMA_CH2___S                  6
#define   LPAIF_IRQ_FORCE1__ERR_RDDMA_CH1___M    0x00000020
#define   LPAIF_IRQ_FORCE1__ERR_RDDMA_CH1___S                  5
#define   LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH1___M   0x00000010
#define   LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH1___S                 4
#define   LPAIF_IRQ_FORCE1__PER_RDDMA_CH1___M    0x00000008
#define   LPAIF_IRQ_FORCE1__PER_RDDMA_CH1___S                  3
#define   LPAIF_IRQ_FORCE1__ERR_RDDMA_CH0___M    0x00000004
#define   LPAIF_IRQ_FORCE1__ERR_RDDMA_CH0___S                  2
#define   LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH0___M   0x00000002
#define   LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH0___S                 1
#define   LPAIF_IRQ_FORCE1__PER_RDDMA_CH0___M    0x00000001
#define   LPAIF_IRQ_FORCE1__PER_RDDMA_CH0___S                  0
#define LPASS_LPAIF_IRQ_FORCE2                    (0x0C0D1010)
#define   LPAIF_IRQ_FORCE2___RWC                    QCSR_REG_WO    
#define   LPAIF_IRQ_FORCE2__SEC_RD_NO_RATE___M   0x80000000
#define   LPAIF_IRQ_FORCE2__SEC_RD_NO_RATE___S                31
#define   LPAIF_IRQ_FORCE2__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPAIF_IRQ_FORCE2__SEC_RD_DIFF_RATE___S              30
#define   LPAIF_IRQ_FORCE2__PRI_RD_NO_RATE___M   0x20000000
#define   LPAIF_IRQ_FORCE2__PRI_RD_NO_RATE___S                29
#define   LPAIF_IRQ_FORCE2__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPAIF_IRQ_FORCE2__PRI_RD_DIFF_RATE___S              28
#define   LPAIF_IRQ_FORCE2__FRM_REF___M          0x08000000
#define   LPAIF_IRQ_FORCE2__FRM_REF___S                       27
#define   LPAIF_IRQ_FORCE2__ERR_WRDMA_CH3___M    0x04000000
#define   LPAIF_IRQ_FORCE2__ERR_WRDMA_CH3___S                 26
#define   LPAIF_IRQ_FORCE2__OVR_WRDMA_CH3___M    0x02000000
#define   LPAIF_IRQ_FORCE2__OVR_WRDMA_CH3___S                 25
#define   LPAIF_IRQ_FORCE2__PER_WRDMA_CH3___M    0x01000000
#define   LPAIF_IRQ_FORCE2__PER_WRDMA_CH3___S                 24
#define   LPAIF_IRQ_FORCE2__ERR_WRDMA_CH2___M    0x00800000
#define   LPAIF_IRQ_FORCE2__ERR_WRDMA_CH2___S                 23
#define   LPAIF_IRQ_FORCE2__OVR_WRDMA_CH2___M    0x00400000
#define   LPAIF_IRQ_FORCE2__OVR_WRDMA_CH2___S                 22
#define   LPAIF_IRQ_FORCE2__PER_WRDMA_CH2___M    0x00200000
#define   LPAIF_IRQ_FORCE2__PER_WRDMA_CH2___S                 21
#define   LPAIF_IRQ_FORCE2__ERR_WRDMA_CH1___M    0x00100000
#define   LPAIF_IRQ_FORCE2__ERR_WRDMA_CH1___S                 20
#define   LPAIF_IRQ_FORCE2__OVR_WRDMA_CH1___M    0x00080000
#define   LPAIF_IRQ_FORCE2__OVR_WRDMA_CH1___S                 19
#define   LPAIF_IRQ_FORCE2__PER_WRDMA_CH1___M    0x00040000
#define   LPAIF_IRQ_FORCE2__PER_WRDMA_CH1___S                 18
#define   LPAIF_IRQ_FORCE2__ERR_WRDMA_CH0___M    0x00020000
#define   LPAIF_IRQ_FORCE2__ERR_WRDMA_CH0___S                 17
#define   LPAIF_IRQ_FORCE2__OVR_WRDMA_CH0___M    0x00010000
#define   LPAIF_IRQ_FORCE2__OVR_WRDMA_CH0___S                 16
#define   LPAIF_IRQ_FORCE2__PER_WRDMA_CH0___M    0x00008000
#define   LPAIF_IRQ_FORCE2__PER_WRDMA_CH0___S                 15
#define   LPAIF_IRQ_FORCE2__ERR_RDDMA_CH4___M    0x00004000
#define   LPAIF_IRQ_FORCE2__ERR_RDDMA_CH4___S                 14
#define   LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH4___M   0x00002000
#define   LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH4___S                13
#define   LPAIF_IRQ_FORCE2__PER_RDDMA_CH4___M    0x00001000
#define   LPAIF_IRQ_FORCE2__PER_RDDMA_CH4___S                 12
#define   LPAIF_IRQ_FORCE2__ERR_RDDMA_CH3___M    0x00000800
#define   LPAIF_IRQ_FORCE2__ERR_RDDMA_CH3___S                 11
#define   LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH3___M   0x00000400
#define   LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH3___S                10
#define   LPAIF_IRQ_FORCE2__PER_RDDMA_CH3___M    0x00000200
#define   LPAIF_IRQ_FORCE2__PER_RDDMA_CH3___S                  9
#define   LPAIF_IRQ_FORCE2__ERR_RDDMA_CH2___M    0x00000100
#define   LPAIF_IRQ_FORCE2__ERR_RDDMA_CH2___S                  8
#define   LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH2___M   0x00000080
#define   LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH2___S                 7
#define   LPAIF_IRQ_FORCE2__PER_RDDMA_CH2___M    0x00000040
#define   LPAIF_IRQ_FORCE2__PER_RDDMA_CH2___S                  6
#define   LPAIF_IRQ_FORCE2__ERR_RDDMA_CH1___M    0x00000020
#define   LPAIF_IRQ_FORCE2__ERR_RDDMA_CH1___S                  5
#define   LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH1___M   0x00000010
#define   LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH1___S                 4
#define   LPAIF_IRQ_FORCE2__PER_RDDMA_CH1___M    0x00000008
#define   LPAIF_IRQ_FORCE2__PER_RDDMA_CH1___S                  3
#define   LPAIF_IRQ_FORCE2__ERR_RDDMA_CH0___M    0x00000004
#define   LPAIF_IRQ_FORCE2__ERR_RDDMA_CH0___S                  2
#define   LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH0___M   0x00000002
#define   LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH0___S                 1
#define   LPAIF_IRQ_FORCE2__PER_RDDMA_CH0___M    0x00000001
#define   LPAIF_IRQ_FORCE2__PER_RDDMA_CH0___S                  0

#define LPASS_LPAIF_IRQ2_ENa(a)          (0x0C0CF014+0x1000*(a))
#define   LPAIF_IRQ2_ENa_aMIN      0    
#define   LPAIF_IRQ2_ENa_aMAX      2    
#define   LPAIF_IRQ2_ENa_ELEM      3    
#define   LPAIF_IRQ2_ENa___RWC                      QCSR_REG_RW    
#define   LPAIF_IRQ2_ENa___POR                   0x00000000
#define   LPAIF_IRQ2_ENa__UNDR_EXTERNAL___POR    0x0
#define   LPAIF_IRQ2_ENa__UNDR_EXTERNAL___M      0x00000001
#define   LPAIF_IRQ2_ENa__UNDR_EXTERNAL___S                    0
#define   LPAIF_IRQ2_ENa___M                     0x00000001   
#define   LPAIF_IRQ2_ENa___S                                   0
#define LPASS_LPAIF_IRQ2_EN0                      (0x0C0CF014)
#define   LPAIF_IRQ2_EN0___RWC                      QCSR_REG_RW    
#define   LPAIF_IRQ2_EN0__UNDR_EXTERNAL___M      0x00000001
#define   LPAIF_IRQ2_EN0__UNDR_EXTERNAL___S                    0
#define LPASS_LPAIF_IRQ2_EN1                      (0x0C0D0014)
#define   LPAIF_IRQ2_EN1___RWC                      QCSR_REG_RW    
#define   LPAIF_IRQ2_EN1__UNDR_EXTERNAL___M      0x00000001
#define   LPAIF_IRQ2_EN1__UNDR_EXTERNAL___S                    0
#define LPASS_LPAIF_IRQ2_EN2                      (0x0C0D1014)
#define   LPAIF_IRQ2_EN2___RWC                      QCSR_REG_RW    
#define   LPAIF_IRQ2_EN2__UNDR_EXTERNAL___M      0x00000001
#define   LPAIF_IRQ2_EN2__UNDR_EXTERNAL___S                    0

#define LPASS_LPAIF_IRQ2_STATa(a)        (0x0C0CF018+0x1000*(a))
#define   LPAIF_IRQ2_STATa_aMIN    0    
#define   LPAIF_IRQ2_STATa_aMAX    2    
#define   LPAIF_IRQ2_STATa_ELEM    3    
#define   LPAIF_IRQ2_STATa___RWC                    QCSR_REG_RO    
#define   LPAIF_IRQ2_STATa___POR                 0x00000000
#define   LPAIF_IRQ2_STATa__UNDR_EXTERNAL___POR  0x0
#define   LPAIF_IRQ2_STATa__UNDR_EXTERNAL___M    0x00000001
#define   LPAIF_IRQ2_STATa__UNDR_EXTERNAL___S                  0
#define   LPAIF_IRQ2_STATa___M                   0x00000001   
#define   LPAIF_IRQ2_STATa___S                                 0
#define LPASS_LPAIF_IRQ2_STAT0                    (0x0C0CF018)
#define   LPAIF_IRQ2_STAT0___RWC                    QCSR_REG_RO    
#define   LPAIF_IRQ2_STAT0__UNDR_EXTERNAL___M    0x00000001
#define   LPAIF_IRQ2_STAT0__UNDR_EXTERNAL___S                  0
#define LPASS_LPAIF_IRQ2_STAT1                    (0x0C0D0018)
#define   LPAIF_IRQ2_STAT1___RWC                    QCSR_REG_RO    
#define   LPAIF_IRQ2_STAT1__UNDR_EXTERNAL___M    0x00000001
#define   LPAIF_IRQ2_STAT1__UNDR_EXTERNAL___S                  0
#define LPASS_LPAIF_IRQ2_STAT2                    (0x0C0D1018)
#define   LPAIF_IRQ2_STAT2___RWC                    QCSR_REG_RO    
#define   LPAIF_IRQ2_STAT2__UNDR_EXTERNAL___M    0x00000001
#define   LPAIF_IRQ2_STAT2__UNDR_EXTERNAL___S                  0

#define LPASS_LPAIF_IRQ2_RAW_STATa(a)    (0x0C0CF01C+0x1000*(a))
#define   LPAIF_IRQ2_RAW_STATa_aMIN 0    
#define   LPAIF_IRQ2_RAW_STATa_aMAX 2    
#define   LPAIF_IRQ2_RAW_STATa_ELEM 3    
#define   LPAIF_IRQ2_RAW_STATa___RWC                QCSR_REG_RO    
#define   LPAIF_IRQ2_RAW_STATa___POR             0x00000000
#define   LPAIF_IRQ2_RAW_STATa__UNDR_EXTERNAL___POR 0x0
#define   LPAIF_IRQ2_RAW_STATa__UNDR_EXTERNAL___M 0x00000001
#define   LPAIF_IRQ2_RAW_STATa__UNDR_EXTERNAL___S               0
#define   LPAIF_IRQ2_RAW_STATa___M               0x00000001   
#define   LPAIF_IRQ2_RAW_STATa___S                             0
#define LPASS_LPAIF_IRQ2_RAW_STAT0                (0x0C0CF01C)
#define   LPAIF_IRQ2_RAW_STAT0___RWC                QCSR_REG_RO    
#define   LPAIF_IRQ2_RAW_STAT0__UNDR_EXTERNAL___M 0x00000001
#define   LPAIF_IRQ2_RAW_STAT0__UNDR_EXTERNAL___S               0
#define LPASS_LPAIF_IRQ2_RAW_STAT1                (0x0C0D001C)
#define   LPAIF_IRQ2_RAW_STAT1___RWC                QCSR_REG_RO    
#define   LPAIF_IRQ2_RAW_STAT1__UNDR_EXTERNAL___M 0x00000001
#define   LPAIF_IRQ2_RAW_STAT1__UNDR_EXTERNAL___S               0
#define LPASS_LPAIF_IRQ2_RAW_STAT2                (0x0C0D101C)
#define   LPAIF_IRQ2_RAW_STAT2___RWC                QCSR_REG_RO    
#define   LPAIF_IRQ2_RAW_STAT2__UNDR_EXTERNAL___M 0x00000001
#define   LPAIF_IRQ2_RAW_STAT2__UNDR_EXTERNAL___S               0

#define LPASS_LPAIF_IRQ2_CLEARa(a)       (0x0C0CF020+0x1000*(a))
#define   LPAIF_IRQ2_CLEARa_aMIN   0    
#define   LPAIF_IRQ2_CLEARa_aMAX   2    
#define   LPAIF_IRQ2_CLEARa_ELEM   3    
#define   LPAIF_IRQ2_CLEARa___RWC                   QCSR_REG_WO    
#define   LPAIF_IRQ2_CLEARa___POR                0x00000000
#define   LPAIF_IRQ2_CLEARa__UNDR_EXTERNAL___POR 0x0
#define   LPAIF_IRQ2_CLEARa__UNDR_EXTERNAL___M   0x00000001
#define   LPAIF_IRQ2_CLEARa__UNDR_EXTERNAL___S                 0
#define   LPAIF_IRQ2_CLEARa___M                  0x00000001   
#define   LPAIF_IRQ2_CLEARa___S                                0
#define LPASS_LPAIF_IRQ2_CLEAR0                   (0x0C0CF020)
#define   LPAIF_IRQ2_CLEAR0___RWC                   QCSR_REG_WO    
#define   LPAIF_IRQ2_CLEAR0__UNDR_EXTERNAL___M   0x00000001
#define   LPAIF_IRQ2_CLEAR0__UNDR_EXTERNAL___S                 0
#define LPASS_LPAIF_IRQ2_CLEAR1                   (0x0C0D0020)
#define   LPAIF_IRQ2_CLEAR1___RWC                   QCSR_REG_WO    
#define   LPAIF_IRQ2_CLEAR1__UNDR_EXTERNAL___M   0x00000001
#define   LPAIF_IRQ2_CLEAR1__UNDR_EXTERNAL___S                 0
#define LPASS_LPAIF_IRQ2_CLEAR2                   (0x0C0D1020)
#define   LPAIF_IRQ2_CLEAR2___RWC                   QCSR_REG_WO    
#define   LPAIF_IRQ2_CLEAR2__UNDR_EXTERNAL___M   0x00000001
#define   LPAIF_IRQ2_CLEAR2__UNDR_EXTERNAL___S                 0

#define LPASS_LPAIF_IRQ2_FORCEa(a)       (0x0C0CF024+0x1000*(a))
#define   LPAIF_IRQ2_FORCEa_aMIN   0    
#define   LPAIF_IRQ2_FORCEa_aMAX   2    
#define   LPAIF_IRQ2_FORCEa_ELEM   3    
#define   LPAIF_IRQ2_FORCEa___RWC                   QCSR_REG_WO    
#define   LPAIF_IRQ2_FORCEa___POR                0x00000000
#define   LPAIF_IRQ2_FORCEa__UNDR_EXTERNAL___POR 0x0
#define   LPAIF_IRQ2_FORCEa__UNDR_EXTERNAL___M   0x00000001
#define   LPAIF_IRQ2_FORCEa__UNDR_EXTERNAL___S                 0
#define   LPAIF_IRQ2_FORCEa___M                  0x00000001   
#define   LPAIF_IRQ2_FORCEa___S                                0
#define LPASS_LPAIF_IRQ2_FORCE0                   (0x0C0CF024)
#define   LPAIF_IRQ2_FORCE0___RWC                   QCSR_REG_WO    
#define   LPAIF_IRQ2_FORCE0__UNDR_EXTERNAL___M   0x00000001
#define   LPAIF_IRQ2_FORCE0__UNDR_EXTERNAL___S                 0
#define LPASS_LPAIF_IRQ2_FORCE1                   (0x0C0D0024)
#define   LPAIF_IRQ2_FORCE1___RWC                   QCSR_REG_WO    
#define   LPAIF_IRQ2_FORCE1__UNDR_EXTERNAL___M   0x00000001
#define   LPAIF_IRQ2_FORCE1__UNDR_EXTERNAL___S                 0
#define LPASS_LPAIF_IRQ2_FORCE2                   (0x0C0D1024)
#define   LPAIF_IRQ2_FORCE2___RWC                   QCSR_REG_WO    
#define   LPAIF_IRQ2_FORCE2__UNDR_EXTERNAL___M   0x00000001
#define   LPAIF_IRQ2_FORCE2__UNDR_EXTERNAL___S                 0

#define LPASS_LPAIF_RDDMA_CTLa(a)        (0x0C0D2000+0x1000*(a))
#define   LPAIF_RDDMA_CTLa_aMIN    0    
#define   LPAIF_RDDMA_CTLa_aMAX    3    
#define   LPAIF_RDDMA_CTLa_ELEM    4    
#define   LPAIF_RDDMA_CTLa___RWC                    QCSR_REG_RW    
#define   LPAIF_RDDMA_CTLa___POR                 0x00000000
#define   LPAIF_RDDMA_CTLa__RESET___M            0x80000000
#define   LPAIF_RDDMA_CTLa__RESET___S                         31
#define   LPAIF_RDDMA_CTLa__RESET__DISABLE                   0x0
#define   LPAIF_RDDMA_CTLa__RESET__ENABLE                    0x1
#define   LPAIF_RDDMA_CTLa__DYNBURST_EN___M      0x00800000
#define   LPAIF_RDDMA_CTLa__DYNBURST_EN___S                   23
#define   LPAIF_RDDMA_CTLa__DYNBURST_EN__DISABLE             0x0
#define   LPAIF_RDDMA_CTLa__DYNBURST_EN__ENABLE              0x1
#define   LPAIF_RDDMA_CTLa__BURST16_EN___M       0x00400000
#define   LPAIF_RDDMA_CTLa__BURST16_EN___S                    22
#define   LPAIF_RDDMA_CTLa__BURST16_EN__DISABLE              0x0
#define   LPAIF_RDDMA_CTLa__BURST16_EN__ENABLE               0x1
#define   LPAIF_RDDMA_CTLa__BURST8_EN___M        0x00200000
#define   LPAIF_RDDMA_CTLa__BURST8_EN___S                     21
#define   LPAIF_RDDMA_CTLa__BURST8_EN__DISABLE               0x0
#define   LPAIF_RDDMA_CTLa__BURST8_EN__ENABLE                0x1
#define   LPAIF_RDDMA_CTLa__PADDING_NUM___M      0x001F0000
#define   LPAIF_RDDMA_CTLa__PADDING_NUM___S                   16
#define   LPAIF_RDDMA_CTLa__PADDING_EN___M       0x00008000
#define   LPAIF_RDDMA_CTLa__PADDING_EN___S                    15
#define   LPAIF_RDDMA_CTLa__PADDING_EN__DISABLE              0x0
#define   LPAIF_RDDMA_CTLa__PADDING_EN__ENABLE               0x1
#define   LPAIF_RDDMA_CTLa__DYNAMIC_CLOCK___M    0x00004000
#define   LPAIF_RDDMA_CTLa__DYNAMIC_CLOCK___S                 14
#define   LPAIF_RDDMA_CTLa__DYNAMIC_CLOCK__OFF               0x0
#define   LPAIF_RDDMA_CTLa__DYNAMIC_CLOCK__ON                0x1
#define   LPAIF_RDDMA_CTLa__BURST_EN___M         0x00002000
#define   LPAIF_RDDMA_CTLa__BURST_EN___S                      13
#define   LPAIF_RDDMA_CTLa__BURST_EN__SINGLE                 0x0
#define   LPAIF_RDDMA_CTLa__BURST_EN__INCR4                  0x1
#define   LPAIF_RDDMA_CTLa__WPSCNT___M           0x00001C00
#define   LPAIF_RDDMA_CTLa__WPSCNT___S                        10
#define   LPAIF_RDDMA_CTLa__WPSCNT__ONE                      0x0
#define   LPAIF_RDDMA_CTLa__WPSCNT__TWO                      0x1
#define   LPAIF_RDDMA_CTLa__WPSCNT__THREE                    0x2
#define   LPAIF_RDDMA_CTLa__WPSCNT__FOUR                     0x3
#define   LPAIF_RDDMA_CTLa__WPSCNT__SIX                      0x5
#define   LPAIF_RDDMA_CTLa__WPSCNT__EIGHT                    0x7
#define   LPAIF_RDDMA_CTLa__AUDIO_INTF___M       0x000003C0
#define   LPAIF_RDDMA_CTLa__AUDIO_INTF___S                     6
#define   LPAIF_RDDMA_CTLa__AUDIO_INTF__NONE                 0x0
#define   LPAIF_RDDMA_CTLa__AUDIO_INTF__PRI_MI2S             0x1
#define   LPAIF_RDDMA_CTLa__AUDIO_INTF__SEC_MI2S             0x2
#define   LPAIF_RDDMA_CTLa__AUDIO_INTF__TER_MI2S             0x3
#define   LPAIF_RDDMA_CTLa__AUDIO_INTF__QUA_MI2S             0x4
#define   LPAIF_RDDMA_CTLa__AUDIO_INTF__SPKR_I2S             0x5
#define   LPAIF_RDDMA_CTLa__AUDIO_INTF__HDMI                 0x6
#define   LPAIF_RDDMA_CTLa__AUDIO_INTF__PCM                  0x7
#define   LPAIF_RDDMA_CTLa__AUDIO_INTF__SEC_PCM              0x8
#define   LPAIF_RDDMA_CTLa__AUDIO_INTF__QUI_MI2S             0x9
#define   LPAIF_RDDMA_CTLa__AUDIO_INTF__SEN_MI2S             0xA
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK___M    0x0000003E
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK___S                  1
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_1            0x00
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_2            0x01
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_3            0x02
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_4            0x03
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_5            0x04
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_6            0x05
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_7            0x06
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_8            0x07
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_9            0x08
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_10            0x09
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_11            0x0A
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_12            0x0B
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_13            0x0C
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_14            0x0D
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_15            0x0E
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_16            0x0F
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_17            0x10
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_18            0x11
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_19            0x12
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_20            0x13
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_21            0x14
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_22            0x15
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_23            0x16
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_24            0x17
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_25            0x18
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_26            0x19
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_27            0x1A
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_28            0x1B
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_29            0x1C
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_30            0x1D
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_31            0x1E
#define   LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_32            0x1F
#define   LPAIF_RDDMA_CTLa__ENABLE___M           0x00000001
#define   LPAIF_RDDMA_CTLa__ENABLE___S                         0
#define   LPAIF_RDDMA_CTLa__ENABLE__OFF                      0x0
#define   LPAIF_RDDMA_CTLa__ENABLE__ON                       0x1
#define   LPAIF_RDDMA_CTLa___M                   0x80FFFFFF   
#define   LPAIF_RDDMA_CTLa___S                                 0
#define LPASS_LPAIF_RDDMA_CTL0                    (0x0C0D2000)
#define   LPAIF_RDDMA_CTL0___RWC                    QCSR_REG_RW    
#define   LPAIF_RDDMA_CTL0__RESET___M            0x80000000
#define   LPAIF_RDDMA_CTL0__RESET___S                         31
#define   LPAIF_RDDMA_CTL0__DYNBURST_EN___M      0x00800000
#define   LPAIF_RDDMA_CTL0__DYNBURST_EN___S                   23
#define   LPAIF_RDDMA_CTL0__BURST16_EN___M       0x00400000
#define   LPAIF_RDDMA_CTL0__BURST16_EN___S                    22
#define   LPAIF_RDDMA_CTL0__BURST8_EN___M        0x00200000
#define   LPAIF_RDDMA_CTL0__BURST8_EN___S                     21
#define   LPAIF_RDDMA_CTL0__PADDING_NUM___M      0x001F0000
#define   LPAIF_RDDMA_CTL0__PADDING_NUM___S                   16
#define   LPAIF_RDDMA_CTL0__PADDING_EN___M       0x00008000
#define   LPAIF_RDDMA_CTL0__PADDING_EN___S                    15
#define   LPAIF_RDDMA_CTL0__DYNAMIC_CLOCK___M    0x00004000
#define   LPAIF_RDDMA_CTL0__DYNAMIC_CLOCK___S                 14
#define   LPAIF_RDDMA_CTL0__BURST_EN___M         0x00002000
#define   LPAIF_RDDMA_CTL0__BURST_EN___S                      13
#define   LPAIF_RDDMA_CTL0__WPSCNT___M           0x00001C00
#define   LPAIF_RDDMA_CTL0__WPSCNT___S                        10
#define   LPAIF_RDDMA_CTL0__AUDIO_INTF___M       0x000003C0
#define   LPAIF_RDDMA_CTL0__AUDIO_INTF___S                     6
#define   LPAIF_RDDMA_CTL0__FIFO_WATERMRK___M    0x0000003E
#define   LPAIF_RDDMA_CTL0__FIFO_WATERMRK___S                  1
#define   LPAIF_RDDMA_CTL0__ENABLE___M           0x00000001
#define   LPAIF_RDDMA_CTL0__ENABLE___S                         0
#define LPASS_LPAIF_RDDMA_CTL1                    (0x0C0D3000)
#define   LPAIF_RDDMA_CTL1___RWC                    QCSR_REG_RW    
#define   LPAIF_RDDMA_CTL1__RESET___M            0x80000000
#define   LPAIF_RDDMA_CTL1__RESET___S                         31
#define   LPAIF_RDDMA_CTL1__DYNBURST_EN___M      0x00800000
#define   LPAIF_RDDMA_CTL1__DYNBURST_EN___S                   23
#define   LPAIF_RDDMA_CTL1__BURST16_EN___M       0x00400000
#define   LPAIF_RDDMA_CTL1__BURST16_EN___S                    22
#define   LPAIF_RDDMA_CTL1__BURST8_EN___M        0x00200000
#define   LPAIF_RDDMA_CTL1__BURST8_EN___S                     21
#define   LPAIF_RDDMA_CTL1__PADDING_NUM___M      0x001F0000
#define   LPAIF_RDDMA_CTL1__PADDING_NUM___S                   16
#define   LPAIF_RDDMA_CTL1__PADDING_EN___M       0x00008000
#define   LPAIF_RDDMA_CTL1__PADDING_EN___S                    15
#define   LPAIF_RDDMA_CTL1__DYNAMIC_CLOCK___M    0x00004000
#define   LPAIF_RDDMA_CTL1__DYNAMIC_CLOCK___S                 14
#define   LPAIF_RDDMA_CTL1__BURST_EN___M         0x00002000
#define   LPAIF_RDDMA_CTL1__BURST_EN___S                      13
#define   LPAIF_RDDMA_CTL1__WPSCNT___M           0x00001C00
#define   LPAIF_RDDMA_CTL1__WPSCNT___S                        10
#define   LPAIF_RDDMA_CTL1__AUDIO_INTF___M       0x000003C0
#define   LPAIF_RDDMA_CTL1__AUDIO_INTF___S                     6
#define   LPAIF_RDDMA_CTL1__FIFO_WATERMRK___M    0x0000003E
#define   LPAIF_RDDMA_CTL1__FIFO_WATERMRK___S                  1
#define   LPAIF_RDDMA_CTL1__ENABLE___M           0x00000001
#define   LPAIF_RDDMA_CTL1__ENABLE___S                         0
#define LPASS_LPAIF_RDDMA_CTL2                    (0x0C0D4000)
#define   LPAIF_RDDMA_CTL2___RWC                    QCSR_REG_RW    
#define   LPAIF_RDDMA_CTL2__RESET___M            0x80000000
#define   LPAIF_RDDMA_CTL2__RESET___S                         31
#define   LPAIF_RDDMA_CTL2__DYNBURST_EN___M      0x00800000
#define   LPAIF_RDDMA_CTL2__DYNBURST_EN___S                   23
#define   LPAIF_RDDMA_CTL2__BURST16_EN___M       0x00400000
#define   LPAIF_RDDMA_CTL2__BURST16_EN___S                    22
#define   LPAIF_RDDMA_CTL2__BURST8_EN___M        0x00200000
#define   LPAIF_RDDMA_CTL2__BURST8_EN___S                     21
#define   LPAIF_RDDMA_CTL2__PADDING_NUM___M      0x001F0000
#define   LPAIF_RDDMA_CTL2__PADDING_NUM___S                   16
#define   LPAIF_RDDMA_CTL2__PADDING_EN___M       0x00008000
#define   LPAIF_RDDMA_CTL2__PADDING_EN___S                    15
#define   LPAIF_RDDMA_CTL2__DYNAMIC_CLOCK___M    0x00004000
#define   LPAIF_RDDMA_CTL2__DYNAMIC_CLOCK___S                 14
#define   LPAIF_RDDMA_CTL2__BURST_EN___M         0x00002000
#define   LPAIF_RDDMA_CTL2__BURST_EN___S                      13
#define   LPAIF_RDDMA_CTL2__WPSCNT___M           0x00001C00
#define   LPAIF_RDDMA_CTL2__WPSCNT___S                        10
#define   LPAIF_RDDMA_CTL2__AUDIO_INTF___M       0x000003C0
#define   LPAIF_RDDMA_CTL2__AUDIO_INTF___S                     6
#define   LPAIF_RDDMA_CTL2__FIFO_WATERMRK___M    0x0000003E
#define   LPAIF_RDDMA_CTL2__FIFO_WATERMRK___S                  1
#define   LPAIF_RDDMA_CTL2__ENABLE___M           0x00000001
#define   LPAIF_RDDMA_CTL2__ENABLE___S                         0
#define LPASS_LPAIF_RDDMA_CTL3                    (0x0C0D5000)
#define   LPAIF_RDDMA_CTL3___RWC                    QCSR_REG_RW    
#define   LPAIF_RDDMA_CTL3__RESET___M            0x80000000
#define   LPAIF_RDDMA_CTL3__RESET___S                         31
#define   LPAIF_RDDMA_CTL3__DYNBURST_EN___M      0x00800000
#define   LPAIF_RDDMA_CTL3__DYNBURST_EN___S                   23
#define   LPAIF_RDDMA_CTL3__BURST16_EN___M       0x00400000
#define   LPAIF_RDDMA_CTL3__BURST16_EN___S                    22
#define   LPAIF_RDDMA_CTL3__BURST8_EN___M        0x00200000
#define   LPAIF_RDDMA_CTL3__BURST8_EN___S                     21
#define   LPAIF_RDDMA_CTL3__PADDING_NUM___M      0x001F0000
#define   LPAIF_RDDMA_CTL3__PADDING_NUM___S                   16
#define   LPAIF_RDDMA_CTL3__PADDING_EN___M       0x00008000
#define   LPAIF_RDDMA_CTL3__PADDING_EN___S                    15
#define   LPAIF_RDDMA_CTL3__DYNAMIC_CLOCK___M    0x00004000
#define   LPAIF_RDDMA_CTL3__DYNAMIC_CLOCK___S                 14
#define   LPAIF_RDDMA_CTL3__BURST_EN___M         0x00002000
#define   LPAIF_RDDMA_CTL3__BURST_EN___S                      13
#define   LPAIF_RDDMA_CTL3__WPSCNT___M           0x00001C00
#define   LPAIF_RDDMA_CTL3__WPSCNT___S                        10
#define   LPAIF_RDDMA_CTL3__AUDIO_INTF___M       0x000003C0
#define   LPAIF_RDDMA_CTL3__AUDIO_INTF___S                     6
#define   LPAIF_RDDMA_CTL3__FIFO_WATERMRK___M    0x0000003E
#define   LPAIF_RDDMA_CTL3__FIFO_WATERMRK___S                  1
#define   LPAIF_RDDMA_CTL3__ENABLE___M           0x00000001
#define   LPAIF_RDDMA_CTL3__ENABLE___S                         0

#define LPASS_LPAIF_RDDMA_BASEa(a)       (0x0C0D2004+0x1000*(a))
#define   LPAIF_RDDMA_BASEa_aMIN   0    
#define   LPAIF_RDDMA_BASEa_aMAX   3    
#define   LPAIF_RDDMA_BASEa_ELEM   4    
#define   LPAIF_RDDMA_BASEa___RWC                   QCSR_REG_RW    
#define   LPAIF_RDDMA_BASEa___POR                0x00000000
#define   LPAIF_RDDMA_BASEa__BASE_ADDR___POR     0x0000000
#define   LPAIF_RDDMA_BASEa__BASE_ADDR___M       0xFFFFFFF0
#define   LPAIF_RDDMA_BASEa__BASE_ADDR___S                     4
#define   LPAIF_RDDMA_BASEa___M                  0xFFFFFFF0   
#define   LPAIF_RDDMA_BASEa___S                                4
#define LPASS_LPAIF_RDDMA_BASE0                   (0x0C0D2004)
#define   LPAIF_RDDMA_BASE0___RWC                   QCSR_REG_RW    
#define   LPAIF_RDDMA_BASE0__BASE_ADDR___M       0xFFFFFFF0
#define   LPAIF_RDDMA_BASE0__BASE_ADDR___S                     4
#define LPASS_LPAIF_RDDMA_BASE1                   (0x0C0D3004)
#define   LPAIF_RDDMA_BASE1___RWC                   QCSR_REG_RW    
#define   LPAIF_RDDMA_BASE1__BASE_ADDR___M       0xFFFFFFF0
#define   LPAIF_RDDMA_BASE1__BASE_ADDR___S                     4
#define LPASS_LPAIF_RDDMA_BASE2                   (0x0C0D4004)
#define   LPAIF_RDDMA_BASE2___RWC                   QCSR_REG_RW    
#define   LPAIF_RDDMA_BASE2__BASE_ADDR___M       0xFFFFFFF0
#define   LPAIF_RDDMA_BASE2__BASE_ADDR___S                     4
#define LPASS_LPAIF_RDDMA_BASE3                   (0x0C0D5004)
#define   LPAIF_RDDMA_BASE3___RWC                   QCSR_REG_RW    
#define   LPAIF_RDDMA_BASE3__BASE_ADDR___M       0xFFFFFFF0
#define   LPAIF_RDDMA_BASE3__BASE_ADDR___S                     4

#define LPASS_LPAIF_RDDMA_BUFF_LENa(a)   (0x0C0D2008+0x1000*(a))
#define   LPAIF_RDDMA_BUFF_LENa_aMIN 0    
#define   LPAIF_RDDMA_BUFF_LENa_aMAX 3    
#define   LPAIF_RDDMA_BUFF_LENa_ELEM 4    
#define   LPAIF_RDDMA_BUFF_LENa___RWC               QCSR_REG_RW    
#define   LPAIF_RDDMA_BUFF_LENa___POR            0x00000000
#define   LPAIF_RDDMA_BUFF_LENa__LENGTH___POR    0x00000
#define   LPAIF_RDDMA_BUFF_LENa__LENGTH___M      0x000FFFFC
#define   LPAIF_RDDMA_BUFF_LENa__LENGTH___S                    2
#define   LPAIF_RDDMA_BUFF_LENa___M              0x000FFFFC   
#define   LPAIF_RDDMA_BUFF_LENa___S                            2
#define LPASS_LPAIF_RDDMA_BUFF_LEN0               (0x0C0D2008)
#define   LPAIF_RDDMA_BUFF_LEN0___RWC               QCSR_REG_RW    
#define   LPAIF_RDDMA_BUFF_LEN0__LENGTH___M      0x000FFFFC
#define   LPAIF_RDDMA_BUFF_LEN0__LENGTH___S                    2
#define LPASS_LPAIF_RDDMA_BUFF_LEN1               (0x0C0D3008)
#define   LPAIF_RDDMA_BUFF_LEN1___RWC               QCSR_REG_RW    
#define   LPAIF_RDDMA_BUFF_LEN1__LENGTH___M      0x000FFFFC
#define   LPAIF_RDDMA_BUFF_LEN1__LENGTH___S                    2
#define LPASS_LPAIF_RDDMA_BUFF_LEN2               (0x0C0D4008)
#define   LPAIF_RDDMA_BUFF_LEN2___RWC               QCSR_REG_RW    
#define   LPAIF_RDDMA_BUFF_LEN2__LENGTH___M      0x000FFFFC
#define   LPAIF_RDDMA_BUFF_LEN2__LENGTH___S                    2
#define LPASS_LPAIF_RDDMA_BUFF_LEN3               (0x0C0D5008)
#define   LPAIF_RDDMA_BUFF_LEN3___RWC               QCSR_REG_RW    
#define   LPAIF_RDDMA_BUFF_LEN3__LENGTH___M      0x000FFFFC
#define   LPAIF_RDDMA_BUFF_LEN3__LENGTH___S                    2

#define LPASS_LPAIF_RDDMA_CURR_ADDRa(a)  (0x0C0D200C+0x1000*(a))
#define   LPAIF_RDDMA_CURR_ADDRa_aMIN 0    
#define   LPAIF_RDDMA_CURR_ADDRa_aMAX 3    
#define   LPAIF_RDDMA_CURR_ADDRa_ELEM 4    
#define   LPAIF_RDDMA_CURR_ADDRa___RWC              QCSR_REG_RO    
#define   LPAIF_RDDMA_CURR_ADDRa___POR           0x00000000
#define   LPAIF_RDDMA_CURR_ADDRa__ADDR___POR     0x00000000
#define   LPAIF_RDDMA_CURR_ADDRa__ADDR___M       0xFFFFFFFF
#define   LPAIF_RDDMA_CURR_ADDRa__ADDR___S                     0
#define   LPAIF_RDDMA_CURR_ADDRa___M             0xFFFFFFFF   
#define   LPAIF_RDDMA_CURR_ADDRa___S                           0
#define LPASS_LPAIF_RDDMA_CURR_ADDR0              (0x0C0D200C)
#define   LPAIF_RDDMA_CURR_ADDR0___RWC              QCSR_REG_RO    
#define   LPAIF_RDDMA_CURR_ADDR0__ADDR___M       0xFFFFFFFF
#define   LPAIF_RDDMA_CURR_ADDR0__ADDR___S                     0
#define LPASS_LPAIF_RDDMA_CURR_ADDR1              (0x0C0D300C)
#define   LPAIF_RDDMA_CURR_ADDR1___RWC              QCSR_REG_RO    
#define   LPAIF_RDDMA_CURR_ADDR1__ADDR___M       0xFFFFFFFF
#define   LPAIF_RDDMA_CURR_ADDR1__ADDR___S                     0
#define LPASS_LPAIF_RDDMA_CURR_ADDR2              (0x0C0D400C)
#define   LPAIF_RDDMA_CURR_ADDR2___RWC              QCSR_REG_RO    
#define   LPAIF_RDDMA_CURR_ADDR2__ADDR___M       0xFFFFFFFF
#define   LPAIF_RDDMA_CURR_ADDR2__ADDR___S                     0
#define LPASS_LPAIF_RDDMA_CURR_ADDR3              (0x0C0D500C)
#define   LPAIF_RDDMA_CURR_ADDR3___RWC              QCSR_REG_RO    
#define   LPAIF_RDDMA_CURR_ADDR3__ADDR___M       0xFFFFFFFF
#define   LPAIF_RDDMA_CURR_ADDR3__ADDR___S                     0

#define LPASS_LPAIF_RDDMA_PER_LENa(a)    (0x0C0D2010+0x1000*(a))
#define   LPAIF_RDDMA_PER_LENa_aMIN 0    
#define   LPAIF_RDDMA_PER_LENa_aMAX 3    
#define   LPAIF_RDDMA_PER_LENa_ELEM 4    
#define   LPAIF_RDDMA_PER_LENa___RWC                QCSR_REG_RW    
#define   LPAIF_RDDMA_PER_LENa___POR             0x00000000
#define   LPAIF_RDDMA_PER_LENa__LENGTH___POR     0x00000
#define   LPAIF_RDDMA_PER_LENa__LENGTH___M       0x000FFFFF
#define   LPAIF_RDDMA_PER_LENa__LENGTH___S                     0
#define   LPAIF_RDDMA_PER_LENa___M               0x000FFFFF   
#define   LPAIF_RDDMA_PER_LENa___S                             0
#define LPASS_LPAIF_RDDMA_PER_LEN0                (0x0C0D2010)
#define   LPAIF_RDDMA_PER_LEN0___RWC                QCSR_REG_RW    
#define   LPAIF_RDDMA_PER_LEN0__LENGTH___M       0x000FFFFF
#define   LPAIF_RDDMA_PER_LEN0__LENGTH___S                     0
#define LPASS_LPAIF_RDDMA_PER_LEN1                (0x0C0D3010)
#define   LPAIF_RDDMA_PER_LEN1___RWC                QCSR_REG_RW    
#define   LPAIF_RDDMA_PER_LEN1__LENGTH___M       0x000FFFFF
#define   LPAIF_RDDMA_PER_LEN1__LENGTH___S                     0
#define LPASS_LPAIF_RDDMA_PER_LEN2                (0x0C0D4010)
#define   LPAIF_RDDMA_PER_LEN2___RWC                QCSR_REG_RW    
#define   LPAIF_RDDMA_PER_LEN2__LENGTH___M       0x000FFFFF
#define   LPAIF_RDDMA_PER_LEN2__LENGTH___S                     0
#define LPASS_LPAIF_RDDMA_PER_LEN3                (0x0C0D5010)
#define   LPAIF_RDDMA_PER_LEN3___RWC                QCSR_REG_RW    
#define   LPAIF_RDDMA_PER_LEN3__LENGTH___M       0x000FFFFF
#define   LPAIF_RDDMA_PER_LEN3__LENGTH___S                     0

#define LPASS_LPAIF_RDDMA_PER_CNTa(a)    (0x0C0D2014+0x1000*(a))
#define   LPAIF_RDDMA_PER_CNTa_aMIN 0    
#define   LPAIF_RDDMA_PER_CNTa_aMAX 3    
#define   LPAIF_RDDMA_PER_CNTa_ELEM 4    
#define   LPAIF_RDDMA_PER_CNTa___RWC                QCSR_REG_RO    
#define   LPAIF_RDDMA_PER_CNTa___POR             0x00000000
#define   LPAIF_RDDMA_PER_CNTa__FORMAT_ERR___POR 0x0
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT___POR 0x00
#define   LPAIF_RDDMA_PER_CNTa__PER_CNT___POR    0x00000
#define   LPAIF_RDDMA_PER_CNTa__FORMAT_ERR___M   0x04000000
#define   LPAIF_RDDMA_PER_CNTa__FORMAT_ERR___S                26
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT___M 0x03F00000
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT___S              20
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_0            0x00
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_1            0x01
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_2            0x02
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_3            0x03
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_4            0x04
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_5            0x05
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_6            0x06
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_7            0x07
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_8            0x08
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_9            0x09
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_10            0x0A
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_11            0x0B
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_12            0x0C
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_13            0x0D
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_14            0x0E
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_15            0x0F
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_16            0x10
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_17            0x11
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_18            0x12
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_19            0x13
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_20            0x14
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_21            0x15
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_22            0x16
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_23            0x17
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_24            0x18
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_25            0x19
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_26            0x1A
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_27            0x1B
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_28            0x1C
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_29            0x1D
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_30            0x1E
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_31            0x1F
#define   LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_32            0x20
#define   LPAIF_RDDMA_PER_CNTa__PER_CNT___M      0x000FFFFF
#define   LPAIF_RDDMA_PER_CNTa__PER_CNT___S                    0
#define   LPAIF_RDDMA_PER_CNTa___M               0x07FFFFFF   
#define   LPAIF_RDDMA_PER_CNTa___S                             0
#define LPASS_LPAIF_RDDMA_PER_CNT0                (0x0C0D2014)
#define   LPAIF_RDDMA_PER_CNT0___RWC                QCSR_REG_RO    
#define   LPAIF_RDDMA_PER_CNT0__FORMAT_ERR___M   0x04000000
#define   LPAIF_RDDMA_PER_CNT0__FORMAT_ERR___S                26
#define   LPAIF_RDDMA_PER_CNT0__FIFO_WORDCNT___M 0x03F00000
#define   LPAIF_RDDMA_PER_CNT0__FIFO_WORDCNT___S              20
#define   LPAIF_RDDMA_PER_CNT0__PER_CNT___M      0x000FFFFF
#define   LPAIF_RDDMA_PER_CNT0__PER_CNT___S                    0
#define LPASS_LPAIF_RDDMA_PER_CNT1                (0x0C0D3014)
#define   LPAIF_RDDMA_PER_CNT1___RWC                QCSR_REG_RO    
#define   LPAIF_RDDMA_PER_CNT1__FORMAT_ERR___M   0x04000000
#define   LPAIF_RDDMA_PER_CNT1__FORMAT_ERR___S                26
#define   LPAIF_RDDMA_PER_CNT1__FIFO_WORDCNT___M 0x03F00000
#define   LPAIF_RDDMA_PER_CNT1__FIFO_WORDCNT___S              20
#define   LPAIF_RDDMA_PER_CNT1__PER_CNT___M      0x000FFFFF
#define   LPAIF_RDDMA_PER_CNT1__PER_CNT___S                    0
#define LPASS_LPAIF_RDDMA_PER_CNT2                (0x0C0D4014)
#define   LPAIF_RDDMA_PER_CNT2___RWC                QCSR_REG_RO    
#define   LPAIF_RDDMA_PER_CNT2__FORMAT_ERR___M   0x04000000
#define   LPAIF_RDDMA_PER_CNT2__FORMAT_ERR___S                26
#define   LPAIF_RDDMA_PER_CNT2__FIFO_WORDCNT___M 0x03F00000
#define   LPAIF_RDDMA_PER_CNT2__FIFO_WORDCNT___S              20
#define   LPAIF_RDDMA_PER_CNT2__PER_CNT___M      0x000FFFFF
#define   LPAIF_RDDMA_PER_CNT2__PER_CNT___S                    0
#define LPASS_LPAIF_RDDMA_PER_CNT3                (0x0C0D5014)
#define   LPAIF_RDDMA_PER_CNT3___RWC                QCSR_REG_RO    
#define   LPAIF_RDDMA_PER_CNT3__FORMAT_ERR___M   0x04000000
#define   LPAIF_RDDMA_PER_CNT3__FORMAT_ERR___S                26
#define   LPAIF_RDDMA_PER_CNT3__FIFO_WORDCNT___M 0x03F00000
#define   LPAIF_RDDMA_PER_CNT3__FIFO_WORDCNT___S              20
#define   LPAIF_RDDMA_PER_CNT3__PER_CNT___M      0x000FFFFF
#define   LPAIF_RDDMA_PER_CNT3__PER_CNT___S                    0

#define LPASS_LPAIF_RDDMA_FRMa(a)        (0x0C0D2018+0x1000*(a))
#define   LPAIF_RDDMA_FRMa_aMIN    0    
#define   LPAIF_RDDMA_FRMa_aMAX    3    
#define   LPAIF_RDDMA_FRMa_ELEM    4    
#define   LPAIF_RDDMA_FRMa___RWC                    QCSR_REG_RO    
#define   LPAIF_RDDMA_FRMa___POR                 0x00000000
#define   LPAIF_RDDMA_FRMa__FRAME_EXP_CNT___POR  0x0
#define   LPAIF_RDDMA_FRMa__FRAME_UPDATE___POR   0x0
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO___POR     0x00
#define   LPAIF_RDDMA_FRMa__FRAME_CNT___POR      0x00000
#define   LPAIF_RDDMA_FRMa__FRAME_EXP_CNT___M    0x78000000
#define   LPAIF_RDDMA_FRMa__FRAME_EXP_CNT___S                 27
#define   LPAIF_RDDMA_FRMa__FRAME_UPDATE___M     0x04000000
#define   LPAIF_RDDMA_FRMa__FRAME_UPDATE___S                  26
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO___M       0x03F00000
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO___S                    20
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_0              0x00
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_1              0x01
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_2              0x02
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_3              0x03
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_4              0x04
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_5              0x05
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_6              0x06
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_7              0x07
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_8              0x08
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_9              0x09
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_10             0x0A
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_11             0x0B
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_12             0x0C
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_13             0x0D
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_14             0x0E
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_15             0x0F
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_16             0x10
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_17             0x11
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_18             0x12
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_19             0x13
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_20             0x14
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_21             0x15
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_22             0x16
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_23             0x17
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_24             0x18
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_25             0x19
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_26             0x1A
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_27             0x1B
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_28             0x1C
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_29             0x1D
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_30             0x1E
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_31             0x1F
#define   LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_32             0x20
#define   LPAIF_RDDMA_FRMa__FRAME_CNT___M        0x000FFFFF
#define   LPAIF_RDDMA_FRMa__FRAME_CNT___S                      0
#define   LPAIF_RDDMA_FRMa___M                   0x7FFFFFFF   
#define   LPAIF_RDDMA_FRMa___S                                 0
#define LPASS_LPAIF_RDDMA_FRM0                    (0x0C0D2018)
#define   LPAIF_RDDMA_FRM0___RWC                    QCSR_REG_RO    
#define   LPAIF_RDDMA_FRM0__FRAME_EXP_CNT___M    0x78000000
#define   LPAIF_RDDMA_FRM0__FRAME_EXP_CNT___S                 27
#define   LPAIF_RDDMA_FRM0__FRAME_UPDATE___M     0x04000000
#define   LPAIF_RDDMA_FRM0__FRAME_UPDATE___S                  26
#define   LPAIF_RDDMA_FRM0__FRAME_FIFO___M       0x03F00000
#define   LPAIF_RDDMA_FRM0__FRAME_FIFO___S                    20
#define   LPAIF_RDDMA_FRM0__FRAME_CNT___M        0x000FFFFF
#define   LPAIF_RDDMA_FRM0__FRAME_CNT___S                      0
#define LPASS_LPAIF_RDDMA_FRM1                    (0x0C0D3018)
#define   LPAIF_RDDMA_FRM1___RWC                    QCSR_REG_RO    
#define   LPAIF_RDDMA_FRM1__FRAME_EXP_CNT___M    0x78000000
#define   LPAIF_RDDMA_FRM1__FRAME_EXP_CNT___S                 27
#define   LPAIF_RDDMA_FRM1__FRAME_UPDATE___M     0x04000000
#define   LPAIF_RDDMA_FRM1__FRAME_UPDATE___S                  26
#define   LPAIF_RDDMA_FRM1__FRAME_FIFO___M       0x03F00000
#define   LPAIF_RDDMA_FRM1__FRAME_FIFO___S                    20
#define   LPAIF_RDDMA_FRM1__FRAME_CNT___M        0x000FFFFF
#define   LPAIF_RDDMA_FRM1__FRAME_CNT___S                      0
#define LPASS_LPAIF_RDDMA_FRM2                    (0x0C0D4018)
#define   LPAIF_RDDMA_FRM2___RWC                    QCSR_REG_RO    
#define   LPAIF_RDDMA_FRM2__FRAME_EXP_CNT___M    0x78000000
#define   LPAIF_RDDMA_FRM2__FRAME_EXP_CNT___S                 27
#define   LPAIF_RDDMA_FRM2__FRAME_UPDATE___M     0x04000000
#define   LPAIF_RDDMA_FRM2__FRAME_UPDATE___S                  26
#define   LPAIF_RDDMA_FRM2__FRAME_FIFO___M       0x03F00000
#define   LPAIF_RDDMA_FRM2__FRAME_FIFO___S                    20
#define   LPAIF_RDDMA_FRM2__FRAME_CNT___M        0x000FFFFF
#define   LPAIF_RDDMA_FRM2__FRAME_CNT___S                      0
#define LPASS_LPAIF_RDDMA_FRM3                    (0x0C0D5018)
#define   LPAIF_RDDMA_FRM3___RWC                    QCSR_REG_RO    
#define   LPAIF_RDDMA_FRM3__FRAME_EXP_CNT___M    0x78000000
#define   LPAIF_RDDMA_FRM3__FRAME_EXP_CNT___S                 27
#define   LPAIF_RDDMA_FRM3__FRAME_UPDATE___M     0x04000000
#define   LPAIF_RDDMA_FRM3__FRAME_UPDATE___S                  26
#define   LPAIF_RDDMA_FRM3__FRAME_FIFO___M       0x03F00000
#define   LPAIF_RDDMA_FRM3__FRAME_FIFO___S                    20
#define   LPAIF_RDDMA_FRM3__FRAME_CNT___M        0x000FFFFF
#define   LPAIF_RDDMA_FRM3__FRAME_CNT___S                      0

#define LPASS_LPAIF_RDDMA_FRMCLRa(a)     (0x0C0D201C+0x1000*(a))
#define   LPAIF_RDDMA_FRMCLRa_aMIN 0    
#define   LPAIF_RDDMA_FRMCLRa_aMAX 3    
#define   LPAIF_RDDMA_FRMCLRa_ELEM 4    
#define   LPAIF_RDDMA_FRMCLRa___RWC                 QCSR_REG_WO    
#define   LPAIF_RDDMA_FRMCLRa___POR              0x00000000
#define   LPAIF_RDDMA_FRMCLRa__FRAME_CLR___POR   0x0
#define   LPAIF_RDDMA_FRMCLRa__FRAME_CLR___M     0x00000001
#define   LPAIF_RDDMA_FRMCLRa__FRAME_CLR___S                   0
#define   LPAIF_RDDMA_FRMCLRa___M                0x00000001   
#define   LPAIF_RDDMA_FRMCLRa___S                              0
#define LPASS_LPAIF_RDDMA_FRMCLR0                 (0x0C0D201C)
#define   LPAIF_RDDMA_FRMCLR0___RWC                 QCSR_REG_WO    
#define   LPAIF_RDDMA_FRMCLR0__FRAME_CLR___M     0x00000001
#define   LPAIF_RDDMA_FRMCLR0__FRAME_CLR___S                   0
#define LPASS_LPAIF_RDDMA_FRMCLR1                 (0x0C0D301C)
#define   LPAIF_RDDMA_FRMCLR1___RWC                 QCSR_REG_WO    
#define   LPAIF_RDDMA_FRMCLR1__FRAME_CLR___M     0x00000001
#define   LPAIF_RDDMA_FRMCLR1__FRAME_CLR___S                   0
#define LPASS_LPAIF_RDDMA_FRMCLR2                 (0x0C0D401C)
#define   LPAIF_RDDMA_FRMCLR2___RWC                 QCSR_REG_WO    
#define   LPAIF_RDDMA_FRMCLR2__FRAME_CLR___M     0x00000001
#define   LPAIF_RDDMA_FRMCLR2__FRAME_CLR___S                   0
#define LPASS_LPAIF_RDDMA_FRMCLR3                 (0x0C0D501C)
#define   LPAIF_RDDMA_FRMCLR3___RWC                 QCSR_REG_WO    
#define   LPAIF_RDDMA_FRMCLR3__FRAME_CLR___M     0x00000001
#define   LPAIF_RDDMA_FRMCLR3__FRAME_CLR___S                   0

#define LPASS_LPAIF_RDDMA_SET_BUFF_CNTa(a) (0x0C0D2020+0x1000*(a))
#define   LPAIF_RDDMA_SET_BUFF_CNTa_aMIN 0    
#define   LPAIF_RDDMA_SET_BUFF_CNTa_aMAX 3    
#define   LPAIF_RDDMA_SET_BUFF_CNTa_ELEM 4    
#define   LPAIF_RDDMA_SET_BUFF_CNTa___RWC           QCSR_REG_WO    
#define   LPAIF_RDDMA_SET_BUFF_CNTa___POR        0x00000000
#define   LPAIF_RDDMA_SET_BUFF_CNTa__CNT___POR   0x00000
#define   LPAIF_RDDMA_SET_BUFF_CNTa__CNT___M     0x000FFFFF
#define   LPAIF_RDDMA_SET_BUFF_CNTa__CNT___S                   0
#define   LPAIF_RDDMA_SET_BUFF_CNTa___M          0x000FFFFF   
#define   LPAIF_RDDMA_SET_BUFF_CNTa___S                        0
#define LPASS_LPAIF_RDDMA_SET_BUFF_CNT0           (0x0C0D2020)
#define   LPAIF_RDDMA_SET_BUFF_CNT0___RWC           QCSR_REG_WO    
#define   LPAIF_RDDMA_SET_BUFF_CNT0__CNT___M     0x000FFFFF
#define   LPAIF_RDDMA_SET_BUFF_CNT0__CNT___S                   0
#define LPASS_LPAIF_RDDMA_SET_BUFF_CNT1           (0x0C0D3020)
#define   LPAIF_RDDMA_SET_BUFF_CNT1___RWC           QCSR_REG_WO    
#define   LPAIF_RDDMA_SET_BUFF_CNT1__CNT___M     0x000FFFFF
#define   LPAIF_RDDMA_SET_BUFF_CNT1__CNT___S                   0
#define LPASS_LPAIF_RDDMA_SET_BUFF_CNT2           (0x0C0D4020)
#define   LPAIF_RDDMA_SET_BUFF_CNT2___RWC           QCSR_REG_WO    
#define   LPAIF_RDDMA_SET_BUFF_CNT2__CNT___M     0x000FFFFF
#define   LPAIF_RDDMA_SET_BUFF_CNT2__CNT___S                   0
#define LPASS_LPAIF_RDDMA_SET_BUFF_CNT3           (0x0C0D5020)
#define   LPAIF_RDDMA_SET_BUFF_CNT3___RWC           QCSR_REG_WO    
#define   LPAIF_RDDMA_SET_BUFF_CNT3__CNT___M     0x000FFFFF
#define   LPAIF_RDDMA_SET_BUFF_CNT3__CNT___S                   0

#define LPASS_LPAIF_RDDMA_SET_PER_CNTa(a) (0x0C0D2024+0x1000*(a))
#define   LPAIF_RDDMA_SET_PER_CNTa_aMIN 0    
#define   LPAIF_RDDMA_SET_PER_CNTa_aMAX 3    
#define   LPAIF_RDDMA_SET_PER_CNTa_ELEM 4    
#define   LPAIF_RDDMA_SET_PER_CNTa___RWC            QCSR_REG_WO    
#define   LPAIF_RDDMA_SET_PER_CNTa___POR         0x00000000
#define   LPAIF_RDDMA_SET_PER_CNTa__CNT___POR    0x00000
#define   LPAIF_RDDMA_SET_PER_CNTa__CNT___M      0x000FFFFF
#define   LPAIF_RDDMA_SET_PER_CNTa__CNT___S                    0
#define   LPAIF_RDDMA_SET_PER_CNTa___M           0x000FFFFF   
#define   LPAIF_RDDMA_SET_PER_CNTa___S                         0
#define LPASS_LPAIF_RDDMA_SET_PER_CNT0            (0x0C0D2024)
#define   LPAIF_RDDMA_SET_PER_CNT0___RWC            QCSR_REG_WO    
#define   LPAIF_RDDMA_SET_PER_CNT0__CNT___M      0x000FFFFF
#define   LPAIF_RDDMA_SET_PER_CNT0__CNT___S                    0
#define LPASS_LPAIF_RDDMA_SET_PER_CNT1            (0x0C0D3024)
#define   LPAIF_RDDMA_SET_PER_CNT1___RWC            QCSR_REG_WO    
#define   LPAIF_RDDMA_SET_PER_CNT1__CNT___M      0x000FFFFF
#define   LPAIF_RDDMA_SET_PER_CNT1__CNT___S                    0
#define LPASS_LPAIF_RDDMA_SET_PER_CNT2            (0x0C0D4024)
#define   LPAIF_RDDMA_SET_PER_CNT2___RWC            QCSR_REG_WO    
#define   LPAIF_RDDMA_SET_PER_CNT2__CNT___M      0x000FFFFF
#define   LPAIF_RDDMA_SET_PER_CNT2__CNT___S                    0
#define LPASS_LPAIF_RDDMA_SET_PER_CNT3            (0x0C0D5024)
#define   LPAIF_RDDMA_SET_PER_CNT3___RWC            QCSR_REG_WO    
#define   LPAIF_RDDMA_SET_PER_CNT3__CNT___M      0x000FFFFF
#define   LPAIF_RDDMA_SET_PER_CNT3__CNT___S                    0


#define LPASS_LPAIF_RDDMA_BASE_EXTa(a)   (0x0C0D2038+0x1000*(a))
#define   LPAIF_RDDMA_BASE_EXTa_aMIN 0    
#define   LPAIF_RDDMA_BASE_EXTa_aMAX 3    
#define   LPAIF_RDDMA_BASE_EXTa_ELEM 4    
#define   LPAIF_RDDMA_BASE_EXTa___RWC               QCSR_REG_RW    
#define   LPAIF_RDDMA_BASE_EXTa___POR            0x00000000
#define   LPAIF_RDDMA_BASE_EXTa__BASE_ADDR___POR 0x0
#define   LPAIF_RDDMA_BASE_EXTa__BASE_ADDR___M   0x0000000F
#define   LPAIF_RDDMA_BASE_EXTa__BASE_ADDR___S                 0
#define   LPAIF_RDDMA_BASE_EXTa___M              0x0000000F   
#define   LPAIF_RDDMA_BASE_EXTa___S                            0
#define LPASS_LPAIF_RDDMA_BASE_EXT0               (0x0C0D2038)
#define   LPAIF_RDDMA_BASE_EXT0___RWC               QCSR_REG_RW    
#define   LPAIF_RDDMA_BASE_EXT0__BASE_ADDR___M   0x0000000F
#define   LPAIF_RDDMA_BASE_EXT0__BASE_ADDR___S                 0
#define LPASS_LPAIF_RDDMA_BASE_EXT1               (0x0C0D3038)
#define   LPAIF_RDDMA_BASE_EXT1___RWC               QCSR_REG_RW    
#define   LPAIF_RDDMA_BASE_EXT1__BASE_ADDR___M   0x0000000F
#define   LPAIF_RDDMA_BASE_EXT1__BASE_ADDR___S                 0
#define LPASS_LPAIF_RDDMA_BASE_EXT2               (0x0C0D4038)
#define   LPAIF_RDDMA_BASE_EXT2___RWC               QCSR_REG_RW    
#define   LPAIF_RDDMA_BASE_EXT2__BASE_ADDR___M   0x0000000F
#define   LPAIF_RDDMA_BASE_EXT2__BASE_ADDR___S                 0
#define LPASS_LPAIF_RDDMA_BASE_EXT3               (0x0C0D5038)
#define   LPAIF_RDDMA_BASE_EXT3___RWC               QCSR_REG_RW    
#define   LPAIF_RDDMA_BASE_EXT3__BASE_ADDR___M   0x0000000F
#define   LPAIF_RDDMA_BASE_EXT3__BASE_ADDR___S                 0

#define LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa(a) (0x0C0D203C+0x1000*(a))
#define   LPAIF_RDDMA_CURR_ADDR_EXTa_aMIN 0    
#define   LPAIF_RDDMA_CURR_ADDR_EXTa_aMAX 3    
#define   LPAIF_RDDMA_CURR_ADDR_EXTa_ELEM 4    
#define   LPAIF_RDDMA_CURR_ADDR_EXTa___RWC          QCSR_REG_RO    
#define   LPAIF_RDDMA_CURR_ADDR_EXTa___POR       0x00000000
#define   LPAIF_RDDMA_CURR_ADDR_EXTa__ADDR___POR 0x0
#define   LPAIF_RDDMA_CURR_ADDR_EXTa__ADDR___M   0x0000000F
#define   LPAIF_RDDMA_CURR_ADDR_EXTa__ADDR___S                 0
#define   LPAIF_RDDMA_CURR_ADDR_EXTa___M         0x0000000F   
#define   LPAIF_RDDMA_CURR_ADDR_EXTa___S                       0
#define LPASS_LPAIF_RDDMA_CURR_ADDR_EXT0          (0x0C0D203C)
#define   LPAIF_RDDMA_CURR_ADDR_EXT0___RWC          QCSR_REG_RO    
#define   LPAIF_RDDMA_CURR_ADDR_EXT0__ADDR___M   0x0000000F
#define   LPAIF_RDDMA_CURR_ADDR_EXT0__ADDR___S                 0
#define LPASS_LPAIF_RDDMA_CURR_ADDR_EXT1          (0x0C0D303C)
#define   LPAIF_RDDMA_CURR_ADDR_EXT1___RWC          QCSR_REG_RO    
#define   LPAIF_RDDMA_CURR_ADDR_EXT1__ADDR___M   0x0000000F
#define   LPAIF_RDDMA_CURR_ADDR_EXT1__ADDR___S                 0
#define LPASS_LPAIF_RDDMA_CURR_ADDR_EXT2          (0x0C0D403C)
#define   LPAIF_RDDMA_CURR_ADDR_EXT2___RWC          QCSR_REG_RO    
#define   LPAIF_RDDMA_CURR_ADDR_EXT2__ADDR___M   0x0000000F
#define   LPAIF_RDDMA_CURR_ADDR_EXT2__ADDR___S                 0
#define LPASS_LPAIF_RDDMA_CURR_ADDR_EXT3          (0x0C0D503C)
#define   LPAIF_RDDMA_CURR_ADDR_EXT3___RWC          QCSR_REG_RO    
#define   LPAIF_RDDMA_CURR_ADDR_EXT3__ADDR___M   0x0000000F
#define   LPAIF_RDDMA_CURR_ADDR_EXT3__ADDR___S                 0

#define LPASS_LPAIF_WRDMA_CTLa(a)        (0x0C0D8000+0x1000*(a))
#define   LPAIF_WRDMA_CTLa_aMIN    0    
#define   LPAIF_WRDMA_CTLa_aMAX    3    
#define   LPAIF_WRDMA_CTLa_ELEM    4    
#define   LPAIF_WRDMA_CTLa___RWC                    QCSR_REG_RW    
#define   LPAIF_WRDMA_CTLa___POR                 0x00000000
#define   LPAIF_WRDMA_CTLa__RESET___M            0x80000000
#define   LPAIF_WRDMA_CTLa__RESET___S                         31
#define   LPAIF_WRDMA_CTLa__RESET__DISABLE                   0x0
#define   LPAIF_WRDMA_CTLa__RESET__ENABLE                    0x1
#define   LPAIF_WRDMA_CTLa__DYNAMIC_CLOCK___M    0x00004000
#define   LPAIF_WRDMA_CTLa__DYNAMIC_CLOCK___S                 14
#define   LPAIF_WRDMA_CTLa__DYNAMIC_CLOCK__OFF               0x0
#define   LPAIF_WRDMA_CTLa__DYNAMIC_CLOCK__ON                0x1
#define   LPAIF_WRDMA_CTLa__BURST_EN___M         0x00002000
#define   LPAIF_WRDMA_CTLa__BURST_EN___S                      13
#define   LPAIF_WRDMA_CTLa__BURST_EN__SINGLE                 0x0
#define   LPAIF_WRDMA_CTLa__BURST_EN__INCR4                  0x1
#define   LPAIF_WRDMA_CTLa__WPSCNT___M           0x00001C00
#define   LPAIF_WRDMA_CTLa__WPSCNT___S                        10
#define   LPAIF_WRDMA_CTLa__WPSCNT__ONE                      0x0
#define   LPAIF_WRDMA_CTLa__WPSCNT__TWO                      0x1
#define   LPAIF_WRDMA_CTLa__WPSCNT__THREE                    0x2
#define   LPAIF_WRDMA_CTLa__WPSCNT__FOUR                     0x3
#define   LPAIF_WRDMA_CTLa__WPSCNT__SIX                      0x5
#define   LPAIF_WRDMA_CTLa__WPSCNT__EIGHT                    0x7
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF___M       0x000003C0
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF___S                     6
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF__NONE                 0x0
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF__PRI_MI2S             0x1
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF__SEC_MI2S             0x2
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF__TER_MI2S             0x3
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF__QUA_MI2S             0x4
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF__SIF_AUD_DEC                                        0x5
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF__MIXOUT               0x6
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF__PCM                  0x7
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF__SEC_PCM              0x8
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF__LOOPBACK_CH0             0x9
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF__LOOPBACK_CH1             0xA
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF__LOOPBACK_CH2             0xB
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF__LOOPBACK_CH3             0xC
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF__LOOPBACK_CH4             0xD
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF__QUI_MI2S             0xE
#define   LPAIF_WRDMA_CTLa__AUDIO_INTF__SEN_MI2S             0xF
#define   LPAIF_WRDMA_CTLa__FIFO_WATERMRK___M    0x0000000E
#define   LPAIF_WRDMA_CTLa__FIFO_WATERMRK___S                  1
#define   LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_1             0x0
#define   LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_2             0x1
#define   LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_3             0x2
#define   LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_4             0x3
#define   LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_5             0x4
#define   LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_6             0x5
#define   LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_7             0x6
#define   LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_8             0x7
#define   LPAIF_WRDMA_CTLa__ENABLE___M           0x00000001
#define   LPAIF_WRDMA_CTLa__ENABLE___S                         0
#define   LPAIF_WRDMA_CTLa__ENABLE__OFF                      0x0
#define   LPAIF_WRDMA_CTLa__ENABLE__ON                       0x1
#define   LPAIF_WRDMA_CTLa___M                   0x80007FCF   
#define   LPAIF_WRDMA_CTLa___S                                 0
#define LPASS_LPAIF_WRDMA_CTL0                    (0x0C0D8000)
#define   LPAIF_WRDMA_CTL0___RWC                    QCSR_REG_RW    
#define   LPAIF_WRDMA_CTL0__RESET___M            0x80000000
#define   LPAIF_WRDMA_CTL0__RESET___S                         31
#define   LPAIF_WRDMA_CTL0__DYNAMIC_CLOCK___M    0x00004000
#define   LPAIF_WRDMA_CTL0__DYNAMIC_CLOCK___S                 14
#define   LPAIF_WRDMA_CTL0__BURST_EN___M         0x00002000
#define   LPAIF_WRDMA_CTL0__BURST_EN___S                      13
#define   LPAIF_WRDMA_CTL0__WPSCNT___M           0x00001C00
#define   LPAIF_WRDMA_CTL0__WPSCNT___S                        10
#define   LPAIF_WRDMA_CTL0__AUDIO_INTF___M       0x000003C0
#define   LPAIF_WRDMA_CTL0__AUDIO_INTF___S                     6
#define   LPAIF_WRDMA_CTL0__FIFO_WATERMRK___M    0x0000000E
#define   LPAIF_WRDMA_CTL0__FIFO_WATERMRK___S                  1
#define   LPAIF_WRDMA_CTL0__ENABLE___M           0x00000001
#define   LPAIF_WRDMA_CTL0__ENABLE___S                         0
#define LPASS_LPAIF_WRDMA_CTL1                    (0x0C0D9000)
#define   LPAIF_WRDMA_CTL1___RWC                    QCSR_REG_RW    
#define   LPAIF_WRDMA_CTL1__RESET___M            0x80000000
#define   LPAIF_WRDMA_CTL1__RESET___S                         31
#define   LPAIF_WRDMA_CTL1__DYNAMIC_CLOCK___M    0x00004000
#define   LPAIF_WRDMA_CTL1__DYNAMIC_CLOCK___S                 14
#define   LPAIF_WRDMA_CTL1__BURST_EN___M         0x00002000
#define   LPAIF_WRDMA_CTL1__BURST_EN___S                      13
#define   LPAIF_WRDMA_CTL1__WPSCNT___M           0x00001C00
#define   LPAIF_WRDMA_CTL1__WPSCNT___S                        10
#define   LPAIF_WRDMA_CTL1__AUDIO_INTF___M       0x000003C0
#define   LPAIF_WRDMA_CTL1__AUDIO_INTF___S                     6
#define   LPAIF_WRDMA_CTL1__FIFO_WATERMRK___M    0x0000000E
#define   LPAIF_WRDMA_CTL1__FIFO_WATERMRK___S                  1
#define   LPAIF_WRDMA_CTL1__ENABLE___M           0x00000001
#define   LPAIF_WRDMA_CTL1__ENABLE___S                         0
#define LPASS_LPAIF_WRDMA_CTL2                    (0x0C0DA000)
#define   LPAIF_WRDMA_CTL2___RWC                    QCSR_REG_RW    
#define   LPAIF_WRDMA_CTL2__RESET___M            0x80000000
#define   LPAIF_WRDMA_CTL2__RESET___S                         31
#define   LPAIF_WRDMA_CTL2__DYNAMIC_CLOCK___M    0x00004000
#define   LPAIF_WRDMA_CTL2__DYNAMIC_CLOCK___S                 14
#define   LPAIF_WRDMA_CTL2__BURST_EN___M         0x00002000
#define   LPAIF_WRDMA_CTL2__BURST_EN___S                      13
#define   LPAIF_WRDMA_CTL2__WPSCNT___M           0x00001C00
#define   LPAIF_WRDMA_CTL2__WPSCNT___S                        10
#define   LPAIF_WRDMA_CTL2__AUDIO_INTF___M       0x000003C0
#define   LPAIF_WRDMA_CTL2__AUDIO_INTF___S                     6
#define   LPAIF_WRDMA_CTL2__FIFO_WATERMRK___M    0x0000000E
#define   LPAIF_WRDMA_CTL2__FIFO_WATERMRK___S                  1
#define   LPAIF_WRDMA_CTL2__ENABLE___M           0x00000001
#define   LPAIF_WRDMA_CTL2__ENABLE___S                         0
#define LPASS_LPAIF_WRDMA_CTL3                    (0x0C0DB000)
#define   LPAIF_WRDMA_CTL3___RWC                    QCSR_REG_RW    
#define   LPAIF_WRDMA_CTL3__RESET___M            0x80000000
#define   LPAIF_WRDMA_CTL3__RESET___S                         31
#define   LPAIF_WRDMA_CTL3__DYNAMIC_CLOCK___M    0x00004000
#define   LPAIF_WRDMA_CTL3__DYNAMIC_CLOCK___S                 14
#define   LPAIF_WRDMA_CTL3__BURST_EN___M         0x00002000
#define   LPAIF_WRDMA_CTL3__BURST_EN___S                      13
#define   LPAIF_WRDMA_CTL3__WPSCNT___M           0x00001C00
#define   LPAIF_WRDMA_CTL3__WPSCNT___S                        10
#define   LPAIF_WRDMA_CTL3__AUDIO_INTF___M       0x000003C0
#define   LPAIF_WRDMA_CTL3__AUDIO_INTF___S                     6
#define   LPAIF_WRDMA_CTL3__FIFO_WATERMRK___M    0x0000000E
#define   LPAIF_WRDMA_CTL3__FIFO_WATERMRK___S                  1
#define   LPAIF_WRDMA_CTL3__ENABLE___M           0x00000001
#define   LPAIF_WRDMA_CTL3__ENABLE___S                         0

#define LPASS_LPAIF_WRDMA_BASEa(a)       (0x0C0D8004+0x1000*(a))
#define   LPAIF_WRDMA_BASEa_aMIN   0    
#define   LPAIF_WRDMA_BASEa_aMAX   3    
#define   LPAIF_WRDMA_BASEa_ELEM   4    
#define   LPAIF_WRDMA_BASEa___RWC                   QCSR_REG_RW    
#define   LPAIF_WRDMA_BASEa___POR                0x00000000
#define   LPAIF_WRDMA_BASEa__BASE_ADDR___M       0xFFFFFFF0
#define   LPAIF_WRDMA_BASEa__BASE_ADDR___S                     4
#define   LPAIF_WRDMA_BASEa___M                  0xFFFFFFF0   
#define   LPAIF_WRDMA_BASEa___S                                4
#define LPASS_LPAIF_WRDMA_BASE0                   (0x0C0D8004)
#define   LPAIF_WRDMA_BASE0___RWC                   QCSR_REG_RW    
#define   LPAIF_WRDMA_BASE0__BASE_ADDR___M       0xFFFFFFF0
#define   LPAIF_WRDMA_BASE0__BASE_ADDR___S                     4
#define LPASS_LPAIF_WRDMA_BASE1                   (0x0C0D9004)
#define   LPAIF_WRDMA_BASE1___RWC                   QCSR_REG_RW    
#define   LPAIF_WRDMA_BASE1__BASE_ADDR___M       0xFFFFFFF0
#define   LPAIF_WRDMA_BASE1__BASE_ADDR___S                     4
#define LPASS_LPAIF_WRDMA_BASE2                   (0x0C0DA004)
#define   LPAIF_WRDMA_BASE2___RWC                   QCSR_REG_RW    
#define   LPAIF_WRDMA_BASE2__BASE_ADDR___M       0xFFFFFFF0
#define   LPAIF_WRDMA_BASE2__BASE_ADDR___S                     4
#define LPASS_LPAIF_WRDMA_BASE3                   (0x0C0DB004)
#define   LPAIF_WRDMA_BASE3___RWC                   QCSR_REG_RW    
#define   LPAIF_WRDMA_BASE3__BASE_ADDR___M       0xFFFFFFF0
#define   LPAIF_WRDMA_BASE3__BASE_ADDR___S                     4

#define LPASS_LPAIF_WRDMA_BUFF_LENa(a)   (0x0C0D8008+0x1000*(a))
#define   LPAIF_WRDMA_BUFF_LENa_aMIN 0    
#define   LPAIF_WRDMA_BUFF_LENa_aMAX 3    
#define   LPAIF_WRDMA_BUFF_LENa_ELEM 4    
#define   LPAIF_WRDMA_BUFF_LENa___RWC               QCSR_REG_RW    
#define   LPAIF_WRDMA_BUFF_LENa___POR            0x00000000
#define   LPAIF_WRDMA_BUFF_LENa__LENGTH___M      0x000FFFFC
#define   LPAIF_WRDMA_BUFF_LENa__LENGTH___S                    2
#define   LPAIF_WRDMA_BUFF_LENa___M              0x000FFFFC   
#define   LPAIF_WRDMA_BUFF_LENa___S                            2
#define LPASS_LPAIF_WRDMA_BUFF_LEN0               (0x0C0D8008)
#define   LPAIF_WRDMA_BUFF_LEN0___RWC               QCSR_REG_RW    
#define   LPAIF_WRDMA_BUFF_LEN0__LENGTH___M      0x000FFFFC
#define   LPAIF_WRDMA_BUFF_LEN0__LENGTH___S                    2
#define LPASS_LPAIF_WRDMA_BUFF_LEN1               (0x0C0D9008)
#define   LPAIF_WRDMA_BUFF_LEN1___RWC               QCSR_REG_RW    
#define   LPAIF_WRDMA_BUFF_LEN1__LENGTH___M      0x000FFFFC
#define   LPAIF_WRDMA_BUFF_LEN1__LENGTH___S                    2
#define LPASS_LPAIF_WRDMA_BUFF_LEN2               (0x0C0DA008)
#define   LPAIF_WRDMA_BUFF_LEN2___RWC               QCSR_REG_RW    
#define   LPAIF_WRDMA_BUFF_LEN2__LENGTH___M      0x000FFFFC
#define   LPAIF_WRDMA_BUFF_LEN2__LENGTH___S                    2
#define LPASS_LPAIF_WRDMA_BUFF_LEN3               (0x0C0DB008)
#define   LPAIF_WRDMA_BUFF_LEN3___RWC               QCSR_REG_RW    
#define   LPAIF_WRDMA_BUFF_LEN3__LENGTH___M      0x000FFFFC
#define   LPAIF_WRDMA_BUFF_LEN3__LENGTH___S                    2

#define LPASS_LPAIF_WRDMA_CURR_ADDRa(a)  (0x0C0D800C+0x1000*(a))
#define   LPAIF_WRDMA_CURR_ADDRa_aMIN 0    
#define   LPAIF_WRDMA_CURR_ADDRa_aMAX 3    
#define   LPAIF_WRDMA_CURR_ADDRa_ELEM 4    
#define   LPAIF_WRDMA_CURR_ADDRa___RWC              QCSR_REG_RO    
#define   LPAIF_WRDMA_CURR_ADDRa___POR           0x00000000
#define   LPAIF_WRDMA_CURR_ADDRa__ADDR___M       0xFFFFFFFF
#define   LPAIF_WRDMA_CURR_ADDRa__ADDR___S                     0
#define   LPAIF_WRDMA_CURR_ADDRa___M             0xFFFFFFFF   
#define   LPAIF_WRDMA_CURR_ADDRa___S                           0
#define LPASS_LPAIF_WRDMA_CURR_ADDR0              (0x0C0D800C)
#define   LPAIF_WRDMA_CURR_ADDR0___RWC              QCSR_REG_RO    
#define   LPAIF_WRDMA_CURR_ADDR0__ADDR___M       0xFFFFFFFF
#define   LPAIF_WRDMA_CURR_ADDR0__ADDR___S                     0
#define LPASS_LPAIF_WRDMA_CURR_ADDR1              (0x0C0D900C)
#define   LPAIF_WRDMA_CURR_ADDR1___RWC              QCSR_REG_RO    
#define   LPAIF_WRDMA_CURR_ADDR1__ADDR___M       0xFFFFFFFF
#define   LPAIF_WRDMA_CURR_ADDR1__ADDR___S                     0
#define LPASS_LPAIF_WRDMA_CURR_ADDR2              (0x0C0DA00C)
#define   LPAIF_WRDMA_CURR_ADDR2___RWC              QCSR_REG_RO    
#define   LPAIF_WRDMA_CURR_ADDR2__ADDR___M       0xFFFFFFFF
#define   LPAIF_WRDMA_CURR_ADDR2__ADDR___S                     0
#define LPASS_LPAIF_WRDMA_CURR_ADDR3              (0x0C0DB00C)
#define   LPAIF_WRDMA_CURR_ADDR3___RWC              QCSR_REG_RO    
#define   LPAIF_WRDMA_CURR_ADDR3__ADDR___M       0xFFFFFFFF
#define   LPAIF_WRDMA_CURR_ADDR3__ADDR___S                     0

#define LPASS_LPAIF_WRDMA_PER_LENa(a)    (0x0C0D8010+0x1000*(a))
#define   LPAIF_WRDMA_PER_LENa_aMIN 0    
#define   LPAIF_WRDMA_PER_LENa_aMAX 3    
#define   LPAIF_WRDMA_PER_LENa_ELEM 4    
#define   LPAIF_WRDMA_PER_LENa___RWC                QCSR_REG_RW    
#define   LPAIF_WRDMA_PER_LENa___POR             0x00000000
#define   LPAIF_WRDMA_PER_LENa__LENGTH___M       0x000FFFFF
#define   LPAIF_WRDMA_PER_LENa__LENGTH___S                     0
#define   LPAIF_WRDMA_PER_LENa___M               0x000FFFFF   
#define   LPAIF_WRDMA_PER_LENa___S                             0
#define LPASS_LPAIF_WRDMA_PER_LEN0                (0x0C0D8010)
#define   LPAIF_WRDMA_PER_LEN0___RWC                QCSR_REG_RW    
#define   LPAIF_WRDMA_PER_LEN0__LENGTH___M       0x000FFFFF
#define   LPAIF_WRDMA_PER_LEN0__LENGTH___S                     0
#define LPASS_LPAIF_WRDMA_PER_LEN1                (0x0C0D9010)
#define   LPAIF_WRDMA_PER_LEN1___RWC                QCSR_REG_RW    
#define   LPAIF_WRDMA_PER_LEN1__LENGTH___M       0x000FFFFF
#define   LPAIF_WRDMA_PER_LEN1__LENGTH___S                     0
#define LPASS_LPAIF_WRDMA_PER_LEN2                (0x0C0DA010)
#define   LPAIF_WRDMA_PER_LEN2___RWC                QCSR_REG_RW    
#define   LPAIF_WRDMA_PER_LEN2__LENGTH___M       0x000FFFFF
#define   LPAIF_WRDMA_PER_LEN2__LENGTH___S                     0
#define LPASS_LPAIF_WRDMA_PER_LEN3                (0x0C0DB010)
#define   LPAIF_WRDMA_PER_LEN3___RWC                QCSR_REG_RW    
#define   LPAIF_WRDMA_PER_LEN3__LENGTH___M       0x000FFFFF
#define   LPAIF_WRDMA_PER_LEN3__LENGTH___S                     0

#define LPASS_LPAIF_WRDMA_PER_CNTa(a)    (0x0C0D8014+0x1000*(a))
#define   LPAIF_WRDMA_PER_CNTa_aMIN 0    
#define   LPAIF_WRDMA_PER_CNTa_aMAX 3    
#define   LPAIF_WRDMA_PER_CNTa_ELEM 4    
#define   LPAIF_WRDMA_PER_CNTa___RWC                QCSR_REG_RO    
#define   LPAIF_WRDMA_PER_CNTa___POR             0x00000000
#define   LPAIF_WRDMA_PER_CNTa__FORMAT_ERR___M   0x01000000
#define   LPAIF_WRDMA_PER_CNTa__FORMAT_ERR___S                24
#define   LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT___M 0x00F00000
#define   LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT___S              20
#define   LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_0             0x0
#define   LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_1             0x1
#define   LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_2             0x2
#define   LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_3             0x3
#define   LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_4             0x4
#define   LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_5             0x5
#define   LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_6             0x6
#define   LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_7             0x7
#define   LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_8             0x8
#define   LPAIF_WRDMA_PER_CNTa__PER_CNT___M      0x000FFFFF
#define   LPAIF_WRDMA_PER_CNTa__PER_CNT___S                    0
#define   LPAIF_WRDMA_PER_CNTa___M               0x01FFFFFF   
#define   LPAIF_WRDMA_PER_CNTa___S                             0
#define LPASS_LPAIF_WRDMA_PER_CNT0                (0x0C0D8014)
#define   LPAIF_WRDMA_PER_CNT0___RWC                QCSR_REG_RO    
#define   LPAIF_WRDMA_PER_CNT0__FORMAT_ERR___M   0x01000000
#define   LPAIF_WRDMA_PER_CNT0__FORMAT_ERR___S                24
#define   LPAIF_WRDMA_PER_CNT0__FIFO_WORDCNT___M 0x00F00000
#define   LPAIF_WRDMA_PER_CNT0__FIFO_WORDCNT___S              20
#define   LPAIF_WRDMA_PER_CNT0__PER_CNT___M      0x000FFFFF
#define   LPAIF_WRDMA_PER_CNT0__PER_CNT___S                    0
#define LPASS_LPAIF_WRDMA_PER_CNT1                (0x0C0D9014)
#define   LPAIF_WRDMA_PER_CNT1___RWC                QCSR_REG_RO    
#define   LPAIF_WRDMA_PER_CNT1__FORMAT_ERR___M   0x01000000
#define   LPAIF_WRDMA_PER_CNT1__FORMAT_ERR___S                24
#define   LPAIF_WRDMA_PER_CNT1__FIFO_WORDCNT___M 0x00F00000
#define   LPAIF_WRDMA_PER_CNT1__FIFO_WORDCNT___S              20
#define   LPAIF_WRDMA_PER_CNT1__PER_CNT___M      0x000FFFFF
#define   LPAIF_WRDMA_PER_CNT1__PER_CNT___S                    0
#define LPASS_LPAIF_WRDMA_PER_CNT2                (0x0C0DA014)
#define   LPAIF_WRDMA_PER_CNT2___RWC                QCSR_REG_RO    
#define   LPAIF_WRDMA_PER_CNT2__FORMAT_ERR___M   0x01000000
#define   LPAIF_WRDMA_PER_CNT2__FORMAT_ERR___S                24
#define   LPAIF_WRDMA_PER_CNT2__FIFO_WORDCNT___M 0x00F00000
#define   LPAIF_WRDMA_PER_CNT2__FIFO_WORDCNT___S              20
#define   LPAIF_WRDMA_PER_CNT2__PER_CNT___M      0x000FFFFF
#define   LPAIF_WRDMA_PER_CNT2__PER_CNT___S                    0
#define LPASS_LPAIF_WRDMA_PER_CNT3                (0x0C0DB014)
#define   LPAIF_WRDMA_PER_CNT3___RWC                QCSR_REG_RO    
#define   LPAIF_WRDMA_PER_CNT3__FORMAT_ERR___M   0x01000000
#define   LPAIF_WRDMA_PER_CNT3__FORMAT_ERR___S                24
#define   LPAIF_WRDMA_PER_CNT3__FIFO_WORDCNT___M 0x00F00000
#define   LPAIF_WRDMA_PER_CNT3__FIFO_WORDCNT___S              20
#define   LPAIF_WRDMA_PER_CNT3__PER_CNT___M      0x000FFFFF
#define   LPAIF_WRDMA_PER_CNT3__PER_CNT___S                    0

#define LPASS_LPAIF_WRDMA_FRMa(a)        (0x0C0D8018+0x1000*(a))
#define   LPAIF_WRDMA_FRMa_aMIN    0    
#define   LPAIF_WRDMA_FRMa_aMAX    3    
#define   LPAIF_WRDMA_FRMa_ELEM    4    
#define   LPAIF_WRDMA_FRMa___RWC                    QCSR_REG_RO    
#define   LPAIF_WRDMA_FRMa___POR                 0x00000000
#define   LPAIF_WRDMA_FRMa__FRAME_EXP_CNT___M    0x1E000000
#define   LPAIF_WRDMA_FRMa__FRAME_EXP_CNT___S                 25
#define   LPAIF_WRDMA_FRMa__FRAME_UPDATE___M     0x01000000
#define   LPAIF_WRDMA_FRMa__FRAME_UPDATE___S                  24
#define   LPAIF_WRDMA_FRMa__FRAME_FIFO___M       0x00F00000
#define   LPAIF_WRDMA_FRMa__FRAME_FIFO___S                    20
#define   LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_0               0x0
#define   LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_1               0x1
#define   LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_2               0x2
#define   LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_3               0x3
#define   LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_4               0x4
#define   LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_5               0x5
#define   LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_6               0x6
#define   LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_7               0x7
#define   LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_8               0x8
#define   LPAIF_WRDMA_FRMa__FRAME_CNT___M        0x000FFFFF
#define   LPAIF_WRDMA_FRMa__FRAME_CNT___S                      0
#define   LPAIF_WRDMA_FRMa___M                   0x1FFFFFFF   
#define   LPAIF_WRDMA_FRMa___S                                 0
#define LPASS_LPAIF_WRDMA_FRM0                    (0x0C0D8018)
#define   LPAIF_WRDMA_FRM0___RWC                    QCSR_REG_RO    
#define   LPAIF_WRDMA_FRM0__FRAME_EXP_CNT___M    0x1E000000
#define   LPAIF_WRDMA_FRM0__FRAME_EXP_CNT___S                 25
#define   LPAIF_WRDMA_FRM0__FRAME_UPDATE___M     0x01000000
#define   LPAIF_WRDMA_FRM0__FRAME_UPDATE___S                  24
#define   LPAIF_WRDMA_FRM0__FRAME_FIFO___M       0x00F00000
#define   LPAIF_WRDMA_FRM0__FRAME_FIFO___S                    20
#define   LPAIF_WRDMA_FRM0__FRAME_CNT___M        0x000FFFFF
#define   LPAIF_WRDMA_FRM0__FRAME_CNT___S                      0
#define LPASS_LPAIF_WRDMA_FRM1                    (0x0C0D9018)
#define   LPAIF_WRDMA_FRM1___RWC                    QCSR_REG_RO    
#define   LPAIF_WRDMA_FRM1__FRAME_EXP_CNT___M    0x1E000000
#define   LPAIF_WRDMA_FRM1__FRAME_EXP_CNT___S                 25
#define   LPAIF_WRDMA_FRM1__FRAME_UPDATE___M     0x01000000
#define   LPAIF_WRDMA_FRM1__FRAME_UPDATE___S                  24
#define   LPAIF_WRDMA_FRM1__FRAME_FIFO___M       0x00F00000
#define   LPAIF_WRDMA_FRM1__FRAME_FIFO___S                    20
#define   LPAIF_WRDMA_FRM1__FRAME_CNT___M        0x000FFFFF
#define   LPAIF_WRDMA_FRM1__FRAME_CNT___S                      0
#define LPASS_LPAIF_WRDMA_FRM2                    (0x0C0DA018)
#define   LPAIF_WRDMA_FRM2___RWC                    QCSR_REG_RO    
#define   LPAIF_WRDMA_FRM2__FRAME_EXP_CNT___M    0x1E000000
#define   LPAIF_WRDMA_FRM2__FRAME_EXP_CNT___S                 25
#define   LPAIF_WRDMA_FRM2__FRAME_UPDATE___M     0x01000000
#define   LPAIF_WRDMA_FRM2__FRAME_UPDATE___S                  24
#define   LPAIF_WRDMA_FRM2__FRAME_FIFO___M       0x00F00000
#define   LPAIF_WRDMA_FRM2__FRAME_FIFO___S                    20
#define   LPAIF_WRDMA_FRM2__FRAME_CNT___M        0x000FFFFF
#define   LPAIF_WRDMA_FRM2__FRAME_CNT___S                      0
#define LPASS_LPAIF_WRDMA_FRM3                    (0x0C0DB018)
#define   LPAIF_WRDMA_FRM3___RWC                    QCSR_REG_RO    
#define   LPAIF_WRDMA_FRM3__FRAME_EXP_CNT___M    0x1E000000
#define   LPAIF_WRDMA_FRM3__FRAME_EXP_CNT___S                 25
#define   LPAIF_WRDMA_FRM3__FRAME_UPDATE___M     0x01000000
#define   LPAIF_WRDMA_FRM3__FRAME_UPDATE___S                  24
#define   LPAIF_WRDMA_FRM3__FRAME_FIFO___M       0x00F00000
#define   LPAIF_WRDMA_FRM3__FRAME_FIFO___S                    20
#define   LPAIF_WRDMA_FRM3__FRAME_CNT___M        0x000FFFFF
#define   LPAIF_WRDMA_FRM3__FRAME_CNT___S                      0

#define LPASS_LPAIF_WRDMA_FRMCLRa(a)     (0x0C0D801C+0x1000*(a))
#define   LPAIF_WRDMA_FRMCLRa_aMIN 0    
#define   LPAIF_WRDMA_FRMCLRa_aMAX 3    
#define   LPAIF_WRDMA_FRMCLRa_ELEM 4    
#define   LPAIF_WRDMA_FRMCLRa___RWC                 QCSR_REG_WO    
#define   LPAIF_WRDMA_FRMCLRa___POR              0x00000000
#define   LPAIF_WRDMA_FRMCLRa__FRAME_CLR___M     0x00000001
#define   LPAIF_WRDMA_FRMCLRa__FRAME_CLR___S                   0
#define   LPAIF_WRDMA_FRMCLRa___M                0x00000001   
#define   LPAIF_WRDMA_FRMCLRa___S                              0
#define LPASS_LPAIF_WRDMA_FRMCLR0                 (0x0C0D801C)
#define   LPAIF_WRDMA_FRMCLR0___RWC                 QCSR_REG_WO    
#define   LPAIF_WRDMA_FRMCLR0__FRAME_CLR___M     0x00000001
#define   LPAIF_WRDMA_FRMCLR0__FRAME_CLR___S                   0
#define LPASS_LPAIF_WRDMA_FRMCLR1                 (0x0C0D901C)
#define   LPAIF_WRDMA_FRMCLR1___RWC                 QCSR_REG_WO    
#define   LPAIF_WRDMA_FRMCLR1__FRAME_CLR___M     0x00000001
#define   LPAIF_WRDMA_FRMCLR1__FRAME_CLR___S                   0
#define LPASS_LPAIF_WRDMA_FRMCLR2                 (0x0C0DA01C)
#define   LPAIF_WRDMA_FRMCLR2___RWC                 QCSR_REG_WO    
#define   LPAIF_WRDMA_FRMCLR2__FRAME_CLR___M     0x00000001
#define   LPAIF_WRDMA_FRMCLR2__FRAME_CLR___S                   0
#define LPASS_LPAIF_WRDMA_FRMCLR3                 (0x0C0DB01C)
#define   LPAIF_WRDMA_FRMCLR3___RWC                 QCSR_REG_WO    
#define   LPAIF_WRDMA_FRMCLR3__FRAME_CLR___M     0x00000001
#define   LPAIF_WRDMA_FRMCLR3__FRAME_CLR___S                   0

#define LPASS_LPAIF_WRDMA_SET_BUFF_CNTa(a) (0x0C0D8020+0x1000*(a))
#define   LPAIF_WRDMA_SET_BUFF_CNTa_aMIN 0    
#define   LPAIF_WRDMA_SET_BUFF_CNTa_aMAX 3    
#define   LPAIF_WRDMA_SET_BUFF_CNTa_ELEM 4    
#define   LPAIF_WRDMA_SET_BUFF_CNTa___RWC           QCSR_REG_WO    
#define   LPAIF_WRDMA_SET_BUFF_CNTa___POR        0x00000000
#define   LPAIF_WRDMA_SET_BUFF_CNTa__CNT___M     0x000FFFFF
#define   LPAIF_WRDMA_SET_BUFF_CNTa__CNT___S                   0
#define   LPAIF_WRDMA_SET_BUFF_CNTa___M          0x000FFFFF   
#define   LPAIF_WRDMA_SET_BUFF_CNTa___S                        0
#define LPASS_LPAIF_WRDMA_SET_BUFF_CNT0           (0x0C0D8020)
#define   LPAIF_WRDMA_SET_BUFF_CNT0___RWC           QCSR_REG_WO    
#define   LPAIF_WRDMA_SET_BUFF_CNT0__CNT___M     0x000FFFFF
#define   LPAIF_WRDMA_SET_BUFF_CNT0__CNT___S                   0
#define LPASS_LPAIF_WRDMA_SET_BUFF_CNT1           (0x0C0D9020)
#define   LPAIF_WRDMA_SET_BUFF_CNT1___RWC           QCSR_REG_WO    
#define   LPAIF_WRDMA_SET_BUFF_CNT1__CNT___M     0x000FFFFF
#define   LPAIF_WRDMA_SET_BUFF_CNT1__CNT___S                   0
#define LPASS_LPAIF_WRDMA_SET_BUFF_CNT2           (0x0C0DA020)
#define   LPAIF_WRDMA_SET_BUFF_CNT2___RWC           QCSR_REG_WO    
#define   LPAIF_WRDMA_SET_BUFF_CNT2__CNT___M     0x000FFFFF
#define   LPAIF_WRDMA_SET_BUFF_CNT2__CNT___S                   0
#define LPASS_LPAIF_WRDMA_SET_BUFF_CNT3           (0x0C0DB020)
#define   LPAIF_WRDMA_SET_BUFF_CNT3___RWC           QCSR_REG_WO    
#define   LPAIF_WRDMA_SET_BUFF_CNT3__CNT___M     0x000FFFFF
#define   LPAIF_WRDMA_SET_BUFF_CNT3__CNT___S                   0

#define LPASS_LPAIF_WRDMA_SET_PER_CNTa(a) (0x0C0D8024+0x1000*(a))
#define   LPAIF_WRDMA_SET_PER_CNTa_aMIN 0    
#define   LPAIF_WRDMA_SET_PER_CNTa_aMAX 3    
#define   LPAIF_WRDMA_SET_PER_CNTa_ELEM 4    
#define   LPAIF_WRDMA_SET_PER_CNTa___RWC            QCSR_REG_WO    
#define   LPAIF_WRDMA_SET_PER_CNTa___POR         0x00000000
#define   LPAIF_WRDMA_SET_PER_CNTa__CNT___M      0x000FFFFF
#define   LPAIF_WRDMA_SET_PER_CNTa__CNT___S                    0
#define   LPAIF_WRDMA_SET_PER_CNTa___M           0x000FFFFF   
#define   LPAIF_WRDMA_SET_PER_CNTa___S                         0
#define LPASS_LPAIF_WRDMA_SET_PER_CNT0            (0x0C0D8024)
#define   LPAIF_WRDMA_SET_PER_CNT0___RWC            QCSR_REG_WO    
#define   LPAIF_WRDMA_SET_PER_CNT0__CNT___M      0x000FFFFF
#define   LPAIF_WRDMA_SET_PER_CNT0__CNT___S                    0
#define LPASS_LPAIF_WRDMA_SET_PER_CNT1            (0x0C0D9024)
#define   LPAIF_WRDMA_SET_PER_CNT1___RWC            QCSR_REG_WO    
#define   LPAIF_WRDMA_SET_PER_CNT1__CNT___M      0x000FFFFF
#define   LPAIF_WRDMA_SET_PER_CNT1__CNT___S                    0
#define LPASS_LPAIF_WRDMA_SET_PER_CNT2            (0x0C0DA024)
#define   LPAIF_WRDMA_SET_PER_CNT2___RWC            QCSR_REG_WO    
#define   LPAIF_WRDMA_SET_PER_CNT2__CNT___M      0x000FFFFF
#define   LPAIF_WRDMA_SET_PER_CNT2__CNT___S                    0
#define LPASS_LPAIF_WRDMA_SET_PER_CNT3            (0x0C0DB024)
#define   LPAIF_WRDMA_SET_PER_CNT3___RWC            QCSR_REG_WO    
#define   LPAIF_WRDMA_SET_PER_CNT3__CNT___M      0x000FFFFF
#define   LPAIF_WRDMA_SET_PER_CNT3__CNT___S                    0


#define LPASS_LPAIF_WRDMA_BASE_EXTa(a)   (0x0C0D8038+0x1000*(a))
#define   LPAIF_WRDMA_BASE_EXTa_aMIN 0    
#define   LPAIF_WRDMA_BASE_EXTa_aMAX 3    
#define   LPAIF_WRDMA_BASE_EXTa_ELEM 4    
#define   LPAIF_WRDMA_BASE_EXTa___RWC               QCSR_REG_RW    
#define   LPAIF_WRDMA_BASE_EXTa___POR            0x00000000
#define   LPAIF_WRDMA_BASE_EXTa__BASE_ADDR___POR 0x0
#define   LPAIF_WRDMA_BASE_EXTa__BASE_ADDR___M   0x0000000F
#define   LPAIF_WRDMA_BASE_EXTa__BASE_ADDR___S                 0
#define   LPAIF_WRDMA_BASE_EXTa___M              0x0000000F   
#define   LPAIF_WRDMA_BASE_EXTa___S                            0
#define LPASS_LPAIF_WRDMA_BASE_EXT0               (0x0C0D8038)
#define   LPAIF_WRDMA_BASE_EXT0___RWC               QCSR_REG_RW    
#define   LPAIF_WRDMA_BASE_EXT0__BASE_ADDR___M   0x0000000F
#define   LPAIF_WRDMA_BASE_EXT0__BASE_ADDR___S                 0
#define LPASS_LPAIF_WRDMA_BASE_EXT1               (0x0C0D9038)
#define   LPAIF_WRDMA_BASE_EXT1___RWC               QCSR_REG_RW    
#define   LPAIF_WRDMA_BASE_EXT1__BASE_ADDR___M   0x0000000F
#define   LPAIF_WRDMA_BASE_EXT1__BASE_ADDR___S                 0
#define LPASS_LPAIF_WRDMA_BASE_EXT2               (0x0C0DA038)
#define   LPAIF_WRDMA_BASE_EXT2___RWC               QCSR_REG_RW    
#define   LPAIF_WRDMA_BASE_EXT2__BASE_ADDR___M   0x0000000F
#define   LPAIF_WRDMA_BASE_EXT2__BASE_ADDR___S                 0
#define LPASS_LPAIF_WRDMA_BASE_EXT3               (0x0C0DB038)
#define   LPAIF_WRDMA_BASE_EXT3___RWC               QCSR_REG_RW    
#define   LPAIF_WRDMA_BASE_EXT3__BASE_ADDR___M   0x0000000F
#define   LPAIF_WRDMA_BASE_EXT3__BASE_ADDR___S                 0

#define LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa(a) (0x0C0D803C+0x1000*(a))
#define   LPAIF_WRDMA_CURR_ADDR_EXTa_aMIN 0    
#define   LPAIF_WRDMA_CURR_ADDR_EXTa_aMAX 3    
#define   LPAIF_WRDMA_CURR_ADDR_EXTa_ELEM 4    
#define   LPAIF_WRDMA_CURR_ADDR_EXTa___RWC          QCSR_REG_RO    
#define   LPAIF_WRDMA_CURR_ADDR_EXTa___POR       0x00000000
#define   LPAIF_WRDMA_CURR_ADDR_EXTa__ADDR___POR 0x0
#define   LPAIF_WRDMA_CURR_ADDR_EXTa__ADDR___M   0x0000000F
#define   LPAIF_WRDMA_CURR_ADDR_EXTa__ADDR___S                 0
#define   LPAIF_WRDMA_CURR_ADDR_EXTa___M         0x0000000F   
#define   LPAIF_WRDMA_CURR_ADDR_EXTa___S                       0
#define LPASS_LPAIF_WRDMA_CURR_ADDR_EXT0          (0x0C0D803C)
#define   LPAIF_WRDMA_CURR_ADDR_EXT0___RWC          QCSR_REG_RO    
#define   LPAIF_WRDMA_CURR_ADDR_EXT0__ADDR___M   0x0000000F
#define   LPAIF_WRDMA_CURR_ADDR_EXT0__ADDR___S                 0
#define LPASS_LPAIF_WRDMA_CURR_ADDR_EXT1          (0x0C0D903C)
#define   LPAIF_WRDMA_CURR_ADDR_EXT1___RWC          QCSR_REG_RO    
#define   LPAIF_WRDMA_CURR_ADDR_EXT1__ADDR___M   0x0000000F
#define   LPAIF_WRDMA_CURR_ADDR_EXT1__ADDR___S                 0
#define LPASS_LPAIF_WRDMA_CURR_ADDR_EXT2          (0x0C0DA03C)
#define   LPAIF_WRDMA_CURR_ADDR_EXT2___RWC          QCSR_REG_RO    
#define   LPAIF_WRDMA_CURR_ADDR_EXT2__ADDR___M   0x0000000F
#define   LPAIF_WRDMA_CURR_ADDR_EXT2__ADDR___S                 0
#define LPASS_LPAIF_WRDMA_CURR_ADDR_EXT3          (0x0C0DB03C)
#define   LPAIF_WRDMA_CURR_ADDR_EXT3___RWC          QCSR_REG_RO    
#define   LPAIF_WRDMA_CURR_ADDR_EXT3__ADDR___M   0x0000000F
#define   LPAIF_WRDMA_CURR_ADDR_EXT3__ADDR___S                 0

#define LPASS_LPAIF_RDDMA_STC_LSBa(a)    (0x0C0D2028+0x1000*(a))
#define   LPAIF_RDDMA_STC_LSBa_aMIN 0    
#define   LPAIF_RDDMA_STC_LSBa_aMAX 3    
#define   LPAIF_RDDMA_STC_LSBa_ELEM 4    
#define   LPAIF_RDDMA_STC_LSBa___RWC                QCSR_REG_RO    
#define   LPAIF_RDDMA_STC_LSBa___POR             0x00000000
#define   LPAIF_RDDMA_STC_LSBa__STC_LSB___POR    0x00000000
#define   LPAIF_RDDMA_STC_LSBa__STC_LSB___M      0xFFFFFFFF
#define   LPAIF_RDDMA_STC_LSBa__STC_LSB___S                    0
#define   LPAIF_RDDMA_STC_LSBa___M               0xFFFFFFFF   
#define   LPAIF_RDDMA_STC_LSBa___S                             0
#define LPASS_LPAIF_RDDMA_STC_LSB0                (0x0C0D2028)
#define   LPAIF_RDDMA_STC_LSB0___RWC                QCSR_REG_RO    
#define   LPAIF_RDDMA_STC_LSB0__STC_LSB___M      0xFFFFFFFF
#define   LPAIF_RDDMA_STC_LSB0__STC_LSB___S                    0
#define LPASS_LPAIF_RDDMA_STC_LSB1                (0x0C0D3028)
#define   LPAIF_RDDMA_STC_LSB1___RWC                QCSR_REG_RO    
#define   LPAIF_RDDMA_STC_LSB1__STC_LSB___M      0xFFFFFFFF
#define   LPAIF_RDDMA_STC_LSB1__STC_LSB___S                    0
#define LPASS_LPAIF_RDDMA_STC_LSB2                (0x0C0D4028)
#define   LPAIF_RDDMA_STC_LSB2___RWC                QCSR_REG_RO    
#define   LPAIF_RDDMA_STC_LSB2__STC_LSB___M      0xFFFFFFFF
#define   LPAIF_RDDMA_STC_LSB2__STC_LSB___S                    0
#define LPASS_LPAIF_RDDMA_STC_LSB3                (0x0C0D5028)
#define   LPAIF_RDDMA_STC_LSB3___RWC                QCSR_REG_RO    
#define   LPAIF_RDDMA_STC_LSB3__STC_LSB___M      0xFFFFFFFF
#define   LPAIF_RDDMA_STC_LSB3__STC_LSB___S                    0

#define LPASS_LPAIF_RDDMA_STC_MSBa(a)    (0x0C0D202C+0x1000*(a))
#define   LPAIF_RDDMA_STC_MSBa_aMIN 0    
#define   LPAIF_RDDMA_STC_MSBa_aMAX 3    
#define   LPAIF_RDDMA_STC_MSBa_ELEM 4    
#define   LPAIF_RDDMA_STC_MSBa___RWC                QCSR_REG_RO    
#define   LPAIF_RDDMA_STC_MSBa___POR             0x00000000
#define   LPAIF_RDDMA_STC_MSBa__STC_MSB___POR    0x000000
#define   LPAIF_RDDMA_STC_MSBa__STC_MSB___M      0x00FFFFFF
#define   LPAIF_RDDMA_STC_MSBa__STC_MSB___S                    0
#define   LPAIF_RDDMA_STC_MSBa___M               0x00FFFFFF   
#define   LPAIF_RDDMA_STC_MSBa___S                             0
#define LPASS_LPAIF_RDDMA_STC_MSB0                (0x0C0D202C)
#define   LPAIF_RDDMA_STC_MSB0___RWC                QCSR_REG_RO    
#define   LPAIF_RDDMA_STC_MSB0__STC_MSB___M      0x00FFFFFF
#define   LPAIF_RDDMA_STC_MSB0__STC_MSB___S                    0
#define LPASS_LPAIF_RDDMA_STC_MSB1                (0x0C0D302C)
#define   LPAIF_RDDMA_STC_MSB1___RWC                QCSR_REG_RO    
#define   LPAIF_RDDMA_STC_MSB1__STC_MSB___M      0x00FFFFFF
#define   LPAIF_RDDMA_STC_MSB1__STC_MSB___S                    0
#define LPASS_LPAIF_RDDMA_STC_MSB2                (0x0C0D402C)
#define   LPAIF_RDDMA_STC_MSB2___RWC                QCSR_REG_RO    
#define   LPAIF_RDDMA_STC_MSB2__STC_MSB___M      0x00FFFFFF
#define   LPAIF_RDDMA_STC_MSB2__STC_MSB___S                    0
#define LPASS_LPAIF_RDDMA_STC_MSB3                (0x0C0D502C)
#define   LPAIF_RDDMA_STC_MSB3___RWC                QCSR_REG_RO    
#define   LPAIF_RDDMA_STC_MSB3__STC_MSB___M      0x00FFFFFF
#define   LPAIF_RDDMA_STC_MSB3__STC_MSB___S                    0

#define LPASS_LPAIF_RDDMA_PERa(a)        (0x0C0D2030+0x1000*(a))
#define   LPAIF_RDDMA_PERa_aMIN    0    
#define   LPAIF_RDDMA_PERa_aMAX    3    
#define   LPAIF_RDDMA_PERa_ELEM    4    
#define   LPAIF_RDDMA_PERa___RWC                    QCSR_REG_RO    
#define   LPAIF_RDDMA_PERa___POR                 0x00000000
#define   LPAIF_RDDMA_PERa__PERIOD_UPDATE___POR  0x0
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO___POR    0x00
#define   LPAIF_RDDMA_PERa__PERIOD_UPDATE___M    0x00000040
#define   LPAIF_RDDMA_PERa__PERIOD_UPDATE___S                  6
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO___M      0x0000003F
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO___S                    0
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_0             0x00
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_1             0x01
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_2             0x02
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_3             0x03
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_4             0x04
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_5             0x05
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_6             0x06
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_7             0x07
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_8             0x08
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_9             0x09
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_10            0x0A
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_11            0x0B
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_12            0x0C
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_13            0x0D
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_14            0x0E
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_15            0x0F
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_16            0x10
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_17            0x11
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_18            0x12
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_19            0x13
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_20            0x14
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_21            0x15
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_22            0x16
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_23            0x17
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_24            0x18
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_25            0x19
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_26            0x1A
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_27            0x1B
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_28            0x1C
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_29            0x1D
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_30            0x1E
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_31            0x1F
#define   LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_32            0x20
#define   LPAIF_RDDMA_PERa___M                   0x0000007F   
#define   LPAIF_RDDMA_PERa___S                                 0
#define LPASS_LPAIF_RDDMA_PER0                    (0x0C0D2030)
#define   LPAIF_RDDMA_PER0___RWC                    QCSR_REG_RO    
#define   LPAIF_RDDMA_PER0__PERIOD_UPDATE___M    0x00000040
#define   LPAIF_RDDMA_PER0__PERIOD_UPDATE___S                  6
#define   LPAIF_RDDMA_PER0__PERIOD_FIFO___M      0x0000003F
#define   LPAIF_RDDMA_PER0__PERIOD_FIFO___S                    0
#define LPASS_LPAIF_RDDMA_PER1                    (0x0C0D3030)
#define   LPAIF_RDDMA_PER1___RWC                    QCSR_REG_RO    
#define   LPAIF_RDDMA_PER1__PERIOD_UPDATE___M    0x00000040
#define   LPAIF_RDDMA_PER1__PERIOD_UPDATE___S                  6
#define   LPAIF_RDDMA_PER1__PERIOD_FIFO___M      0x0000003F
#define   LPAIF_RDDMA_PER1__PERIOD_FIFO___S                    0
#define LPASS_LPAIF_RDDMA_PER2                    (0x0C0D4030)
#define   LPAIF_RDDMA_PER2___RWC                    QCSR_REG_RO    
#define   LPAIF_RDDMA_PER2__PERIOD_UPDATE___M    0x00000040
#define   LPAIF_RDDMA_PER2__PERIOD_UPDATE___S                  6
#define   LPAIF_RDDMA_PER2__PERIOD_FIFO___M      0x0000003F
#define   LPAIF_RDDMA_PER2__PERIOD_FIFO___S                    0
#define LPASS_LPAIF_RDDMA_PER3                    (0x0C0D5030)
#define   LPAIF_RDDMA_PER3___RWC                    QCSR_REG_RO    
#define   LPAIF_RDDMA_PER3__PERIOD_UPDATE___M    0x00000040
#define   LPAIF_RDDMA_PER3__PERIOD_UPDATE___S                  6
#define   LPAIF_RDDMA_PER3__PERIOD_FIFO___M      0x0000003F
#define   LPAIF_RDDMA_PER3__PERIOD_FIFO___S                    0

#define LPASS_LPAIF_RDDMA_PERCLRa(a)     (0x0C0D2034+0x1000*(a))
#define   LPAIF_RDDMA_PERCLRa_aMIN 0    
#define   LPAIF_RDDMA_PERCLRa_aMAX 3    
#define   LPAIF_RDDMA_PERCLRa_ELEM 4    
#define   LPAIF_RDDMA_PERCLRa___RWC                 QCSR_REG_WO    
#define   LPAIF_RDDMA_PERCLRa___POR              0x00000000
#define   LPAIF_RDDMA_PERCLRa__PERIOD_CLR___POR  0x0
#define   LPAIF_RDDMA_PERCLRa__PERIOD_CLR___M    0x00000001
#define   LPAIF_RDDMA_PERCLRa__PERIOD_CLR___S                  0
#define   LPAIF_RDDMA_PERCLRa___M                0x00000001   
#define   LPAIF_RDDMA_PERCLRa___S                              0
#define LPASS_LPAIF_RDDMA_PERCLR0                 (0x0C0D2034)
#define   LPAIF_RDDMA_PERCLR0___RWC                 QCSR_REG_WO    
#define   LPAIF_RDDMA_PERCLR0__PERIOD_CLR___M    0x00000001
#define   LPAIF_RDDMA_PERCLR0__PERIOD_CLR___S                  0
#define LPASS_LPAIF_RDDMA_PERCLR1                 (0x0C0D3034)
#define   LPAIF_RDDMA_PERCLR1___RWC                 QCSR_REG_WO    
#define   LPAIF_RDDMA_PERCLR1__PERIOD_CLR___M    0x00000001
#define   LPAIF_RDDMA_PERCLR1__PERIOD_CLR___S                  0
#define LPASS_LPAIF_RDDMA_PERCLR2                 (0x0C0D4034)
#define   LPAIF_RDDMA_PERCLR2___RWC                 QCSR_REG_WO    
#define   LPAIF_RDDMA_PERCLR2__PERIOD_CLR___M    0x00000001
#define   LPAIF_RDDMA_PERCLR2__PERIOD_CLR___S                  0
#define LPASS_LPAIF_RDDMA_PERCLR3                 (0x0C0D5034)
#define   LPAIF_RDDMA_PERCLR3___RWC                 QCSR_REG_WO    
#define   LPAIF_RDDMA_PERCLR3__PERIOD_CLR___M    0x00000001
#define   LPAIF_RDDMA_PERCLR3__PERIOD_CLR___S                  0

#define LPASS_LPAIF_WRDMA_STC_LSBa(a)    (0x0C0D8028+0x1000*(a))
#define   LPAIF_WRDMA_STC_LSBa_aMIN 0    
#define   LPAIF_WRDMA_STC_LSBa_aMAX 3    
#define   LPAIF_WRDMA_STC_LSBa_ELEM 4    
#define   LPAIF_WRDMA_STC_LSBa___RWC                QCSR_REG_RO    
#define   LPAIF_WRDMA_STC_LSBa___POR             0x00000000
#define   LPAIF_WRDMA_STC_LSBa__STC_LSB___POR    0x00000000
#define   LPAIF_WRDMA_STC_LSBa__STC_LSB___M      0xFFFFFFFF
#define   LPAIF_WRDMA_STC_LSBa__STC_LSB___S                    0
#define   LPAIF_WRDMA_STC_LSBa___M               0xFFFFFFFF   
#define   LPAIF_WRDMA_STC_LSBa___S                             0
#define LPASS_LPAIF_WRDMA_STC_LSB0                (0x0C0D8028)
#define   LPAIF_WRDMA_STC_LSB0___RWC                QCSR_REG_RO    
#define   LPAIF_WRDMA_STC_LSB0__STC_LSB___M      0xFFFFFFFF
#define   LPAIF_WRDMA_STC_LSB0__STC_LSB___S                    0
#define LPASS_LPAIF_WRDMA_STC_LSB1                (0x0C0D9028)
#define   LPAIF_WRDMA_STC_LSB1___RWC                QCSR_REG_RO    
#define   LPAIF_WRDMA_STC_LSB1__STC_LSB___M      0xFFFFFFFF
#define   LPAIF_WRDMA_STC_LSB1__STC_LSB___S                    0
#define LPASS_LPAIF_WRDMA_STC_LSB2                (0x0C0DA028)
#define   LPAIF_WRDMA_STC_LSB2___RWC                QCSR_REG_RO    
#define   LPAIF_WRDMA_STC_LSB2__STC_LSB___M      0xFFFFFFFF
#define   LPAIF_WRDMA_STC_LSB2__STC_LSB___S                    0
#define LPASS_LPAIF_WRDMA_STC_LSB3                (0x0C0DB028)
#define   LPAIF_WRDMA_STC_LSB3___RWC                QCSR_REG_RO    
#define   LPAIF_WRDMA_STC_LSB3__STC_LSB___M      0xFFFFFFFF
#define   LPAIF_WRDMA_STC_LSB3__STC_LSB___S                    0

#define LPASS_LPAIF_WRDMA_STC_MSBa(a)    (0x0C0D802C+0x1000*(a))
#define   LPAIF_WRDMA_STC_MSBa_aMIN 0    
#define   LPAIF_WRDMA_STC_MSBa_aMAX 3    
#define   LPAIF_WRDMA_STC_MSBa_ELEM 4    
#define   LPAIF_WRDMA_STC_MSBa___RWC                QCSR_REG_RO    
#define   LPAIF_WRDMA_STC_MSBa___POR             0x00000000
#define   LPAIF_WRDMA_STC_MSBa__STC_MSB___POR    0x000000
#define   LPAIF_WRDMA_STC_MSBa__STC_MSB___M      0x00FFFFFF
#define   LPAIF_WRDMA_STC_MSBa__STC_MSB___S                    0
#define   LPAIF_WRDMA_STC_MSBa___M               0x00FFFFFF   
#define   LPAIF_WRDMA_STC_MSBa___S                             0
#define LPASS_LPAIF_WRDMA_STC_MSB0                (0x0C0D802C)
#define   LPAIF_WRDMA_STC_MSB0___RWC                QCSR_REG_RO    
#define   LPAIF_WRDMA_STC_MSB0__STC_MSB___M      0x00FFFFFF
#define   LPAIF_WRDMA_STC_MSB0__STC_MSB___S                    0
#define LPASS_LPAIF_WRDMA_STC_MSB1                (0x0C0D902C)
#define   LPAIF_WRDMA_STC_MSB1___RWC                QCSR_REG_RO    
#define   LPAIF_WRDMA_STC_MSB1__STC_MSB___M      0x00FFFFFF
#define   LPAIF_WRDMA_STC_MSB1__STC_MSB___S                    0
#define LPASS_LPAIF_WRDMA_STC_MSB2                (0x0C0DA02C)
#define   LPAIF_WRDMA_STC_MSB2___RWC                QCSR_REG_RO    
#define   LPAIF_WRDMA_STC_MSB2__STC_MSB___M      0x00FFFFFF
#define   LPAIF_WRDMA_STC_MSB2__STC_MSB___S                    0
#define LPASS_LPAIF_WRDMA_STC_MSB3                (0x0C0DB02C)
#define   LPAIF_WRDMA_STC_MSB3___RWC                QCSR_REG_RO    
#define   LPAIF_WRDMA_STC_MSB3__STC_MSB___M      0x00FFFFFF
#define   LPAIF_WRDMA_STC_MSB3__STC_MSB___S                    0

#define LPASS_LPAIF_WRDMA_PERa(a)        (0x0C0D8030+0x1000*(a))
#define   LPAIF_WRDMA_PERa_aMIN    0    
#define   LPAIF_WRDMA_PERa_aMAX    3    
#define   LPAIF_WRDMA_PERa_ELEM    4    
#define   LPAIF_WRDMA_PERa___RWC                    QCSR_REG_RO    
#define   LPAIF_WRDMA_PERa___POR                 0x00000000
#define   LPAIF_WRDMA_PERa__PERIOD_UPDATE___POR  0x0
#define   LPAIF_WRDMA_PERa__PERIOD_FIFO___POR    0x0
#define   LPAIF_WRDMA_PERa__PERIOD_UPDATE___M    0x00000010
#define   LPAIF_WRDMA_PERa__PERIOD_UPDATE___S                  4
#define   LPAIF_WRDMA_PERa__PERIOD_FIFO___M      0x0000000F
#define   LPAIF_WRDMA_PERa__PERIOD_FIFO___S                    0
#define   LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_0              0x0
#define   LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_1              0x1
#define   LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_2              0x2
#define   LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_3              0x3
#define   LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_4              0x4
#define   LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_5              0x5
#define   LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_6              0x6
#define   LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_7              0x7
#define   LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_8              0x8
#define   LPAIF_WRDMA_PERa___M                   0x0000001F   
#define   LPAIF_WRDMA_PERa___S                                 0
#define LPASS_LPAIF_WRDMA_PER0                    (0x0C0D8030)
#define   LPAIF_WRDMA_PER0___RWC                    QCSR_REG_RO    
#define   LPAIF_WRDMA_PER0__PERIOD_UPDATE___M    0x00000010
#define   LPAIF_WRDMA_PER0__PERIOD_UPDATE___S                  4
#define   LPAIF_WRDMA_PER0__PERIOD_FIFO___M      0x0000000F
#define   LPAIF_WRDMA_PER0__PERIOD_FIFO___S                    0
#define LPASS_LPAIF_WRDMA_PER1                    (0x0C0D9030)
#define   LPAIF_WRDMA_PER1___RWC                    QCSR_REG_RO    
#define   LPAIF_WRDMA_PER1__PERIOD_UPDATE___M    0x00000010
#define   LPAIF_WRDMA_PER1__PERIOD_UPDATE___S                  4
#define   LPAIF_WRDMA_PER1__PERIOD_FIFO___M      0x0000000F
#define   LPAIF_WRDMA_PER1__PERIOD_FIFO___S                    0
#define LPASS_LPAIF_WRDMA_PER2                    (0x0C0DA030)
#define   LPAIF_WRDMA_PER2___RWC                    QCSR_REG_RO    
#define   LPAIF_WRDMA_PER2__PERIOD_UPDATE___M    0x00000010
#define   LPAIF_WRDMA_PER2__PERIOD_UPDATE___S                  4
#define   LPAIF_WRDMA_PER2__PERIOD_FIFO___M      0x0000000F
#define   LPAIF_WRDMA_PER2__PERIOD_FIFO___S                    0
#define LPASS_LPAIF_WRDMA_PER3                    (0x0C0DB030)
#define   LPAIF_WRDMA_PER3___RWC                    QCSR_REG_RO    
#define   LPAIF_WRDMA_PER3__PERIOD_UPDATE___M    0x00000010
#define   LPAIF_WRDMA_PER3__PERIOD_UPDATE___S                  4
#define   LPAIF_WRDMA_PER3__PERIOD_FIFO___M      0x0000000F
#define   LPAIF_WRDMA_PER3__PERIOD_FIFO___S                    0

#define LPASS_LPAIF_WRDMA_PERCLRa(a)     (0x0C0D8034+0x1000*(a))
#define   LPAIF_WRDMA_PERCLRa_aMIN 0    
#define   LPAIF_WRDMA_PERCLRa_aMAX 3    
#define   LPAIF_WRDMA_PERCLRa_ELEM 4    
#define   LPAIF_WRDMA_PERCLRa___RWC                 QCSR_REG_WO    
#define   LPAIF_WRDMA_PERCLRa___POR              0x00000000
#define   LPAIF_WRDMA_PERCLRa__PERIOD_CLR___POR  0x0
#define   LPAIF_WRDMA_PERCLRa__PERIOD_CLR___M    0x00000001
#define   LPAIF_WRDMA_PERCLRa__PERIOD_CLR___S                  0
#define   LPAIF_WRDMA_PERCLRa___M                0x00000001   
#define   LPAIF_WRDMA_PERCLRa___S                              0
#define LPASS_LPAIF_WRDMA_PERCLR0                 (0x0C0D8034)
#define   LPAIF_WRDMA_PERCLR0___RWC                 QCSR_REG_WO    
#define   LPAIF_WRDMA_PERCLR0__PERIOD_CLR___M    0x00000001
#define   LPAIF_WRDMA_PERCLR0__PERIOD_CLR___S                  0
#define LPASS_LPAIF_WRDMA_PERCLR1                 (0x0C0D9034)
#define   LPAIF_WRDMA_PERCLR1___RWC                 QCSR_REG_WO    
#define   LPAIF_WRDMA_PERCLR1__PERIOD_CLR___M    0x00000001
#define   LPAIF_WRDMA_PERCLR1__PERIOD_CLR___S                  0
#define LPASS_LPAIF_WRDMA_PERCLR2                 (0x0C0DA034)
#define   LPAIF_WRDMA_PERCLR2___RWC                 QCSR_REG_WO    
#define   LPAIF_WRDMA_PERCLR2__PERIOD_CLR___M    0x00000001
#define   LPAIF_WRDMA_PERCLR2__PERIOD_CLR___S                  0
#define LPASS_LPAIF_WRDMA_PERCLR3                 (0x0C0DB034)
#define   LPAIF_WRDMA_PERCLR3___RWC                 QCSR_REG_WO    
#define   LPAIF_WRDMA_PERCLR3__PERIOD_CLR___M    0x00000001
#define   LPAIF_WRDMA_PERCLR3__PERIOD_CLR___S                  0


#define LPASS_LPAIF_PRI_RATE_DET_CONFIG           (0x0C0DC000)
#define   LPAIF_PRI_RATE_DET_CONFIG___RWC           QCSR_REG_RW    
#define   LPAIF_PRI_RATE_DET_CONFIG___POR        0x00000000
#define   LPAIF_PRI_RATE_DET_CONFIG__RESET___POR 0x0
#define   LPAIF_PRI_RATE_DET_CONFIG__VAR_192K_1764K___POR 0x00
#define   LPAIF_PRI_RATE_DET_CONFIG__VAR_128K_441K___POR 0x00
#define   LPAIF_PRI_RATE_DET_CONFIG__VAR_32K_8K___POR 0x00
#define   LPAIF_PRI_RATE_DET_CONFIG__NUM_FS___POR 0x0
#define   LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL___POR 0x0
#define   LPAIF_PRI_RATE_DET_CONFIG__EN___POR    0x0
#define   LPAIF_PRI_RATE_DET_CONFIG__RESET___M   0x80000000
#define   LPAIF_PRI_RATE_DET_CONFIG__RESET___S                31
#define   LPAIF_PRI_RATE_DET_CONFIG__RESET__DISABLE             0x0
#define   LPAIF_PRI_RATE_DET_CONFIG__RESET__ENABLE             0x1
#define   LPAIF_PRI_RATE_DET_CONFIG__VAR_192K_1764K___M 0x7F800000
#define   LPAIF_PRI_RATE_DET_CONFIG__VAR_192K_1764K___S              23
#define   LPAIF_PRI_RATE_DET_CONFIG__VAR_128K_441K___M 0x007F8000
#define   LPAIF_PRI_RATE_DET_CONFIG__VAR_128K_441K___S              15
#define   LPAIF_PRI_RATE_DET_CONFIG__VAR_32K_8K___M 0x00007F80
#define   LPAIF_PRI_RATE_DET_CONFIG__VAR_32K_8K___S               7
#define   LPAIF_PRI_RATE_DET_CONFIG__NUM_FS___M  0x00000070
#define   LPAIF_PRI_RATE_DET_CONFIG__NUM_FS___S                4
#define   LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__ONE_FS             0x0
#define   LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__TWO_FS             0x1
#define   LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__THREE_FS             0x2
#define   LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__FOUR_FS             0x3
#define   LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__FIVE_FS             0x4
#define   LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__SIX_FS             0x5
#define   LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__SEVEN_FS             0x6
#define   LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__EIGHT_FS             0x7
#define   LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL___M 0x0000000E
#define   LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL___S               1
#define   LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__PCM_PRI             0x0
#define   LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__PCM_SEC             0x1
#define   LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__SPKR_I2S             0x2
#define   LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__PRI_I2S             0x3
#define   LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__SEC_I2S             0x4
#define   LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__TER_I2S             0x5
#define   LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__QUA_I2S             0x6
#define   LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__QUI_I2S             0x7
#define   LPAIF_PRI_RATE_DET_CONFIG__EN___M      0x00000001
#define   LPAIF_PRI_RATE_DET_CONFIG__EN___S                    0
#define   LPAIF_PRI_RATE_DET_CONFIG___M          0xFFFFFFFF   
#define   LPAIF_PRI_RATE_DET_CONFIG___S                        0

#define LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG   (0x0C0DC004)
#define   LPAIF_PRI_RATE_DET_TARGET1_CONFIG___RWC   QCSR_REG_RW    
#define   LPAIF_PRI_RATE_DET_TARGET1_CONFIG___POR 0x00000000
#define   LPAIF_PRI_RATE_DET_TARGET1_CONFIG__TARGET_128KHZ___POR 0x0000
#define   LPAIF_PRI_RATE_DET_TARGET1_CONFIG__TARGET_176P4KHZ___POR 0x0000
#define   LPAIF_PRI_RATE_DET_TARGET1_CONFIG__TARGET_128KHZ___M 0xFFFF0000
#define   LPAIF_PRI_RATE_DET_TARGET1_CONFIG__TARGET_128KHZ___S              16
#define   LPAIF_PRI_RATE_DET_TARGET1_CONFIG__TARGET_176P4KHZ___M 0x0000FFFF
#define   LPAIF_PRI_RATE_DET_TARGET1_CONFIG__TARGET_176P4KHZ___S               0
#define   LPAIF_PRI_RATE_DET_TARGET1_CONFIG___M  0xFFFFFFFF   
#define   LPAIF_PRI_RATE_DET_TARGET1_CONFIG___S                0

#define LPASS_LPAIF_PRI_RATE_DET_TARGET2_CONFIG   (0x0C0DC008)
#define   LPAIF_PRI_RATE_DET_TARGET2_CONFIG___RWC   QCSR_REG_RW    
#define   LPAIF_PRI_RATE_DET_TARGET2_CONFIG___POR 0x00000000
#define   LPAIF_PRI_RATE_DET_TARGET2_CONFIG__TARGET_192KHZ___POR 0x0000
#define   LPAIF_PRI_RATE_DET_TARGET2_CONFIG__TARGET_192KHZ___M 0x0000FFFF
#define   LPAIF_PRI_RATE_DET_TARGET2_CONFIG__TARGET_192KHZ___S               0
#define   LPAIF_PRI_RATE_DET_TARGET2_CONFIG___M  0x0000FFFF   
#define   LPAIF_PRI_RATE_DET_TARGET2_CONFIG___S                0

#define LPASS_LPAIF_PRI_RATE_BIN                  (0x0C0DC00C)
#define   LPAIF_PRI_RATE_BIN___RWC                  QCSR_REG_RO    
#define   LPAIF_PRI_RATE_BIN___POR               0x00000000
#define   LPAIF_PRI_RATE_BIN__RATE_BIN___POR     0x0000
#define   LPAIF_PRI_RATE_BIN__RATE_BIN___M       0x00007FFF
#define   LPAIF_PRI_RATE_BIN__RATE_BIN___S                     0
#define   LPAIF_PRI_RATE_BIN___M                 0x00007FFF   
#define   LPAIF_PRI_RATE_BIN___S                               0

#define LPASS_LPAIF_PRI_STC_DIFF                  (0x0C0DC010)
#define   LPAIF_PRI_STC_DIFF___RWC                  QCSR_REG_RO    
#define   LPAIF_PRI_STC_DIFF___POR               0x00000000
#define   LPAIF_PRI_STC_DIFF__STC_DIFF___POR     0x0000
#define   LPAIF_PRI_STC_DIFF__STC_DIFF___M       0x0000FFFF
#define   LPAIF_PRI_STC_DIFF__STC_DIFF___S                     0
#define   LPAIF_PRI_STC_DIFF___M                 0x0000FFFF   
#define   LPAIF_PRI_STC_DIFF___S                               0

#define LPASS_LPAIF_SEC_RATE_DET_CONFIG           (0x0C0DD000)
#define   LPAIF_SEC_RATE_DET_CONFIG___RWC           QCSR_REG_RW    
#define   LPAIF_SEC_RATE_DET_CONFIG___POR        0x00000000
#define   LPAIF_SEC_RATE_DET_CONFIG__RESET___POR 0x0
#define   LPAIF_SEC_RATE_DET_CONFIG__VAR_192K_1764K___POR 0x00
#define   LPAIF_SEC_RATE_DET_CONFIG__VAR_128K_441K___POR 0x00
#define   LPAIF_SEC_RATE_DET_CONFIG__VAR_32K_8K___POR 0x00
#define   LPAIF_SEC_RATE_DET_CONFIG__NUM_FS___POR 0x0
#define   LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL___POR 0x0
#define   LPAIF_SEC_RATE_DET_CONFIG__EN___POR    0x0
#define   LPAIF_SEC_RATE_DET_CONFIG__RESET___M   0x80000000
#define   LPAIF_SEC_RATE_DET_CONFIG__RESET___S                31
#define   LPAIF_SEC_RATE_DET_CONFIG__RESET__DISABLE             0x0
#define   LPAIF_SEC_RATE_DET_CONFIG__RESET__ENABLE             0x1
#define   LPAIF_SEC_RATE_DET_CONFIG__VAR_192K_1764K___M 0x7F800000
#define   LPAIF_SEC_RATE_DET_CONFIG__VAR_192K_1764K___S              23
#define   LPAIF_SEC_RATE_DET_CONFIG__VAR_128K_441K___M 0x007F8000
#define   LPAIF_SEC_RATE_DET_CONFIG__VAR_128K_441K___S              15
#define   LPAIF_SEC_RATE_DET_CONFIG__VAR_32K_8K___M 0x00007F80
#define   LPAIF_SEC_RATE_DET_CONFIG__VAR_32K_8K___S               7
#define   LPAIF_SEC_RATE_DET_CONFIG__NUM_FS___M  0x00000070
#define   LPAIF_SEC_RATE_DET_CONFIG__NUM_FS___S                4
#define   LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__ONE_FS             0x0
#define   LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__TWO_FS             0x1
#define   LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__THREE_FS             0x2
#define   LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__FOUR_FS             0x3
#define   LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__FIVE_FS             0x4
#define   LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__SIX_FS             0x5
#define   LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__SEVEN_FS             0x6
#define   LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__EIGHT_FS             0x7
#define   LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL___M 0x0000000E
#define   LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL___S               1
#define   LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__PCM_PRI             0x0
#define   LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__PCM_SEC             0x1
#define   LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__SPKR_I2S             0x2
#define   LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__PRI_I2S             0x3
#define   LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__SEC_I2S             0x4
#define   LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__TER_I2S             0x5
#define   LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__QUA_I2S             0x6
#define   LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__SEN_I2S             0x7
#define   LPAIF_SEC_RATE_DET_CONFIG__EN___M      0x00000001
#define   LPAIF_SEC_RATE_DET_CONFIG__EN___S                    0
#define   LPAIF_SEC_RATE_DET_CONFIG___M          0xFFFFFFFF   
#define   LPAIF_SEC_RATE_DET_CONFIG___S                        0

#define LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG   (0x0C0DD004)
#define   LPAIF_SEC_RATE_DET_TARGET1_CONFIG___RWC   QCSR_REG_RW    
#define   LPAIF_SEC_RATE_DET_TARGET1_CONFIG___POR 0x00000000
#define   LPAIF_SEC_RATE_DET_TARGET1_CONFIG__TARGET_128KHZ___POR 0x0000
#define   LPAIF_SEC_RATE_DET_TARGET1_CONFIG__TARGET_176P4KHZ___POR 0x0000
#define   LPAIF_SEC_RATE_DET_TARGET1_CONFIG__TARGET_128KHZ___M 0xFFFF0000
#define   LPAIF_SEC_RATE_DET_TARGET1_CONFIG__TARGET_128KHZ___S              16
#define   LPAIF_SEC_RATE_DET_TARGET1_CONFIG__TARGET_176P4KHZ___M 0x0000FFFF
#define   LPAIF_SEC_RATE_DET_TARGET1_CONFIG__TARGET_176P4KHZ___S               0
#define   LPAIF_SEC_RATE_DET_TARGET1_CONFIG___M  0xFFFFFFFF   
#define   LPAIF_SEC_RATE_DET_TARGET1_CONFIG___S                0

#define LPASS_LPAIF_SEC_RATE_DET_TARGET2_CONFIG   (0x0C0DD008)
#define   LPAIF_SEC_RATE_DET_TARGET2_CONFIG___RWC   QCSR_REG_RW    
#define   LPAIF_SEC_RATE_DET_TARGET2_CONFIG___POR 0x00000000
#define   LPAIF_SEC_RATE_DET_TARGET2_CONFIG__TARGET_192KHZ___POR 0x0000
#define   LPAIF_SEC_RATE_DET_TARGET2_CONFIG__TARGET_192KHZ___M 0x0000FFFF
#define   LPAIF_SEC_RATE_DET_TARGET2_CONFIG__TARGET_192KHZ___S               0
#define   LPAIF_SEC_RATE_DET_TARGET2_CONFIG___M  0x0000FFFF   
#define   LPAIF_SEC_RATE_DET_TARGET2_CONFIG___S                0

#define LPASS_LPAIF_SEC_RATE_BIN                  (0x0C0DD00C)
#define   LPAIF_SEC_RATE_BIN___RWC                  QCSR_REG_RO    
#define   LPAIF_SEC_RATE_BIN___POR               0x00000000
#define   LPAIF_SEC_RATE_BIN__RATE_BIN___POR     0x0000
#define   LPAIF_SEC_RATE_BIN__RATE_BIN___M       0x00007FFF
#define   LPAIF_SEC_RATE_BIN__RATE_BIN___S                     0
#define   LPAIF_SEC_RATE_BIN___M                 0x00007FFF   
#define   LPAIF_SEC_RATE_BIN___S                               0

#define LPASS_LPAIF_SEC_STC_DIFF                  (0x0C0DD010)
#define   LPAIF_SEC_STC_DIFF___RWC                  QCSR_REG_RO    
#define   LPAIF_SEC_STC_DIFF___POR               0x00000000
#define   LPAIF_SEC_STC_DIFF__STC_DIFF___POR     0x0000
#define   LPAIF_SEC_STC_DIFF__STC_DIFF___M       0x0000FFFF
#define   LPAIF_SEC_STC_DIFF__STC_DIFF___S                     0
#define   LPAIF_SEC_STC_DIFF___M                 0x0000FFFF   
#define   LPAIF_SEC_STC_DIFF___S                               0

#define LPASS_LPAIF_EXT_VFR                       (0x0C0DE000)
#define   LPAIF_EXT_VFR___RWC                       QCSR_REG_RW    
#define   LPAIF_EXT_VFR___POR                    0x00000000
#define   LPAIF_EXT_VFR__SEL___POR               0x0
#define   LPAIF_EXT_VFR__SEL___M                 0x00000001
#define   LPAIF_EXT_VFR__SEL___S                               0
#define   LPAIF_EXT_VFR__SEL__INTERNAL                       0x0
#define   LPAIF_EXT_VFR__SEL__EXTERNAL                       0x1
#define   LPAIF_EXT_VFR___M                      0x00000001   
#define   LPAIF_EXT_VFR___S                                    0

#define LPASS_LPAIF_DEBUG_CTL                     (0x0C0DE004)
#define   LPAIF_DEBUG_CTL___RWC                     QCSR_REG_RW    
#define   LPAIF_DEBUG_CTL___POR                  0x00000000
#define   LPAIF_DEBUG_CTL__TESTMODE___POR        0x0
#define   LPAIF_DEBUG_CTL__TESTSEL___POR         0x00
#define   LPAIF_DEBUG_CTL__TESTMODE___M          0x00000020
#define   LPAIF_DEBUG_CTL__TESTMODE___S                        5
#define   LPAIF_DEBUG_CTL__TESTMODE__OFF                     0x0
#define   LPAIF_DEBUG_CTL__TESTMODE__ON                      0x1
#define   LPAIF_DEBUG_CTL__TESTSEL___M           0x0000001F
#define   LPAIF_DEBUG_CTL__TESTSEL___S                         0
#define   LPAIF_DEBUG_CTL__TESTSEL__RDDMA_CH0               0x00
#define   LPAIF_DEBUG_CTL__TESTSEL__RDDMA_CH1               0x01
#define   LPAIF_DEBUG_CTL__TESTSEL__RDDMA_CH2               0x02
#define   LPAIF_DEBUG_CTL__TESTSEL__RDDMA_CH3               0x03
#define   LPAIF_DEBUG_CTL__TESTSEL__RDDMA_CH4               0x04
#define   LPAIF_DEBUG_CTL__TESTSEL__WRDMA_CH0               0x05
#define   LPAIF_DEBUG_CTL__TESTSEL__WRDMA_CH1               0x06
#define   LPAIF_DEBUG_CTL__TESTSEL__WRDMA_CH2               0x07
#define   LPAIF_DEBUG_CTL__TESTSEL__WRDMA_CH3               0x08
#define   LPAIF_DEBUG_CTL__TESTSEL__PRI_MI2S                0x10
#define   LPAIF_DEBUG_CTL__TESTSEL__SEC_MI2S                0x11
#define   LPAIF_DEBUG_CTL__TESTSEL__TER_MI2S                0x12
#define   LPAIF_DEBUG_CTL__TESTSEL__QUA_MI2S                0x13
#define   LPAIF_DEBUG_CTL__TESTSEL__SPKR_I2S                0x14
#define   LPAIF_DEBUG_CTL__TESTSEL__MIXER                   0x15
#define   LPAIF_DEBUG_CTL__TESTSEL__DMIC                    0x16
#define   LPAIF_DEBUG_CTL__TESTSEL__QUI_MI2S                0x19
#define   LPAIF_DEBUG_CTL__TESTSEL__SEN_MI2S                0x1A
#define   LPAIF_DEBUG_CTL___M                    0x0000003F   
#define   LPAIF_DEBUG_CTL___S                                  0

#define LPASS_LPAIF_SPARE                         (0x0C0DE100)
#define   LPAIF_SPARE___RWC                         QCSR_REG_RW    
#define   LPAIF_SPARE___POR                      0x00000000
#define   LPAIF_SPARE__SPARE___POR               0x00000000
#define   LPAIF_SPARE__SPARE___M                 0xFFFFFFFF
#define   LPAIF_SPARE__SPARE___S                               0
#define   LPAIF_SPARE___M                        0xFFFFFFFF   
#define   LPAIF_SPARE___S                                      0


////////////////////////////////////////////////////////////////////////// END
#endif
