<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<title>PDK API Guide for J721S2: uart.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ti_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PDK API Guide for J721S2
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('uart_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">uart.h File Reference<div class="ingroups"><a class="el" href="group__CSL__IP__MODULE.html">CSL-FL</a> &raquo; <a class="el" href="group__CSL__UART.html">UART CSL-FL</a> &raquo; <a class="el" href="group__CSL__UART__TOP__LEVEL.html">UART</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<div class="textblock"><p>This file contains the prototypes of device abstraction layer APIs corresponding to the UART module. This also contains necessary structure, enum and macro definitions and the APIs are consolidated to make them more functional. </p>
<p>Programming sequence of UART is as follows:</p><ol type="1">
<li>Enable Module Clocks for UART</li>
<li>Configure the Pinmux for the UART instance required</li>
<li>Perform a module reset of the UART instance through the API UARTModuleReset</li>
<li>Configure the Fifo settings required through the following API UARTFifoConfig</li>
<li>Set the Baud rate required for the UART and compute divisor value using the API UARTDivisorValCompute</li>
<li>Configure the Line Characteristics like the Word Length, Parity, Stop Bits through the API UARTLineCharacConfig</li>
<li>Disable the Break Control functionality through the following API UARTBreakCtl</li>
<li>Configure the UART Interrupts like Receive and Transmit through the following APIs UARTIntEnable and UARTIntDisable and UARTInt2Enable and UARTInt2Disable</li>
<li>Configure the UART DMA feature through the following API UARTDMAEnable and UARTDMADisable</li>
<li>To read and write a character from the FIFO use the following APIs UARTFIFOCharGet UARTFIFOCharPut</li>
<li>UART wakeup Events can be configured using the following APIs UARTWakeUpEventsEnable and UARTWakeUpEventsDisable</li>
<li>FlowControl can be enabled through Hardware or Software methods<ol type="a">
<li>Hardware Flow control can be controlled by the following API UARTAutoRTSAutoCTSControl to control Auto-RTS and Auto-CTS feature respectively</li>
<li>Software Flow control combinations can be configured through the following API UARTSoftwareFlowCtrlOptSet</li>
<li>The XON and XOFF characters for software flow control are configured using XON related API's</li>
<li>The trigger levels for the selected Flow control method can be configured through UARTFIFOTrigLvlGranControl API</li>
</ol>
</li>
<li>AutoBaud<ol type="a">
<li>The other AutoBaud Characteristics can be read using the following APIs UARTAutobaudParityGet UARTAutobaudWordLenGet UARTAutobaudSpeedGet </li>
</ol>
</li>
</ol>
</div>
<p><a href="uart_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">The size of the Transmitter FIFO.</div></td></tr>
<tr class="memitem:ga88540454f43c07e91701dd077089dcfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga88540454f43c07e91701dd077089dcfe">TX_FIFO_SIZE</a>&#160;&#160;&#160;(64)</td></tr>
<tr class="separator:ga88540454f43c07e91701dd077089dcfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">The size of the Receiver FIFO.</div></td></tr>
<tr class="memitem:ga2ed3de709f08b7f5a44048c990cdaaa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga2ed3de709f08b7f5a44048c990cdaaa8">RX_FIFO_SIZE</a>&#160;&#160;&#160;(64)</td></tr>
<tr class="separator:ga2ed3de709f08b7f5a44048c990cdaaa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Values to configure the Operating modes of UART.</div></td></tr>
<tr class="memitem:ga0782e58e0f0e73de80a0b5e53d89f493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga0782e58e0f0e73de80a0b5e53d89f493">UART16x_OPER_MODE</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga8292b5773ca8f579c073d80c553d4c6a">UART_MDR1_MODE_SELECT_UART16X</a>)</td></tr>
<tr class="separator:ga0782e58e0f0e73de80a0b5e53d89f493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac14c7c0a2c4f555995fefae69cc1ec7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gac14c7c0a2c4f555995fefae69cc1ec7b">UART_SIR_OPER_MODE</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga0aaf3b33c8a56440cc8069b0e4dfc92c">UART_MDR1_MODE_SELECT_SIR</a>)</td></tr>
<tr class="separator:gac14c7c0a2c4f555995fefae69cc1ec7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0115f2021f6a63aaf30c19dec88e9e9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga0115f2021f6a63aaf30c19dec88e9e9c">UART16x_AUTO_BAUD_OPER_MODE</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__UART__TOP__LEVEL.html#gade8fd2f1289a426c208470c804ffdfb8">UART_MDR1_MODE_SELECT_UART16XAUTO</a>)</td></tr>
<tr class="separator:ga0115f2021f6a63aaf30c19dec88e9e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0a893d24778c987e0fcfc51b6ba7c57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaa0a893d24778c987e0fcfc51b6ba7c57">UART13x_OPER_MODE</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga257614e8b5ebd31780b604da1c6c8071">UART_MDR1_MODE_SELECT_UART13X</a>)</td></tr>
<tr class="separator:gaa0a893d24778c987e0fcfc51b6ba7c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8114b13d4689e9e3634c64ecc8647b73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga8114b13d4689e9e3634c64ecc8647b73">UART_MIR_OPER_MODE</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaa4e7d6f98a1d34e456b435ba7c8f861b">UART_MDR1_MODE_SELECT_MIR</a>)</td></tr>
<tr class="separator:ga8114b13d4689e9e3634c64ecc8647b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4325b175597c949dc791a7512c09295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaf4325b175597c949dc791a7512c09295">UART_FIR_OPER_MODE</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga758ddb4b293af1b89575eab66208743e">UART_MDR1_MODE_SELECT_FIR</a>)</td></tr>
<tr class="separator:gaf4325b175597c949dc791a7512c09295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46ac380822993873420b56057a089fc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga46ac380822993873420b56057a089fc0">UART_CIR_OPER_MODE</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__UART__TOP__LEVEL.html#gab7c7663be0ded118bb1523224d770f21">UART_MDR1_MODE_SELECT_CIR</a>)</td></tr>
<tr class="separator:ga46ac380822993873420b56057a089fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d7cf8db5e234d923633e09d625b2d94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga5d7cf8db5e234d923633e09d625b2d94">UART_DISABLED_MODE</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#ga689a1f468c034f266806fd66c29caa8a">UART_MDR1_MODE_SELECT_MASK</a>)</td></tr>
<tr class="separator:ga5d7cf8db5e234d923633e09d625b2d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Values to configure Timeout Behaviour for UART.</div></td></tr>
<tr class="memitem:gaf4d60d5f11075e1ebe860647f3d15f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaf4d60d5f11075e1ebe860647f3d15f4c">UART_TIMEOUT_COUNTER_RESET</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf4d60d5f11075e1ebe860647f3d15f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae470cf763acc52e2c4e2a709e80bceba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gae470cf763acc52e2c4e2a709e80bceba">UART_TIMEOUT_COUNTER_NO_CHANGE</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gae470cf763acc52e2c4e2a709e80bceba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Values to control the Line characteristics.</div></td></tr>
<tr class="memitem:gaa59b7ccc9af4d923fa7406eddf76eed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaa59b7ccc9af4d923fa7406eddf76eed3">UART_BREAK_COND_DISABLE</a></td></tr>
<tr class="separator:gaa59b7ccc9af4d923fa7406eddf76eed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb80988cf1045495b792131ab0d15385"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaeb80988cf1045495b792131ab0d15385">UART_BREAK_COND_ENABLE</a></td></tr>
<tr class="separator:gaeb80988cf1045495b792131ab0d15385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Values to control parity feature.</div></td></tr>
<tr class="memitem:ga8fde3d1b15170b50661be687e02e0239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga8fde3d1b15170b50661be687e02e0239">UART_PARITY_REPR_1</a></td></tr>
<tr class="separator:ga8fde3d1b15170b50661be687e02e0239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16bf11faf1862d9a08f7eab1a103a68d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga16bf11faf1862d9a08f7eab1a103a68d">UART_PARITY_REPR_0</a></td></tr>
<tr class="separator:ga16bf11faf1862d9a08f7eab1a103a68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2599f3938b5ad4fbf3ee15a472124c38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga2599f3938b5ad4fbf3ee15a472124c38">UART_ODD_PARITY</a></td></tr>
<tr class="separator:ga2599f3938b5ad4fbf3ee15a472124c38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffd5c6a113a40e90661f81b9fe53e6f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaffd5c6a113a40e90661f81b9fe53e6f5">UART_EVEN_PARITY</a></td></tr>
<tr class="separator:gaffd5c6a113a40e90661f81b9fe53e6f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga270dea6e1a92dd83fe58802450bdd60c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga270dea6e1a92dd83fe58802450bdd60c">UART_PARITY_NONE</a></td></tr>
<tr class="separator:ga270dea6e1a92dd83fe58802450bdd60c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab90abaa86319f3cbaf4eba1c6697b3a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gab90abaa86319f3cbaf4eba1c6697b3a7">UART_FRAME_NUM_STB_1</a></td></tr>
<tr class="memdesc:gab90abaa86319f3cbaf4eba1c6697b3a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Stop Bits per frame.  <a href="group__CSL__UART__TOP__LEVEL.html#gab90abaa86319f3cbaf4eba1c6697b3a7">More...</a><br /></td></tr>
<tr class="separator:gab90abaa86319f3cbaf4eba1c6697b3a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeea8611e5c1e4913f407e3233e0de66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gadeea8611e5c1e4913f407e3233e0de66">UART_FRAME_NUM_STB_1_5_2</a></td></tr>
<tr class="separator:gadeea8611e5c1e4913f407e3233e0de66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga973cbe73978ee354e72b60997af3dc58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga973cbe73978ee354e72b60997af3dc58">UART_FRAME_WORD_LENGTH_5</a></td></tr>
<tr class="memdesc:ga973cbe73978ee354e72b60997af3dc58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word Length per frame.  <a href="group__CSL__UART__TOP__LEVEL.html#ga973cbe73978ee354e72b60997af3dc58">More...</a><br /></td></tr>
<tr class="separator:ga973cbe73978ee354e72b60997af3dc58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66d9085dcf360d9fcccab05ad911a83b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga66d9085dcf360d9fcccab05ad911a83b">UART_FRAME_WORD_LENGTH_6</a></td></tr>
<tr class="separator:ga66d9085dcf360d9fcccab05ad911a83b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga993d09bbdccd9ca010a85dacce945e69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga993d09bbdccd9ca010a85dacce945e69">UART_FRAME_WORD_LENGTH_7</a></td></tr>
<tr class="separator:ga993d09bbdccd9ca010a85dacce945e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa91c5f0d5928c06d6e1c311257eae30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gafa91c5f0d5928c06d6e1c311257eae30">UART_FRAME_WORD_LENGTH_8</a></td></tr>
<tr class="separator:gafa91c5f0d5928c06d6e1c311257eae30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Values associated with setting the Trigger Levels and DMA mode</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>selection. </p>
</div></td></tr>
<tr class="memitem:gac223dd5db451ca62493cb822c7f42baa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gac223dd5db451ca62493cb822c7f42baa">UART_FCR_RX_TRIG_LVL_8</a></td></tr>
<tr class="memdesc:gac223dd5db451ca62493cb822c7f42baa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values for trigger level for the Receiver FIFO.  <a href="group__CSL__UART__TOP__LEVEL.html#gac223dd5db451ca62493cb822c7f42baa">More...</a><br /></td></tr>
<tr class="separator:gac223dd5db451ca62493cb822c7f42baa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fc2275a812ca2eb52ed9c4a1bd9904d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga6fc2275a812ca2eb52ed9c4a1bd9904d">UART_FCR_RX_TRIG_LVL_16</a></td></tr>
<tr class="separator:ga6fc2275a812ca2eb52ed9c4a1bd9904d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0c175ce5214e6d1038afe6154259a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaa0c175ce5214e6d1038afe6154259a6c">UART_FCR_RX_TRIG_LVL_56</a></td></tr>
<tr class="separator:gaa0c175ce5214e6d1038afe6154259a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38af8bc22938f4e787d2f1359eefbc14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga38af8bc22938f4e787d2f1359eefbc14">UART_FCR_RX_TRIG_LVL_60</a></td></tr>
<tr class="separator:ga38af8bc22938f4e787d2f1359eefbc14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45910719564f36568b912f03b0a6ce6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gab45910719564f36568b912f03b0a6ce6">UART_FCR_TX_TRIG_LVL_8</a></td></tr>
<tr class="memdesc:gab45910719564f36568b912f03b0a6ce6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values for the trigger level for the Transmitter FIFO.  <a href="group__CSL__UART__TOP__LEVEL.html#gab45910719564f36568b912f03b0a6ce6">More...</a><br /></td></tr>
<tr class="separator:gab45910719564f36568b912f03b0a6ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe86a1f2c604e0ddcc4bd843b4d17eaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gabe86a1f2c604e0ddcc4bd843b4d17eaa">UART_FCR_TX_TRIG_LVL_16</a></td></tr>
<tr class="separator:gabe86a1f2c604e0ddcc4bd843b4d17eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9ea0a4076849a4119d4c548348990f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gae9ea0a4076849a4119d4c548348990f2">UART_FCR_TX_TRIG_LVL_32</a></td></tr>
<tr class="separator:gae9ea0a4076849a4119d4c548348990f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c9dacbf76696482b3980f2710fbe98d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga2c9dacbf76696482b3980f2710fbe98d">UART_FCR_TX_TRIG_LVL_56</a></td></tr>
<tr class="separator:ga2c9dacbf76696482b3980f2710fbe98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6adfbd68eb8a0d71bcaf09ee83b6e80b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga6adfbd68eb8a0d71bcaf09ee83b6e80b">UART_DMA_MODE_0_ENABLE</a></td></tr>
<tr class="memdesc:ga6adfbd68eb8a0d71bcaf09ee83b6e80b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values corresponding to DMA mode selection.  <a href="group__CSL__UART__TOP__LEVEL.html#ga6adfbd68eb8a0d71bcaf09ee83b6e80b">More...</a><br /></td></tr>
<tr class="separator:ga6adfbd68eb8a0d71bcaf09ee83b6e80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc7fada7f97b4d41f8d89cb869db3f1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gadc7fada7f97b4d41f8d89cb869db3f1b">UART_DMA_MODE_1_ENABLE</a></td></tr>
<tr class="separator:gadc7fada7f97b4d41f8d89cb869db3f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18618cb09fe4f2a687f292c4738477a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga18618cb09fe4f2a687f292c4738477a3">UART_DMA_MODE_2_ENABLE</a></td></tr>
<tr class="separator:ga18618cb09fe4f2a687f292c4738477a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b9d38509d1923b4ff22e4f468660c71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga5b9d38509d1923b4ff22e4f468660c71">UART_DMA_MODE_3_ENABLE</a></td></tr>
<tr class="separator:ga5b9d38509d1923b4ff22e4f468660c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab078212307684a5ac7f20cfb72b54cc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gab078212307684a5ac7f20cfb72b54cc5">UART_DMA_EN_PATH_FCR</a></td></tr>
<tr class="memdesc:gab078212307684a5ac7f20cfb72b54cc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values used to choose the path for configuring the DMA Mode. DMA Mode could be configured either through FCR or SCR.  <a href="group__CSL__UART__TOP__LEVEL.html#gab078212307684a5ac7f20cfb72b54cc5">More...</a><br /></td></tr>
<tr class="separator:gab078212307684a5ac7f20cfb72b54cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40729f2f67102d2fe7e2b5267be84286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga40729f2f67102d2fe7e2b5267be84286">UART_DMA_EN_PATH_SCR</a></td></tr>
<tr class="separator:ga40729f2f67102d2fe7e2b5267be84286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Values related to enabling/disabling of Interrupts.</div></td></tr>
<tr class="memitem:ga472c99c1eb574eec1fc60231358939b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga472c99c1eb574eec1fc60231358939b2">UART_INT_CTS</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#gaf1373a27f10cfa43bd66421b22a0dc91">UART_IER_CTS_IT_MASK</a>)</td></tr>
<tr class="memdesc:ga472c99c1eb574eec1fc60231358939b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values for enabling/disabling the interrupts of UART.  <a href="group__CSL__UART__TOP__LEVEL.html#ga472c99c1eb574eec1fc60231358939b2">More...</a><br /></td></tr>
<tr class="separator:ga472c99c1eb574eec1fc60231358939b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352f83de58d46d6f15b4a1aad73e78b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga352f83de58d46d6f15b4a1aad73e78b6">UART_INT_RTS</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#ga6011e0774bb78f7f358e9270969aba86">UART_IER_RTS_IT_MASK</a>)</td></tr>
<tr class="separator:ga352f83de58d46d6f15b4a1aad73e78b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac986824d098d5e691c3a86a5496bee20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gac986824d098d5e691c3a86a5496bee20">UART_INT_XOFF</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#ga57f8ebce8c21da89ca97dfade1048eaa">UART_IER_XOFF_IT_MASK</a>)</td></tr>
<tr class="separator:gac986824d098d5e691c3a86a5496bee20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab119335cf7cbda7f5849b243d9383d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gab119335cf7cbda7f5849b243d9383d65">UART_INT_SLEEPMODE</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#gae300b1cb6749431315c3c51829b3bf6c">UART_IER_SLEEP_MODE_MASK</a>)</td></tr>
<tr class="separator:gab119335cf7cbda7f5849b243d9383d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7f6e5c5e5831ea0ca8771f0de27d06b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gad7f6e5c5e5831ea0ca8771f0de27d06b">UART_INT_MODEM_STAT</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#ga983dc547507fd4a485f50e33fc861080">UART_IER_MODEM_STS_IT_MASK</a>)</td></tr>
<tr class="separator:gad7f6e5c5e5831ea0ca8771f0de27d06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf95cbe7943d8308e39bd1dbaca4315b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaf95cbe7943d8308e39bd1dbaca4315b7">UART_INT_LINE_STAT</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#ga6b3b3f0bdab1137a68cfd178f2f4a5dd">UART_IER_LINE_STS_IT_MASK</a>)</td></tr>
<tr class="separator:gaf95cbe7943d8308e39bd1dbaca4315b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac493046dab97d570a487def7c4b90133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gac493046dab97d570a487def7c4b90133">UART_INT_THR</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#ga98de90cba220457f837e591aa65e9ca0">UART_IER_THR_IT_MASK</a>)</td></tr>
<tr class="separator:gac493046dab97d570a487def7c4b90133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9c06aaca4d8285b809827b44a24ebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga3c9c06aaca4d8285b809827b44a24ebc">UART_INT_RHR_CTI</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#ga6906d1b412283fb84b82ed2e03dd9967">UART_IER_RHR_IT_MASK</a>)</td></tr>
<tr class="separator:ga3c9c06aaca4d8285b809827b44a24ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eec6209a37c37926b7e46467b9706c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga9eec6209a37c37926b7e46467b9706c0">UART_INT2_RX_EMPTY</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#ga41a4f8d2162cdba5802a5af9ba4386c5">UART_IER2_EN_RXFIFO_EMPTY_MASK</a>)</td></tr>
<tr class="separator:ga9eec6209a37c37926b7e46467b9706c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05387b2f1de772d266561c4f30170024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga05387b2f1de772d266561c4f30170024">UART_INT2_TX_EMPTY</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#ga2497a448f3e408aa9f1ba436213287f4">UART_IER2_EN_TXFIFO_EMPTY_MASK</a>)</td></tr>
<tr class="separator:ga05387b2f1de772d266561c4f30170024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Values related to Line Status information.</div></td></tr>
<tr class="memitem:ga5531dd62b683cdd5802a51a5b2875e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga5531dd62b683cdd5802a51a5b2875e02">UART_FIFO_PE_FE_BI_DETECTED</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#ga58e7fa1eeba49f66c32e4217364d027d">UART_LSR_RX_FIFO_STS_MASK</a>)</td></tr>
<tr class="memdesc:ga5531dd62b683cdd5802a51a5b2875e02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values pertaining to UART Line Status information.  <a href="group__CSL__UART__TOP__LEVEL.html#ga5531dd62b683cdd5802a51a5b2875e02">More...</a><br /></td></tr>
<tr class="separator:ga5531dd62b683cdd5802a51a5b2875e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6dd2059347f86004eed9026140f23e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gac6dd2059347f86004eed9026140f23e5">UART_BREAK_DETECTED_ERROR</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#ga583ce5ceea66984e11c9c2f9a3889924">UART_LSR_RX_BI_MASK</a>)</td></tr>
<tr class="separator:gac6dd2059347f86004eed9026140f23e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d37ef27139eda65ba7e8da0fbf4c1cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga1d37ef27139eda65ba7e8da0fbf4c1cc">UART_FRAMING_ERROR</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#ga562fe93cb9899e2c341b707946164d6e">UART_LSR_RX_FE_MASK</a>)</td></tr>
<tr class="separator:ga1d37ef27139eda65ba7e8da0fbf4c1cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga946e3d317937e003d2057bf19e96dd1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga946e3d317937e003d2057bf19e96dd1d">UART_PARITY_ERROR</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#ga93ba3423c1244069728c6ce4d9c59e13">UART_LSR_RX_PE_MASK</a>)</td></tr>
<tr class="separator:ga946e3d317937e003d2057bf19e96dd1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3183177e3613d8785d8cc8516931beb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga3183177e3613d8785d8cc8516931beb6">UART_OVERRUN_ERROR</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#gaf7888404462cd8b0b699c5e3a448e40c">UART_LSR_RX_OE_MASK</a>)</td></tr>
<tr class="separator:ga3183177e3613d8785d8cc8516931beb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Values related to status of Interrupt souces.</div></td></tr>
<tr class="memitem:gaab5a3ff44e6032a4a3b6455c06ad9da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaab5a3ff44e6032a4a3b6455c06ad9da9">UART_INTID_MODEM_STAT</a></td></tr>
<tr class="memdesc:gaab5a3ff44e6032a4a3b6455c06ad9da9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values pertaining to status of UART Interrupt sources.  <a href="group__CSL__UART__TOP__LEVEL.html#gaab5a3ff44e6032a4a3b6455c06ad9da9">More...</a><br /></td></tr>
<tr class="separator:gaab5a3ff44e6032a4a3b6455c06ad9da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eb5a9d88a4609afc8f2ef8ac1c232d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga5eb5a9d88a4609afc8f2ef8ac1c232d5">UART_INTID_TX_THRES_REACH</a></td></tr>
<tr class="separator:ga5eb5a9d88a4609afc8f2ef8ac1c232d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad192aa0fbba1cc23c4eeb5f5274a0cb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gad192aa0fbba1cc23c4eeb5f5274a0cb6">UART_INTID_RX_THRES_REACH</a></td></tr>
<tr class="separator:gad192aa0fbba1cc23c4eeb5f5274a0cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f9b1021cd4a4da063855ad6a0e5f78b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga6f9b1021cd4a4da063855ad6a0e5f78b">UART_INTID_RX_LINE_STAT_ERROR</a></td></tr>
<tr class="separator:ga6f9b1021cd4a4da063855ad6a0e5f78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade5024077937c3e8933a400f42da11b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gade5024077937c3e8933a400f42da11b3">UART_INTID_CHAR_TIMEOUT</a></td></tr>
<tr class="separator:gade5024077937c3e8933a400f42da11b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab97bad0a2bb8b9bdf81818fed6677d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gab97bad0a2bb8b9bdf81818fed6677d83">UART_INTID_XOFF_SPEC_CHAR_DETECT</a></td></tr>
<tr class="separator:gab97bad0a2bb8b9bdf81818fed6677d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11309d06f6fc8d2528d6da05adf8780a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga11309d06f6fc8d2528d6da05adf8780a">UART_INTID_MODEM_SIG_STATE_CHANGE</a></td></tr>
<tr class="separator:ga11309d06f6fc8d2528d6da05adf8780a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc938e06ae87a22373c6b79801df1c9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gacc938e06ae87a22373c6b79801df1c9f">UART_INT_PENDING</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:gacc938e06ae87a22373c6b79801df1c9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values indicating the UART Interrupt pending status.  <a href="group__CSL__UART__TOP__LEVEL.html#gacc938e06ae87a22373c6b79801df1c9f">More...</a><br /></td></tr>
<tr class="separator:gacc938e06ae87a22373c6b79801df1c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b54752221f5cd871ce024fce0a75b79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga5b54752221f5cd871ce024fce0a75b79">UART_N0_INT_PENDING</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga5b54752221f5cd871ce024fce0a75b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Values pertaining to control of Enhanced Features.</div></td></tr>
<tr class="memitem:ga11ec0842605ed6cfe3be76352ed397bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga11ec0842605ed6cfe3be76352ed397bc">UART_AUTO_CTS_ENABLE</a></td></tr>
<tr class="memdesc:ga11ec0842605ed6cfe3be76352ed397bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values for controlling Auto-CTS and Auto-RTS features.  <a href="group__CSL__UART__TOP__LEVEL.html#ga11ec0842605ed6cfe3be76352ed397bc">More...</a><br /></td></tr>
<tr class="separator:ga11ec0842605ed6cfe3be76352ed397bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4847741a89b10bc614401271d2ca48b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gab4847741a89b10bc614401271d2ca48b">UART_AUTO_CTS_DISABLE</a></td></tr>
<tr class="separator:gab4847741a89b10bc614401271d2ca48b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c0bbda641a405acccdde2a6f4c392b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga2c0bbda641a405acccdde2a6f4c392b0">UART_AUTO_RTS_ENABLE</a></td></tr>
<tr class="separator:ga2c0bbda641a405acccdde2a6f4c392b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca48470a2e8b0ab7bb5414fc4444c6f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaca48470a2e8b0ab7bb5414fc4444c6f5">UART_AUTO_RTS_DISABLE</a></td></tr>
<tr class="separator:gaca48470a2e8b0ab7bb5414fc4444c6f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8125b3fe1ef70c5119c3f4a465de4647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga8125b3fe1ef70c5119c3f4a465de4647">UART_SPECIAL_CHAR_DETECT_ENABLE</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#ga1c94ee2722a1e97b9af92147d8a35d31">UART_EFR_SPECIAL_CHAR_DETECT_MASK</a>)</td></tr>
<tr class="memdesc:ga8125b3fe1ef70c5119c3f4a465de4647"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values to enable/disable detection of Special Character.  <a href="group__CSL__UART__TOP__LEVEL.html#ga8125b3fe1ef70c5119c3f4a465de4647">More...</a><br /></td></tr>
<tr class="separator:ga8125b3fe1ef70c5119c3f4a465de4647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaea1a23511c597bb1feb5dbbb4ef771f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaaea1a23511c597bb1feb5dbbb4ef771f">UART_SPECIAL_CHAR_DETECT_DISABLE</a></td></tr>
<tr class="separator:gaaea1a23511c597bb1feb5dbbb4ef771f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9d3d9c8c923ee3a0dd9a89a996c571d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gac9d3d9c8c923ee3a0dd9a89a996c571d">UART_NO_SOFTWARE_FLOW_CONTROL</a></td></tr>
<tr class="memdesc:gac9d3d9c8c923ee3a0dd9a89a996c571d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values to configure the options for Software Flow Control.  <a href="group__CSL__UART__TOP__LEVEL.html#gac9d3d9c8c923ee3a0dd9a89a996c571d">More...</a><br /></td></tr>
<tr class="separator:gac9d3d9c8c923ee3a0dd9a89a996c571d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69135613ebd20e242ba3e56f83941cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga69135613ebd20e242ba3e56f83941cc4">UART_TX_RX_XON1_XOFF1</a></td></tr>
<tr class="separator:ga69135613ebd20e242ba3e56f83941cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b409ab19686a9eba8ecea6ad48c3b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gad6b409ab19686a9eba8ecea6ad48c3b4">UART_TX_RX_XON2_XOFF2</a></td></tr>
<tr class="separator:gad6b409ab19686a9eba8ecea6ad48c3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c12a3c3e74c3d046b881677c5a7ed56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga9c12a3c3e74c3d046b881677c5a7ed56">UART_TX_RX_XON1_XOFF1_XON2_XOFF2</a></td></tr>
<tr class="separator:ga9c12a3c3e74c3d046b881677c5a7ed56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf797418b9e57efb12484b59275036ad2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaf797418b9e57efb12484b59275036ad2">UART_NO_HARDWARE_FLOW_CONTROL</a>&#160;&#160;&#160;<a class="el" href="group__CSL__HW__UART.html#gab3fe6a79b385f3aaffbdb81e84ca371c">UART_EFR_HW_NO_FLOW_CONTROL_VALUE</a></td></tr>
<tr class="separator:gaf797418b9e57efb12484b59275036ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0edfa36cc2d2c214856d79afd156e18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gae0edfa36cc2d2c214856d79afd156e18">UART_RTS_ENABLE</a>&#160;&#160;&#160;UART_EFR_HW_ENABLE_RTS_VALUE</td></tr>
<tr class="separator:gae0edfa36cc2d2c214856d79afd156e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce79bc6e6a5fc2962ec47ce0705d167"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga6ce79bc6e6a5fc2962ec47ce0705d167">UART_CTS_ENABLE</a>&#160;&#160;&#160;UART_EFR_HW_ENALE_CTS_VALUE</td></tr>
<tr class="separator:ga6ce79bc6e6a5fc2962ec47ce0705d167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga433c8fe54a023f1db385f59642de4abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga433c8fe54a023f1db385f59642de4abc">UART_RTS_CTS_ENABLE</a>&#160;&#160;&#160;<a class="el" href="group__CSL__HW__UART.html#ga2c595f6612f4c39870ff0812652efb7e">UART_EFR_HW_ENABLE_RTS_CTS_FLOW_CONTROL_VALUE</a></td></tr>
<tr class="separator:ga433c8fe54a023f1db385f59642de4abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Values corresponding to Mode Definition Register 2(MDR2).</div></td></tr>
<tr class="memitem:ga519ab82567e3fce5d45d3eca787c1070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga519ab82567e3fce5d45d3eca787c1070">UART_PULSE_NORMAL</a></td></tr>
<tr class="memdesc:ga519ab82567e3fce5d45d3eca787c1070"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values to enable/disable Pulse shaping for UART.  <a href="group__CSL__UART__TOP__LEVEL.html#ga519ab82567e3fce5d45d3eca787c1070">More...</a><br /></td></tr>
<tr class="separator:ga519ab82567e3fce5d45d3eca787c1070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3300ffd49461aa398e4c839501b11ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gab3300ffd49461aa398e4c839501b11ae">UART_PULSE_SHAPING</a></td></tr>
<tr class="separator:gab3300ffd49461aa398e4c839501b11ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Values corresponding to Mode Definition Register 3(MDR3).</div></td></tr>
<tr class="memitem:gaa4677c53dba2d46c0e7417164a075ea5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaa4677c53dba2d46c0e7417164a075ea5">UART_TX_DMA_THRESHOLD_64</a></td></tr>
<tr class="memdesc:gaa4677c53dba2d46c0e7417164a075ea5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values used to control the method of setting the TX DMA Threshold value.  <a href="group__CSL__UART__TOP__LEVEL.html#gaa4677c53dba2d46c0e7417164a075ea5">More...</a><br /></td></tr>
<tr class="separator:gaa4677c53dba2d46c0e7417164a075ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54d04d89769f1159dc68e75ba737571f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga54d04d89769f1159dc68e75ba737571f">UART_TX_DMA_THRESHOLD_REG</a></td></tr>
<tr class="separator:ga54d04d89769f1159dc68e75ba737571f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Macros related to control and status of Modem Signals.</div></td></tr>
<tr class="memitem:gaef2863c8e142b4d33b1c3cb57474bae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaef2863c8e142b4d33b1c3cb57474bae1">UART_XON_ANY_ENABLE</a></td></tr>
<tr class="memdesc:gaef2863c8e142b4d33b1c3cb57474bae1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values to enable/disable XON any feature.  <a href="group__CSL__UART__TOP__LEVEL.html#gaef2863c8e142b4d33b1c3cb57474bae1">More...</a><br /></td></tr>
<tr class="separator:gaef2863c8e142b4d33b1c3cb57474bae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83fe1f42257a227f807bdd993ffcf1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga83fe1f42257a227f807bdd993ffcf1ce">UART_XON_ANY_DISABLE</a></td></tr>
<tr class="separator:ga83fe1f42257a227f807bdd993ffcf1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga774b626502e91959dd0820946ab014eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga774b626502e91959dd0820946ab014eb">UART_LOOPBACK_MODE_ENABLE</a></td></tr>
<tr class="memdesc:ga774b626502e91959dd0820946ab014eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values to enable/disable Loopback mode of operation.  <a href="group__CSL__UART__TOP__LEVEL.html#ga774b626502e91959dd0820946ab014eb">More...</a><br /></td></tr>
<tr class="separator:ga774b626502e91959dd0820946ab014eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e2bddc559399295854f3a3e0705bfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga34e2bddc559399295854f3a3e0705bfb">UART_LOOPBACK_MODE_DISABLE</a></td></tr>
<tr class="separator:ga34e2bddc559399295854f3a3e0705bfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf89d2df567a0d4382ed8610caeca38ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaf89d2df567a0d4382ed8610caeca38ba">UART_DCD_CONTROL</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#ga995f483a97cc5d2e394f50f5f8d9739a">UART_MCR_CD_STS_CH_MASK</a>)</td></tr>
<tr class="memdesc:gaf89d2df567a0d4382ed8610caeca38ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros used to force the Modem Control lines to active/inactive states.  <a href="group__CSL__UART__TOP__LEVEL.html#gaf89d2df567a0d4382ed8610caeca38ba">More...</a><br /></td></tr>
<tr class="separator:gaf89d2df567a0d4382ed8610caeca38ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6ecded7555d1afeb08963159ceb6c05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gab6ecded7555d1afeb08963159ceb6c05">UART_RI_CONTROL</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#ga6c25dbde734b9565b33af09efb9c1efc">UART_MCR_RI_STS_CH_MASK</a>)</td></tr>
<tr class="separator:gab6ecded7555d1afeb08963159ceb6c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada54ade060a7de6ac08dfd224541badb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gada54ade060a7de6ac08dfd224541badb">UART_RTS_CONTROL</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#gaf399de9587997b68268140134ce4eb13">UART_MCR_RTS_MASK</a>)</td></tr>
<tr class="separator:gada54ade060a7de6ac08dfd224541badb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4fb3b3cd0a516b36ae0457fdd0052df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gac4fb3b3cd0a516b36ae0457fdd0052df">UART_DTR_CONTROL</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#ga356311ff63b1fb49e672e15cd51d0011">UART_MCR_DTR_MASK</a>)</td></tr>
<tr class="separator:gac4fb3b3cd0a516b36ae0457fdd0052df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d7e27fd84a166543dbc6a9e2a52545b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga9d7e27fd84a166543dbc6a9e2a52545b">UART_DCD_VALUE</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#gabac52d974770c62086c3b536785b4ece">UART_MSR_NCD_STS_MASK</a>)</td></tr>
<tr class="memdesc:ga9d7e27fd84a166543dbc6a9e2a52545b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values that indicate the values on Modem Control lines.  <a href="group__CSL__UART__TOP__LEVEL.html#ga9d7e27fd84a166543dbc6a9e2a52545b">More...</a><br /></td></tr>
<tr class="separator:ga9d7e27fd84a166543dbc6a9e2a52545b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2340e8dc4314064dc600e39e48b7260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gac2340e8dc4314064dc600e39e48b7260">UART_RI_VALUE</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#gab595e2f757dd15c66552e5e7ec06bceb">UART_MSR_NRI_STS_MASK</a>)</td></tr>
<tr class="separator:gac2340e8dc4314064dc600e39e48b7260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4cc55322fc8ae3985c2641db03039c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gab4cc55322fc8ae3985c2641db03039c0">UART_DSR_VALUE</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#ga8898ff9a8f4f33910b296fa6e1190281">UART_MSR_NDSR_STS_MASK</a>)</td></tr>
<tr class="separator:gab4cc55322fc8ae3985c2641db03039c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa8c7a4385acba903c1a9297ce77e3f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gafa8c7a4385acba903c1a9297ce77e3f3">UART_CTS_VALUE</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#ga122012b5c024d726b29d2356dd96bd3b">UART_MSR_NCTS_STS_MASK</a>)</td></tr>
<tr class="separator:gafa8c7a4385acba903c1a9297ce77e3f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0bd1d9d5e30d18df3eb43b5d7560fe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gac0bd1d9d5e30d18df3eb43b5d7560fe7">UART_DCD_STS_CHANGED</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#ga12544aab1b58dd0b241f898b53713114">UART_MSR_DCD_STS_MASK</a>)</td></tr>
<tr class="memdesc:gac0bd1d9d5e30d18df3eb43b5d7560fe7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values used to detect the changes in Modem Control lines.  <a href="group__CSL__UART__TOP__LEVEL.html#gac0bd1d9d5e30d18df3eb43b5d7560fe7">More...</a><br /></td></tr>
<tr class="separator:gac0bd1d9d5e30d18df3eb43b5d7560fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa69955740d57094d086f50f0dbd85e1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaa69955740d57094d086f50f0dbd85e1a">UART_RI_STS_CHANGED</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#gafc0d84f3e3b748441943bdb6d05c1ab3">UART_MSR_RI_STS_MASK</a>)</td></tr>
<tr class="separator:gaa69955740d57094d086f50f0dbd85e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9929f3b07decac3b2ad8ce3f12f40762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga9929f3b07decac3b2ad8ce3f12f40762">UART_DSR_STS_CHANGED</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#gae6c36ad3bf89ed84b0ef5fcc55abe3b0">UART_MSR_DSR_STS_MASK</a>)</td></tr>
<tr class="separator:ga9929f3b07decac3b2ad8ce3f12f40762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fcb4345a5aced37e3c66056a15e3a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga7fcb4345a5aced37e3c66056a15e3a63">UART_CTS_STS_CHANGED</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#gac78396e2924ad2ace2f3928ce59788d4">UART_MSR_CTS_STS_MASK</a>)</td></tr>
<tr class="separator:ga7fcb4345a5aced37e3c66056a15e3a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Values related to the control and status of Supplementary registers.</div></td></tr>
<tr class="memitem:ga4ab029e595b4f98e049eb5a17609531e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga4ab029e595b4f98e049eb5a17609531e">UART_RX_TRIG_LVL_GRAN_1_DISABLE</a></td></tr>
<tr class="memdesc:ga4ab029e595b4f98e049eb5a17609531e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values used to enable/disable a granularity of 1 for TX and RX FIFO triggerlevels.  <a href="group__CSL__UART__TOP__LEVEL.html#ga4ab029e595b4f98e049eb5a17609531e">More...</a><br /></td></tr>
<tr class="separator:ga4ab029e595b4f98e049eb5a17609531e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76ab0057b2930922d10a71df49a81bce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga76ab0057b2930922d10a71df49a81bce">UART_RX_TRIG_LVL_GRAN_1_ENABLE</a></td></tr>
<tr class="separator:ga76ab0057b2930922d10a71df49a81bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae26361966d1376db8cb33d0537116ed4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gae26361966d1376db8cb33d0537116ed4">UART_TX_TRIG_LVL_GRAN_1_DISABLE</a></td></tr>
<tr class="separator:gae26361966d1376db8cb33d0537116ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe885aa39fe88149da10fbc2130d6bfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gafe885aa39fe88149da10fbc2130d6bfd">UART_TX_FIFO_LVL_GRAN_1_ENABLE</a></td></tr>
<tr class="separator:gafe885aa39fe88149da10fbc2130d6bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad984b57494758e954ef83728f11ceb4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gad984b57494758e954ef83728f11ceb4e">UART_DSRn_INT_DISABLE</a></td></tr>
<tr class="memdesc:gad984b57494758e954ef83728f11ceb4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value used to enable/disable DSRn interrupt.  <a href="group__CSL__UART__TOP__LEVEL.html#gad984b57494758e954ef83728f11ceb4e">More...</a><br /></td></tr>
<tr class="separator:gad984b57494758e954ef83728f11ceb4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f45ac2499161cc1778427bb67289722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga4f45ac2499161cc1778427bb67289722">UART_DSRn_INT_ENABLE</a></td></tr>
<tr class="separator:ga4f45ac2499161cc1778427bb67289722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5877bbe5ad83c6e401080afb2fcb20cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga5877bbe5ad83c6e401080afb2fcb20cb">UART_RX_CTS_DSR_WAKEUP_DISABLE</a></td></tr>
<tr class="memdesc:ga5877bbe5ad83c6e401080afb2fcb20cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values to control the module Wake-Up rights for RX, CTSn and DSRn pins.  <a href="group__CSL__UART__TOP__LEVEL.html#ga5877bbe5ad83c6e401080afb2fcb20cb">More...</a><br /></td></tr>
<tr class="separator:ga5877bbe5ad83c6e401080afb2fcb20cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0c645486f0c5b96e8ec01f39b5e1ec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaa0c645486f0c5b96e8ec01f39b5e1ec0">UART_RX_CTS_DSR_WAKEUP_ENABLE</a></td></tr>
<tr class="separator:gaa0c645486f0c5b96e8ec01f39b5e1ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa79d920d492a5edbe7d9d88eb2d41cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaa79d920d492a5edbe7d9d88eb2d41cae">UART_THR_INT_NORMAL</a></td></tr>
<tr class="memdesc:gaa79d920d492a5edbe7d9d88eb2d41cae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values to control the THR interrupt modes.  <a href="group__CSL__UART__TOP__LEVEL.html#gaa79d920d492a5edbe7d9d88eb2d41cae">More...</a><br /></td></tr>
<tr class="separator:gaa79d920d492a5edbe7d9d88eb2d41cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef8190688763233879b5d8752980bc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaef8190688763233879b5d8752980bc75">UART_THR_INT_FIFO_TSR_EMPTY</a></td></tr>
<tr class="separator:gaef8190688763233879b5d8752980bc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a5d4dabb877c0c690117b511b3b17ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga6a5d4dabb877c0c690117b511b3b17ba">UART_DMA_CNTR_NO_RESET_FIFO_RESET</a></td></tr>
<tr class="memdesc:ga6a5d4dabb877c0c690117b511b3b17ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values to control the DMA counter reset features.  <a href="group__CSL__UART__TOP__LEVEL.html#ga6a5d4dabb877c0c690117b511b3b17ba">More...</a><br /></td></tr>
<tr class="separator:ga6a5d4dabb877c0c690117b511b3b17ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd5e3ed186f6876efbc57e42cc1ba773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gabd5e3ed186f6876efbc57e42cc1ba773">UART_DMA_CNTR_RESET_FIFO_RESET</a></td></tr>
<tr class="separator:gabd5e3ed186f6876efbc57e42cc1ba773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf219694c6a93ca83f85e92a8462f5975"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaf219694c6a93ca83f85e92a8462f5975">UART_RX_CTS_DSR_NO_FALL_EDGE</a></td></tr>
<tr class="memdesc:gaf219694c6a93ca83f85e92a8462f5975"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values indicating the Falling edge status on RX, CTSn and DSRn pins.  <a href="group__CSL__UART__TOP__LEVEL.html#gaf219694c6a93ca83f85e92a8462f5975">More...</a><br /></td></tr>
<tr class="separator:gaf219694c6a93ca83f85e92a8462f5975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4e8a506b6144db5b4e965ef10a3e989"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gad4e8a506b6144db5b4e965ef10a3e989">UART_RX_CTS_DSR_FALL_EDGE</a></td></tr>
<tr class="separator:gad4e8a506b6144db5b4e965ef10a3e989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a4363dbbfd950a9cd28c131be032f47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga4a4363dbbfd950a9cd28c131be032f47">UART_TX_FIFO_NOT_FULL</a></td></tr>
<tr class="memdesc:ga4a4363dbbfd950a9cd28c131be032f47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values indicating the filled status of TX FIFO.  <a href="group__CSL__UART__TOP__LEVEL.html#ga4a4363dbbfd950a9cd28c131be032f47">More...</a><br /></td></tr>
<tr class="separator:ga4a4363dbbfd950a9cd28c131be032f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga419f4ec8962fb682c7502ef75f8cc86d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga419f4ec8962fb682c7502ef75f8cc86d">UART_TX_FIFO_FULL</a></td></tr>
<tr class="separator:ga419f4ec8962fb682c7502ef75f8cc86d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Values related to Auxilliary Control Register(ACREG).</div></td></tr>
<tr class="memitem:gae905f407e6becfe438ec4fafa5bbb7df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gae905f407e6becfe438ec4fafa5bbb7df">UART_SD_PIN_LOW</a></td></tr>
<tr class="memdesc:gae905f407e6becfe438ec4fafa5bbb7df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values to set/clear the SD pin.  <a href="group__CSL__UART__TOP__LEVEL.html#gae905f407e6becfe438ec4fafa5bbb7df">More...</a><br /></td></tr>
<tr class="separator:gae905f407e6becfe438ec4fafa5bbb7df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f35b07e6b53e23bfc61a1516e3c5c30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga0f35b07e6b53e23bfc61a1516e3c5c30">UART_SD_PIN_HIGH</a></td></tr>
<tr class="separator:ga0f35b07e6b53e23bfc61a1516e3c5c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Values controlling System Configuration functions.</div></td></tr>
<tr class="memitem:ga2eb85703cc753078ae4c464e1be8cabd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga2eb85703cc753078ae4c464e1be8cabd">UART_IDLEMODE_FORCE_IDLE</a></td></tr>
<tr class="memdesc:ga2eb85703cc753078ae4c464e1be8cabd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values controlling Power Management Request/Acknowledgement modes.  <a href="group__CSL__UART__TOP__LEVEL.html#ga2eb85703cc753078ae4c464e1be8cabd">More...</a><br /></td></tr>
<tr class="separator:ga2eb85703cc753078ae4c464e1be8cabd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbcd9524f76454378a569c017577b16a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gafbcd9524f76454378a569c017577b16a">UART_IDLEMODE_NO_IDLE</a></td></tr>
<tr class="separator:gafbcd9524f76454378a569c017577b16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ff2f69e5eb2fe6482d0db117d79ac7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga0ff2f69e5eb2fe6482d0db117d79ac7c">UART_IDLEMODE_SMART_IDLE</a></td></tr>
<tr class="separator:ga0ff2f69e5eb2fe6482d0db117d79ac7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09eb8ac57ce127b92168b010c8be992e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga09eb8ac57ce127b92168b010c8be992e">UART_IDLEMODE_SMART_IDLE_WAKEUP</a></td></tr>
<tr class="separator:ga09eb8ac57ce127b92168b010c8be992e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1614898bf58ec93cb77bfaa361f3975"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gae1614898bf58ec93cb77bfaa361f3975">UART_WAKEUP_ENABLE</a></td></tr>
<tr class="memdesc:gae1614898bf58ec93cb77bfaa361f3975"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values enabling/disabling WakeUp capability.  <a href="group__CSL__UART__TOP__LEVEL.html#gae1614898bf58ec93cb77bfaa361f3975">More...</a><br /></td></tr>
<tr class="separator:gae1614898bf58ec93cb77bfaa361f3975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8feff9c34736cef9fd3a3c43b8e5d2d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga8feff9c34736cef9fd3a3c43b8e5d2d9">UART_WAKEUP_DISABLE</a></td></tr>
<tr class="separator:ga8feff9c34736cef9fd3a3c43b8e5d2d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga364723356a432287d9b786fa13231304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga364723356a432287d9b786fa13231304">UART_AUTO_IDLE_MODE_ENABLE</a></td></tr>
<tr class="memdesc:ga364723356a432287d9b786fa13231304"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values to enable /disable Autoidle mode.  <a href="group__CSL__UART__TOP__LEVEL.html#ga364723356a432287d9b786fa13231304">More...</a><br /></td></tr>
<tr class="separator:ga364723356a432287d9b786fa13231304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa85251d3e0f99195ff78e3c5b45d0e7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaa85251d3e0f99195ff78e3c5b45d0e7f">UART_AUTO_IDLE_MODE_DISABLE</a></td></tr>
<tr class="separator:gaa85251d3e0f99195ff78e3c5b45d0e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Values configuring Wake-up modes for the UART in Wake-Up Enable</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Register. </p>
</div></td></tr>
<tr class="memitem:gab870bc314a868536a0de8872f2b49ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gab870bc314a868536a0de8872f2b49ed3">UART_WAKEUP_TX_INTERRUPT</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#gad28918b9e789a01257a04fbc84bcf445">UART_WER_EVENT_7_TX_WAKEUP_EN_MASK</a>)</td></tr>
<tr class="memdesc:gab870bc314a868536a0de8872f2b49ed3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values that enable/disable Wake-Up generation ability for various signals.  <a href="group__CSL__UART__TOP__LEVEL.html#gab870bc314a868536a0de8872f2b49ed3">More...</a><br /></td></tr>
<tr class="separator:gab870bc314a868536a0de8872f2b49ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab54bde57bfc1265148dd86399b15e278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gab54bde57bfc1265148dd86399b15e278">UART_WAKEUP_RLS_INTERRUPT</a></td></tr>
<tr class="separator:gab54bde57bfc1265148dd86399b15e278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac120c2aadcccd8ab51d0393a13112993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gac120c2aadcccd8ab51d0393a13112993">UART_WAKEUP_RHR_INTERRUPT</a></td></tr>
<tr class="separator:gac120c2aadcccd8ab51d0393a13112993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bac3e114ccf67122bb2c6a5d6e54b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga0bac3e114ccf67122bb2c6a5d6e54b83">UART_WAKEUP_RX_ACTIVITY</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#ga54a35d9c1d783582afc2d29eeb87f0eb">UART_WER_EVENT_4_RX_ACTIVITY_MASK</a>)</td></tr>
<tr class="separator:ga0bac3e114ccf67122bb2c6a5d6e54b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f95072729d5b48f090d6c64283ed446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga6f95072729d5b48f090d6c64283ed446">UART_WAKEUP_DCD_ACTIVITY</a></td></tr>
<tr class="separator:ga6f95072729d5b48f090d6c64283ed446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cb2d34e494bb1649d207c63131a614f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga7cb2d34e494bb1649d207c63131a614f">UART_WAKEUP_RI_ACTIVITY</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#gae2ee573e6ba46aa711c0666b8ea4c39a">UART_WER_EVENT_2_RI_ACTIVITY_MASK</a>)</td></tr>
<tr class="separator:ga7cb2d34e494bb1649d207c63131a614f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga313deab4ec3bdb300e22d1ab35fc5959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga313deab4ec3bdb300e22d1ab35fc5959">UART_WAKEUP_DSR_ACTIVITY</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#gaeb46413e631c8eaef74cdc7238e25930">UART_WER_EVENT_1_DSR_ACTIVITY_MASK</a>)</td></tr>
<tr class="separator:ga313deab4ec3bdb300e22d1ab35fc5959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga609ac831fd797fc7493419891eb26788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga609ac831fd797fc7493419891eb26788">UART_WAKEUP_CTS_ACTIVITY</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#ga5e664f02035b403d40eb977cb3f37f09">UART_WER_EVENT_0_CTS_ACTIVITY_MASK</a>)</td></tr>
<tr class="separator:ga609ac831fd797fc7493419891eb26788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Values indicating the line characteristics of UART Autobauding mode</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>communication. </p>
</div></td></tr>
<tr class="memitem:ga38dc3347c0f75f2d89a68ece091fdd3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga38dc3347c0f75f2d89a68ece091fdd3c">UART_AUTOBAUD_NO_PARITY</a></td></tr>
<tr class="memdesc:ga38dc3347c0f75f2d89a68ece091fdd3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values indicating the parity in UART Autobauding mode.  <a href="group__CSL__UART__TOP__LEVEL.html#ga38dc3347c0f75f2d89a68ece091fdd3c">More...</a><br /></td></tr>
<tr class="separator:ga38dc3347c0f75f2d89a68ece091fdd3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b0b055c30b5214ae84a3f07ff794995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga4b0b055c30b5214ae84a3f07ff794995">UART_AUTOBAUD_PARITY_SPACE</a></td></tr>
<tr class="separator:ga4b0b055c30b5214ae84a3f07ff794995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae87331f19d61aaff0af6d3cd37f8953f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gae87331f19d61aaff0af6d3cd37f8953f">UART_AUTOBAUD_EVEN_PARITY</a></td></tr>
<tr class="separator:gae87331f19d61aaff0af6d3cd37f8953f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fe65bad5d14892d5b39f1e694f7f5ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga6fe65bad5d14892d5b39f1e694f7f5ba">UART_AUTOBAUD_ODD_PARITY</a></td></tr>
<tr class="separator:ga6fe65bad5d14892d5b39f1e694f7f5ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga058b22d4052e3fac2d9f7beda95a857f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga058b22d4052e3fac2d9f7beda95a857f">UART_AUTOBAUD_CHAR_LENGTH_7</a></td></tr>
<tr class="memdesc:ga058b22d4052e3fac2d9f7beda95a857f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values indicating the word length in UART Autobaud mode.  <a href="group__CSL__UART__TOP__LEVEL.html#ga058b22d4052e3fac2d9f7beda95a857f">More...</a><br /></td></tr>
<tr class="separator:ga058b22d4052e3fac2d9f7beda95a857f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1d48ac22da33895c25f1130be97864f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaa1d48ac22da33895c25f1130be97864f">UART_AUTOBAUD_CHAR_LENGTH_8</a></td></tr>
<tr class="separator:gaa1d48ac22da33895c25f1130be97864f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dabd7475ebdbf60c95d122f1c5aa35a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga4dabd7475ebdbf60c95d122f1c5aa35a">UART_AUTOBAUD_NO_SPEED_IDEN</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#gaf01f3c1d0d8a255469e5b0b05501eee0">UART_UASR_SPEED_SPEED_VALUE_0</a>)</td></tr>
<tr class="memdesc:ga4dabd7475ebdbf60c95d122f1c5aa35a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values indicating the baud rate in UART Autobaud mode.  <a href="group__CSL__UART__TOP__LEVEL.html#ga4dabd7475ebdbf60c95d122f1c5aa35a">More...</a><br /></td></tr>
<tr class="separator:ga4dabd7475ebdbf60c95d122f1c5aa35a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e1a4bc03a73255ffa7f1157d162b01c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga0e1a4bc03a73255ffa7f1157d162b01c">UART_AUTOBAUD_SPEED_115200</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#gab85c64c5bf4ec9129daf6aa938c86c37">UART_UASR_SPEED_SPEED_VALUE_1</a>)</td></tr>
<tr class="separator:ga0e1a4bc03a73255ffa7f1157d162b01c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb261524920f8bde7dd649537f9294ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gadb261524920f8bde7dd649537f9294ab">UART_AUTOBAUD_SPEED_57600</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#ga3b99fed6d283debc51ce8a1e1b7d6705">UART_UASR_SPEED_SPEED_VALUE_2</a>)</td></tr>
<tr class="separator:gadb261524920f8bde7dd649537f9294ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa595c3d6c8e551cd9ee1fe18dc92cc40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaa595c3d6c8e551cd9ee1fe18dc92cc40">UART_AUTOBAUD_SPEED_38400</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#ga28f87d52cce4956c1eb5325c707fae5b">UART_UASR_SPEED_SPEED_VALUE_3</a>)</td></tr>
<tr class="separator:gaa595c3d6c8e551cd9ee1fe18dc92cc40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf45d0cc72de05a2e22a309c1763bde6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gadf45d0cc72de05a2e22a309c1763bde6">UART_AUTOBAUD_SPEED_28800</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#gae99fdf569d0b136995dd8d92105751c0">UART_UASR_SPEED_SPEED_VALUE_4</a>)</td></tr>
<tr class="separator:gadf45d0cc72de05a2e22a309c1763bde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd71c6b937f3f3793b92fd800156307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga7cd71c6b937f3f3793b92fd800156307">UART_AUTOBAUD_SPEED_19200</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#gac6a3cfb990c91af2937995d6772ef7aa">UART_UASR_SPEED_SPEED_VALUE_5</a>)</td></tr>
<tr class="separator:ga7cd71c6b937f3f3793b92fd800156307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga829e3e18307d66dc532a258e6f0377b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga829e3e18307d66dc532a258e6f0377b8">UART_AUTOBAUD_SPEED_14400</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#ga3315aa666c610afd0976e9f0a677fd0b">UART_UASR_SPEED_SPEED_VALUE_6</a>)</td></tr>
<tr class="separator:ga829e3e18307d66dc532a258e6f0377b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f761f2ddeafccd0ffc6800dd6d1fca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga9f761f2ddeafccd0ffc6800dd6d1fca3">UART_AUTOBAUD_SPEED_9600</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#ga1354686582a20fb5aa4894099e4ea0e9">UART_UASR_SPEED_SPEED_VALUE_7</a>)</td></tr>
<tr class="separator:ga9f761f2ddeafccd0ffc6800dd6d1fca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9fa2697950198d8c874156df05765aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gab9fa2697950198d8c874156df05765aa">UART_AUTOBAUD_SPEED_4800</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#ga549bc2f3560ced6b56a11d757cff2d3a">UART_UASR_SPEED_SPEED_VALUE_8</a>)</td></tr>
<tr class="separator:gab9fa2697950198d8c874156df05765aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebce5fb95fefa4fd40e09c70b096d94d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaebce5fb95fefa4fd40e09c70b096d94d">UART_AUTOBAUD_SPEED_2400</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#gaef2bd367f2d7fce67158a0ae833383cc">UART_UASR_SPEED_SPEED_VALUE_9</a>)</td></tr>
<tr class="separator:gaebce5fb95fefa4fd40e09c70b096d94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea66cb936ca685cc88e9fec7d668ccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gadea66cb936ca685cc88e9fec7d668ccf">UART_AUTOBAUD_SPEED_1200</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__UART.html#ga90b112ab7c1efad37a500659642e6521">UART_UASR_SPEED_SPEED_VALUE_10</a>)</td></tr>
<tr class="separator:gadea66cb936ca685cc88e9fec7d668ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Miscellaneous macros.</div></td></tr>
<tr class="memitem:ga211f8d46dc4ea8725cd1f8513e7dfd5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga211f8d46dc4ea8725cd1f8513e7dfd5e">UART_TRIG_LVL_GRANULARITY_4</a>&#160;&#160;&#160;((uint32_t) 0x0000U)</td></tr>
<tr class="memdesc:ga211f8d46dc4ea8725cd1f8513e7dfd5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values used to choose the trigger level granularity.  <a href="group__CSL__UART__TOP__LEVEL.html#ga211f8d46dc4ea8725cd1f8513e7dfd5e">More...</a><br /></td></tr>
<tr class="separator:ga211f8d46dc4ea8725cd1f8513e7dfd5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85d7511269e304782b832c1f453db456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga85d7511269e304782b832c1f453db456">UART_TRIG_LVL_GRANULARITY_1</a>&#160;&#160;&#160;((uint32_t) 0x0001U)</td></tr>
<tr class="separator:ga85d7511269e304782b832c1f453db456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f2a3366b48ee03e808dd7d6a3c2623a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga8f2a3366b48ee03e808dd7d6a3c2623a">UART_REG_CONFIG_MODE_A</a>&#160;&#160;&#160;(uint32_t) (0x0080)</td></tr>
<tr class="memdesc:ga8f2a3366b48ee03e808dd7d6a3c2623a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values to be used while switching between register configuration modes.  <a href="group__CSL__UART__TOP__LEVEL.html#ga8f2a3366b48ee03e808dd7d6a3c2623a">More...</a><br /></td></tr>
<tr class="separator:ga8f2a3366b48ee03e808dd7d6a3c2623a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga804955392185adcb7405a8a8cfc10a54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga804955392185adcb7405a8a8cfc10a54">UART_REG_CONFIG_MODE_B</a>&#160;&#160;&#160;(uint32_t) (0x00BF)</td></tr>
<tr class="separator:ga804955392185adcb7405a8a8cfc10a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f089a45540b5d353ce27c04defc9b59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga1f089a45540b5d353ce27c04defc9b59">UART_REG_OPERATIONAL_MODE</a>&#160;&#160;&#160;(uint32_t) (0x007F)</td></tr>
<tr class="separator:ga1f089a45540b5d353ce27c04defc9b59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28303e3a04d97c5c746742ca593cc556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga28303e3a04d97c5c746742ca593cc556">UART_FIFO_CONFIG</a>(txGra,  rxGra,  txTrig,  rxTrig,  txClr,  rxClr,  dmaEnPath,  dmaMode)</td></tr>
<tr class="memdesc:ga28303e3a04d97c5c746742ca593cc556"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parameterized macro to configure the FIFO settings.  <a href="group__CSL__UART__TOP__LEVEL.html#ga28303e3a04d97c5c746742ca593cc556">More...</a><br /></td></tr>
<tr class="separator:ga28303e3a04d97c5c746742ca593cc556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae86ab5a598928feadf002efaa87f0197"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gae86ab5a598928feadf002efaa87f0197">UART_FCR_PROGRAM</a>(rxFIFOTrig,  txFIFOTrig,  dmaMode,  txClr,  rxClr,  fifoEn)</td></tr>
<tr class="memdesc:gae86ab5a598928feadf002efaa87f0197"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parameterized macro used to determine a value to be written to FCR.  <a href="group__CSL__UART__TOP__LEVEL.html#gae86ab5a598928feadf002efaa87f0197">More...</a><br /></td></tr>
<tr class="separator:gae86ab5a598928feadf002efaa87f0197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69c2fb0c5dd7f753c9876a0762bc6883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga69c2fb0c5dd7f753c9876a0762bc6883">UART_FIFO_CONFIG_TXGRA</a>&#160;&#160;&#160;((uint32_t) 0xFU &lt;&lt; 26)</td></tr>
<tr class="separator:ga69c2fb0c5dd7f753c9876a0762bc6883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac23cc476382b8233633eb93f5d1f34bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gac23cc476382b8233633eb93f5d1f34bf">UART_FIFO_CONFIG_RXGRA</a>&#160;&#160;&#160;((uint32_t) 0xFU &lt;&lt; 22)</td></tr>
<tr class="separator:gac23cc476382b8233633eb93f5d1f34bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64bca286cb1964810919b6cfbf449ea5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga64bca286cb1964810919b6cfbf449ea5">UART_FIFO_CONFIG_TXTRIG</a>&#160;&#160;&#160;((uint32_t) 0xFFU &lt;&lt; 14)</td></tr>
<tr class="separator:ga64bca286cb1964810919b6cfbf449ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a857022399d5330535b4959e71b8703"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga5a857022399d5330535b4959e71b8703">UART_FIFO_CONFIG_RXTRIG</a>&#160;&#160;&#160;((uint32_t) 0xFFU &lt;&lt; 6)</td></tr>
<tr class="separator:ga5a857022399d5330535b4959e71b8703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2303229af96ff4b300725c676d360fc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga2303229af96ff4b300725c676d360fc2">UART_FIFO_CONFIG_TXCLR</a>&#160;&#160;&#160;((uint32_t) 0x1U &lt;&lt; 5)</td></tr>
<tr class="separator:ga2303229af96ff4b300725c676d360fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b9c0c94e323da94424f888ce1637b6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga6b9c0c94e323da94424f888ce1637b6a">UART_FIFO_CONFIG_RXCLR</a>&#160;&#160;&#160;((uint32_t) 0x1U &lt;&lt; 4)</td></tr>
<tr class="separator:ga6b9c0c94e323da94424f888ce1637b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38f99f80d9693d3f1c17d9fa4042d691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga38f99f80d9693d3f1c17d9fa4042d691">UART_FIFO_CONFIG_DMAENPATH</a>&#160;&#160;&#160;((uint32_t) 0x1U &lt;&lt; 3)</td></tr>
<tr class="separator:ga38f99f80d9693d3f1c17d9fa4042d691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09c3cf6466b1ecffaf1ff423fe273be5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga09c3cf6466b1ecffaf1ff423fe273be5">UART_FIFO_CONFIG_DMAMODE</a>&#160;&#160;&#160;((uint32_t) 0x7U &lt;&lt; 0)</td></tr>
<tr class="separator:ga09c3cf6466b1ecffaf1ff423fe273be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga816ec13494495b3b8f4d9606ef582425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga816ec13494495b3b8f4d9606ef582425">UART_MIR_OVERSAMPLING_RATE_41</a>&#160;&#160;&#160;((uint32_t) 41U)</td></tr>
<tr class="memdesc:ga816ec13494495b3b8f4d9606ef582425"><td class="mdescLeft">&#160;</td><td class="mdescRight">Over-sampling rate for MIR mode used to obtain the Divisor Values.  <a href="group__CSL__UART__TOP__LEVEL.html#ga816ec13494495b3b8f4d9606ef582425">More...</a><br /></td></tr>
<tr class="separator:ga816ec13494495b3b8f4d9606ef582425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79dd0005a796e2ecd2237ec823071b36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga79dd0005a796e2ecd2237ec823071b36">UART_MIR_OVERSAMPLING_RATE_42</a>&#160;&#160;&#160;((uint32_t) 42U)</td></tr>
<tr class="separator:ga79dd0005a796e2ecd2237ec823071b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f7498c9685a0a2ef06d30736792d1fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga7f7498c9685a0a2ef06d30736792d1fb">UART_FCR_TX_FIFO_TRIG_8SPACES</a>&#160;&#160;&#160;((uint32_t) 0x0U)</td></tr>
<tr class="separator:ga7f7498c9685a0a2ef06d30736792d1fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ae997bc6d4b1895670ce934576398a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gae5ae997bc6d4b1895670ce934576398a">UART_FCR_TX_FIFO_TRIG_16SPACES</a>&#160;&#160;&#160;((uint32_t) 0x1U)</td></tr>
<tr class="separator:gae5ae997bc6d4b1895670ce934576398a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7750fc79546d4e182e2fce6acac71186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga7750fc79546d4e182e2fce6acac71186">UART_FCR_TX_FIFO_TRIG_32SPACES</a>&#160;&#160;&#160;((uint32_t) 0x2U)</td></tr>
<tr class="separator:ga7750fc79546d4e182e2fce6acac71186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8653611189dca0cb1ede72f877e33794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga8653611189dca0cb1ede72f877e33794">UART_FCR_TX_FIFO_TRIG_56SPACES</a>&#160;&#160;&#160;((uint32_t) 0x3U)</td></tr>
<tr class="separator:ga8653611189dca0cb1ede72f877e33794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga781c5938995cd86ffe51cb074fec2b78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga781c5938995cd86ffe51cb074fec2b78">UART_LCR_STB_SHIFT</a>&#160;&#160;&#160;((uint32_t) 0x00000002U)</td></tr>
<tr class="memdesc:ga781c5938995cd86ffe51cb074fec2b78"><td class="mdescLeft">&#160;</td><td class="mdescRight">used in uart console init function  <a href="group__CSL__UART__TOP__LEVEL.html#ga781c5938995cd86ffe51cb074fec2b78">More...</a><br /></td></tr>
<tr class="separator:ga781c5938995cd86ffe51cb074fec2b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91d189dc40eb3113ddb8b79921050fcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga91d189dc40eb3113ddb8b79921050fcc">UART_LCR_PEN_SHIFT</a>&#160;&#160;&#160;((uint32_t) 0x00000003U)</td></tr>
<tr class="separator:ga91d189dc40eb3113ddb8b79921050fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5296837b630a8b3ba4e27c9f5f5319cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga5296837b630a8b3ba4e27c9f5f5319cc">UART_LCR_BC_SHIFT</a>&#160;&#160;&#160;((uint32_t) 0x00000006U)</td></tr>
<tr class="separator:ga5296837b630a8b3ba4e27c9f5f5319cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga713a2fb5785e89492333074971bf4e8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga713a2fb5785e89492333074971bf4e8a">UART_LCR_PARITY_EN_DISABLE</a>&#160;&#160;&#160;((uint32_t) 0x0U)</td></tr>
<tr class="separator:ga713a2fb5785e89492333074971bf4e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7c7663be0ded118bb1523224d770f21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gab7c7663be0ded118bb1523224d770f21">UART_MDR1_MODE_SELECT_CIR</a>&#160;&#160;&#160;((uint32_t) 0x6U)</td></tr>
<tr class="separator:gab7c7663be0ded118bb1523224d770f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46f2f5a8f13d328db7fc3bb87a630ee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga46f2f5a8f13d328db7fc3bb87a630ee5">UART_MDR1_MODE_SELECT_DISABLED</a>&#160;&#160;&#160;((uint32_t) 0x7U)</td></tr>
<tr class="separator:ga46f2f5a8f13d328db7fc3bb87a630ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758ddb4b293af1b89575eab66208743e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga758ddb4b293af1b89575eab66208743e">UART_MDR1_MODE_SELECT_FIR</a>&#160;&#160;&#160;((uint32_t) 0x5U)</td></tr>
<tr class="separator:ga758ddb4b293af1b89575eab66208743e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e7d6f98a1d34e456b435ba7c8f861b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaa4e7d6f98a1d34e456b435ba7c8f861b">UART_MDR1_MODE_SELECT_MIR</a>&#160;&#160;&#160;((uint32_t) 0x4U)</td></tr>
<tr class="separator:gaa4e7d6f98a1d34e456b435ba7c8f861b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aaf3b33c8a56440cc8069b0e4dfc92c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga0aaf3b33c8a56440cc8069b0e4dfc92c">UART_MDR1_MODE_SELECT_SIR</a>&#160;&#160;&#160;((uint32_t) 0x1U)</td></tr>
<tr class="separator:ga0aaf3b33c8a56440cc8069b0e4dfc92c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga257614e8b5ebd31780b604da1c6c8071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga257614e8b5ebd31780b604da1c6c8071">UART_MDR1_MODE_SELECT_UART13X</a>&#160;&#160;&#160;((uint32_t) 0x3U)</td></tr>
<tr class="separator:ga257614e8b5ebd31780b604da1c6c8071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8292b5773ca8f579c073d80c553d4c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga8292b5773ca8f579c073d80c553d4c6a">UART_MDR1_MODE_SELECT_UART16X</a>&#160;&#160;&#160;((uint32_t) 0x0U)</td></tr>
<tr class="separator:ga8292b5773ca8f579c073d80c553d4c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade8fd2f1289a426c208470c804ffdfb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gade8fd2f1289a426c208470c804ffdfb8">UART_MDR1_MODE_SELECT_UART16XAUTO</a>&#160;&#160;&#160;((uint32_t) 0x2U)</td></tr>
<tr class="separator:gade8fd2f1289a426c208470c804ffdfb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac49c6af9ffbfac46e072a26777ae2021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gac49c6af9ffbfac46e072a26777ae2021">UART_FCR_RX_FIFO_TRIG_16CHAR</a>&#160;&#160;&#160;((uint32_t) 0x1U)</td></tr>
<tr class="separator:gac49c6af9ffbfac46e072a26777ae2021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9dba74ffa399de67fb07b4b896e5e9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gab9dba74ffa399de67fb07b4b896e5e9f">UART_FCR_RX_FIFO_TRIG_56CHAR</a>&#160;&#160;&#160;((uint32_t) 0x2U)</td></tr>
<tr class="separator:gab9dba74ffa399de67fb07b4b896e5e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0843ee73c09501d6b6104eb4ea6767a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga0843ee73c09501d6b6104eb4ea6767a1">UART_FCR_RX_FIFO_TRIG_60CHAR</a>&#160;&#160;&#160;((uint32_t) 0x3U)</td></tr>
<tr class="separator:ga0843ee73c09501d6b6104eb4ea6767a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga884e997a94a35c61b2e204a9e5fa2921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga884e997a94a35c61b2e204a9e5fa2921">UART_FCR_RX_FIFO_TRIG_8CHAR</a>&#160;&#160;&#160;((uint32_t) 0x0U)</td></tr>
<tr class="separator:ga884e997a94a35c61b2e204a9e5fa2921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86fc8a9e34cfb9cb02b1567b5c545ddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga86fc8a9e34cfb9cb02b1567b5c545ddd">UART_EFR_SW_FLOW_CONTROL_RX_SHIFT</a>&#160;&#160;&#160;((uint32_t) 0x0U)</td></tr>
<tr class="separator:ga86fc8a9e34cfb9cb02b1567b5c545ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62eb23b236df40787cbb528cd5ef1503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga62eb23b236df40787cbb528cd5ef1503">UART_EFR_SW_FLOW_CONTROL_TX_SHIFT</a>&#160;&#160;&#160;((uint32_t) 0x2U)</td></tr>
<tr class="separator:ga62eb23b236df40787cbb528cd5ef1503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ef7fdce2392dbb298b81d76e369372c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga5ef7fdce2392dbb298b81d76e369372c">UART_MDR3_SET_DMA_TX_THRESHOLD_64</a>&#160;&#160;&#160;((uint32_t) 0x0U)</td></tr>
<tr class="memdesc:ga5ef7fdce2392dbb298b81d76e369372c"><td class="mdescLeft">&#160;</td><td class="mdescRight">macros used to determine a value to be written to MDR3.  <a href="group__CSL__UART__TOP__LEVEL.html#ga5ef7fdce2392dbb298b81d76e369372c">More...</a><br /></td></tr>
<tr class="separator:ga5ef7fdce2392dbb298b81d76e369372c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b2ea0bf187769c57f9009b9e2ac3fb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga4b2ea0bf187769c57f9009b9e2ac3fb3">UART_MDR3_SET_DMA_TX_THRESHOLD_REG</a>&#160;&#160;&#160;((uint32_t) 0x1U)</td></tr>
<tr class="separator:ga4b2ea0bf187769c57f9009b9e2ac3fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga851f98d6b0a9d515a308d26aef8ce3d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga851f98d6b0a9d515a308d26aef8ce3d1">UART_MDR3_DIR_POL_0</a>&#160;&#160;&#160;((uint32_t) 0U)</td></tr>
<tr class="separator:ga851f98d6b0a9d515a308d26aef8ce3d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade449d1728ca8bbeddc82798ec5837ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gade449d1728ca8bbeddc82798ec5837ee">UART_MDR3_DIR_POL_1</a>&#160;&#160;&#160;((uint32_t) 1U)</td></tr>
<tr class="separator:gade449d1728ca8bbeddc82798ec5837ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga3a81b3c151c252d6bfc84485b48e0bc3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga3a81b3c151c252d6bfc84485b48e0bc3">UARTOperatingModeSelect</a> (uint32_t baseAddr, uint32_t modeFlag)</td></tr>
<tr class="memdesc:ga3a81b3c151c252d6bfc84485b48e0bc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API configures the operating mode for the UART instance. The different operating modes are:  <a href="group__CSL__UART__TOP__LEVEL.html#ga3a81b3c151c252d6bfc84485b48e0bc3">More...</a><br /></td></tr>
<tr class="separator:ga3a81b3c151c252d6bfc84485b48e0bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20281eb052ab875e89e73234623f2262"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga20281eb052ab875e89e73234623f2262">UARTDivisorValCompute</a> (uint32_t moduleClk, uint32_t baudRate, uint32_t modeFlag, uint32_t mirOverSampRate)</td></tr>
<tr class="memdesc:ga20281eb052ab875e89e73234623f2262"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API computes the divisor value for the specified operating mode. Not part of this API, the divisor value returned is written to the Divisor Latches to configure the Baud Rate.  <a href="group__CSL__UART__TOP__LEVEL.html#ga20281eb052ab875e89e73234623f2262">More...</a><br /></td></tr>
<tr class="separator:ga20281eb052ab875e89e73234623f2262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88c3153d105bed260fdc7dd0083b1ad8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga88c3153d105bed260fdc7dd0083b1ad8">UARTDivisorLatchWrite</a> (uint32_t baseAddr, uint32_t divisorValue)</td></tr>
<tr class="memdesc:ga88c3153d105bed260fdc7dd0083b1ad8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is used to write the specified divisor value to Divisor Latch registers DLL and DLH.  <a href="group__CSL__UART__TOP__LEVEL.html#ga88c3153d105bed260fdc7dd0083b1ad8">More...</a><br /></td></tr>
<tr class="separator:ga88c3153d105bed260fdc7dd0083b1ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafea08502a48186cbf103d98a3360a467"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gafea08502a48186cbf103d98a3360a467">UARTDivisorLatchEnable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gafea08502a48186cbf103d98a3360a467"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API enables write access to Divisor Latch registers DLL and DLH.  <a href="group__CSL__UART__TOP__LEVEL.html#gafea08502a48186cbf103d98a3360a467">More...</a><br /></td></tr>
<tr class="separator:gafea08502a48186cbf103d98a3360a467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39e80954aa960fc9fba99b38c9680222"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga39e80954aa960fc9fba99b38c9680222">UARTDivisorLatchDisable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga39e80954aa960fc9fba99b38c9680222"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API disables write access to Divisor Latch registers DLL and DLH.  <a href="group__CSL__UART__TOP__LEVEL.html#ga39e80954aa960fc9fba99b38c9680222">More...</a><br /></td></tr>
<tr class="separator:ga39e80954aa960fc9fba99b38c9680222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae236fbd76a12187f133cacf394b8d719"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gae236fbd76a12187f133cacf394b8d719">UARTRegConfigModeEnable</a> (uint32_t baseAddr, uint32_t modeFlag)</td></tr>
<tr class="memdesc:gae236fbd76a12187f133cacf394b8d719"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API configures the specified Register Configuration mode for the UART.  <a href="group__CSL__UART__TOP__LEVEL.html#gae236fbd76a12187f133cacf394b8d719">More...</a><br /></td></tr>
<tr class="separator:gae236fbd76a12187f133cacf394b8d719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga690a93bbf457c306904ca6b09c713caa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga690a93bbf457c306904ca6b09c713caa">UARTRegConfModeRestore</a> (uint32_t baseAddr, uint32_t lcrRegValue)</td></tr>
<tr class="memdesc:ga690a93bbf457c306904ca6b09c713caa"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is used to restore the UART to the specified Register Configuration Mode.  <a href="group__CSL__UART__TOP__LEVEL.html#ga690a93bbf457c306904ca6b09c713caa">More...</a><br /></td></tr>
<tr class="separator:ga690a93bbf457c306904ca6b09c713caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c41950042da5c69d21e8f68d5d38eb4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga8c41950042da5c69d21e8f68d5d38eb4">UARTBreakCtl</a> (uint32_t baseAddr, uint32_t breakState)</td></tr>
<tr class="memdesc:ga8c41950042da5c69d21e8f68d5d38eb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is used to introduce or to remove a Break condition.  <a href="group__CSL__UART__TOP__LEVEL.html#ga8c41950042da5c69d21e8f68d5d38eb4">More...</a><br /></td></tr>
<tr class="separator:ga8c41950042da5c69d21e8f68d5d38eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb6d0f98628957ed2b908b11e4e9dde"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaaeb6d0f98628957ed2b908b11e4e9dde">UARTLineCharacConfig</a> (uint32_t baseAddr, uint32_t wLenStbFlag, uint32_t parityFlag)</td></tr>
<tr class="memdesc:gaaeb6d0f98628957ed2b908b11e4e9dde"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API configures the Line Characteristics for the UART instance. The Line Characteristics include:  <a href="group__CSL__UART__TOP__LEVEL.html#gaaeb6d0f98628957ed2b908b11e4e9dde">More...</a><br /></td></tr>
<tr class="separator:gaaeb6d0f98628957ed2b908b11e4e9dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a657656a0377614fd1f293f95913d1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga66a657656a0377614fd1f293f95913d1">UARTParityModeSet</a> (uint32_t baseAddr, uint32_t parityFlag)</td></tr>
<tr class="memdesc:ga66a657656a0377614fd1f293f95913d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API configures the Parity feature for the UART.  <a href="group__CSL__UART__TOP__LEVEL.html#ga66a657656a0377614fd1f293f95913d1">More...</a><br /></td></tr>
<tr class="separator:ga66a657656a0377614fd1f293f95913d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50a3083c6d9000dc5021ac5d58309dac"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga50a3083c6d9000dc5021ac5d58309dac">UARTParityModeGet</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga50a3083c6d9000dc5021ac5d58309dac"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API reads the Parity configuration being set in the UART.  <a href="group__CSL__UART__TOP__LEVEL.html#ga50a3083c6d9000dc5021ac5d58309dac">More...</a><br /></td></tr>
<tr class="separator:ga50a3083c6d9000dc5021ac5d58309dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga290dd8d0726bfcef0eb21c92c0e1443c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga290dd8d0726bfcef0eb21c92c0e1443c">UARTDMAEnable</a> (uint32_t baseAddr, uint32_t dmaModeFlag)</td></tr>
<tr class="memdesc:ga290dd8d0726bfcef0eb21c92c0e1443c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API enables the DMA mode of operation for the UART instance.  <a href="group__CSL__UART__TOP__LEVEL.html#ga290dd8d0726bfcef0eb21c92c0e1443c">More...</a><br /></td></tr>
<tr class="separator:ga290dd8d0726bfcef0eb21c92c0e1443c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf1cd45c047c7e47f512349fcbbb2c6e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gadf1cd45c047c7e47f512349fcbbb2c6e">UARTDMADisable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gadf1cd45c047c7e47f512349fcbbb2c6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API disables the DMA mode of operation.  <a href="group__CSL__UART__TOP__LEVEL.html#gadf1cd45c047c7e47f512349fcbbb2c6e">More...</a><br /></td></tr>
<tr class="separator:gadf1cd45c047c7e47f512349fcbbb2c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20f52578fbb06eb057843718a3557ca2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga20f52578fbb06eb057843718a3557ca2">UARTFIFOConfig</a> (uint32_t baseAddr, uint32_t fifoConfig)</td></tr>
<tr class="memdesc:ga20f52578fbb06eb057843718a3557ca2"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API configures the FIFO settings for the UART instance. Specifically, this does the following configurations: 1&gt; Configures the Transmitter and Receiver FIFO Trigger Level granularity<br />
 2&gt; Configures the Transmitter and Receiver FIFO Trigger Level<br />
 3&gt; Configures the bits which clear/not clear the TX and RX FIFOs<br />
 4&gt; Configures the DMA mode of operation<br />
.  <a href="group__CSL__UART__TOP__LEVEL.html#ga20f52578fbb06eb057843718a3557ca2">More...</a><br /></td></tr>
<tr class="separator:ga20f52578fbb06eb057843718a3557ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5529baf7747fbb28c627290d273723a6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga5529baf7747fbb28c627290d273723a6">UARTEnhanFuncEnable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga5529baf7747fbb28c627290d273723a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API sets a certain bit in Enhanced Feature Register(EFR) which shall avail the UART to use some Enhanced Features.  <a href="group__CSL__UART__TOP__LEVEL.html#ga5529baf7747fbb28c627290d273723a6">More...</a><br /></td></tr>
<tr class="separator:ga5529baf7747fbb28c627290d273723a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46501fb460edec940270b508db3e647c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga46501fb460edec940270b508db3e647c">UARTEnhanFuncBitValRestore</a> (uint32_t baseAddr, uint32_t enhanFnBitVal)</td></tr>
<tr class="memdesc:ga46501fb460edec940270b508db3e647c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API restores the ENHANCEDEN bit value of EFR register(EFR[4]) to the corresponding bit value in 'enhanFnBitVal' passed as a parameter to this API.  <a href="group__CSL__UART__TOP__LEVEL.html#ga46501fb460edec940270b508db3e647c">More...</a><br /></td></tr>
<tr class="separator:ga46501fb460edec940270b508db3e647c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2cf4a1d681f19af614449954739966b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gac2cf4a1d681f19af614449954739966b">UARTSubConfigMSRSPRModeEn</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gac2cf4a1d681f19af614449954739966b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API enables the MSR_SPR Sub-Configuration Mode of operation.  <a href="group__CSL__UART__TOP__LEVEL.html#gac2cf4a1d681f19af614449954739966b">More...</a><br /></td></tr>
<tr class="separator:gac2cf4a1d681f19af614449954739966b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d90dd46b42106ffabb9bf83d7446cb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga25d90dd46b42106ffabb9bf83d7446cb">UARTSubConfigTCRTLRModeEn</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga25d90dd46b42106ffabb9bf83d7446cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API enables the TCR_TLR Sub_Configuration Mode of operation.  <a href="group__CSL__UART__TOP__LEVEL.html#ga25d90dd46b42106ffabb9bf83d7446cb">More...</a><br /></td></tr>
<tr class="separator:ga25d90dd46b42106ffabb9bf83d7446cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13788f3465f5dbe3183b0fa1602483a4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga13788f3465f5dbe3183b0fa1602483a4">UARTSubConfigXOFFModeEn</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga13788f3465f5dbe3183b0fa1602483a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API enables the XOFF Sub-Configuration Mode of operation.  <a href="group__CSL__UART__TOP__LEVEL.html#ga13788f3465f5dbe3183b0fa1602483a4">More...</a><br /></td></tr>
<tr class="separator:ga13788f3465f5dbe3183b0fa1602483a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33dd96e5cdbb06fef0c58d57f2e7baf9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga33dd96e5cdbb06fef0c58d57f2e7baf9">UARTTCRTLRBitValRestore</a> (uint32_t baseAddr, uint32_t tcrTlrBitVal)</td></tr>
<tr class="memdesc:ga33dd96e5cdbb06fef0c58d57f2e7baf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API restores the TCRTLR bit(MCR[6]) value in Modem Control Register(MCR) to the corresponding bit value in 'tcrTlrBitVal' passed as a parameter to this API.  <a href="group__CSL__UART__TOP__LEVEL.html#ga33dd96e5cdbb06fef0c58d57f2e7baf9">More...</a><br /></td></tr>
<tr class="separator:ga33dd96e5cdbb06fef0c58d57f2e7baf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6de3bcf1e548d2a77a25cd8e31df35d1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga6de3bcf1e548d2a77a25cd8e31df35d1">UARTIntEnable</a> (uint32_t baseAddr, uint32_t intFlag)</td></tr>
<tr class="memdesc:ga6de3bcf1e548d2a77a25cd8e31df35d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API enables the specified interrupts in the UART mode of operation.  <a href="group__CSL__UART__TOP__LEVEL.html#ga6de3bcf1e548d2a77a25cd8e31df35d1">More...</a><br /></td></tr>
<tr class="separator:ga6de3bcf1e548d2a77a25cd8e31df35d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f90556a4ff4d3d936c9e2861b6d0e27"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga3f90556a4ff4d3d936c9e2861b6d0e27">UARTIntDisable</a> (uint32_t baseAddr, uint32_t intFlag)</td></tr>
<tr class="memdesc:ga3f90556a4ff4d3d936c9e2861b6d0e27"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API disables the specified interrupts in the UART mode of operation.  <a href="group__CSL__UART__TOP__LEVEL.html#ga3f90556a4ff4d3d936c9e2861b6d0e27">More...</a><br /></td></tr>
<tr class="separator:ga3f90556a4ff4d3d936c9e2861b6d0e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga232f92fb9dba5795c62869d61ce35cc0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga232f92fb9dba5795c62869d61ce35cc0">UARTInt2Enable</a> (uint32_t baseAddr, uint32_t intFlag)</td></tr>
<tr class="memdesc:ga232f92fb9dba5795c62869d61ce35cc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API enables the specified interrupts in the UART mode of operation for IER2.  <a href="group__CSL__UART__TOP__LEVEL.html#ga232f92fb9dba5795c62869d61ce35cc0">More...</a><br /></td></tr>
<tr class="separator:ga232f92fb9dba5795c62869d61ce35cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb147d6336141e24dc34e919d604f8d8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaeb147d6336141e24dc34e919d604f8d8">UARTInt2Disable</a> (uint32_t baseAddr, uint32_t intFlag)</td></tr>
<tr class="memdesc:gaeb147d6336141e24dc34e919d604f8d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API disables the specified interrupts in the UART mode of operation for IER2.  <a href="group__CSL__UART__TOP__LEVEL.html#gaeb147d6336141e24dc34e919d604f8d8">More...</a><br /></td></tr>
<tr class="separator:gaeb147d6336141e24dc34e919d604f8d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga669fd98ae5d873f04de48c9287e829fe"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga669fd98ae5d873f04de48c9287e829fe">UARTSpaceAvail</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga669fd98ae5d873f04de48c9287e829fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API checks whether the TX FIFO (or THR in non-FIFO mode) is empty or not.  <a href="group__CSL__UART__TOP__LEVEL.html#ga669fd98ae5d873f04de48c9287e829fe">More...</a><br /></td></tr>
<tr class="separator:ga669fd98ae5d873f04de48c9287e829fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a6c6bf463b24a0a1dc751f6efc34eda"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga8a6c6bf463b24a0a1dc751f6efc34eda">UARTCharsAvail</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga8a6c6bf463b24a0a1dc751f6efc34eda"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API checks if the RX FIFO (or RHR in non-FIFO mode) has atleast one byte of data to be read.  <a href="group__CSL__UART__TOP__LEVEL.html#ga8a6c6bf463b24a0a1dc751f6efc34eda">More...</a><br /></td></tr>
<tr class="separator:ga8a6c6bf463b24a0a1dc751f6efc34eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51094b8f4cd6996f6ed46d0ae1e407b6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga51094b8f4cd6996f6ed46d0ae1e407b6">UARTCharPutNonBlocking</a> (uint32_t baseAddr, uint8_t byteWrite)</td></tr>
<tr class="memdesc:ga51094b8f4cd6996f6ed46d0ae1e407b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API attempts to write a byte into Transmitter Holding Register (THR). It checks only once if the transmitter is empty.  <a href="group__CSL__UART__TOP__LEVEL.html#ga51094b8f4cd6996f6ed46d0ae1e407b6">More...</a><br /></td></tr>
<tr class="separator:ga51094b8f4cd6996f6ed46d0ae1e407b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18eb8c68b6ca3bcab5ab55efc0a5132"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaf18eb8c68b6ca3bcab5ab55efc0a5132">UARTCharGetNonBlocking</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gaf18eb8c68b6ca3bcab5ab55efc0a5132"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API reads a byte from the Receiver Buffer Register (RBR). It checks once if any character is ready to be read.  <a href="group__CSL__UART__TOP__LEVEL.html#gaf18eb8c68b6ca3bcab5ab55efc0a5132">More...</a><br /></td></tr>
<tr class="separator:gaf18eb8c68b6ca3bcab5ab55efc0a5132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07c4911e4c316c71130b5530848dfdc4"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga07c4911e4c316c71130b5530848dfdc4">UARTCharGet</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga07c4911e4c316c71130b5530848dfdc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API waits indefinitely for the arrival of a byte in the receiver FIFO. Once a byte has arrived, it returns that byte.  <a href="group__CSL__UART__TOP__LEVEL.html#ga07c4911e4c316c71130b5530848dfdc4">More...</a><br /></td></tr>
<tr class="separator:ga07c4911e4c316c71130b5530848dfdc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4320994020807deb6f1a2982ea0a961"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaa4320994020807deb6f1a2982ea0a961">UARTCharGetTimeout</a> (uint32_t baseAddr, uint32_t timeOutVal)</td></tr>
<tr class="memdesc:gaa4320994020807deb6f1a2982ea0a961"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API waits for the arrival of atleast one byte into the Receiver FIFO or until a specified timeout value gets decremented to zero, whichever happens first.  <a href="group__CSL__UART__TOP__LEVEL.html#gaa4320994020807deb6f1a2982ea0a961">More...</a><br /></td></tr>
<tr class="separator:gaa4320994020807deb6f1a2982ea0a961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b5fde86a308a4626f7dfe4f3349ee44"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga0b5fde86a308a4626f7dfe4f3349ee44">UARTCharPut</a> (uint32_t baseAddr, uint8_t byteTx)</td></tr>
<tr class="memdesc:ga0b5fde86a308a4626f7dfe4f3349ee44"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API waits indefinitely until the Transmitter FIFO (THR register in non-FIFO mode) and Transmitter Shift Register are empty. On empty, it writes a byte to the THR.  <a href="group__CSL__UART__TOP__LEVEL.html#ga0b5fde86a308a4626f7dfe4f3349ee44">More...</a><br /></td></tr>
<tr class="separator:ga0b5fde86a308a4626f7dfe4f3349ee44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc185467be94c861bef1024d59592e02"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gacc185467be94c861bef1024d59592e02">UARTFIFOCharPut</a> (uint32_t baseAddr, uint8_t byteTx)</td></tr>
<tr class="memdesc:gacc185467be94c861bef1024d59592e02"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API writes a byte to the Transmitter FIFO without checking for the emptiness of the Transmitter FIFO or the Transmitter Shift Register(TSR).  <a href="group__CSL__UART__TOP__LEVEL.html#gacc185467be94c861bef1024d59592e02">More...</a><br /></td></tr>
<tr class="separator:gacc185467be94c861bef1024d59592e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6489885d9bd255ec04e249ff13fe738"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaa6489885d9bd255ec04e249ff13fe738">UARTFIFOCharGet</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gaa6489885d9bd255ec04e249ff13fe738"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API reads the data present at the top of the RX FIFO, that is, the data in the Receive Holding Register(RHR). However before reading the data from RHR, it does not check whether RHR has fresh data or not.  <a href="group__CSL__UART__TOP__LEVEL.html#gaa6489885d9bd255ec04e249ff13fe738">More...</a><br /></td></tr>
<tr class="separator:gaa6489885d9bd255ec04e249ff13fe738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f1febfc148074b65774ba64cc952c5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga33f1febfc148074b65774ba64cc952c5">UARTFIFOWrite</a> (uint32_t baseAddr, const uint8_t *pBuffer, uint32_t numTxBytes)</td></tr>
<tr class="memdesc:ga33f1febfc148074b65774ba64cc952c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API copies the requested amount of data from the pointed data block to the UART Transmit FIFO.  <a href="group__CSL__UART__TOP__LEVEL.html#ga33f1febfc148074b65774ba64cc952c5">More...</a><br /></td></tr>
<tr class="separator:ga33f1febfc148074b65774ba64cc952c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e8788b4c79a7f9d56b2338a8b8c3863"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga8e8788b4c79a7f9d56b2338a8b8c3863">UARTRxErrorGet</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga8e8788b4c79a7f9d56b2338a8b8c3863"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API reads the receiver data error status.  <a href="group__CSL__UART__TOP__LEVEL.html#ga8e8788b4c79a7f9d56b2338a8b8c3863">More...</a><br /></td></tr>
<tr class="separator:ga8e8788b4c79a7f9d56b2338a8b8c3863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ffe20c7705cac72f752a04b2676bb01"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga8ffe20c7705cac72f752a04b2676bb01">UARTIntIdentityGet</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga8ffe20c7705cac72f752a04b2676bb01"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API determines the UART Interrupt Status.  <a href="group__CSL__UART__TOP__LEVEL.html#ga8ffe20c7705cac72f752a04b2676bb01">More...</a><br /></td></tr>
<tr class="separator:ga8ffe20c7705cac72f752a04b2676bb01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd54d7be20d59800e99f36c41c4e4a9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gafbd54d7be20d59800e99f36c41c4e4a9">UARTIntPendingStatusGet</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gafbd54d7be20d59800e99f36c41c4e4a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API determines whether any UART interrupt condition is still alive and is pending to be serviced.  <a href="group__CSL__UART__TOP__LEVEL.html#gafbd54d7be20d59800e99f36c41c4e4a9">More...</a><br /></td></tr>
<tr class="separator:gafbd54d7be20d59800e99f36c41c4e4a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a38f5622f0f0f5b67e09755c62e9458"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga3a38f5622f0f0f5b67e09755c62e9458">UARTInt2StatusGet</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga3a38f5622f0f0f5b67e09755c62e9458"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API determines the UART Interrupt Status 2.  <a href="group__CSL__UART__TOP__LEVEL.html#ga3a38f5622f0f0f5b67e09755c62e9458">More...</a><br /></td></tr>
<tr class="separator:ga3a38f5622f0f0f5b67e09755c62e9458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35eb7ec25a2fbb687573bdb11917b55a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga35eb7ec25a2fbb687573bdb11917b55a">UARTFIFOEnableStatusGet</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga35eb7ec25a2fbb687573bdb11917b55a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API determines whether FIFO mode of operation is enabled for the UART instance or not.  <a href="group__CSL__UART__TOP__LEVEL.html#ga35eb7ec25a2fbb687573bdb11917b55a">More...</a><br /></td></tr>
<tr class="separator:ga35eb7ec25a2fbb687573bdb11917b55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga405f46713f53bda3a934414a3d70fe28"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga405f46713f53bda3a934414a3d70fe28">UARTAutoRTSAutoCTSControl</a> (uint32_t baseAddr, uint32_t autoCtsControl, uint32_t autoRtsControl)</td></tr>
<tr class="memdesc:ga405f46713f53bda3a934414a3d70fe28"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API controls the use of Auto-RTS and Auto-CTS features which are used in Hardware Flow Control Mode of operation. The Auto-RTS and Auto-CTS functions can be individually enabled or disabled.  <a href="group__CSL__UART__TOP__LEVEL.html#ga405f46713f53bda3a934414a3d70fe28">More...</a><br /></td></tr>
<tr class="separator:ga405f46713f53bda3a934414a3d70fe28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaff7d75c1f3b2e91716ea127fbd379b4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaaff7d75c1f3b2e91716ea127fbd379b4">UARTSpecialCharDetectControl</a> (uint32_t baseAddr, uint32_t controlFlag)</td></tr>
<tr class="memdesc:gaaff7d75c1f3b2e91716ea127fbd379b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API controls the feature of detecting a Special Character arriving in the receiver.  <a href="group__CSL__UART__TOP__LEVEL.html#gaaff7d75c1f3b2e91716ea127fbd379b4">More...</a><br /></td></tr>
<tr class="separator:gaaff7d75c1f3b2e91716ea127fbd379b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84d1644a292f5299f336b07cab006f96"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga84d1644a292f5299f336b07cab006f96">UARTSoftwareFlowCtrlOptSet</a> (uint32_t baseAddr, uint32_t swFlowCtrl)</td></tr>
<tr class="memdesc:ga84d1644a292f5299f336b07cab006f96"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API configures the options for Software Flow Control.  <a href="group__CSL__UART__TOP__LEVEL.html#ga84d1644a292f5299f336b07cab006f96">More...</a><br /></td></tr>
<tr class="separator:ga84d1644a292f5299f336b07cab006f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaee9206a80c76ea5653039b59b61a11f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaaee9206a80c76ea5653039b59b61a11f">UARTHardwareFlowCtrlOptSet</a> (uint32_t baseAddr, uint32_t hwFlowCtrl)</td></tr>
<tr class="memdesc:gaaee9206a80c76ea5653039b59b61a11f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API configures the options for hardware Flow Control.  <a href="group__CSL__UART__TOP__LEVEL.html#gaaee9206a80c76ea5653039b59b61a11f">More...</a><br /></td></tr>
<tr class="separator:gaaee9206a80c76ea5653039b59b61a11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga561f7fe73110c83b8f1e57110e0a4da4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga561f7fe73110c83b8f1e57110e0a4da4">UARTPulseShapingControl</a> (uint32_t baseAddr, uint32_t shapeControl)</td></tr>
<tr class="memdesc:ga561f7fe73110c83b8f1e57110e0a4da4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used only in UART mode, this API is used to control the pulse shaping feature. Pulse shaping feature could either be enabled or disabled in UART mode.  <a href="group__CSL__UART__TOP__LEVEL.html#ga561f7fe73110c83b8f1e57110e0a4da4">More...</a><br /></td></tr>
<tr class="separator:ga561f7fe73110c83b8f1e57110e0a4da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a547294b77bb3ddfc3e55ce57d517cf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga1a547294b77bb3ddfc3e55ce57d517cf">UARTModuleReset</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga1a547294b77bb3ddfc3e55ce57d517cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API performs a module reset of the UART instance. It also waits until the reset process is complete.  <a href="group__CSL__UART__TOP__LEVEL.html#ga1a547294b77bb3ddfc3e55ce57d517cf">More...</a><br /></td></tr>
<tr class="separator:ga1a547294b77bb3ddfc3e55ce57d517cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e9c2629f790909103ace69dac5a6a48"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga6e9c2629f790909103ace69dac5a6a48">UARTIdleModeConfigure</a> (uint32_t baseAddr, uint32_t modeFlag)</td></tr>
<tr class="memdesc:ga6e9c2629f790909103ace69dac5a6a48"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API can be used to control the Power Management request/acknowledgement process.  <a href="group__CSL__UART__TOP__LEVEL.html#ga6e9c2629f790909103ace69dac5a6a48">More...</a><br /></td></tr>
<tr class="separator:ga6e9c2629f790909103ace69dac5a6a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d4f7704b508475a36144ed595bcc1c8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga8d4f7704b508475a36144ed595bcc1c8">UARTWakeUpControl</a> (uint32_t baseAddr, uint32_t controlFlag)</td></tr>
<tr class="memdesc:ga8d4f7704b508475a36144ed595bcc1c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is used to control(enable/disable) the Wake-Up feature of the UART.  <a href="group__CSL__UART__TOP__LEVEL.html#ga8d4f7704b508475a36144ed595bcc1c8">More...</a><br /></td></tr>
<tr class="separator:ga8d4f7704b508475a36144ed595bcc1c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga440eaaceba1a21305d0f031ce5c3ca4c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga440eaaceba1a21305d0f031ce5c3ca4c">UARTAutoIdleModeControl</a> (uint32_t baseAddr, uint32_t modeFlag)</td></tr>
<tr class="memdesc:ga440eaaceba1a21305d0f031ce5c3ca4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is used to control(enable/disable) the Auto-Idle mode of operation of the UART.  <a href="group__CSL__UART__TOP__LEVEL.html#ga440eaaceba1a21305d0f031ce5c3ca4c">More...</a><br /></td></tr>
<tr class="separator:ga440eaaceba1a21305d0f031ce5c3ca4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga033e6a93243bec9f3b6b978ff968510c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga033e6a93243bec9f3b6b978ff968510c">UARTFlowCtrlTrigLvlConfig</a> (uint32_t baseAddr, uint32_t rtsHaltFlag, uint32_t rtsStartFlag)</td></tr>
<tr class="memdesc:ga033e6a93243bec9f3b6b978ff968510c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API configures the Receiver FIFO threshold level to start/stop transmission during Hardware Flow Control.  <a href="group__CSL__UART__TOP__LEVEL.html#ga033e6a93243bec9f3b6b978ff968510c">More...</a><br /></td></tr>
<tr class="separator:ga033e6a93243bec9f3b6b978ff968510c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81156b31b6cd21d88a58e9af38cec993"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga81156b31b6cd21d88a58e9af38cec993">UARTXON1XOFF1ValProgram</a> (uint32_t baseAddr, uint8_t xon1Value, uint8_t xoff1Value)</td></tr>
<tr class="memdesc:ga81156b31b6cd21d88a58e9af38cec993"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API programs the XON1/ADDR1 and XOFF1 registers.  <a href="group__CSL__UART__TOP__LEVEL.html#ga81156b31b6cd21d88a58e9af38cec993">More...</a><br /></td></tr>
<tr class="separator:ga81156b31b6cd21d88a58e9af38cec993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6634a6de9dd264c75c1109dd010d8068"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga6634a6de9dd264c75c1109dd010d8068">UARTXON2XOFF2ValProgram</a> (uint32_t baseAddr, uint8_t xon2Value, uint8_t xoff2Value)</td></tr>
<tr class="memdesc:ga6634a6de9dd264c75c1109dd010d8068"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API programs the XON2/ADDR2 and XOFF2 registers.  <a href="group__CSL__UART__TOP__LEVEL.html#ga6634a6de9dd264c75c1109dd010d8068">More...</a><br /></td></tr>
<tr class="separator:ga6634a6de9dd264c75c1109dd010d8068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf8a4caebd7b63e7d34817b7a1e87fe6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gadf8a4caebd7b63e7d34817b7a1e87fe6">UARTXONAnyFeatureControl</a> (uint32_t baseAddr, uint32_t controlFlag)</td></tr>
<tr class="memdesc:gadf8a4caebd7b63e7d34817b7a1e87fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API controls(enables/disables) the XON-any feature in Modem Control Register(MCR).  <a href="group__CSL__UART__TOP__LEVEL.html#gadf8a4caebd7b63e7d34817b7a1e87fe6">More...</a><br /></td></tr>
<tr class="separator:gadf8a4caebd7b63e7d34817b7a1e87fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ff14bb997f3f31a451adb27fcdb4d3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga08ff14bb997f3f31a451adb27fcdb4d3">UARTLoopbackModeControl</a> (uint32_t baseAddr, uint32_t controlFlag)</td></tr>
<tr class="memdesc:ga08ff14bb997f3f31a451adb27fcdb4d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API controls(enables/disables) the Loopback mode of operation for the UART instance.  <a href="group__CSL__UART__TOP__LEVEL.html#ga08ff14bb997f3f31a451adb27fcdb4d3">More...</a><br /></td></tr>
<tr class="separator:ga08ff14bb997f3f31a451adb27fcdb4d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0101ffe0cd88ba1694c0e5132e3b677c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga0101ffe0cd88ba1694c0e5132e3b677c">UARTModemControlSet</a> (uint32_t baseAddr, uint32_t modeFlag)</td></tr>
<tr class="memdesc:ga0101ffe0cd88ba1694c0e5132e3b677c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API switches the specified Modem Control Signals to active state. The Modem Control signals in context are DCD, RI, RTS and DTR.  <a href="group__CSL__UART__TOP__LEVEL.html#ga0101ffe0cd88ba1694c0e5132e3b677c">More...</a><br /></td></tr>
<tr class="separator:ga0101ffe0cd88ba1694c0e5132e3b677c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee54c805927f674f01e50326d18d5c7b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaee54c805927f674f01e50326d18d5c7b">UARTModemControlClear</a> (uint32_t baseAddr, uint32_t modeFlag)</td></tr>
<tr class="memdesc:gaee54c805927f674f01e50326d18d5c7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API switches the specified Modem Control signals to inactive state. The Modem Control signals in context are DCD, RI, RTS and DTR.  <a href="group__CSL__UART__TOP__LEVEL.html#gaee54c805927f674f01e50326d18d5c7b">More...</a><br /></td></tr>
<tr class="separator:gaee54c805927f674f01e50326d18d5c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga178f89605f0d59b41bd62e9c632052fd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga178f89605f0d59b41bd62e9c632052fd">UARTModemStatusGet</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga178f89605f0d59b41bd62e9c632052fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API reads the values on Modem Signal Lines. The Modem Signals in context are: 1&gt; Data Carrier Detect(DCD)<br />
 2&gt; Ring Indicator(RI)<br />
 3&gt; Data Set Ready(DSR)<br />
 4&gt; Clear To Send(CTS)<br />
.  <a href="group__CSL__UART__TOP__LEVEL.html#ga178f89605f0d59b41bd62e9c632052fd">More...</a><br /></td></tr>
<tr class="separator:ga178f89605f0d59b41bd62e9c632052fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5450538e2953fbfb766f534f41672ad8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga5450538e2953fbfb766f534f41672ad8">UARTModemStatusChangeCheck</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga5450538e2953fbfb766f534f41672ad8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API determines if the values on Modem Signal Lines have changed since the last read of Modem Status Register(MSR). The Modem Signals in context are DCD, RI, DSR, CTS.  <a href="group__CSL__UART__TOP__LEVEL.html#ga5450538e2953fbfb766f534f41672ad8">More...</a><br /></td></tr>
<tr class="separator:ga5450538e2953fbfb766f534f41672ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbb71792e8b1185f83e1858a938980eb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gacbb71792e8b1185f83e1858a938980eb">UARTResumeOperation</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gacbb71792e8b1185f83e1858a938980eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API reads the RESUME register which clears the internal flags.  <a href="group__CSL__UART__TOP__LEVEL.html#gacbb71792e8b1185f83e1858a938980eb">More...</a><br /></td></tr>
<tr class="separator:gacbb71792e8b1185f83e1858a938980eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad79e79a94033753b1414ddd08cfa8cf6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gad79e79a94033753b1414ddd08cfa8cf6">UARTWakeUpEventsEnable</a> (uint32_t baseAddr, uint32_t wakeUpFlag)</td></tr>
<tr class="memdesc:gad79e79a94033753b1414ddd08cfa8cf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API enables the Wake-Up capability for the specified events. On enabling Wake-Up capability for them, the occurence of the corresponding event shall wake up the system.  <a href="group__CSL__UART__TOP__LEVEL.html#gad79e79a94033753b1414ddd08cfa8cf6">More...</a><br /></td></tr>
<tr class="separator:gad79e79a94033753b1414ddd08cfa8cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c59236b00585fe48fef822b48ae2a77"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga9c59236b00585fe48fef822b48ae2a77">UARTWakeUpEventsDisable</a> (uint32_t baseAddr, uint32_t wakeUpFlag)</td></tr>
<tr class="memdesc:ga9c59236b00585fe48fef822b48ae2a77"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API disables the Wake-Up capability for the specified events. On disabling Wake-Up capability for them, the occurence of the corresponding event shall not wake up the system.  <a href="group__CSL__UART__TOP__LEVEL.html#ga9c59236b00585fe48fef822b48ae2a77">More...</a><br /></td></tr>
<tr class="separator:ga9c59236b00585fe48fef822b48ae2a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d1b299eeb07448b9dcc25d0d355f835"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga5d1b299eeb07448b9dcc25d0d355f835">UARTFIFOTrigLvlGranControl</a> (uint32_t baseAddr, uint32_t rxFIFOGranCtrl, uint32_t txFIFOGranCtrl)</td></tr>
<tr class="memdesc:ga5d1b299eeb07448b9dcc25d0d355f835"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API controls the feature of setting the Trigger Level granularity as 1 for Transmitter and Receiver FIFOs.  <a href="group__CSL__UART__TOP__LEVEL.html#ga5d1b299eeb07448b9dcc25d0d355f835">More...</a><br /></td></tr>
<tr class="separator:ga5d1b299eeb07448b9dcc25d0d355f835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c903873332779effaabcf64d188673c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga4c903873332779effaabcf64d188673c">UARTDSRInterruptControl</a> (uint32_t baseAddr, uint32_t controlFlag)</td></tr>
<tr class="memdesc:ga4c903873332779effaabcf64d188673c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API controls the interrupt enable and disable feature for Data Set Ready(DSRn) interrupt.  <a href="group__CSL__UART__TOP__LEVEL.html#ga4c903873332779effaabcf64d188673c">More...</a><br /></td></tr>
<tr class="separator:ga4c903873332779effaabcf64d188673c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f22914d9b985081a37b04c6429fdfa0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga4f22914d9b985081a37b04c6429fdfa0">UARTTxEmptyIntControl</a> (uint32_t baseAddr, uint32_t controlFlag)</td></tr>
<tr class="memdesc:ga4f22914d9b985081a37b04c6429fdfa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is used to choose a condition under which a Transmit Holding Register(THR) Interrupt should occur. A THR interrupt can be configured to occur either when:<br />
 1&gt; TX FIFO becoming empty OR<br />
 2&gt; TX FIFO and TX Shift register becoming empty.  <a href="group__CSL__UART__TOP__LEVEL.html#ga4f22914d9b985081a37b04c6429fdfa0">More...</a><br /></td></tr>
<tr class="separator:ga4f22914d9b985081a37b04c6429fdfa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga990644cfc774c0fb962d035994d8d0a7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga990644cfc774c0fb962d035994d8d0a7">UARTRXCTSDSRWakeUpConfigure</a> (uint32_t baseAddr, uint32_t wakeUpFlag)</td></tr>
<tr class="memdesc:ga990644cfc774c0fb962d035994d8d0a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API controls (enables/disables) a feature where a falling edge on the RX, CTSn or DSRs could send a wake-up interrupt to the CPU.  <a href="group__CSL__UART__TOP__LEVEL.html#ga990644cfc774c0fb962d035994d8d0a7">More...</a><br /></td></tr>
<tr class="separator:ga990644cfc774c0fb962d035994d8d0a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccd691b151d8647c8ac3ee2f32443bb2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaccd691b151d8647c8ac3ee2f32443bb2">UARTRXCTSDSRTransitionStatusGet</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gaccd691b151d8647c8ac3ee2f32443bb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API determines whether a falling edge occured on RX, CTSn or DSRn lines.  <a href="group__CSL__UART__TOP__LEVEL.html#gaccd691b151d8647c8ac3ee2f32443bb2">More...</a><br /></td></tr>
<tr class="separator:gaccd691b151d8647c8ac3ee2f32443bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae07427f0abc20a37cf64ef1e68f67796"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gae07427f0abc20a37cf64ef1e68f67796">UARTDMACounterResetControl</a> (uint32_t baseAddr, uint32_t controlFlag)</td></tr>
<tr class="memdesc:gae07427f0abc20a37cf64ef1e68f67796"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API controls the DMA Counter Reset options.  <a href="group__CSL__UART__TOP__LEVEL.html#gae07427f0abc20a37cf64ef1e68f67796">More...</a><br /></td></tr>
<tr class="separator:gae07427f0abc20a37cf64ef1e68f67796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf6a8b466ba0dcc623dbbb81e94b5b06"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaaf6a8b466ba0dcc623dbbb81e94b5b06">UARTTxFIFOFullStatusGet</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gaaf6a8b466ba0dcc623dbbb81e94b5b06"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API determines whether the Transmitter FIFO is full or not.  <a href="group__CSL__UART__TOP__LEVEL.html#gaaf6a8b466ba0dcc623dbbb81e94b5b06">More...</a><br /></td></tr>
<tr class="separator:gaaf6a8b466ba0dcc623dbbb81e94b5b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad29a6269235ceb56e4e9db6c9ae1a9d2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gad29a6269235ceb56e4e9db6c9ae1a9d2">UARTTxFIFOLevelGet</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gad29a6269235ceb56e4e9db6c9ae1a9d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API determines the current level of the Transmitter FIFO.  <a href="group__CSL__UART__TOP__LEVEL.html#gad29a6269235ceb56e4e9db6c9ae1a9d2">More...</a><br /></td></tr>
<tr class="separator:gad29a6269235ceb56e4e9db6c9ae1a9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78b9ffaadf65cb23b2f59bd62cb764ae"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga78b9ffaadf65cb23b2f59bd62cb764ae">UARTRxFIFOLevelGet</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga78b9ffaadf65cb23b2f59bd62cb764ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API determines the current level of the Receiver FIFO.  <a href="group__CSL__UART__TOP__LEVEL.html#ga78b9ffaadf65cb23b2f59bd62cb764ae">More...</a><br /></td></tr>
<tr class="separator:ga78b9ffaadf65cb23b2f59bd62cb764ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2ff1b9206a4856d4d5eae334472611f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gaf2ff1b9206a4856d4d5eae334472611f">UARTAutobaudParityGet</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gaf2ff1b9206a4856d4d5eae334472611f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API determines the Parity mode being configured by the system in the UART Autobauding mode.  <a href="group__CSL__UART__TOP__LEVEL.html#gaf2ff1b9206a4856d4d5eae334472611f">More...</a><br /></td></tr>
<tr class="separator:gaf2ff1b9206a4856d4d5eae334472611f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad550807c845da9a6a15f4e2bbe8c8d14"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gad550807c845da9a6a15f4e2bbe8c8d14">UARTAutobaudWordLenGet</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gad550807c845da9a6a15f4e2bbe8c8d14"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API determines the word length per frame(character length) being configured by the system in UART Autobauding mode.  <a href="group__CSL__UART__TOP__LEVEL.html#gad550807c845da9a6a15f4e2bbe8c8d14">More...</a><br /></td></tr>
<tr class="separator:gad550807c845da9a6a15f4e2bbe8c8d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace506d6e5013fbbce6647942d67b19a3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gace506d6e5013fbbce6647942d67b19a3">UARTAutobaudSpeedGet</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gace506d6e5013fbbce6647942d67b19a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API determines the baud rate being configured by the system in UART Autobauding mode.  <a href="group__CSL__UART__TOP__LEVEL.html#gace506d6e5013fbbce6647942d67b19a3">More...</a><br /></td></tr>
<tr class="separator:gace506d6e5013fbbce6647942d67b19a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09ab7d4028d687fdc53ed2698b9a1a86"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga09ab7d4028d687fdc53ed2698b9a1a86">UARTScratchPadRegWrite</a> (uint32_t baseAddr, uint32_t scratchValue)</td></tr>
<tr class="memdesc:ga09ab7d4028d687fdc53ed2698b9a1a86"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API programs the Scratchpad Register with the specified value.  <a href="group__CSL__UART__TOP__LEVEL.html#ga09ab7d4028d687fdc53ed2698b9a1a86">More...</a><br /></td></tr>
<tr class="separator:ga09ab7d4028d687fdc53ed2698b9a1a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8299261a242e55ad452bf89826e24d93"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga8299261a242e55ad452bf89826e24d93">UARTScratchPadRegRead</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga8299261a242e55ad452bf89826e24d93"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API reads the value in Scratchpad Register.  <a href="group__CSL__UART__TOP__LEVEL.html#ga8299261a242e55ad452bf89826e24d93">More...</a><br /></td></tr>
<tr class="separator:ga8299261a242e55ad452bf89826e24d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97f634eaf2b09043c5e490f5f4ca52a9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga97f634eaf2b09043c5e490f5f4ca52a9">UARTModuleVersionNumberGet</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga97f634eaf2b09043c5e490f5f4ca52a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API reads the Revision Number of the module from the Module Version Register(MVR).  <a href="group__CSL__UART__TOP__LEVEL.html#ga97f634eaf2b09043c5e490f5f4ca52a9">More...</a><br /></td></tr>
<tr class="separator:ga97f634eaf2b09043c5e490f5f4ca52a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443648e452f9ce4da9208fdeb97692a4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga443648e452f9ce4da9208fdeb97692a4">UARTFIFORegisterWrite</a> (uint32_t baseAddr, uint32_t fcrValue)</td></tr>
<tr class="memdesc:ga443648e452f9ce4da9208fdeb97692a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is used to write a specified value to the FIFO Control Register(FCR).  <a href="group__CSL__UART__TOP__LEVEL.html#ga443648e452f9ce4da9208fdeb97692a4">More...</a><br /></td></tr>
<tr class="separator:ga443648e452f9ce4da9208fdeb97692a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81860bc183410362ec4d25abe68f36a4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga81860bc183410362ec4d25abe68f36a4">UARTTxDMAThresholdControl</a> (uint32_t baseAddr, uint32_t thrsCtrlFlag)</td></tr>
<tr class="memdesc:ga81860bc183410362ec4d25abe68f36a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function controls the method of setting the Transmit DMA Threshold Value. The Transmit DMA Threshold Value can be set to a default value of 64 characters or can take the value in TX_DMA_THRESHOLD register.  <a href="group__CSL__UART__TOP__LEVEL.html#ga81860bc183410362ec4d25abe68f36a4">More...</a><br /></td></tr>
<tr class="separator:ga81860bc183410362ec4d25abe68f36a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga382408d0252b77ae5996d9fcff9def92"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga382408d0252b77ae5996d9fcff9def92">UARTTxDMAThresholdValConfig</a> (uint32_t baseAddr, uint32_t thrsValue)</td></tr>
<tr class="memdesc:ga382408d0252b77ae5996d9fcff9def92"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function programs the TX_DMA_THRESHOLD register which holds Transmit DMA Threshold value to be used. When a TX DMA Threshold value other than 64 characters is required, this function can be used to program the same.  <a href="group__CSL__UART__TOP__LEVEL.html#ga382408d0252b77ae5996d9fcff9def92">More...</a><br /></td></tr>
<tr class="separator:ga382408d0252b77ae5996d9fcff9def92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf5b097f54041cccbaea7d1d399e25cd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#gabf5b097f54041cccbaea7d1d399e25cd">UARTFIFOLevelSet</a> (uint32_t baseAddr, uint32_t rxLevel)</td></tr>
<tr class="memdesc:gabf5b097f54041cccbaea7d1d399e25cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the receiver FIFO trigger level.<br />
.  <a href="group__CSL__UART__TOP__LEVEL.html#gabf5b097f54041cccbaea7d1d399e25cd">More...</a><br /></td></tr>
<tr class="separator:gabf5b097f54041cccbaea7d1d399e25cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3327190e282d72745af2d94c215b6b03"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga3327190e282d72745af2d94c215b6b03">UARTModemControlGet</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga3327190e282d72745af2d94c215b6b03"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the status of the RTS and AFE bits in the MCR register.  <a href="group__CSL__UART__TOP__LEVEL.html#ga3327190e282d72745af2d94c215b6b03">More...</a><br /></td></tr>
<tr class="separator:ga3327190e282d72745af2d94c215b6b03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga236f2c7cf13e04d7831e4589f9100e79"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga236f2c7cf13e04d7831e4589f9100e79">UARTFIFOCtrlRegWrite</a> (uint32_t baseAddr, uint32_t fcrValue)</td></tr>
<tr class="memdesc:ga236f2c7cf13e04d7831e4589f9100e79"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is used to write a specified value to the FIFO Control Register(FCR) without disabling the divisor values. Preferable setting FCR during runtime.  <a href="group__CSL__UART__TOP__LEVEL.html#ga236f2c7cf13e04d7831e4589f9100e79">More...</a><br /></td></tr>
<tr class="separator:ga236f2c7cf13e04d7831e4589f9100e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga764bb955fbab05d449e615e3b0a275c0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga764bb955fbab05d449e615e3b0a275c0">UARTModemControlReset</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga764bb955fbab05d449e615e3b0a275c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API resets the Modem control register.  <a href="group__CSL__UART__TOP__LEVEL.html#ga764bb955fbab05d449e615e3b0a275c0">More...</a><br /></td></tr>
<tr class="separator:ga764bb955fbab05d449e615e3b0a275c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f7ea9dbead60774537985e69a9c391"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga33f7ea9dbead60774537985e69a9c391">UARTReadStatus</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga33f7ea9dbead60774537985e69a9c391"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API reads the line status register value.  <a href="group__CSL__UART__TOP__LEVEL.html#ga33f7ea9dbead60774537985e69a9c391">More...</a><br /></td></tr>
<tr class="separator:ga33f7ea9dbead60774537985e69a9c391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga744770c35a232538cfdc701169ec8c7f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga744770c35a232538cfdc701169ec8c7f">UARTIsTransmitterEmpty</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga744770c35a232538cfdc701169ec8c7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API returns the transmitter empty status i.e. if Transmitter FIFO (THR register in non-FIFO mode) and Transmitter Shift Register are empty.  <a href="group__CSL__UART__TOP__LEVEL.html#ga744770c35a232538cfdc701169ec8c7f">More...</a><br /></td></tr>
<tr class="separator:ga744770c35a232538cfdc701169ec8c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b34796324a485d5e7113f79bb30382"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga66b34796324a485d5e7113f79bb30382">UARTCharGetNonBlocking2</a> (uint32_t baseAddr, uint8_t *pChar)</td></tr>
<tr class="memdesc:ga66b34796324a485d5e7113f79bb30382"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API reads a byte from the Receiver Buffer Register (RBR). It checks once if any character is ready to be read.  <a href="group__CSL__UART__TOP__LEVEL.html#ga66b34796324a485d5e7113f79bb30382">More...</a><br /></td></tr>
<tr class="separator:ga66b34796324a485d5e7113f79bb30382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94fed615d3dd19cbccb91847e62532ff"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga94fed615d3dd19cbccb91847e62532ff">UARTCharGetTimeout2</a> (uint32_t baseAddr, uint32_t timeOutVal, uint8_t *pChar)</td></tr>
<tr class="memdesc:ga94fed615d3dd19cbccb91847e62532ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API waits for the arrival of atleast one byte into the Receiver FIFO or until a specified timeout value gets decremented to zero, whichever happens first.This is a replacement for the UARTCharGetTimeout which will incorrectly return timeout if the UART receives 0xFF as data.  <a href="group__CSL__UART__TOP__LEVEL.html#ga94fed615d3dd19cbccb91847e62532ff">More...</a><br /></td></tr>
<tr class="separator:ga94fed615d3dd19cbccb91847e62532ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b2186b5b12ed100b88a84fda466ac5f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga9b2186b5b12ed100b88a84fda466ac5f">UARTDirPolSet</a> (uint32_t baseAddr, uint32_t dirPol)</td></tr>
<tr class="memdesc:ga9b2186b5b12ed100b88a84fda466ac5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is used to set the RS-485 External Transceiver Direction Polarity.  <a href="group__CSL__UART__TOP__LEVEL.html#ga9b2186b5b12ed100b88a84fda466ac5f">More...</a><br /></td></tr>
<tr class="separator:ga9b2186b5b12ed100b88a84fda466ac5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d1a8f89f56339c29461566194ce495"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga77d1a8f89f56339c29461566194ce495">UARTDirEnControl</a> (uint32_t baseAddr, uint32_t dirEnFlag)</td></tr>
<tr class="memdesc:ga77d1a8f89f56339c29461566194ce495"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is used to control the RS-485 External Transceiver Direction.  <a href="group__CSL__UART__TOP__LEVEL.html#ga77d1a8f89f56339c29461566194ce495">More...</a><br /></td></tr>
<tr class="separator:ga77d1a8f89f56339c29461566194ce495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19203eccf4106888deef48a3c2905284"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__UART__TOP__LEVEL.html#ga19203eccf4106888deef48a3c2905284">UARTSetTimeOutValue</a> (uint32_t baseAddr, uint16_t timeoutIntrVal, uint32_t timeoutBehavior)</td></tr>
<tr class="memdesc:ga19203eccf4106888deef48a3c2905284"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is used to set the timeout value and the TIMEOUT_BEHAVE.  <a href="group__CSL__UART__TOP__LEVEL.html#ga19203eccf4106888deef48a3c2905284">More...</a><br /></td></tr>
<tr class="separator:ga19203eccf4106888deef48a3c2905284"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_93501a11e921083efbd154e0cdff5f10.html">packages</a></li><li class="navelem"><a class="el" href="dir_b59fa847594ba2e55d37d32c1afb17da.html">ti</a></li><li class="navelem"><a class="el" href="dir_6714554a377e9eea584c5edeb2f684c7.html">csl</a></li><li class="navelem"><a class="el" href="dir_d7c4508447702eee9f9e2fb20993bd7e.html">src</a></li><li class="navelem"><a class="el" href="dir_af962a7d312e0da9e8f277325625cc72.html">ip</a></li><li class="navelem"><a class="el" href="dir_2126ea4beeffa39175c0f3312f385112.html">uart</a></li><li class="navelem"><a class="el" href="dir_d00b499c14dd3749725f7531c7b73ec2.html">V1</a></li><li class="navelem"><a class="el" href="uart_8h.html">uart.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
