

================================================================
== Vitis HLS Report for 'lpcore_control_top_0_s'
================================================================
* Date:           Thu Aug 15 17:58:29 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|      0 ns|      0 ns|    1|    1|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                            |                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance          |          Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+
        |lpcore_rollback_control_U0  |lpcore_rollback_control  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |lpcore_commit_control_U0    |lpcore_commit_control    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        +----------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       4|      94|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       4|      94|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-------------------------+---------+----+---+----+-----+
    |          Instance          |          Module         | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-------------------------+---------+----+---+----+-----+
    |lpcore_commit_control_U0    |lpcore_commit_control    |        0|   0|  2|  47|    0|
    |lpcore_rollback_control_U0  |lpcore_rollback_control  |        0|   0|  2|  47|    0|
    +----------------------------+-------------------------+---------+----+---+----+-----+
    |Total                       |                         |        0|   0|  4|  94|    0|
    +----------------------------+-------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------+-----+-----+--------------+----------------------------------------+--------------+
|                   RTL Ports                   | Dir | Bits|   Protocol   |              Source Object             |    C Type    |
+-----------------------------------------------+-----+-----+--------------+----------------------------------------+--------------+
|causality_violation_stream_dout                |   in|   48|       ap_fifo|              causality_violation_stream|       pointer|
|causality_violation_stream_empty_n             |   in|    1|       ap_fifo|              causality_violation_stream|       pointer|
|causality_violation_stream_read                |  out|    1|       ap_fifo|              causality_violation_stream|       pointer|
|event_queue_rollback_info_stream_din           |  out|   48|       ap_fifo|        event_queue_rollback_info_stream|       pointer|
|event_queue_rollback_info_stream_full_n        |   in|    1|       ap_fifo|        event_queue_rollback_info_stream|       pointer|
|event_queue_rollback_info_stream_write         |  out|    1|       ap_fifo|        event_queue_rollback_info_stream|       pointer|
|state_buffer_rollback_info_stream_din          |  out|   48|       ap_fifo|       state_buffer_rollback_info_stream|       pointer|
|state_buffer_rollback_info_stream_full_n       |   in|    1|       ap_fifo|       state_buffer_rollback_info_stream|       pointer|
|state_buffer_rollback_info_stream_write        |  out|    1|       ap_fifo|       state_buffer_rollback_info_stream|       pointer|
|cancellation_unit_rollback_info_stream_din     |  out|   48|       ap_fifo|  cancellation_unit_rollback_info_stream|       pointer|
|cancellation_unit_rollback_info_stream_full_n  |   in|    1|       ap_fifo|  cancellation_unit_rollback_info_stream|       pointer|
|cancellation_unit_rollback_info_stream_write   |  out|    1|       ap_fifo|  cancellation_unit_rollback_info_stream|       pointer|
|lpcore_commit_time_stream_0_dout               |   in|   32|       ap_fifo|             lpcore_commit_time_stream_0|       pointer|
|lpcore_commit_time_stream_0_empty_n            |   in|    1|       ap_fifo|             lpcore_commit_time_stream_0|       pointer|
|lpcore_commit_time_stream_0_read               |  out|    1|       ap_fifo|             lpcore_commit_time_stream_0|       pointer|
|event_queue_commit_time_stream15_din           |  out|   32|       ap_fifo|        event_queue_commit_time_stream15|       pointer|
|event_queue_commit_time_stream15_full_n        |   in|    1|       ap_fifo|        event_queue_commit_time_stream15|       pointer|
|event_queue_commit_time_stream15_write         |  out|    1|       ap_fifo|        event_queue_commit_time_stream15|       pointer|
|state_buffer_commit_time_stream16_din          |  out|   32|       ap_fifo|       state_buffer_commit_time_stream16|       pointer|
|state_buffer_commit_time_stream16_full_n       |   in|    1|       ap_fifo|       state_buffer_commit_time_stream16|       pointer|
|state_buffer_commit_time_stream16_write        |  out|    1|       ap_fifo|       state_buffer_commit_time_stream16|       pointer|
|cancellation_unit_commit_time_stream17_din     |  out|   32|       ap_fifo|  cancellation_unit_commit_time_stream17|       pointer|
|cancellation_unit_commit_time_stream17_full_n  |   in|    1|       ap_fifo|  cancellation_unit_commit_time_stream17|       pointer|
|cancellation_unit_commit_time_stream17_write   |  out|    1|       ap_fifo|  cancellation_unit_commit_time_stream17|       pointer|
|ap_clk                                         |   in|    1|  ap_ctrl_none|                   lpcore_control_top<0>|  return value|
|ap_rst                                         |   in|    1|  ap_ctrl_none|                   lpcore_control_top<0>|  return value|
|ap_ready                                       |  out|    1|  ap_ctrl_none|                   lpcore_control_top<0>|  return value|
+-----------------------------------------------+-----+-----+--------------+----------------------------------------+--------------+

