#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13f804080 .scope module, "tb_mlopadd" "tb_mlopadd" 2 79;
 .timescale 0 0;
P_0x600001408000 .param/l "CLK_CYCLES" 1 2 95, +C4<00000000000000000000000001100100>;
P_0x600001408040 .param/l "CLK_PERIOD" 1 2 95, +C4<00000000000000000000000000001010>;
v0x60000081cb40_0 .var "clk", 0 0;
v0x60000081cbd0_0 .var "in", 7 0;
v0x60000081cc60_0 .net "out", 15 0, L_0x600001110070;  1 drivers
v0x60000081ccf0_0 .var "rst_b", 0 0;
S_0x13f8041f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 116, 2 116 0, S_0x13f804080;
 .timescale 0 0;
v0x60000081c000_0 .var/i "i", 31 0;
S_0x13f804360 .scope module, "uut" "mlopadd" 2 88, 2 1 0, S_0x13f804080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 16 "out";
P_0x600001408080 .param/l "IN_WIDTH" 0 2 2, +C4<00000000000000000000000000001000>;
P_0x6000014080c0 .param/l "OUT_WIDTH" 0 2 3, +C4<00000000000000000000000000010000>;
L_0x600001110070 .functor BUFZ 16, v0x60000081c360_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x140078010 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x60000081c6c0_0 .net/2u *"_ivl_0", 7 0, L_0x140078010;  1 drivers
v0x60000081c750_0 .net "adder_out", 15 0, L_0x600000b1c000;  1 drivers
v0x60000081c7e0_0 .net "clk", 0 0, v0x60000081cb40_0;  1 drivers
v0x60000081c870_0 .net "in", 7 0, v0x60000081cbd0_0;  1 drivers
v0x60000081c900_0 .net "lower_rgst_out", 15 0, v0x60000081c360_0;  1 drivers
v0x60000081c990_0 .net "out", 15 0, L_0x600001110070;  alias, 1 drivers
v0x60000081ca20_0 .net "rst_b", 0 0, v0x60000081ccf0_0;  1 drivers
v0x60000081cab0_0 .net "upper_rgst_out", 7 0, v0x60000081c5a0_0;  1 drivers
L_0x600000b1c0a0 .concat [ 8 8 0 0], v0x60000081c5a0_0, L_0x140078010;
S_0x13f8044d0 .scope module, "adder_upper" "adder" 2 28, 2 67 0, S_0x13f804360;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x600002f10100 .param/l "WIDTH" 0 2 68, +C4<00000000000000000000000000010000>;
v0x60000081c090_0 .net "a", 15 0, L_0x600000b1c0a0;  1 drivers
v0x60000081c120_0 .net "b", 15 0, v0x60000081c360_0;  alias, 1 drivers
v0x60000081c1b0_0 .net "out", 15 0, L_0x600000b1c000;  alias, 1 drivers
L_0x600000b1c000 .arith/sum 16, L_0x600000b1c0a0, v0x60000081c360_0;
S_0x13f804640 .scope module, "rgst_lower" "rgst" 2 37, 2 49 0, S_0x13f804360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 16 "in";
    .port_info 3 /OUTPUT 16 "out";
P_0x600002f10180 .param/l "WIDTH" 0 2 50, +C4<00000000000000000000000000010000>;
v0x60000081c240_0 .net "clk", 0 0, v0x60000081cb40_0;  alias, 1 drivers
v0x60000081c2d0_0 .net "in", 15 0, L_0x600000b1c000;  alias, 1 drivers
v0x60000081c360_0 .var "out", 15 0;
v0x60000081c3f0_0 .net "rst_b", 0 0, v0x60000081ccf0_0;  alias, 1 drivers
E_0x600002f10200/0 .event negedge, v0x60000081c3f0_0;
E_0x600002f10200/1 .event posedge, v0x60000081c240_0;
E_0x600002f10200 .event/or E_0x600002f10200/0, E_0x600002f10200/1;
S_0x13f8047b0 .scope module, "rgst_upper" "rgst" 2 18, 2 49 0, S_0x13f804360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x600002f10240 .param/l "WIDTH" 0 2 50, +C4<00000000000000000000000000001000>;
v0x60000081c480_0 .net "clk", 0 0, v0x60000081cb40_0;  alias, 1 drivers
v0x60000081c510_0 .net "in", 7 0, v0x60000081cbd0_0;  alias, 1 drivers
v0x60000081c5a0_0 .var "out", 7 0;
v0x60000081c630_0 .net "rst_b", 0 0, v0x60000081ccf0_0;  alias, 1 drivers
    .scope S_0x13f8047b0;
T_0 ;
    %wait E_0x600002f10200;
    %load/vec4 v0x60000081c630_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000081c5a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x60000081c510_0;
    %assign/vec4 v0x60000081c5a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13f804640;
T_1 ;
    %wait E_0x600002f10200;
    %load/vec4 v0x60000081c3f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000081c360_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x60000081c2d0_0;
    %assign/vec4 v0x60000081c360_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13f804080;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000081cb40_0, 0, 1;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0x60000081cb40_0;
    %inv;
    %store/vec4 v0x60000081cb40_0, 0, 1;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .thread T_2;
    .scope S_0x13f804080;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000081ccf0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000081ccf0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x13f804080;
T_4 ;
    %vpi_call 2 112 "$display", "IN | OUT" {0 0 0};
    %vpi_call 2 113 "$display", "----------" {0 0 0};
    %vpi_call 2 114 "$monitor", "%b | %b", v0x60000081cbd0_0, v0x60000081cc60_0 {0 0 0};
    %fork t_1, S_0x13f8041f0;
    %jmp t_0;
    .scope S_0x13f8041f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000081c000_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x60000081c000_0;
    %cmpi/s 99, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_4.1, 5;
    %delay 20, 0;
    %load/vec4 v0x60000081c000_0;
    %pad/s 8;
    %store/vec4 v0x60000081cbd0_0, 0, 8;
    %load/vec4 v0x60000081c000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000081c000_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_0x13f804080;
t_0 %join;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "mlopadd.v";
