
Threadx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c170  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c3  0800c3a8  0800c3a8  0000d3a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800c66c  0800c66c  0000d66c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800c674  0800c674  0000d674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800c678  0800c678  0000d678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000064  20000000  0800c67c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00002a6c  20000064  0800c6e0  0000e064  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20002ad0  0800c6e0  0000ead0  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  0000e064  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002f8ae  00000000  00000000  0000e09a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00007981  00000000  00000000  0003d948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001e38  00000000  00000000  000452d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001659  00000000  00000000  00047108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003c7a7  00000000  00000000  00048761  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00030a72  00000000  00000000  00084f08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015e5b3  00000000  00000000  000b597a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00213f2d  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000766c  00000000  00000000  00213f70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 000000fb  00000000  00000000  0021b5dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	20000064 	.word	0x20000064
 8000254:	00000000 	.word	0x00000000
 8000258:	0800c390 	.word	0x0800c390

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000068 	.word	0x20000068
 8000274:	0800c390 	.word	0x0800c390

08000278 <_tx_initialize_low_level>:
    .thumb_func
.type _tx_initialize_low_level, function
_tx_initialize_low_level:

    /* Disable interrupts during ThreadX initialization.  */
    CPSID   i
 8000278:	b672      	cpsid	i
    LDR     r1, =__RAM_segment_used_end__           // Build first free address
    ADD     r1, r1, #4                              //
    STR     r1, [r0]                                // Setup first unused memory pointer
#endif
    /* Setup Vector Table Offset Register.  */
    MOV     r0, #0xE000E000                         // Build address of NVIC registers
 800027a:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 800027e:	4917      	ldr	r1, [pc, #92]	@ (80002dc <__tx_DBGHandler+0x4>)
    STR     r1, [r0, #0xD08]                        // Set vector table address
 8000280:	f8c0 1d08 	str.w	r1, [r0, #3336]	@ 0xd08

    /* Enable the cycle count register.  */
    LDR     r0, =0xE0001000                         // Build address of DWT register
 8000284:	4816      	ldr	r0, [pc, #88]	@ (80002e0 <__tx_DBGHandler+0x8>)
    LDR     r1, [r0]                                // Pickup the current value
 8000286:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              // Set the CYCCNTENA bit
 8000288:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                // Enable the cycle count register
 800028c:	6001      	str	r1, [r0, #0]

    /* Set system stack pointer from vector value.  */
    LDR     r0, =_tx_thread_system_stack_ptr        // Build address of system stack pointer
 800028e:	4815      	ldr	r0, [pc, #84]	@ (80002e4 <__tx_DBGHandler+0xc>)
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 8000290:	4912      	ldr	r1, [pc, #72]	@ (80002dc <__tx_DBGHandler+0x4>)
    LDR     r1, [r1]                                // Pickup reset stack pointer
 8000292:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                // Save system stack pointer
 8000294:	6001      	str	r1, [r0, #0]

    /* Configure SysTick.  */
    MOV     r0, #0xE000E000                         // Build address of NVIC registers
 8000296:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 800029a:	4913      	ldr	r1, [pc, #76]	@ (80002e8 <__tx_DBGHandler+0x10>)
    STR     r1, [r0, #0x14]                         // Setup SysTick Reload Value
 800029c:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                // Build SysTick Control Enable Value
 800029e:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         // Setup SysTick Control
 80002a2:	6101      	str	r1, [r0, #16]

    /* Configure handler priorities.  */
    LDR     r1, =0x00000000                         // Rsrv, UsgF, BusF, MemM
 80002a4:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        // Setup System Handlers 4-7 Priority Registers
 80002a8:	f8c0 1d18 	str.w	r1, [r0, #3352]	@ 0xd18

    LDR     r1, =0xFF000000                         // SVCl, Rsrv, Rsrv, Rsrv
 80002ac:	f04f 417f 	mov.w	r1, #4278190080	@ 0xff000000
    STR     r1, [r0, #0xD1C]                        // Setup System Handlers 8-11 Priority Registers
 80002b0:	f8c0 1d1c 	str.w	r1, [r0, #3356]	@ 0xd1c
                                                    // Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         // SysT, PnSV, Rsrv, DbgM
 80002b4:	490d      	ldr	r1, [pc, #52]	@ (80002ec <__tx_DBGHandler+0x14>)
    STR     r1, [r0, #0xD20]                        // Setup System Handlers 12-15 Priority Registers
 80002b6:	f8c0 1d20 	str.w	r1, [r0, #3360]	@ 0xd20
                                                    // Note: PnSV must be lowest priority, which is 0xFF

    /* Return to caller.  */
    BX      lr
 80002ba:	4770      	bx	lr

080002bc <__tx_BadHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_BadHandler
    .thumb_func
.type __tx_BadHandler, function
__tx_BadHandler:
    B       __tx_BadHandler
 80002bc:	f7ff bffe 	b.w	80002bc <__tx_BadHandler>

080002c0 <__tx_IntHandler>:
    .thumb_func
.type __tx_IntHandler, function
__tx_IntHandler:
// VOID InterruptHandler (VOID)
// {
    PUSH    {r0,lr}     // Save LR (and dummy r0 to maintain stack alignment)
 80002c0:	b501      	push	{r0, lr}
    /* Do interrupt handler work here */
    /* .... */
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_exit              // Call the ISR exit function
#endif
    POP     {r0,lr}
 80002c2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      lr
 80002c6:	4770      	bx	lr

080002c8 <SysTick_Handler>:
    .thumb_func
.type SysTick_Handler, function
SysTick_Handler:
// VOID TimerInterruptHandler (VOID)
// {
    PUSH    {r0,lr}     // Save LR (and dummy r0 to maintain stack alignment)
 80002c8:	b501      	push	{r0, lr}
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_enter             // Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 80002ca:	f000 f897 	bl	80003fc <_tx_timer_interrupt>
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_exit              // Call the ISR exit function
#endif
    POP     {r0,lr}
 80002ce:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      lr
 80002d2:	4770      	bx	lr

080002d4 <__tx_NMIHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_NMIHandler
    .thumb_func
.type __tx_NMIHandler, function
__tx_NMIHandler:
    B       __tx_NMIHandler
 80002d4:	f7ff bffe 	b.w	80002d4 <__tx_NMIHandler>

080002d8 <__tx_DBGHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_DBGHandler
    .thumb_func
.type __tx_DBGHandler, function
__tx_DBGHandler:
    B       __tx_DBGHandler
 80002d8:	f7ff bffe 	b.w	80002d8 <__tx_DBGHandler>
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 80002dc:	08000000 	.word	0x08000000
    LDR     r0, =0xE0001000                         // Build address of DWT register
 80002e0:	e0001000 	.word	0xe0001000
    LDR     r0, =_tx_thread_system_stack_ptr        // Build address of system stack pointer
 80002e4:	2000237c 	.word	0x2000237c
    LDR     r1, =SYSTICK_CYCLES
 80002e8:	000afc7f 	.word	0x000afc7f
    LDR     r1, =0x40FF0000                         // SysT, PnSV, Rsrv, DbgM
 80002ec:	40ff0000 	.word	0x40ff0000

080002f0 <_tx_thread_schedule>:
    /* This function should only ever be called on Cortex-M
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */
    MOV     r0, #0                                  // Build value for TX_FALSE
 80002f0:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80002f4:	4a2d      	ldr	r2, [pc, #180]	@ (80003ac <_tx_vfp_access+0x4>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 80002f6:	6010      	str	r0, [r2, #0]

#ifdef __ARM_FP
    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 80002f8:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 80002fc:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 8000300:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 8000304:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */
    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 8000306:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 800030a:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 800030e:	f8c1 0d04 	str.w	r0, [r1, #3332]	@ 0xd04
    DSB                                             // Complete all memory accesses
 8000312:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 8000316:	f3bf 8f6f 	isb	sy

0800031a <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 800031a:	e7fe      	b.n	800031a <__tx_wait_here>

0800031c <PendSV_Handler>:
#else
    CPSIE   i                                       // Enable interrupts
#endif  /* TX_PORT_USE_BASEPRI */
#endif  /* EXECUTION PROFILE */

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800031c:	4824      	ldr	r0, [pc, #144]	@ (80003b0 <_tx_vfp_access+0x8>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 800031e:	4a25      	ldr	r2, [pc, #148]	@ (80003b4 <_tx_vfp_access+0xc>)
    MOV     r3, #0                                  // Build NULL value
 8000320:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 8000324:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 8000326:	b191      	cbz	r1, 800034e <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 8000328:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 800032a:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 800032e:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 8000332:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 8000336:	d101      	bne.n	800033c <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 8000338:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

0800033c <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800033c:	4c1e      	ldr	r4, [pc, #120]	@ (80003b8 <_tx_vfp_access+0x10>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 800033e:	f84c ed04 	str.w	lr, [ip, #-4]!
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 8000342:	f8c1 c008 	str.w	ip, [r1, #8]
_skip_secure_save:
#endif

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 8000346:	6825      	ldr	r5, [r4, #0]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 8000348:	b10d      	cbz	r5, 800034e <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 800034a:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 800034c:	6023      	str	r3, [r4, #0]

0800034e <__tx_ts_new>:

#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 800034e:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 8000350:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 8000352:	b1d1      	cbz	r1, 800038a <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 8000354:	6001      	str	r1, [r0, #0]
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 8000356:	b662      	cpsie	i

08000358 <__tx_ts_restore>:
#endif

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 8000358:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800035a:	4c17      	ldr	r4, [pc, #92]	@ (80003b8 <_tx_vfp_access+0x10>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 800035c:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 800035e:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 8000362:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 8000364:	6025      	str	r5, [r4, #0]
    POP     {r0,r1}                                 // Restore r1 (and dummy r0)
_skip_secure_restore:
#endif

    /* Restore the thread context and PSP.  */
    LDR     r12, [r1, #12]                          // Get stack start
 8000366:	f8d1 c00c 	ldr.w	ip, [r1, #12]
    MSR     PSPLIM, r12                             // Set stack limit
 800036a:	f38c 880b 	msr	PSPLIM, ip
    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 800036e:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 8000372:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 8000376:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 800037a:	d101      	bne.n	8000380 <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 800037c:	ecbc 8a10 	vldmia	ip!, {s16-s31}

08000380 <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 8000380:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 8000384:	f38c 8809 	msr	PSP, ip

    BX      lr                                      // Return to thread!
 8000388:	4770      	bx	lr

0800038a <__tx_ts_wait>:
__tx_ts_wait:
#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 800038a:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 800038c:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 800038e:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 8000390:	b909      	cbnz	r1, 8000396 <__tx_ts_ready>

#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 8000392:	b662      	cpsie	i
#endif
    B       __tx_ts_wait                            // Loop to continue waiting
 8000394:	e7f9      	b.n	800038a <__tx_ts_wait>

08000396 <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */
__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 8000396:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 800039a:	f04f 28e0 	mov.w	r8, #3758153728	@ 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 800039e:	f8c8 7d04 	str.w	r7, [r8, #3332]	@ 0xd04
    /* Re-enable interrupts and restore new thread.  */
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 80003a2:	b662      	cpsie	i
#endif
    B       __tx_ts_restore                         // Restore the thread
 80003a4:	e7d8      	b.n	8000358 <__tx_ts_restore>
 80003a6:	bf00      	nop

080003a8 <_tx_vfp_access>:
.type _tx_vfp_access, function
_tx_vfp_access:
#if TX_ENABLE_FPU_SUPPORT
    VMOV.F32 s0, s0                                 // Simply access the VFP
#endif
    BX       lr                                     // Return to caller
 80003a8:	4770      	bx	lr
 80003aa:	0000      	.short	0x0000
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80003ac:	20002418 	.word	0x20002418
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80003b0:	20002380 	.word	0x20002380
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80003b4:	20002384 	.word	0x20002384
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80003b8:	20002984 	.word	0x20002984

080003bc <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 80003bc:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 80003be:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 80003c2:	f1a2 0244 	sub.w	r2, r2, #68	@ 0x44
#ifdef TX_SINGLE_MODE_SECURE
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value for secure mode
#else
    LDR     r3, =0xFFFFFFBC                         // Build initial LR value to return to non-secure PSP
 80003c6:	f06f 0343 	mvn.w	r3, #67	@ 0x43
#endif
    STR     r3, [r2, #0]                            // Save on the stack
 80003ca:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 80003cc:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 80003d0:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 80003d2:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 80003d4:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 80003d6:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 80003d8:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 80003da:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 80003dc:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 80003de:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 80003e0:	6253      	str	r3, [r2, #36]	@ 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 80003e2:	6293      	str	r3, [r2, #40]	@ 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 80003e4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 80003e6:	6313      	str	r3, [r2, #48]	@ 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 80003e8:	6353      	str	r3, [r2, #52]	@ 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 80003ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
    STR     r3, [r2, #56]                           // Store initial lr
 80003ee:	6393      	str	r3, [r2, #56]	@ 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 80003f0:	63d1      	str	r1, [r2, #60]	@ 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 80003f2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 80003f6:	6413      	str	r3, [r2, #64]	@ 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 80003f8:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 80003fa:	4770      	bx	lr

080003fc <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 80003fc:	4922      	ldr	r1, [pc, #136]	@ (8000488 <__tx_timer_nothing_expired+0x8>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 80003fe:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 8000400:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 8000404:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 8000406:	4b21      	ldr	r3, [pc, #132]	@ (800048c <__tx_timer_nothing_expired+0xc>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 8000408:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 800040a:	b13a      	cbz	r2, 800041c <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 800040c:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 8000410:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 8000412:	b91a      	cbnz	r2, 800041c <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000414:	4b1e      	ldr	r3, [pc, #120]	@ (8000490 <__tx_timer_nothing_expired+0x10>)
    MOV     r0, #1                                  // Build expired value
 8000416:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 800041a:	6018      	str	r0, [r3, #0]

0800041c <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 800041c:	491d      	ldr	r1, [pc, #116]	@ (8000494 <__tx_timer_nothing_expired+0x14>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 800041e:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 8000420:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 8000422:	b122      	cbz	r2, 800042e <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 8000424:	4b1c      	ldr	r3, [pc, #112]	@ (8000498 <__tx_timer_nothing_expired+0x18>)
    MOV     r2, #1                                  // Build expired value
 8000426:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 800042a:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 800042c:	e008      	b.n	8000440 <__tx_timer_done>

0800042e <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 800042e:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000432:	4b1a      	ldr	r3, [pc, #104]	@ (800049c <__tx_timer_nothing_expired+0x1c>)
    LDR     r2, [r3, #0]                            // Pickup list end
 8000434:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 8000436:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 8000438:	d101      	bne.n	800043e <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 800043a:	4b19      	ldr	r3, [pc, #100]	@ (80004a0 <__tx_timer_nothing_expired+0x20>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 800043c:	6818      	ldr	r0, [r3, #0]

0800043e <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 800043e:	6008      	str	r0, [r1, #0]

08000440 <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 8000440:	4b13      	ldr	r3, [pc, #76]	@ (8000490 <__tx_timer_nothing_expired+0x10>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 8000442:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 8000444:	b912      	cbnz	r2, 800044c <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 8000446:	4914      	ldr	r1, [pc, #80]	@ (8000498 <__tx_timer_nothing_expired+0x18>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 8000448:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 800044a:	b1c8      	cbz	r0, 8000480 <__tx_timer_nothing_expired>

0800044c <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    PUSH    {r0, lr}                                // Save the lr register on the stack
 800044c:	b501      	push	{r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 800044e:	4912      	ldr	r1, [pc, #72]	@ (8000498 <__tx_timer_nothing_expired+0x18>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 8000450:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 8000452:	b108      	cbz	r0, 8000458 <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 8000454:	f00a fc34 	bl	800acc0 <_tx_timer_expiration_process>

08000458 <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 8000458:	4b0d      	ldr	r3, [pc, #52]	@ (8000490 <__tx_timer_nothing_expired+0x10>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 800045a:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 800045c:	b172      	cbz	r2, 800047c <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 800045e:	f00a fba1 	bl	800aba4 <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000462:	4810      	ldr	r0, [pc, #64]	@ (80004a4 <__tx_timer_nothing_expired+0x24>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 8000464:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 8000466:	b949      	cbnz	r1, 800047c <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000468:	480f      	ldr	r0, [pc, #60]	@ (80004a8 <__tx_timer_nothing_expired+0x28>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 800046a:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 800046c:	4a0f      	ldr	r2, [pc, #60]	@ (80004ac <__tx_timer_nothing_expired+0x2c>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 800046e:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000470:	480f      	ldr	r0, [pc, #60]	@ (80004b0 <__tx_timer_nothing_expired+0x30>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 8000472:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    CMP     r1, r3                                  // Are they the same?
 8000476:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 8000478:	d000      	beq.n	800047c <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 800047a:	6002      	str	r2, [r0, #0]

0800047c <__tx_timer_not_ts_expiration>:
__tx_timer_skip_time_slice:
    // }

__tx_timer_not_ts_expiration:

    POP     {r0, lr}                                // Recover lr register (r0 is just there for
 800047c:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

08000480 <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 8000480:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 8000484:	4770      	bx	lr
 8000486:	0000      	.short	0x0000
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 8000488:	20002424 	.word	0x20002424
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 800048c:	20002984 	.word	0x20002984
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000490:	20002428 	.word	0x20002428
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000494:	200024b4 	.word	0x200024b4
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 8000498:	200024b8 	.word	0x200024b8
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 800049c:	200024b0 	.word	0x200024b0
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 80004a0:	200024ac 	.word	0x200024ac
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80004a4:	20002418 	.word	0x20002418
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80004a8:	20002380 	.word	0x20002380
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80004ac:	20002384 	.word	0x20002384
    LDR     r0, =0xE000ED04                         // Build address of control register
 80004b0:	e000ed04 	.word	0xe000ed04

080004b4 <strlen>:
 80004b4:	4603      	mov	r3, r0
 80004b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80004ba:	2a00      	cmp	r2, #0
 80004bc:	d1fb      	bne.n	80004b6 <strlen+0x2>
 80004be:	1a18      	subs	r0, r3, r0
 80004c0:	3801      	subs	r0, #1
 80004c2:	4770      	bx	lr

080004c4 <__aeabi_uldivmod>:
 80004c4:	b953      	cbnz	r3, 80004dc <__aeabi_uldivmod+0x18>
 80004c6:	b94a      	cbnz	r2, 80004dc <__aeabi_uldivmod+0x18>
 80004c8:	2900      	cmp	r1, #0
 80004ca:	bf08      	it	eq
 80004cc:	2800      	cmpeq	r0, #0
 80004ce:	bf1c      	itt	ne
 80004d0:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80004d4:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80004d8:	f000 b9b0 	b.w	800083c <__aeabi_idiv0>
 80004dc:	f1ad 0c08 	sub.w	ip, sp, #8
 80004e0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80004e4:	f000 f806 	bl	80004f4 <__udivmoddi4>
 80004e8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80004ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80004f0:	b004      	add	sp, #16
 80004f2:	4770      	bx	lr

080004f4 <__udivmoddi4>:
 80004f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80004f8:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80004fa:	4688      	mov	r8, r1
 80004fc:	4604      	mov	r4, r0
 80004fe:	468e      	mov	lr, r1
 8000500:	2b00      	cmp	r3, #0
 8000502:	d14a      	bne.n	800059a <__udivmoddi4+0xa6>
 8000504:	428a      	cmp	r2, r1
 8000506:	4617      	mov	r7, r2
 8000508:	d95f      	bls.n	80005ca <__udivmoddi4+0xd6>
 800050a:	fab2 f682 	clz	r6, r2
 800050e:	b14e      	cbz	r6, 8000524 <__udivmoddi4+0x30>
 8000510:	f1c6 0320 	rsb	r3, r6, #32
 8000514:	fa01 fe06 	lsl.w	lr, r1, r6
 8000518:	40b7      	lsls	r7, r6
 800051a:	40b4      	lsls	r4, r6
 800051c:	fa20 f303 	lsr.w	r3, r0, r3
 8000520:	ea43 0e0e 	orr.w	lr, r3, lr
 8000524:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000528:	fa1f fc87 	uxth.w	ip, r7
 800052c:	0c23      	lsrs	r3, r4, #16
 800052e:	fbbe f1f8 	udiv	r1, lr, r8
 8000532:	fb08 ee11 	mls	lr, r8, r1, lr
 8000536:	fb01 f20c 	mul.w	r2, r1, ip
 800053a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 800053e:	429a      	cmp	r2, r3
 8000540:	d907      	bls.n	8000552 <__udivmoddi4+0x5e>
 8000542:	18fb      	adds	r3, r7, r3
 8000544:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000548:	d202      	bcs.n	8000550 <__udivmoddi4+0x5c>
 800054a:	429a      	cmp	r2, r3
 800054c:	f200 8154 	bhi.w	80007f8 <__udivmoddi4+0x304>
 8000550:	4601      	mov	r1, r0
 8000552:	1a9b      	subs	r3, r3, r2
 8000554:	b2a2      	uxth	r2, r4
 8000556:	fbb3 f0f8 	udiv	r0, r3, r8
 800055a:	fb08 3310 	mls	r3, r8, r0, r3
 800055e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000562:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000566:	4594      	cmp	ip, r2
 8000568:	d90b      	bls.n	8000582 <__udivmoddi4+0x8e>
 800056a:	18ba      	adds	r2, r7, r2
 800056c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8000570:	bf2c      	ite	cs
 8000572:	2401      	movcs	r4, #1
 8000574:	2400      	movcc	r4, #0
 8000576:	4594      	cmp	ip, r2
 8000578:	d902      	bls.n	8000580 <__udivmoddi4+0x8c>
 800057a:	2c00      	cmp	r4, #0
 800057c:	f000 813f 	beq.w	80007fe <__udivmoddi4+0x30a>
 8000580:	4618      	mov	r0, r3
 8000582:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000586:	eba2 020c 	sub.w	r2, r2, ip
 800058a:	2100      	movs	r1, #0
 800058c:	b11d      	cbz	r5, 8000596 <__udivmoddi4+0xa2>
 800058e:	40f2      	lsrs	r2, r6
 8000590:	2300      	movs	r3, #0
 8000592:	e9c5 2300 	strd	r2, r3, [r5]
 8000596:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800059a:	428b      	cmp	r3, r1
 800059c:	d905      	bls.n	80005aa <__udivmoddi4+0xb6>
 800059e:	b10d      	cbz	r5, 80005a4 <__udivmoddi4+0xb0>
 80005a0:	e9c5 0100 	strd	r0, r1, [r5]
 80005a4:	2100      	movs	r1, #0
 80005a6:	4608      	mov	r0, r1
 80005a8:	e7f5      	b.n	8000596 <__udivmoddi4+0xa2>
 80005aa:	fab3 f183 	clz	r1, r3
 80005ae:	2900      	cmp	r1, #0
 80005b0:	d14e      	bne.n	8000650 <__udivmoddi4+0x15c>
 80005b2:	4543      	cmp	r3, r8
 80005b4:	f0c0 8112 	bcc.w	80007dc <__udivmoddi4+0x2e8>
 80005b8:	4282      	cmp	r2, r0
 80005ba:	f240 810f 	bls.w	80007dc <__udivmoddi4+0x2e8>
 80005be:	4608      	mov	r0, r1
 80005c0:	2d00      	cmp	r5, #0
 80005c2:	d0e8      	beq.n	8000596 <__udivmoddi4+0xa2>
 80005c4:	e9c5 4e00 	strd	r4, lr, [r5]
 80005c8:	e7e5      	b.n	8000596 <__udivmoddi4+0xa2>
 80005ca:	2a00      	cmp	r2, #0
 80005cc:	f000 80ac 	beq.w	8000728 <__udivmoddi4+0x234>
 80005d0:	fab2 f682 	clz	r6, r2
 80005d4:	2e00      	cmp	r6, #0
 80005d6:	f040 80bb 	bne.w	8000750 <__udivmoddi4+0x25c>
 80005da:	1a8b      	subs	r3, r1, r2
 80005dc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80005e0:	b2bc      	uxth	r4, r7
 80005e2:	2101      	movs	r1, #1
 80005e4:	0c02      	lsrs	r2, r0, #16
 80005e6:	b280      	uxth	r0, r0
 80005e8:	fbb3 fcfe 	udiv	ip, r3, lr
 80005ec:	fb0e 331c 	mls	r3, lr, ip, r3
 80005f0:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80005f4:	fb04 f20c 	mul.w	r2, r4, ip
 80005f8:	429a      	cmp	r2, r3
 80005fa:	d90e      	bls.n	800061a <__udivmoddi4+0x126>
 80005fc:	18fb      	adds	r3, r7, r3
 80005fe:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000602:	bf2c      	ite	cs
 8000604:	f04f 0901 	movcs.w	r9, #1
 8000608:	f04f 0900 	movcc.w	r9, #0
 800060c:	429a      	cmp	r2, r3
 800060e:	d903      	bls.n	8000618 <__udivmoddi4+0x124>
 8000610:	f1b9 0f00 	cmp.w	r9, #0
 8000614:	f000 80ec 	beq.w	80007f0 <__udivmoddi4+0x2fc>
 8000618:	46c4      	mov	ip, r8
 800061a:	1a9b      	subs	r3, r3, r2
 800061c:	fbb3 f8fe 	udiv	r8, r3, lr
 8000620:	fb0e 3318 	mls	r3, lr, r8, r3
 8000624:	fb04 f408 	mul.w	r4, r4, r8
 8000628:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 800062c:	4294      	cmp	r4, r2
 800062e:	d90b      	bls.n	8000648 <__udivmoddi4+0x154>
 8000630:	18ba      	adds	r2, r7, r2
 8000632:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 8000636:	bf2c      	ite	cs
 8000638:	2001      	movcs	r0, #1
 800063a:	2000      	movcc	r0, #0
 800063c:	4294      	cmp	r4, r2
 800063e:	d902      	bls.n	8000646 <__udivmoddi4+0x152>
 8000640:	2800      	cmp	r0, #0
 8000642:	f000 80d1 	beq.w	80007e8 <__udivmoddi4+0x2f4>
 8000646:	4698      	mov	r8, r3
 8000648:	1b12      	subs	r2, r2, r4
 800064a:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 800064e:	e79d      	b.n	800058c <__udivmoddi4+0x98>
 8000650:	f1c1 0620 	rsb	r6, r1, #32
 8000654:	408b      	lsls	r3, r1
 8000656:	fa08 f401 	lsl.w	r4, r8, r1
 800065a:	fa00 f901 	lsl.w	r9, r0, r1
 800065e:	fa22 f706 	lsr.w	r7, r2, r6
 8000662:	fa28 f806 	lsr.w	r8, r8, r6
 8000666:	408a      	lsls	r2, r1
 8000668:	431f      	orrs	r7, r3
 800066a:	fa20 f306 	lsr.w	r3, r0, r6
 800066e:	0c38      	lsrs	r0, r7, #16
 8000670:	4323      	orrs	r3, r4
 8000672:	fa1f fc87 	uxth.w	ip, r7
 8000676:	0c1c      	lsrs	r4, r3, #16
 8000678:	fbb8 fef0 	udiv	lr, r8, r0
 800067c:	fb00 881e 	mls	r8, r0, lr, r8
 8000680:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000684:	fb0e f80c 	mul.w	r8, lr, ip
 8000688:	45a0      	cmp	r8, r4
 800068a:	d90e      	bls.n	80006aa <__udivmoddi4+0x1b6>
 800068c:	193c      	adds	r4, r7, r4
 800068e:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000692:	bf2c      	ite	cs
 8000694:	f04f 0b01 	movcs.w	fp, #1
 8000698:	f04f 0b00 	movcc.w	fp, #0
 800069c:	45a0      	cmp	r8, r4
 800069e:	d903      	bls.n	80006a8 <__udivmoddi4+0x1b4>
 80006a0:	f1bb 0f00 	cmp.w	fp, #0
 80006a4:	f000 80b8 	beq.w	8000818 <__udivmoddi4+0x324>
 80006a8:	46d6      	mov	lr, sl
 80006aa:	eba4 0408 	sub.w	r4, r4, r8
 80006ae:	fa1f f883 	uxth.w	r8, r3
 80006b2:	fbb4 f3f0 	udiv	r3, r4, r0
 80006b6:	fb00 4413 	mls	r4, r0, r3, r4
 80006ba:	fb03 fc0c 	mul.w	ip, r3, ip
 80006be:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 80006c2:	45a4      	cmp	ip, r4
 80006c4:	d90e      	bls.n	80006e4 <__udivmoddi4+0x1f0>
 80006c6:	193c      	adds	r4, r7, r4
 80006c8:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80006cc:	bf2c      	ite	cs
 80006ce:	f04f 0801 	movcs.w	r8, #1
 80006d2:	f04f 0800 	movcc.w	r8, #0
 80006d6:	45a4      	cmp	ip, r4
 80006d8:	d903      	bls.n	80006e2 <__udivmoddi4+0x1ee>
 80006da:	f1b8 0f00 	cmp.w	r8, #0
 80006de:	f000 809f 	beq.w	8000820 <__udivmoddi4+0x32c>
 80006e2:	4603      	mov	r3, r0
 80006e4:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80006e8:	eba4 040c 	sub.w	r4, r4, ip
 80006ec:	fba0 ec02 	umull	lr, ip, r0, r2
 80006f0:	4564      	cmp	r4, ip
 80006f2:	4673      	mov	r3, lr
 80006f4:	46e0      	mov	r8, ip
 80006f6:	d302      	bcc.n	80006fe <__udivmoddi4+0x20a>
 80006f8:	d107      	bne.n	800070a <__udivmoddi4+0x216>
 80006fa:	45f1      	cmp	r9, lr
 80006fc:	d205      	bcs.n	800070a <__udivmoddi4+0x216>
 80006fe:	ebbe 0302 	subs.w	r3, lr, r2
 8000702:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000706:	3801      	subs	r0, #1
 8000708:	46e0      	mov	r8, ip
 800070a:	b15d      	cbz	r5, 8000724 <__udivmoddi4+0x230>
 800070c:	ebb9 0203 	subs.w	r2, r9, r3
 8000710:	eb64 0408 	sbc.w	r4, r4, r8
 8000714:	fa04 f606 	lsl.w	r6, r4, r6
 8000718:	fa22 f301 	lsr.w	r3, r2, r1
 800071c:	40cc      	lsrs	r4, r1
 800071e:	431e      	orrs	r6, r3
 8000720:	e9c5 6400 	strd	r6, r4, [r5]
 8000724:	2100      	movs	r1, #0
 8000726:	e736      	b.n	8000596 <__udivmoddi4+0xa2>
 8000728:	fbb1 fcf2 	udiv	ip, r1, r2
 800072c:	0c01      	lsrs	r1, r0, #16
 800072e:	4614      	mov	r4, r2
 8000730:	b280      	uxth	r0, r0
 8000732:	4696      	mov	lr, r2
 8000734:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000738:	2620      	movs	r6, #32
 800073a:	4690      	mov	r8, r2
 800073c:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000740:	4610      	mov	r0, r2
 8000742:	fbb1 f1f2 	udiv	r1, r1, r2
 8000746:	eba3 0308 	sub.w	r3, r3, r8
 800074a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800074e:	e74b      	b.n	80005e8 <__udivmoddi4+0xf4>
 8000750:	40b7      	lsls	r7, r6
 8000752:	f1c6 0320 	rsb	r3, r6, #32
 8000756:	fa01 f206 	lsl.w	r2, r1, r6
 800075a:	fa21 f803 	lsr.w	r8, r1, r3
 800075e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000762:	fa20 f303 	lsr.w	r3, r0, r3
 8000766:	b2bc      	uxth	r4, r7
 8000768:	40b0      	lsls	r0, r6
 800076a:	4313      	orrs	r3, r2
 800076c:	0c02      	lsrs	r2, r0, #16
 800076e:	0c19      	lsrs	r1, r3, #16
 8000770:	b280      	uxth	r0, r0
 8000772:	fbb8 f9fe 	udiv	r9, r8, lr
 8000776:	fb0e 8819 	mls	r8, lr, r9, r8
 800077a:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 800077e:	fb09 f804 	mul.w	r8, r9, r4
 8000782:	4588      	cmp	r8, r1
 8000784:	d951      	bls.n	800082a <__udivmoddi4+0x336>
 8000786:	1879      	adds	r1, r7, r1
 8000788:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
 800078c:	bf2c      	ite	cs
 800078e:	f04f 0a01 	movcs.w	sl, #1
 8000792:	f04f 0a00 	movcc.w	sl, #0
 8000796:	4588      	cmp	r8, r1
 8000798:	d902      	bls.n	80007a0 <__udivmoddi4+0x2ac>
 800079a:	f1ba 0f00 	cmp.w	sl, #0
 800079e:	d031      	beq.n	8000804 <__udivmoddi4+0x310>
 80007a0:	eba1 0108 	sub.w	r1, r1, r8
 80007a4:	fbb1 f9fe 	udiv	r9, r1, lr
 80007a8:	fb09 f804 	mul.w	r8, r9, r4
 80007ac:	fb0e 1119 	mls	r1, lr, r9, r1
 80007b0:	b29b      	uxth	r3, r3
 80007b2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80007b6:	4543      	cmp	r3, r8
 80007b8:	d235      	bcs.n	8000826 <__udivmoddi4+0x332>
 80007ba:	18fb      	adds	r3, r7, r3
 80007bc:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80007c0:	bf2c      	ite	cs
 80007c2:	f04f 0a01 	movcs.w	sl, #1
 80007c6:	f04f 0a00 	movcc.w	sl, #0
 80007ca:	4543      	cmp	r3, r8
 80007cc:	d2bb      	bcs.n	8000746 <__udivmoddi4+0x252>
 80007ce:	f1ba 0f00 	cmp.w	sl, #0
 80007d2:	d1b8      	bne.n	8000746 <__udivmoddi4+0x252>
 80007d4:	f1a9 0102 	sub.w	r1, r9, #2
 80007d8:	443b      	add	r3, r7
 80007da:	e7b4      	b.n	8000746 <__udivmoddi4+0x252>
 80007dc:	1a84      	subs	r4, r0, r2
 80007de:	eb68 0203 	sbc.w	r2, r8, r3
 80007e2:	2001      	movs	r0, #1
 80007e4:	4696      	mov	lr, r2
 80007e6:	e6eb      	b.n	80005c0 <__udivmoddi4+0xcc>
 80007e8:	443a      	add	r2, r7
 80007ea:	f1a8 0802 	sub.w	r8, r8, #2
 80007ee:	e72b      	b.n	8000648 <__udivmoddi4+0x154>
 80007f0:	f1ac 0c02 	sub.w	ip, ip, #2
 80007f4:	443b      	add	r3, r7
 80007f6:	e710      	b.n	800061a <__udivmoddi4+0x126>
 80007f8:	3902      	subs	r1, #2
 80007fa:	443b      	add	r3, r7
 80007fc:	e6a9      	b.n	8000552 <__udivmoddi4+0x5e>
 80007fe:	443a      	add	r2, r7
 8000800:	3802      	subs	r0, #2
 8000802:	e6be      	b.n	8000582 <__udivmoddi4+0x8e>
 8000804:	eba7 0808 	sub.w	r8, r7, r8
 8000808:	f1a9 0c02 	sub.w	ip, r9, #2
 800080c:	4441      	add	r1, r8
 800080e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000812:	fb09 f804 	mul.w	r8, r9, r4
 8000816:	e7c9      	b.n	80007ac <__udivmoddi4+0x2b8>
 8000818:	f1ae 0e02 	sub.w	lr, lr, #2
 800081c:	443c      	add	r4, r7
 800081e:	e744      	b.n	80006aa <__udivmoddi4+0x1b6>
 8000820:	3b02      	subs	r3, #2
 8000822:	443c      	add	r4, r7
 8000824:	e75e      	b.n	80006e4 <__udivmoddi4+0x1f0>
 8000826:	4649      	mov	r1, r9
 8000828:	e78d      	b.n	8000746 <__udivmoddi4+0x252>
 800082a:	eba1 0108 	sub.w	r1, r1, r8
 800082e:	46cc      	mov	ip, r9
 8000830:	fbb1 f9fe 	udiv	r9, r1, lr
 8000834:	fb09 f804 	mul.w	r8, r9, r4
 8000838:	e7b8      	b.n	80007ac <__udivmoddi4+0x2b8>
 800083a:	bf00      	nop

0800083c <__aeabi_idiv0>:
 800083c:	4770      	bx	lr
 800083e:	bf00      	nop

08000840 <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b086      	sub	sp, #24
 8000844:	af02      	add	r7, sp, #8
 8000846:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN  tx_application_define_1*/

  /* USER CODE END  tx_application_define_1 */
#if (USE_STATIC_ALLOCATION == 1)
  UINT status = TX_SUCCESS;
 8000848:	2300      	movs	r3, #0
 800084a:	60fb      	str	r3, [r7, #12]
  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 800084c:	2334      	movs	r3, #52	@ 0x34
 800084e:	9300      	str	r3, [sp, #0]
 8000850:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000854:	4a0b      	ldr	r2, [pc, #44]	@ (8000884 <tx_application_define+0x44>)
 8000856:	490c      	ldr	r1, [pc, #48]	@ (8000888 <tx_application_define+0x48>)
 8000858:	480c      	ldr	r0, [pc, #48]	@ (800088c <tx_application_define+0x4c>)
 800085a:	f00a fc67 	bl	800b12c <_txe_byte_pool_create>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d10a      	bne.n	800087a <tx_application_define+0x3a>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 8000864:	4b09      	ldr	r3, [pc, #36]	@ (800088c <tx_application_define+0x4c>)
 8000866:	60bb      	str	r3, [r7, #8]
    status = App_ThreadX_Init(memory_ptr);
 8000868:	68b8      	ldr	r0, [r7, #8]
 800086a:	f000 f811 	bl	8000890 <App_ThreadX_Init>
 800086e:	60f8      	str	r0, [r7, #12]
    if (status != TX_SUCCESS)
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	2b00      	cmp	r3, #0
 8000874:	d001      	beq.n	800087a <tx_application_define+0x3a>
    {
      /* USER CODE BEGIN  App_ThreadX_Init_Error */
      while(1)
 8000876:	bf00      	nop
 8000878:	e7fd      	b.n	8000876 <tx_application_define+0x36>
  /* USER CODE BEGIN DYNAMIC_MEM_ALLOC */
  (void)first_unused_memory;
  /* USER CODE END DYNAMIC_MEM_ALLOC */
#endif

}
 800087a:	bf00      	nop
 800087c:	3710      	adds	r7, #16
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	20000080 	.word	0x20000080
 8000888:	0800c3a8 	.word	0x0800c3a8
 800088c:	20000480 	.word	0x20000480

08000890 <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b086      	sub	sp, #24
 8000894:	af02      	add	r7, sp, #8
 8000896:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 8000898:	2300      	movs	r3, #0
 800089a:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN App_ThreadX_MEM_POOL */

  /* USER CODE END App_ThreadX_MEM_POOL */
  /* USER CODE BEGIN App_ThreadX_Init */

	g_vehicle_speed = 0;
 800089c:	4b14      	ldr	r3, [pc, #80]	@ (80008f0 <App_ThreadX_Init+0x60>)
 800089e:	f04f 0200 	mov.w	r2, #0
 80008a2:	601a      	str	r2, [r3, #0]

	tx_queue_create(&queue_speed_cmd, "Speed Queue", sizeof(t_can_message)/sizeof(ULONG),
 80008a4:	2338      	movs	r3, #56	@ 0x38
 80008a6:	9301      	str	r3, [sp, #4]
 80008a8:	23a0      	movs	r3, #160	@ 0xa0
 80008aa:	9300      	str	r3, [sp, #0]
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	2204      	movs	r2, #4
 80008b0:	4910      	ldr	r1, [pc, #64]	@ (80008f4 <App_ThreadX_Init+0x64>)
 80008b2:	4811      	ldr	r0, [pc, #68]	@ (80008f8 <App_ThreadX_Init+0x68>)
 80008b4:	f00a fe84 	bl	800b5c0 <_txe_queue_create>
    memory_ptr, QUEUE_SIZE * sizeof(t_can_message));
    memory_ptr += QUEUE_SIZE * sizeof(t_can_message);
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	33a0      	adds	r3, #160	@ 0xa0
 80008bc:	607b      	str	r3, [r7, #4]

	tx_queue_create(&queue_steer_cmd, "Steering Queue", sizeof(t_can_message)/sizeof(ULONG),
 80008be:	2338      	movs	r3, #56	@ 0x38
 80008c0:	9301      	str	r3, [sp, #4]
 80008c2:	23a0      	movs	r3, #160	@ 0xa0
 80008c4:	9300      	str	r3, [sp, #0]
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	2204      	movs	r2, #4
 80008ca:	490c      	ldr	r1, [pc, #48]	@ (80008fc <App_ThreadX_Init+0x6c>)
 80008cc:	480c      	ldr	r0, [pc, #48]	@ (8000900 <App_ThreadX_Init+0x70>)
 80008ce:	f00a fe77 	bl	800b5c0 <_txe_queue_create>
	memory_ptr, QUEUE_SIZE * sizeof(t_can_message));
	memory_ptr += QUEUE_SIZE * sizeof(t_can_message);
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	33a0      	adds	r3, #160	@ 0xa0
 80008d6:	607b      	str	r3, [r7, #4]

	tx_event_flags_create(&event_flags, "System Events");
 80008d8:	2224      	movs	r2, #36	@ 0x24
 80008da:	490a      	ldr	r1, [pc, #40]	@ (8000904 <App_ThreadX_Init+0x74>)
 80008dc:	480a      	ldr	r0, [pc, #40]	@ (8000908 <App_ThreadX_Init+0x78>)
 80008de:	f00a fcc5 	bl	800b26c <_txe_event_flags_create>

	thread_init();
 80008e2:	f001 f90f 	bl	8001b04 <thread_init>
  /* USER CODE END App_ThreadX_Init */

  return ret;
 80008e6:	68fb      	ldr	r3, [r7, #12]
}
 80008e8:	4618      	mov	r0, r3
 80008ea:	3710      	adds	r7, #16
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	2000219c 	.word	0x2000219c
 80008f4:	0800c3bc 	.word	0x0800c3bc
 80008f8:	200020d4 	.word	0x200020d4
 80008fc:	0800c3c8 	.word	0x0800c3c8
 8000900:	2000210c 	.word	0x2000210c
 8000904:	0800c3d8 	.word	0x0800c3d8
 8000908:	20002144 	.word	0x20002144

0800090c <MX_ThreadX_Init>:
  * @brief  Function that implements the kernel's initialization.
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Before_Kernel_Start */

  /* USER CODE END Before_Kernel_Start */

  tx_kernel_enter();
 8000910:	f008 fbc8 	bl	80090a4 <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN Kernel_Start_Error */

  /* USER CODE END Kernel_Start_Error */
}
 8000914:	bf00      	nop
 8000916:	bd80      	pop	{r7, pc}

08000918 <can_receive>:
#include "app_threadx.h"

uint8_t can_receive(t_can_message *msg)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b08e      	sub	sp, #56	@ 0x38
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
    FDCAN_RxHeaderTypeDef rxHeader;
    uint8_t rxData[8];

    if (HAL_FDCAN_GetRxFifoFillLevel(&hfdcan1, FDCAN_RX_FIFO0) > 0)
 8000920:	2140      	movs	r1, #64	@ 0x40
 8000922:	4816      	ldr	r0, [pc, #88]	@ (800097c <can_receive+0x64>)
 8000924:	f001 ffb4 	bl	8002890 <HAL_FDCAN_GetRxFifoFillLevel>
 8000928:	4603      	mov	r3, r0
 800092a:	2b00      	cmp	r3, #0
 800092c:	d020      	beq.n	8000970 <can_receive+0x58>
    {
        if (HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &rxHeader, rxData) == HAL_OK)
 800092e:	f107 0308 	add.w	r3, r7, #8
 8000932:	f107 0210 	add.w	r2, r7, #16
 8000936:	2140      	movs	r1, #64	@ 0x40
 8000938:	4810      	ldr	r0, [pc, #64]	@ (800097c <can_receive+0x64>)
 800093a:	f001 fea1 	bl	8002680 <HAL_FDCAN_GetRxMessage>
 800093e:	4603      	mov	r3, r0
 8000940:	2b00      	cmp	r3, #0
 8000942:	d115      	bne.n	8000970 <can_receive+0x58>
        {
            msg->id = rxHeader.Identifier;
 8000944:	693a      	ldr	r2, [r7, #16]
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	601a      	str	r2, [r3, #0]
            msg->len = (rxHeader.DataLength <= 8) ? rxHeader.DataLength : 8;
 800094a:	69fb      	ldr	r3, [r7, #28]
 800094c:	2b08      	cmp	r3, #8
 800094e:	bf28      	it	cs
 8000950:	2308      	movcs	r3, #8
 8000952:	b2da      	uxtb	r2, r3
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	731a      	strb	r2, [r3, #12]
            memcpy(msg->data, rxData, msg->len);
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	1d18      	adds	r0, r3, #4
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	7b1b      	ldrb	r3, [r3, #12]
 8000960:	461a      	mov	r2, r3
 8000962:	f107 0308 	add.w	r3, r7, #8
 8000966:	4619      	mov	r1, r3
 8000968:	f00b f8b6 	bl	800bad8 <memcpy>
            return 1; // message received
 800096c:	2301      	movs	r3, #1
 800096e:	e000      	b.n	8000972 <can_receive+0x5a>
        }
    }
    return 0;   
 8000970:	2300      	movs	r3, #0
}
 8000972:	4618      	mov	r0, r3
 8000974:	3738      	adds	r7, #56	@ 0x38
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	200021a0 	.word	0x200021a0

08000980 <canRX>:

VOID canRX(ULONG initial_input)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b086      	sub	sp, #24
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
    t_can_message msg;

    while (1)
    {
        if (can_receive(&msg))
 8000988:	f107 0308 	add.w	r3, r7, #8
 800098c:	4618      	mov	r0, r3
 800098e:	f7ff ffc3 	bl	8000918 <can_receive>
 8000992:	4603      	mov	r3, r0
 8000994:	2b00      	cmp	r3, #0
 8000996:	d022      	beq.n	80009de <canRX+0x5e>
        {
            switch (msg.id)
 8000998:	68bb      	ldr	r3, [r7, #8]
 800099a:	f240 1201 	movw	r2, #257	@ 0x101
 800099e:	4293      	cmp	r3, r2
 80009a0:	d003      	beq.n	80009aa <canRX+0x2a>
 80009a2:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 80009a6:	d00d      	beq.n	80009c4 <canRX+0x44>
                    tx_event_flags_set(&event_flags, FLAG_CAN_STEER_CMD, TX_OR);
                    break;

                default:
                    // Optional: log unknown ID
                    break;
 80009a8:	e019      	b.n	80009de <canRX+0x5e>
                    tx_queue_send(&queue_speed_cmd, &msg, TX_NO_WAIT);
 80009aa:	f107 0308 	add.w	r3, r7, #8
 80009ae:	2200      	movs	r2, #0
 80009b0:	4619      	mov	r1, r3
 80009b2:	480d      	ldr	r0, [pc, #52]	@ (80009e8 <canRX+0x68>)
 80009b4:	f00a fefe 	bl	800b7b4 <_txe_queue_send>
                    tx_event_flags_set(&event_flags, FLAG_CAN_SPEED_CMD, TX_OR);
 80009b8:	2200      	movs	r2, #0
 80009ba:	2101      	movs	r1, #1
 80009bc:	480b      	ldr	r0, [pc, #44]	@ (80009ec <canRX+0x6c>)
 80009be:	f00a fd3d 	bl	800b43c <_txe_event_flags_set>
                    break;
 80009c2:	e00c      	b.n	80009de <canRX+0x5e>
                    tx_queue_send(&queue_steer_cmd, &msg, TX_NO_WAIT);
 80009c4:	f107 0308 	add.w	r3, r7, #8
 80009c8:	2200      	movs	r2, #0
 80009ca:	4619      	mov	r1, r3
 80009cc:	4808      	ldr	r0, [pc, #32]	@ (80009f0 <canRX+0x70>)
 80009ce:	f00a fef1 	bl	800b7b4 <_txe_queue_send>
                    tx_event_flags_set(&event_flags, FLAG_CAN_STEER_CMD, TX_OR);
 80009d2:	2200      	movs	r2, #0
 80009d4:	2102      	movs	r1, #2
 80009d6:	4805      	ldr	r0, [pc, #20]	@ (80009ec <canRX+0x6c>)
 80009d8:	f00a fd30 	bl	800b43c <_txe_event_flags_set>
                    break;
 80009dc:	bf00      	nop
            }
        }

        tx_thread_sleep(1);
 80009de:	2001      	movs	r0, #1
 80009e0:	f009 fe0e 	bl	800a600 <_tx_thread_sleep>
        if (can_receive(&msg))
 80009e4:	e7d0      	b.n	8000988 <canRX+0x8>
 80009e6:	bf00      	nop
 80009e8:	200020d4 	.word	0x200020d4
 80009ec:	20002144 	.word	0x20002144
 80009f0:	2000210c 	.word	0x2000210c

080009f4 <make_speed_status_msg>:
#include "app_threadx.h"


void make_speed_status_msg(t_can_message *msg, float speed)
{
 80009f4:	b480      	push	{r7}
 80009f6:	b083      	sub	sp, #12
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
 80009fc:	ed87 0a00 	vstr	s0, [r7]
	msg->id = 0x201; // Example ID for speed status
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	f240 2201 	movw	r2, #513	@ 0x201
 8000a06:	601a      	str	r2, [r3, #0]
	msg->len = 4;
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	2204      	movs	r2, #4
 8000a0c:	731a      	strb	r2, [r3, #12]
	// Assuming speed is a float, we copy its byte representation
	memcpy(msg->data, &speed, sizeof(float));
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	3304      	adds	r3, #4
 8000a12:	683a      	ldr	r2, [r7, #0]
 8000a14:	601a      	str	r2, [r3, #0]
}
 8000a16:	bf00      	nop
 8000a18:	370c      	adds	r7, #12
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a20:	4770      	bx	lr
	...

08000a24 <can_send>:

void can_send(t_can_message* msg)
{
 8000a24:	b5b0      	push	{r4, r5, r7, lr}
 8000a26:	b090      	sub	sp, #64	@ 0x40
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
    FDCAN_TxHeaderTypeDef TxHeader;
    TxHeader.Identifier = msg->id;
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	61fb      	str	r3, [r7, #28]
    TxHeader.IdType = FDCAN_STANDARD_ID;
 8000a32:	2300      	movs	r3, #0
 8000a34:	623b      	str	r3, [r7, #32]
    TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8000a36:	2300      	movs	r3, #0
 8000a38:	627b      	str	r3, [r7, #36]	@ 0x24
    TxHeader.DataLength = msg->len; // assuming len <= 8
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	7b1b      	ldrb	r3, [r3, #12]
 8000a3e:	62bb      	str	r3, [r7, #40]	@ 0x28
    TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000a40:	2300      	movs	r3, #0
 8000a42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8000a44:	2300      	movs	r3, #0
 8000a46:	633b      	str	r3, [r7, #48]	@ 0x30
    TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	637b      	str	r3, [r7, #52]	@ 0x34
    TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	63bb      	str	r3, [r7, #56]	@ 0x38
    TxHeader.MessageMarker = 0;
 8000a50:	2300      	movs	r3, #0
 8000a52:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, msg->data) != HAL_OK)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	1d1a      	adds	r2, r3, #4
 8000a58:	f107 031c 	add.w	r3, r7, #28
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	4813      	ldr	r0, [pc, #76]	@ (8000aac <can_send+0x88>)
 8000a60:	f001 fdca 	bl	80025f8 <HAL_FDCAN_AddMessageToTxFifoQ>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d01b      	beq.n	8000aa2 <can_send+0x7e>
    {
        char err_msg[20] = "FailTransmitCAN!\r\n";
 8000a6a:	4b11      	ldr	r3, [pc, #68]	@ (8000ab0 <can_send+0x8c>)
 8000a6c:	f107 0408 	add.w	r4, r7, #8
 8000a70:	461d      	mov	r5, r3
 8000a72:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a74:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a76:	682b      	ldr	r3, [r5, #0]
 8000a78:	461a      	mov	r2, r3
 8000a7a:	8022      	strh	r2, [r4, #0]
 8000a7c:	3402      	adds	r4, #2
 8000a7e:	0c1b      	lsrs	r3, r3, #16
 8000a80:	7023      	strb	r3, [r4, #0]
 8000a82:	2300      	movs	r3, #0
 8000a84:	76fb      	strb	r3, [r7, #27]
        HAL_UART_Transmit(&huart1, (uint8_t*)err_msg, strlen(err_msg), HAL_MAX_DELAY);
 8000a86:	f107 0308 	add.w	r3, r7, #8
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f7ff fd12 	bl	80004b4 <strlen>
 8000a90:	4603      	mov	r3, r0
 8000a92:	b29a      	uxth	r2, r3
 8000a94:	f107 0108 	add.w	r1, r7, #8
 8000a98:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a9c:	4805      	ldr	r0, [pc, #20]	@ (8000ab4 <can_send+0x90>)
 8000a9e:	f007 f8f7 	bl	8007c90 <HAL_UART_Transmit>
    }
}
 8000aa2:	bf00      	nop
 8000aa4:	3740      	adds	r7, #64	@ 0x40
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bdb0      	pop	{r4, r5, r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	200021a0 	.word	0x200021a0
 8000ab0:	0800c3e8 	.word	0x0800c3e8
 8000ab4:	200022a4 	.word	0x200022a4

08000ab8 <canTX>:

VOID canTX(ULONG initial_input)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b08a      	sub	sp, #40	@ 0x28
 8000abc:	af02      	add	r7, sp, #8
 8000abe:	6078      	str	r0, [r7, #4]
    ULONG actual_flags;

    while (1)
    {
        // Wait until sensor thread signals new data
        tx_event_flags_get(&event_flags, FLAG_SENSOR_UPDATE, TX_OR_CLEAR, &actual_flags, TX_WAIT_FOREVER);
 8000ac0:	f107 0308 	add.w	r3, r7, #8
 8000ac4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000ac8:	9200      	str	r2, [sp, #0]
 8000aca:	2201      	movs	r2, #1
 8000acc:	2104      	movs	r1, #4
 8000ace:	480f      	ldr	r0, [pc, #60]	@ (8000b0c <canTX+0x54>)
 8000ad0:	f00a fc5e 	bl	800b390 <_txe_event_flags_get>

        // Read speed safely with mutex
        tx_mutex_get(&speed_data_mutex, TX_WAIT_FOREVER);
 8000ad4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000ad8:	480d      	ldr	r0, [pc, #52]	@ (8000b10 <canTX+0x58>)
 8000ada:	f00a fcdd 	bl	800b498 <_txe_mutex_get>
        float speed = g_vehicle_speed;
 8000ade:	4b0d      	ldr	r3, [pc, #52]	@ (8000b14 <canTX+0x5c>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	61fb      	str	r3, [r7, #28]
        tx_mutex_put(&speed_data_mutex);
 8000ae4:	480a      	ldr	r0, [pc, #40]	@ (8000b10 <canTX+0x58>)
 8000ae6:	f00a fd31 	bl	800b54c <_txe_mutex_put>

        // Build CAN message and send
        make_speed_status_msg(&msg, speed);
 8000aea:	f107 030c 	add.w	r3, r7, #12
 8000aee:	ed97 0a07 	vldr	s0, [r7, #28]
 8000af2:	4618      	mov	r0, r3
 8000af4:	f7ff ff7e 	bl	80009f4 <make_speed_status_msg>
        can_send(&msg);
 8000af8:	f107 030c 	add.w	r3, r7, #12
 8000afc:	4618      	mov	r0, r3
 8000afe:	f7ff ff91 	bl	8000a24 <can_send>

        // Optional: send additional periodic messages
        tx_thread_sleep(1); // Sleep for a tick (ThreadX)
 8000b02:	2001      	movs	r0, #1
 8000b04:	f009 fd7c 	bl	800a600 <_tx_thread_sleep>
    {
 8000b08:	bf00      	nop
 8000b0a:	e7d9      	b.n	8000ac0 <canTX+0x8>
 8000b0c:	20002144 	.word	0x20002144
 8000b10:	20002168 	.word	0x20002168
 8000b14:	2000219c 	.word	0x2000219c

08000b18 <dc_motor>:
#include "app_threadx.h"

VOID dc_motor(ULONG initial_input)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b08a      	sub	sp, #40	@ 0x28
 8000b1c:	af02      	add	r7, sp, #8
 8000b1e:	6078      	str	r0, [r7, #4]
    ULONG		actual_flags;

    while (1)
    {
        // Wait until a speed command event is set
        tx_event_flags_get(&event_flags, FLAG_CAN_SPEED_CMD,
 8000b20:	f107 030c 	add.w	r3, r7, #12
 8000b24:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000b28:	9200      	str	r2, [sp, #0]
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	2101      	movs	r1, #1
 8000b2e:	4807      	ldr	r0, [pc, #28]	@ (8000b4c <dc_motor+0x34>)
 8000b30:	f00a fc2e 	bl	800b390 <_txe_event_flags_get>
        TX_OR_CLEAR, &actual_flags, TX_WAIT_FOREVER);

        // Process queued messages
        while (tx_queue_receive(&queue_speed_cmd, &msg, TX_NO_WAIT) == TX_SUCCESS)
 8000b34:	bf00      	nop
 8000b36:	f107 0310 	add.w	r3, r7, #16
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	4804      	ldr	r0, [pc, #16]	@ (8000b50 <dc_motor+0x38>)
 8000b40:	f00a fdee 	bl	800b720 <_txe_queue_receive>
 8000b44:	4603      	mov	r3, r0
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d0f5      	beq.n	8000b36 <dc_motor+0x1e>
        tx_event_flags_get(&event_flags, FLAG_CAN_SPEED_CMD,
 8000b4a:	e7e9      	b.n	8000b20 <dc_motor+0x8>
 8000b4c:	20002144 	.word	0x20002144
 8000b50:	200020d4 	.word	0x200020d4

08000b54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b58:	f001 f960 	bl	8001e1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the System Power */
  SystemPower_Config();
 8000b5c:	f000 f86e 	bl	8000c3c <SystemPower_Config>

  /* Configure the system clock */
  SystemClock_Config();
 8000b60:	f000 f810 	bl	8000b84 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b64:	f000 fa30 	bl	8000fc8 <MX_GPIO_Init>
  MX_ICACHE_Init();
 8000b68:	f000 f974 	bl	8000e54 <MX_ICACHE_Init>
  MX_FDCAN1_Init();
 8000b6c:	f000 f874 	bl	8000c58 <MX_FDCAN1_Init>
  MX_I2C2_Init();
 8000b70:	f000 f930 	bl	8000dd4 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8000b74:	f000 f9dc 	bl	8000f30 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8000b78:	f000 f980 	bl	8000e7c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  MX_ThreadX_Init();
 8000b7c:	f7ff fec6 	bl	800090c <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b80:	bf00      	nop
 8000b82:	e7fd      	b.n	8000b80 <main+0x2c>

08000b84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b09e      	sub	sp, #120	@ 0x78
 8000b88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b8a:	f107 0318 	add.w	r3, r7, #24
 8000b8e:	2260      	movs	r2, #96	@ 0x60
 8000b90:	2100      	movs	r1, #0
 8000b92:	4618      	mov	r0, r3
 8000b94:	f00a ff6c 	bl	800ba70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b98:	463b      	mov	r3, r7
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	601a      	str	r2, [r3, #0]
 8000b9e:	605a      	str	r2, [r3, #4]
 8000ba0:	609a      	str	r2, [r3, #8]
 8000ba2:	60da      	str	r2, [r3, #12]
 8000ba4:	611a      	str	r2, [r3, #16]
 8000ba6:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2) != HAL_OK)
 8000ba8:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8000bac:	f002 fba0 	bl	80032f0 <HAL_PWREx_ControlVoltageScaling>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d001      	beq.n	8000bba <SystemClock_Config+0x36>
  {
    Error_Handler();
 8000bb6:	f000 fc91 	bl	80014dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000bba:	2310      	movs	r3, #16
 8000bbc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000bbe:	2301      	movs	r3, #1
 8000bc0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000bc2:	2310      	movs	r3, #16
 8000bc4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bca:	2302      	movs	r3, #2
 8000bcc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000bce:	2301      	movs	r3, #1
 8000bd0:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
 8000bd2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000bd6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
 8000bd8:	2303      	movs	r3, #3
 8000bda:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 9;
 8000bdc:	2309      	movs	r3, #9
 8000bde:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000be0:	2302      	movs	r3, #2
 8000be2:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000be4:	2304      	movs	r3, #4
 8000be6:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000be8:	2302      	movs	r3, #2
 8000bea:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 8000bec:	230c      	movs	r3, #12
 8000bee:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bf4:	f107 0318 	add.w	r3, r7, #24
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f002 fc65 	bl	80034c8 <HAL_RCC_OscConfig>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000c04:	f000 fc6a 	bl	80014dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c08:	231f      	movs	r3, #31
 8000c0a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c0c:	2303      	movs	r3, #3
 8000c0e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c10:	2300      	movs	r3, #0
 8000c12:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c14:	2300      	movs	r3, #0
 8000c16:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c20:	463b      	mov	r3, r7
 8000c22:	2102      	movs	r1, #2
 8000c24:	4618      	mov	r0, r3
 8000c26:	f003 fb2b 	bl	8004280 <HAL_RCC_ClockConfig>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d001      	beq.n	8000c34 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8000c30:	f000 fc54 	bl	80014dc <Error_Handler>
  }
}
 8000c34:	bf00      	nop
 8000c36:	3778      	adds	r7, #120	@ 0x78
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}

08000c3c <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
  HAL_PWREx_EnableVddIO2();
 8000c40:	f002 fc32 	bl	80034a8 <HAL_PWREx_EnableVddIO2>

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 8000c44:	2002      	movs	r0, #2
 8000c46:	f002 fbdf 	bl	8003408 <HAL_PWREx_ConfigSupply>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d001      	beq.n	8000c54 <SystemPower_Config+0x18>
  {
    Error_Handler();
 8000c50:	f000 fc44 	bl	80014dc <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 8000c54:	bf00      	nop
 8000c56:	bd80      	pop	{r7, pc}

08000c58 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b088      	sub	sp, #32
 8000c5c:	af00      	add	r7, sp, #0
    char *msg;

    FDCAN_FilterTypeDef sFilterConfig;

    hfdcan1.Instance = FDCAN1;
 8000c5e:	4b55      	ldr	r3, [pc, #340]	@ (8000db4 <MX_FDCAN1_Init+0x15c>)
 8000c60:	4a55      	ldr	r2, [pc, #340]	@ (8000db8 <MX_FDCAN1_Init+0x160>)
 8000c62:	601a      	str	r2, [r3, #0]
    hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000c64:	4b53      	ldr	r3, [pc, #332]	@ (8000db4 <MX_FDCAN1_Init+0x15c>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	605a      	str	r2, [r3, #4]
    hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000c6a:	4b52      	ldr	r3, [pc, #328]	@ (8000db4 <MX_FDCAN1_Init+0x15c>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	609a      	str	r2, [r3, #8]
    hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000c70:	4b50      	ldr	r3, [pc, #320]	@ (8000db4 <MX_FDCAN1_Init+0x15c>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	60da      	str	r2, [r3, #12]
    hfdcan1.Init.AutoRetransmission = ENABLE;
 8000c76:	4b4f      	ldr	r3, [pc, #316]	@ (8000db4 <MX_FDCAN1_Init+0x15c>)
 8000c78:	2201      	movs	r2, #1
 8000c7a:	741a      	strb	r2, [r3, #16]
    hfdcan1.Init.TransmitPause = DISABLE;
 8000c7c:	4b4d      	ldr	r3, [pc, #308]	@ (8000db4 <MX_FDCAN1_Init+0x15c>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	745a      	strb	r2, [r3, #17]
    hfdcan1.Init.ProtocolException = ENABLE;
 8000c82:	4b4c      	ldr	r3, [pc, #304]	@ (8000db4 <MX_FDCAN1_Init+0x15c>)
 8000c84:	2201      	movs	r2, #1
 8000c86:	749a      	strb	r2, [r3, #18]

    // Timing: 36 MHz CAN clock  ~500 kbps nominal bit rate
    hfdcan1.Init.NominalPrescaler = 4;
 8000c88:	4b4a      	ldr	r3, [pc, #296]	@ (8000db4 <MX_FDCAN1_Init+0x15c>)
 8000c8a:	2204      	movs	r2, #4
 8000c8c:	615a      	str	r2, [r3, #20]
    hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000c8e:	4b49      	ldr	r3, [pc, #292]	@ (8000db4 <MX_FDCAN1_Init+0x15c>)
 8000c90:	2201      	movs	r2, #1
 8000c92:	619a      	str	r2, [r3, #24]
    hfdcan1.Init.NominalTimeSeg1 = 15;
 8000c94:	4b47      	ldr	r3, [pc, #284]	@ (8000db4 <MX_FDCAN1_Init+0x15c>)
 8000c96:	220f      	movs	r2, #15
 8000c98:	61da      	str	r2, [r3, #28]
    hfdcan1.Init.NominalTimeSeg2 = 2;
 8000c9a:	4b46      	ldr	r3, [pc, #280]	@ (8000db4 <MX_FDCAN1_Init+0x15c>)
 8000c9c:	2202      	movs	r2, #2
 8000c9e:	621a      	str	r2, [r3, #32]

    // Data phase (not used in classic CAN)
    hfdcan1.Init.DataPrescaler = 1;
 8000ca0:	4b44      	ldr	r3, [pc, #272]	@ (8000db4 <MX_FDCAN1_Init+0x15c>)
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	625a      	str	r2, [r3, #36]	@ 0x24
    hfdcan1.Init.DataSyncJumpWidth = 1;
 8000ca6:	4b43      	ldr	r3, [pc, #268]	@ (8000db4 <MX_FDCAN1_Init+0x15c>)
 8000ca8:	2201      	movs	r2, #1
 8000caa:	629a      	str	r2, [r3, #40]	@ 0x28
    hfdcan1.Init.DataTimeSeg1 = 1;
 8000cac:	4b41      	ldr	r3, [pc, #260]	@ (8000db4 <MX_FDCAN1_Init+0x15c>)
 8000cae:	2201      	movs	r2, #1
 8000cb0:	62da      	str	r2, [r3, #44]	@ 0x2c
    hfdcan1.Init.DataTimeSeg2 = 1;
 8000cb2:	4b40      	ldr	r3, [pc, #256]	@ (8000db4 <MX_FDCAN1_Init+0x15c>)
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	631a      	str	r2, [r3, #48]	@ 0x30

    hfdcan1.Init.StdFiltersNbr = 1;
 8000cb8:	4b3e      	ldr	r3, [pc, #248]	@ (8000db4 <MX_FDCAN1_Init+0x15c>)
 8000cba:	2201      	movs	r2, #1
 8000cbc:	635a      	str	r2, [r3, #52]	@ 0x34
    hfdcan1.Init.ExtFiltersNbr = 0;
 8000cbe:	4b3d      	ldr	r3, [pc, #244]	@ (8000db4 <MX_FDCAN1_Init+0x15c>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	639a      	str	r2, [r3, #56]	@ 0x38
    hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_QUEUE_OPERATION;
 8000cc4:	4b3b      	ldr	r3, [pc, #236]	@ (8000db4 <MX_FDCAN1_Init+0x15c>)
 8000cc6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000cca:	63da      	str	r2, [r3, #60]	@ 0x3c

    // Initialize FDCAN
    if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000ccc:	4839      	ldr	r0, [pc, #228]	@ (8000db4 <MX_FDCAN1_Init+0x15c>)
 8000cce:	f001 fabf 	bl	8002250 <HAL_FDCAN_Init>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d00f      	beq.n	8000cf8 <MX_FDCAN1_Init+0xa0>
    {
        msg = "FDCAN Init Failed\r\n";
 8000cd8:	4b38      	ldr	r3, [pc, #224]	@ (8000dbc <MX_FDCAN1_Init+0x164>)
 8000cda:	61fb      	str	r3, [r7, #28]
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000cdc:	69f8      	ldr	r0, [r7, #28]
 8000cde:	f7ff fbe9 	bl	80004b4 <strlen>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	b29a      	uxth	r2, r3
 8000ce6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000cea:	69f9      	ldr	r1, [r7, #28]
 8000cec:	4834      	ldr	r0, [pc, #208]	@ (8000dc0 <MX_FDCAN1_Init+0x168>)
 8000cee:	f006 ffcf 	bl	8007c90 <HAL_UART_Transmit>
        Error_Handler();
 8000cf2:	f000 fbf3 	bl	80014dc <Error_Handler>
 8000cf6:	e00c      	b.n	8000d12 <MX_FDCAN1_Init+0xba>
    }
    else
    {
        msg = "FDCAN Init OK\r\n";
 8000cf8:	4b32      	ldr	r3, [pc, #200]	@ (8000dc4 <MX_FDCAN1_Init+0x16c>)
 8000cfa:	61fb      	str	r3, [r7, #28]
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000cfc:	69f8      	ldr	r0, [r7, #28]
 8000cfe:	f7ff fbd9 	bl	80004b4 <strlen>
 8000d02:	4603      	mov	r3, r0
 8000d04:	b29a      	uxth	r2, r3
 8000d06:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000d0a:	69f9      	ldr	r1, [r7, #28]
 8000d0c:	482c      	ldr	r0, [pc, #176]	@ (8000dc0 <MX_FDCAN1_Init+0x168>)
 8000d0e:	f006 ffbf 	bl	8007c90 <HAL_UART_Transmit>
    }

    // Configure filter to accept all standard IDs into RX FIFO 0
    sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8000d12:	2300      	movs	r3, #0
 8000d14:	607b      	str	r3, [r7, #4]
    sFilterConfig.FilterIndex = 0;
 8000d16:	2300      	movs	r3, #0
 8000d18:	60bb      	str	r3, [r7, #8]
    sFilterConfig.FilterType = FDCAN_FILTER_RANGE;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	60fb      	str	r3, [r7, #12]
    sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000d1e:	2301      	movs	r3, #1
 8000d20:	613b      	str	r3, [r7, #16]
    sFilterConfig.FilterID1 = 0x000;
 8000d22:	2300      	movs	r3, #0
 8000d24:	617b      	str	r3, [r7, #20]
    sFilterConfig.FilterID2 = 0x7FF;
 8000d26:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000d2a:	61bb      	str	r3, [r7, #24]
    if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 8000d2c:	1d3b      	adds	r3, r7, #4
 8000d2e:	4619      	mov	r1, r3
 8000d30:	4820      	ldr	r0, [pc, #128]	@ (8000db4 <MX_FDCAN1_Init+0x15c>)
 8000d32:	f001 fbdf 	bl	80024f4 <HAL_FDCAN_ConfigFilter>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d00e      	beq.n	8000d5a <MX_FDCAN1_Init+0x102>
    {
        msg = "FDCAN Filter Config Failed\r\n";
 8000d3c:	4b22      	ldr	r3, [pc, #136]	@ (8000dc8 <MX_FDCAN1_Init+0x170>)
 8000d3e:	61fb      	str	r3, [r7, #28]
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000d40:	69f8      	ldr	r0, [r7, #28]
 8000d42:	f7ff fbb7 	bl	80004b4 <strlen>
 8000d46:	4603      	mov	r3, r0
 8000d48:	b29a      	uxth	r2, r3
 8000d4a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000d4e:	69f9      	ldr	r1, [r7, #28]
 8000d50:	481b      	ldr	r0, [pc, #108]	@ (8000dc0 <MX_FDCAN1_Init+0x168>)
 8000d52:	f006 ff9d 	bl	8007c90 <HAL_UART_Transmit>
        Error_Handler();
 8000d56:	f000 fbc1 	bl	80014dc <Error_Handler>
    }

    // Activate notifications
    HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	2101      	movs	r1, #1
 8000d5e:	4815      	ldr	r0, [pc, #84]	@ (8000db4 <MX_FDCAN1_Init+0x15c>)
 8000d60:	f001 fdb4 	bl	80028cc <HAL_FDCAN_ActivateNotification>

    // Start the CAN controller
    if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK)
 8000d64:	4813      	ldr	r0, [pc, #76]	@ (8000db4 <MX_FDCAN1_Init+0x15c>)
 8000d66:	f001 fc1f 	bl	80025a8 <HAL_FDCAN_Start>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d00f      	beq.n	8000d90 <MX_FDCAN1_Init+0x138>
    {
        msg = "FDCAN Start Failed\r\n";
 8000d70:	4b16      	ldr	r3, [pc, #88]	@ (8000dcc <MX_FDCAN1_Init+0x174>)
 8000d72:	61fb      	str	r3, [r7, #28]
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000d74:	69f8      	ldr	r0, [r7, #28]
 8000d76:	f7ff fb9d 	bl	80004b4 <strlen>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	b29a      	uxth	r2, r3
 8000d7e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000d82:	69f9      	ldr	r1, [r7, #28]
 8000d84:	480e      	ldr	r0, [pc, #56]	@ (8000dc0 <MX_FDCAN1_Init+0x168>)
 8000d86:	f006 ff83 	bl	8007c90 <HAL_UART_Transmit>
        Error_Handler();
 8000d8a:	f000 fba7 	bl	80014dc <Error_Handler>
    else
    {
        msg = "FDCAN Started OK\r\n";
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
    }
}
 8000d8e:	e00c      	b.n	8000daa <MX_FDCAN1_Init+0x152>
        msg = "FDCAN Started OK\r\n";
 8000d90:	4b0f      	ldr	r3, [pc, #60]	@ (8000dd0 <MX_FDCAN1_Init+0x178>)
 8000d92:	61fb      	str	r3, [r7, #28]
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000d94:	69f8      	ldr	r0, [r7, #28]
 8000d96:	f7ff fb8d 	bl	80004b4 <strlen>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	b29a      	uxth	r2, r3
 8000d9e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000da2:	69f9      	ldr	r1, [r7, #28]
 8000da4:	4806      	ldr	r0, [pc, #24]	@ (8000dc0 <MX_FDCAN1_Init+0x168>)
 8000da6:	f006 ff73 	bl	8007c90 <HAL_UART_Transmit>
}
 8000daa:	bf00      	nop
 8000dac:	3720      	adds	r7, #32
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	200021a0 	.word	0x200021a0
 8000db8:	4000a400 	.word	0x4000a400
 8000dbc:	0800c3fc 	.word	0x0800c3fc
 8000dc0:	200022a4 	.word	0x200022a4
 8000dc4:	0800c410 	.word	0x0800c410
 8000dc8:	0800c420 	.word	0x0800c420
 8000dcc:	0800c440 	.word	0x0800c440
 8000dd0:	0800c458 	.word	0x0800c458

08000dd4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000dd8:	4b1b      	ldr	r3, [pc, #108]	@ (8000e48 <MX_I2C2_Init+0x74>)
 8000dda:	4a1c      	ldr	r2, [pc, #112]	@ (8000e4c <MX_I2C2_Init+0x78>)
 8000ddc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x2050DBFF;
 8000dde:	4b1a      	ldr	r3, [pc, #104]	@ (8000e48 <MX_I2C2_Init+0x74>)
 8000de0:	4a1b      	ldr	r2, [pc, #108]	@ (8000e50 <MX_I2C2_Init+0x7c>)
 8000de2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000de4:	4b18      	ldr	r3, [pc, #96]	@ (8000e48 <MX_I2C2_Init+0x74>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000dea:	4b17      	ldr	r3, [pc, #92]	@ (8000e48 <MX_I2C2_Init+0x74>)
 8000dec:	2201      	movs	r2, #1
 8000dee:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000df0:	4b15      	ldr	r3, [pc, #84]	@ (8000e48 <MX_I2C2_Init+0x74>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000df6:	4b14      	ldr	r3, [pc, #80]	@ (8000e48 <MX_I2C2_Init+0x74>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000dfc:	4b12      	ldr	r3, [pc, #72]	@ (8000e48 <MX_I2C2_Init+0x74>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e02:	4b11      	ldr	r3, [pc, #68]	@ (8000e48 <MX_I2C2_Init+0x74>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e08:	4b0f      	ldr	r3, [pc, #60]	@ (8000e48 <MX_I2C2_Init+0x74>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000e0e:	480e      	ldr	r0, [pc, #56]	@ (8000e48 <MX_I2C2_Init+0x74>)
 8000e10:	f002 f90c 	bl	800302c <HAL_I2C_Init>
 8000e14:	4603      	mov	r3, r0
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d001      	beq.n	8000e1e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000e1a:	f000 fb5f 	bl	80014dc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e1e:	2100      	movs	r1, #0
 8000e20:	4809      	ldr	r0, [pc, #36]	@ (8000e48 <MX_I2C2_Init+0x74>)
 8000e22:	f002 f99e 	bl	8003162 <HAL_I2CEx_ConfigAnalogFilter>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d001      	beq.n	8000e30 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000e2c:	f000 fb56 	bl	80014dc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000e30:	2100      	movs	r1, #0
 8000e32:	4805      	ldr	r0, [pc, #20]	@ (8000e48 <MX_I2C2_Init+0x74>)
 8000e34:	f002 f9e0 	bl	80031f8 <HAL_I2CEx_ConfigDigitalFilter>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d001      	beq.n	8000e42 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000e3e:	f000 fb4d 	bl	80014dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000e42:	bf00      	nop
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	20002204 	.word	0x20002204
 8000e4c:	40005800 	.word	0x40005800
 8000e50:	2050dbff 	.word	0x2050dbff

08000e54 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8000e58:	2000      	movs	r0, #0
 8000e5a:	f002 fa19 	bl	8003290 <HAL_ICACHE_ConfigAssociativityMode>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d001      	beq.n	8000e68 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8000e64:	f000 fb3a 	bl	80014dc <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8000e68:	f002 fa32 	bl	80032d0 <HAL_ICACHE_Enable>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 8000e72:	f000 fb33 	bl	80014dc <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8000e76:	bf00      	nop
 8000e78:	bd80      	pop	{r7, pc}
	...

08000e7c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b088      	sub	sp, #32
 8000e80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000e82:	f107 030c 	add.w	r3, r7, #12
 8000e86:	2200      	movs	r2, #0
 8000e88:	601a      	str	r2, [r3, #0]
 8000e8a:	605a      	str	r2, [r3, #4]
 8000e8c:	609a      	str	r2, [r3, #8]
 8000e8e:	60da      	str	r2, [r3, #12]
 8000e90:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e92:	463b      	mov	r3, r7
 8000e94:	2200      	movs	r2, #0
 8000e96:	601a      	str	r2, [r3, #0]
 8000e98:	605a      	str	r2, [r3, #4]
 8000e9a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000e9c:	4b22      	ldr	r3, [pc, #136]	@ (8000f28 <MX_TIM1_Init+0xac>)
 8000e9e:	4a23      	ldr	r2, [pc, #140]	@ (8000f2c <MX_TIM1_Init+0xb0>)
 8000ea0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000ea2:	4b21      	ldr	r3, [pc, #132]	@ (8000f28 <MX_TIM1_Init+0xac>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ea8:	4b1f      	ldr	r3, [pc, #124]	@ (8000f28 <MX_TIM1_Init+0xac>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000eae:	4b1e      	ldr	r3, [pc, #120]	@ (8000f28 <MX_TIM1_Init+0xac>)
 8000eb0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000eb4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000eb6:	4b1c      	ldr	r3, [pc, #112]	@ (8000f28 <MX_TIM1_Init+0xac>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000ebc:	4b1a      	ldr	r3, [pc, #104]	@ (8000f28 <MX_TIM1_Init+0xac>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ec2:	4b19      	ldr	r3, [pc, #100]	@ (8000f28 <MX_TIM1_Init+0xac>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000ec8:	4817      	ldr	r0, [pc, #92]	@ (8000f28 <MX_TIM1_Init+0xac>)
 8000eca:	f006 fa89 	bl	80073e0 <HAL_TIM_Base_Init>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d001      	beq.n	8000ed8 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8000ed4:	f000 fb02 	bl	80014dc <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8000ed8:	2307      	movs	r3, #7
 8000eda:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8000edc:	2350      	movs	r3, #80	@ 0x50
 8000ede:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	617b      	str	r3, [r7, #20]
  sSlaveConfig.TriggerFilter = 15;
 8000ee4:	230f      	movs	r3, #15
 8000ee6:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8000ee8:	f107 030c 	add.w	r3, r7, #12
 8000eec:	4619      	mov	r1, r3
 8000eee:	480e      	ldr	r0, [pc, #56]	@ (8000f28 <MX_TIM1_Init+0xac>)
 8000ef0:	f006 facd 	bl	800748e <HAL_TIM_SlaveConfigSynchro>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d001      	beq.n	8000efe <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8000efa:	f000 faef 	bl	80014dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000efe:	2300      	movs	r3, #0
 8000f00:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000f02:	2300      	movs	r3, #0
 8000f04:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f06:	2300      	movs	r3, #0
 8000f08:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000f0a:	463b      	mov	r3, r7
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	4806      	ldr	r0, [pc, #24]	@ (8000f28 <MX_TIM1_Init+0xac>)
 8000f10:	f006 fdac 	bl	8007a6c <HAL_TIMEx_MasterConfigSynchronization>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d001      	beq.n	8000f1e <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 8000f1a:	f000 fadf 	bl	80014dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000f1e:	bf00      	nop
 8000f20:	3720      	adds	r7, #32
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	20002258 	.word	0x20002258
 8000f2c:	40012c00 	.word	0x40012c00

08000f30 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000f34:	4b22      	ldr	r3, [pc, #136]	@ (8000fc0 <MX_USART1_UART_Init+0x90>)
 8000f36:	4a23      	ldr	r2, [pc, #140]	@ (8000fc4 <MX_USART1_UART_Init+0x94>)
 8000f38:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000f3a:	4b21      	ldr	r3, [pc, #132]	@ (8000fc0 <MX_USART1_UART_Init+0x90>)
 8000f3c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f40:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000f42:	4b1f      	ldr	r3, [pc, #124]	@ (8000fc0 <MX_USART1_UART_Init+0x90>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000f48:	4b1d      	ldr	r3, [pc, #116]	@ (8000fc0 <MX_USART1_UART_Init+0x90>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000f4e:	4b1c      	ldr	r3, [pc, #112]	@ (8000fc0 <MX_USART1_UART_Init+0x90>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000f54:	4b1a      	ldr	r3, [pc, #104]	@ (8000fc0 <MX_USART1_UART_Init+0x90>)
 8000f56:	220c      	movs	r2, #12
 8000f58:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f5a:	4b19      	ldr	r3, [pc, #100]	@ (8000fc0 <MX_USART1_UART_Init+0x90>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f60:	4b17      	ldr	r3, [pc, #92]	@ (8000fc0 <MX_USART1_UART_Init+0x90>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f66:	4b16      	ldr	r3, [pc, #88]	@ (8000fc0 <MX_USART1_UART_Init+0x90>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000f6c:	4b14      	ldr	r3, [pc, #80]	@ (8000fc0 <MX_USART1_UART_Init+0x90>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f72:	4b13      	ldr	r3, [pc, #76]	@ (8000fc0 <MX_USART1_UART_Init+0x90>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000f78:	4811      	ldr	r0, [pc, #68]	@ (8000fc0 <MX_USART1_UART_Init+0x90>)
 8000f7a:	f006 fe39 	bl	8007bf0 <HAL_UART_Init>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d001      	beq.n	8000f88 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000f84:	f000 faaa 	bl	80014dc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f88:	2100      	movs	r1, #0
 8000f8a:	480d      	ldr	r0, [pc, #52]	@ (8000fc0 <MX_USART1_UART_Init+0x90>)
 8000f8c:	f007 fb18 	bl	80085c0 <HAL_UARTEx_SetTxFifoThreshold>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000f96:	f000 faa1 	bl	80014dc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	4808      	ldr	r0, [pc, #32]	@ (8000fc0 <MX_USART1_UART_Init+0x90>)
 8000f9e:	f007 fb4d 	bl	800863c <HAL_UARTEx_SetRxFifoThreshold>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d001      	beq.n	8000fac <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000fa8:	f000 fa98 	bl	80014dc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000fac:	4804      	ldr	r0, [pc, #16]	@ (8000fc0 <MX_USART1_UART_Init+0x90>)
 8000fae:	f007 face 	bl	800854e <HAL_UARTEx_DisableFifoMode>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d001      	beq.n	8000fbc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000fb8:	f000 fa90 	bl	80014dc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000fbc:	bf00      	nop
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	200022a4 	.word	0x200022a4
 8000fc4:	40013800 	.word	0x40013800

08000fc8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b08e      	sub	sp, #56	@ 0x38
 8000fcc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	601a      	str	r2, [r3, #0]
 8000fd6:	605a      	str	r2, [r3, #4]
 8000fd8:	609a      	str	r2, [r3, #8]
 8000fda:	60da      	str	r2, [r3, #12]
 8000fdc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000fde:	4bbe      	ldr	r3, [pc, #760]	@ (80012d8 <MX_GPIO_Init+0x310>)
 8000fe0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000fe4:	4abc      	ldr	r2, [pc, #752]	@ (80012d8 <MX_GPIO_Init+0x310>)
 8000fe6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000fea:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000fee:	4bba      	ldr	r3, [pc, #744]	@ (80012d8 <MX_GPIO_Init+0x310>)
 8000ff0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ff4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ff8:	623b      	str	r3, [r7, #32]
 8000ffa:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ffc:	4bb6      	ldr	r3, [pc, #728]	@ (80012d8 <MX_GPIO_Init+0x310>)
 8000ffe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001002:	4ab5      	ldr	r2, [pc, #724]	@ (80012d8 <MX_GPIO_Init+0x310>)
 8001004:	f043 0304 	orr.w	r3, r3, #4
 8001008:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800100c:	4bb2      	ldr	r3, [pc, #712]	@ (80012d8 <MX_GPIO_Init+0x310>)
 800100e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001012:	f003 0304 	and.w	r3, r3, #4
 8001016:	61fb      	str	r3, [r7, #28]
 8001018:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800101a:	4baf      	ldr	r3, [pc, #700]	@ (80012d8 <MX_GPIO_Init+0x310>)
 800101c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001020:	4aad      	ldr	r2, [pc, #692]	@ (80012d8 <MX_GPIO_Init+0x310>)
 8001022:	f043 0301 	orr.w	r3, r3, #1
 8001026:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800102a:	4bab      	ldr	r3, [pc, #684]	@ (80012d8 <MX_GPIO_Init+0x310>)
 800102c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001030:	f003 0301 	and.w	r3, r3, #1
 8001034:	61bb      	str	r3, [r7, #24]
 8001036:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001038:	4ba7      	ldr	r3, [pc, #668]	@ (80012d8 <MX_GPIO_Init+0x310>)
 800103a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800103e:	4aa6      	ldr	r2, [pc, #664]	@ (80012d8 <MX_GPIO_Init+0x310>)
 8001040:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001044:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001048:	4ba3      	ldr	r3, [pc, #652]	@ (80012d8 <MX_GPIO_Init+0x310>)
 800104a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800104e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001052:	617b      	str	r3, [r7, #20]
 8001054:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001056:	4ba0      	ldr	r3, [pc, #640]	@ (80012d8 <MX_GPIO_Init+0x310>)
 8001058:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800105c:	4a9e      	ldr	r2, [pc, #632]	@ (80012d8 <MX_GPIO_Init+0x310>)
 800105e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001062:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001066:	4b9c      	ldr	r3, [pc, #624]	@ (80012d8 <MX_GPIO_Init+0x310>)
 8001068:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800106c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001070:	613b      	str	r3, [r7, #16]
 8001072:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001074:	4b98      	ldr	r3, [pc, #608]	@ (80012d8 <MX_GPIO_Init+0x310>)
 8001076:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800107a:	4a97      	ldr	r2, [pc, #604]	@ (80012d8 <MX_GPIO_Init+0x310>)
 800107c:	f043 0302 	orr.w	r3, r3, #2
 8001080:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001084:	4b94      	ldr	r3, [pc, #592]	@ (80012d8 <MX_GPIO_Init+0x310>)
 8001086:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800108a:	f003 0302 	and.w	r3, r3, #2
 800108e:	60fb      	str	r3, [r7, #12]
 8001090:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001092:	4b91      	ldr	r3, [pc, #580]	@ (80012d8 <MX_GPIO_Init+0x310>)
 8001094:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001098:	4a8f      	ldr	r2, [pc, #572]	@ (80012d8 <MX_GPIO_Init+0x310>)
 800109a:	f043 0308 	orr.w	r3, r3, #8
 800109e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80010a2:	4b8d      	ldr	r3, [pc, #564]	@ (80012d8 <MX_GPIO_Init+0x310>)
 80010a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80010a8:	f003 0308 	and.w	r3, r3, #8
 80010ac:	60bb      	str	r3, [r7, #8]
 80010ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80010b0:	4b89      	ldr	r3, [pc, #548]	@ (80012d8 <MX_GPIO_Init+0x310>)
 80010b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80010b6:	4a88      	ldr	r2, [pc, #544]	@ (80012d8 <MX_GPIO_Init+0x310>)
 80010b8:	f043 0310 	orr.w	r3, r3, #16
 80010bc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80010c0:	4b85      	ldr	r3, [pc, #532]	@ (80012d8 <MX_GPIO_Init+0x310>)
 80010c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80010c6:	f003 0310 	and.w	r3, r3, #16
 80010ca:	607b      	str	r3, [r7, #4]
 80010cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80010ce:	4b82      	ldr	r3, [pc, #520]	@ (80012d8 <MX_GPIO_Init+0x310>)
 80010d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80010d4:	4a80      	ldr	r2, [pc, #512]	@ (80012d8 <MX_GPIO_Init+0x310>)
 80010d6:	f043 0320 	orr.w	r3, r3, #32
 80010da:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80010de:	4b7e      	ldr	r3, [pc, #504]	@ (80012d8 <MX_GPIO_Init+0x310>)
 80010e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80010e4:	f003 0320 	and.w	r3, r3, #32
 80010e8:	603b      	str	r3, [r7, #0]
 80010ea:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UCPD_PWR_GPIO_Port, UCPD_PWR_Pin, GPIO_PIN_RESET);
 80010ec:	2200      	movs	r2, #0
 80010ee:	2120      	movs	r1, #32
 80010f0:	487a      	ldr	r0, [pc, #488]	@ (80012dc <MX_GPIO_Init+0x314>)
 80010f2:	f001 ff83 	bl	8002ffc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED_RED_Pin|LED_GREEN_Pin|Mems_VL53_xshut_Pin, GPIO_PIN_RESET);
 80010f6:	2200      	movs	r2, #0
 80010f8:	21c2      	movs	r1, #194	@ 0xc2
 80010fa:	4879      	ldr	r0, [pc, #484]	@ (80012e0 <MX_GPIO_Init+0x318>)
 80010fc:	f001 ff7e 	bl	8002ffc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WRLS_WKUP_B_GPIO_Port, WRLS_WKUP_B_Pin, GPIO_PIN_RESET);
 8001100:	2200      	movs	r2, #0
 8001102:	2140      	movs	r1, #64	@ 0x40
 8001104:	4877      	ldr	r0, [pc, #476]	@ (80012e4 <MX_GPIO_Init+0x31c>)
 8001106:	f001 ff79 	bl	8002ffc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, Mems_STSAFE_RESET_Pin|WRLS_WKUP_W_Pin, GPIO_PIN_RESET);
 800110a:	2200      	movs	r2, #0
 800110c:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 8001110:	4875      	ldr	r0, [pc, #468]	@ (80012e8 <MX_GPIO_Init+0x320>)
 8001112:	f001 ff73 	bl	8002ffc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : WRLS_FLOW_Pin Mems_VLX_GPIO_Pin Mems_INT_LPS22HH_Pin */
  GPIO_InitStruct.Pin = WRLS_FLOW_Pin|Mems_VLX_GPIO_Pin|Mems_INT_LPS22HH_Pin;
 8001116:	f248 0324 	movw	r3, #32804	@ 0x8024
 800111a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800111c:	2300      	movs	r3, #0
 800111e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001120:	2300      	movs	r3, #0
 8001122:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001124:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001128:	4619      	mov	r1, r3
 800112a:	486e      	ldr	r0, [pc, #440]	@ (80012e4 <MX_GPIO_Init+0x31c>)
 800112c:	f001 fd86 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pins : WRLS_UART4_RX_Pin WRLS_UART4_TX_Pin */
  GPIO_InitStruct.Pin = WRLS_UART4_RX_Pin|WRLS_UART4_TX_Pin;
 8001130:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001134:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001136:	2302      	movs	r3, #2
 8001138:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113a:	2300      	movs	r3, #0
 800113c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800113e:	2300      	movs	r3, #0
 8001140:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001142:	2308      	movs	r3, #8
 8001144:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001146:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800114a:	4619      	mov	r1, r3
 800114c:	4867      	ldr	r0, [pc, #412]	@ (80012ec <MX_GPIO_Init+0x324>)
 800114e:	f001 fd75 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_UCPD_CC1_Pin */
  GPIO_InitStruct.Pin = USB_UCPD_CC1_Pin;
 8001152:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001156:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001158:	2303      	movs	r3, #3
 800115a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115c:	2300      	movs	r3, #0
 800115e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_UCPD_CC1_GPIO_Port, &GPIO_InitStruct);
 8001160:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001164:	4619      	mov	r1, r3
 8001166:	4862      	ldr	r0, [pc, #392]	@ (80012f0 <MX_GPIO_Init+0x328>)
 8001168:	f001 fd68 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_F_NCS_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_F_NCS_Pin;
 800116c:	2320      	movs	r3, #32
 800116e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001170:	2302      	movs	r3, #2
 8001172:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001174:	2300      	movs	r3, #0
 8001176:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001178:	2303      	movs	r3, #3
 800117a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 800117c:	2305      	movs	r3, #5
 800117e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OCTOSPI_F_NCS_GPIO_Port, &GPIO_InitStruct);
 8001180:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001184:	4619      	mov	r1, r3
 8001186:	485b      	ldr	r0, [pc, #364]	@ (80012f4 <MX_GPIO_Init+0x32c>)
 8001188:	f001 fd58 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_R_IO5_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_IO5_Pin;
 800118c:	2301      	movs	r3, #1
 800118e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001190:	2302      	movs	r3, #2
 8001192:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001194:	2300      	movs	r3, #0
 8001196:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001198:	2303      	movs	r3, #3
 800119a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 800119c:	2303      	movs	r3, #3
 800119e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OCTOSPI_R_IO5_GPIO_Port, &GPIO_InitStruct);
 80011a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011a4:	4619      	mov	r1, r3
 80011a6:	4853      	ldr	r0, [pc, #332]	@ (80012f4 <MX_GPIO_Init+0x32c>)
 80011a8:	f001 fd48 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPI_F_IO7_Pin OCTOSPI_F_IO5_Pin OCTOSPI_F_IO6_Pin OCTOSPI_F_IO4_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_F_IO7_Pin|OCTOSPI_F_IO5_Pin|OCTOSPI_F_IO6_Pin|OCTOSPI_F_IO4_Pin;
 80011ac:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 80011b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b2:	2302      	movs	r3, #2
 80011b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b6:	2300      	movs	r3, #0
 80011b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011ba:	2303      	movs	r3, #3
 80011bc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 80011be:	2305      	movs	r3, #5
 80011c0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80011c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011c6:	4619      	mov	r1, r3
 80011c8:	4845      	ldr	r0, [pc, #276]	@ (80012e0 <MX_GPIO_Init+0x318>)
 80011ca:	f001 fd37 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PH3_BOOT0_Pin */
  GPIO_InitStruct.Pin = PH3_BOOT0_Pin;
 80011ce:	2308      	movs	r3, #8
 80011d0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011d2:	2300      	movs	r3, #0
 80011d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d6:	2300      	movs	r3, #0
 80011d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PH3_BOOT0_GPIO_Port, &GPIO_InitStruct);
 80011da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011de:	4619      	mov	r1, r3
 80011e0:	483f      	ldr	r0, [pc, #252]	@ (80012e0 <MX_GPIO_Init+0x318>)
 80011e2:	f001 fd2b 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_PWR_Pin */
  GPIO_InitStruct.Pin = UCPD_PWR_Pin;
 80011e6:	2320      	movs	r3, #32
 80011e8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ea:	2301      	movs	r3, #1
 80011ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ee:	2300      	movs	r3, #0
 80011f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f2:	2300      	movs	r3, #0
 80011f4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(UCPD_PWR_GPIO_Port, &GPIO_InitStruct);
 80011f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011fa:	4619      	mov	r1, r3
 80011fc:	4837      	ldr	r0, [pc, #220]	@ (80012dc <MX_GPIO_Init+0x314>)
 80011fe:	f001 fd1d 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pins : WRLS_SPI2_MOSI_Pin WRLS_SPI2_MISO_Pin WRLS_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = WRLS_SPI2_MOSI_Pin|WRLS_SPI2_MISO_Pin|WRLS_SPI2_SCK_Pin;
 8001202:	231a      	movs	r3, #26
 8001204:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001206:	2302      	movs	r3, #2
 8001208:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120a:	2300      	movs	r3, #0
 800120c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800120e:	2300      	movs	r3, #0
 8001210:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001212:	2305      	movs	r3, #5
 8001214:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001216:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800121a:	4619      	mov	r1, r3
 800121c:	4836      	ldr	r0, [pc, #216]	@ (80012f8 <MX_GPIO_Init+0x330>)
 800121e:	f001 fd0d 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_R_DQS_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_DQS_Pin;
 8001222:	2308      	movs	r3, #8
 8001224:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001226:	2302      	movs	r3, #2
 8001228:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122a:	2300      	movs	r3, #0
 800122c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800122e:	2303      	movs	r3, #3
 8001230:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 8001232:	2303      	movs	r3, #3
 8001234:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OCTOSPI_R_DQS_GPIO_Port, &GPIO_InitStruct);
 8001236:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800123a:	4619      	mov	r1, r3
 800123c:	482f      	ldr	r0, [pc, #188]	@ (80012fc <MX_GPIO_Init+0x334>)
 800123e:	f001 fcfd 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_R_IO7_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_IO7_Pin;
 8001242:	2380      	movs	r3, #128	@ 0x80
 8001244:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001246:	2302      	movs	r3, #2
 8001248:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124a:	2300      	movs	r3, #0
 800124c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800124e:	2303      	movs	r3, #3
 8001250:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8001252:	230a      	movs	r3, #10
 8001254:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OCTOSPI_R_IO7_GPIO_Port, &GPIO_InitStruct);
 8001256:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800125a:	4619      	mov	r1, r3
 800125c:	4826      	ldr	r0, [pc, #152]	@ (80012f8 <MX_GPIO_Init+0x330>)
 800125e:	f001 fced 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPI_F_IO0_Pin OCTOSPI_F_IO1_Pin OCTOSPI_F_IO2_Pin OCTOSPI_F_IO3_Pin
                           OCTOSPI_F_CLK_P_Pin OCTOSPI_F_DQS_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_F_IO0_Pin|OCTOSPI_F_IO1_Pin|OCTOSPI_F_IO2_Pin|OCTOSPI_F_IO3_Pin
 8001262:	f241 031f 	movw	r3, #4127	@ 0x101f
 8001266:	627b      	str	r3, [r7, #36]	@ 0x24
                          |OCTOSPI_F_CLK_P_Pin|OCTOSPI_F_DQS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001268:	2302      	movs	r3, #2
 800126a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126c:	2300      	movs	r3, #0
 800126e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001270:	2303      	movs	r3, #3
 8001272:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 8001274:	2305      	movs	r3, #5
 8001276:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001278:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800127c:	4619      	mov	r1, r3
 800127e:	481a      	ldr	r0, [pc, #104]	@ (80012e8 <MX_GPIO_Init+0x320>)
 8001280:	f001 fcdc 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Button_Pin */
  GPIO_InitStruct.Pin = USER_Button_Pin;
 8001284:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001288:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800128a:	2300      	movs	r3, #0
 800128c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128e:	2300      	movs	r3, #0
 8001290:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Button_GPIO_Port, &GPIO_InitStruct);
 8001292:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001296:	4619      	mov	r1, r3
 8001298:	4814      	ldr	r0, [pc, #80]	@ (80012ec <MX_GPIO_Init+0x324>)
 800129a:	f001 fccf 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_Pin LED_GREEN_Pin Mems_VL53_xshut_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_GREEN_Pin|Mems_VL53_xshut_Pin;
 800129e:	23c2      	movs	r3, #194	@ 0xc2
 80012a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a2:	2301      	movs	r3, #1
 80012a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a6:	2300      	movs	r3, #0
 80012a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012aa:	2300      	movs	r3, #0
 80012ac:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80012ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012b2:	4619      	mov	r1, r3
 80012b4:	480a      	ldr	r0, [pc, #40]	@ (80012e0 <MX_GPIO_Init+0x318>)
 80012b6:	f001 fcc1 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPI_R_IO0_Pin OCTOSPI_R_IO2_Pin OCTOSPI_R_IO1_Pin OCTOSPI_R_IO3_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_IO0_Pin|OCTOSPI_R_IO2_Pin|OCTOSPI_R_IO1_Pin|OCTOSPI_R_IO3_Pin;
 80012ba:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80012be:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c0:	2302      	movs	r3, #2
 80012c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c4:	2300      	movs	r3, #0
 80012c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012c8:	2303      	movs	r3, #3
 80012ca:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 80012cc:	230a      	movs	r3, #10
 80012ce:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80012d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012d4:	4619      	mov	r1, r3
 80012d6:	e013      	b.n	8001300 <MX_GPIO_Init+0x338>
 80012d8:	46020c00 	.word	0x46020c00
 80012dc:	42020400 	.word	0x42020400
 80012e0:	42021c00 	.word	0x42021c00
 80012e4:	42021800 	.word	0x42021800
 80012e8:	42021400 	.word	0x42021400
 80012ec:	42020800 	.word	0x42020800
 80012f0:	42020000 	.word	0x42020000
 80012f4:	42022000 	.word	0x42022000
 80012f8:	42020c00 	.word	0x42020c00
 80012fc:	42021000 	.word	0x42021000
 8001300:	486e      	ldr	r0, [pc, #440]	@ (80014bc <MX_GPIO_Init+0x4f4>)
 8001302:	f001 fc9b 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_R_IO4_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_IO4_Pin;
 8001306:	2304      	movs	r3, #4
 8001308:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800130a:	2302      	movs	r3, #2
 800130c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130e:	2300      	movs	r3, #0
 8001310:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001312:	2303      	movs	r3, #3
 8001314:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 8001316:	2303      	movs	r3, #3
 8001318:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OCTOSPI_R_IO4_GPIO_Port, &GPIO_InitStruct);
 800131a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800131e:	4619      	mov	r1, r3
 8001320:	4867      	ldr	r0, [pc, #412]	@ (80014c0 <MX_GPIO_Init+0x4f8>)
 8001322:	f001 fc8b 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_C_P_Pin USB_C_PA11_Pin */
  GPIO_InitStruct.Pin = USB_C_P_Pin|USB_C_PA11_Pin;
 8001326:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800132a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800132c:	2302      	movs	r3, #2
 800132e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001330:	2300      	movs	r3, #0
 8001332:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001334:	2300      	movs	r3, #0
 8001336:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8001338:	230a      	movs	r3, #10
 800133a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800133c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001340:	4619      	mov	r1, r3
 8001342:	4860      	ldr	r0, [pc, #384]	@ (80014c4 <MX_GPIO_Init+0x4fc>)
 8001344:	f001 fc7a 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : MIC_CCK1_Pin */
  GPIO_InitStruct.Pin = MIC_CCK1_Pin;
 8001348:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800134c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800134e:	2302      	movs	r3, #2
 8001350:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001352:	2300      	movs	r3, #0
 8001354:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001356:	2300      	movs	r3, #0
 8001358:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_MDF1;
 800135a:	2306      	movs	r3, #6
 800135c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(MIC_CCK1_GPIO_Port, &GPIO_InitStruct);
 800135e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001362:	4619      	mov	r1, r3
 8001364:	4855      	ldr	r0, [pc, #340]	@ (80014bc <MX_GPIO_Init+0x4f4>)
 8001366:	f001 fc69 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pins : MIC_SDINx_Pin MIC_CCK0_Pin */
  GPIO_InitStruct.Pin = MIC_SDINx_Pin|MIC_CCK0_Pin;
 800136a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800136e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001370:	2302      	movs	r3, #2
 8001372:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001374:	2300      	movs	r3, #0
 8001376:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001378:	2300      	movs	r3, #0
 800137a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_ADF1;
 800137c:	2303      	movs	r3, #3
 800137e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001380:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001384:	4619      	mov	r1, r3
 8001386:	4850      	ldr	r0, [pc, #320]	@ (80014c8 <MX_GPIO_Init+0x500>)
 8001388:	f001 fc58 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : WRLS_WKUP_B_Pin */
  GPIO_InitStruct.Pin = WRLS_WKUP_B_Pin;
 800138c:	2340      	movs	r3, #64	@ 0x40
 800138e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001390:	2301      	movs	r3, #1
 8001392:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001394:	2300      	movs	r3, #0
 8001396:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001398:	2300      	movs	r3, #0
 800139a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(WRLS_WKUP_B_GPIO_Port, &GPIO_InitStruct);
 800139c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013a0:	4619      	mov	r1, r3
 80013a2:	484a      	ldr	r0, [pc, #296]	@ (80014cc <MX_GPIO_Init+0x504>)
 80013a4:	f001 fc4a 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pins : WRLS_NOTIFY_Pin Mems_INT_IIS2MDC_Pin USB_IANA_Pin SPEED_SENSOR_Pin */
  GPIO_InitStruct.Pin = WRLS_NOTIFY_Pin|Mems_INT_IIS2MDC_Pin|USB_IANA_Pin|SPEED_SENSOR_Pin;
 80013a8:	f44f 43cc 	mov.w	r3, #26112	@ 0x6600
 80013ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013ae:	2300      	movs	r3, #0
 80013b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b2:	2300      	movs	r3, #0
 80013b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013ba:	4619      	mov	r1, r3
 80013bc:	4844      	ldr	r0, [pc, #272]	@ (80014d0 <MX_GPIO_Init+0x508>)
 80013be:	f001 fc3d 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_R_IO6_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_IO6_Pin;
 80013c2:	2308      	movs	r3, #8
 80013c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c6:	2302      	movs	r3, #2
 80013c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ca:	2300      	movs	r3, #0
 80013cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ce:	2303      	movs	r3, #3
 80013d0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 80013d2:	230a      	movs	r3, #10
 80013d4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OCTOSPI_R_IO6_GPIO_Port, &GPIO_InitStruct);
 80013d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013da:	4619      	mov	r1, r3
 80013dc:	483d      	ldr	r0, [pc, #244]	@ (80014d4 <MX_GPIO_Init+0x50c>)
 80013de:	f001 fc2d 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_UCPD_FLT_Pin Mems_ISM330DLC_INT1_Pin */
  GPIO_InitStruct.Pin = USB_UCPD_FLT_Pin|Mems_ISM330DLC_INT1_Pin;
 80013e2:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 80013e6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013e8:	2300      	movs	r3, #0
 80013ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ec:	2300      	movs	r3, #0
 80013ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013f4:	4619      	mov	r1, r3
 80013f6:	4834      	ldr	r0, [pc, #208]	@ (80014c8 <MX_GPIO_Init+0x500>)
 80013f8:	f001 fc20 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPI_R_CLK_P_Pin OCTOSPI_R_NCS_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_CLK_P_Pin|OCTOSPI_R_NCS_Pin;
 80013fc:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001400:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001402:	2302      	movs	r3, #2
 8001404:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001406:	2300      	movs	r3, #0
 8001408:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800140a:	2303      	movs	r3, #3
 800140c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 800140e:	230a      	movs	r3, #10
 8001410:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001412:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001416:	4619      	mov	r1, r3
 8001418:	482f      	ldr	r0, [pc, #188]	@ (80014d8 <MX_GPIO_Init+0x510>)
 800141a:	f001 fc0f 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_SENSE_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_SENSE_Pin;
 800141e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001422:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001424:	2300      	movs	r3, #0
 8001426:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001428:	2300      	movs	r3, #0
 800142a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_VBUS_SENSE_GPIO_Port, &GPIO_InitStruct);
 800142c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001430:	4619      	mov	r1, r3
 8001432:	4822      	ldr	r0, [pc, #136]	@ (80014bc <MX_GPIO_Init+0x4f4>)
 8001434:	f001 fc02 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : WRLS_SPI2_NSS_Pin */
  GPIO_InitStruct.Pin = WRLS_SPI2_NSS_Pin;
 8001438:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800143c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800143e:	2302      	movs	r3, #2
 8001440:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001442:	2300      	movs	r3, #0
 8001444:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001446:	2300      	movs	r3, #0
 8001448:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800144a:	2305      	movs	r3, #5
 800144c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(WRLS_SPI2_NSS_GPIO_Port, &GPIO_InitStruct);
 800144e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001452:	4619      	mov	r1, r3
 8001454:	4820      	ldr	r0, [pc, #128]	@ (80014d8 <MX_GPIO_Init+0x510>)
 8001456:	f001 fbf1 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_UCPD_CC2_Pin */
  GPIO_InitStruct.Pin = USB_UCPD_CC2_Pin;
 800145a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800145e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001460:	2303      	movs	r3, #3
 8001462:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001464:	2300      	movs	r3, #0
 8001466:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_UCPD_CC2_GPIO_Port, &GPIO_InitStruct);
 8001468:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800146c:	4619      	mov	r1, r3
 800146e:	481a      	ldr	r0, [pc, #104]	@ (80014d8 <MX_GPIO_Init+0x510>)
 8001470:	f001 fbe4 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pins : Mems_STSAFE_RESET_Pin WRLS_WKUP_W_Pin */
  GPIO_InitStruct.Pin = Mems_STSAFE_RESET_Pin|WRLS_WKUP_W_Pin;
 8001474:	f44f 4308 	mov.w	r3, #34816	@ 0x8800
 8001478:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800147a:	2301      	movs	r3, #1
 800147c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147e:	2300      	movs	r3, #0
 8001480:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001482:	2300      	movs	r3, #0
 8001484:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001486:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800148a:	4619      	mov	r1, r3
 800148c:	480b      	ldr	r0, [pc, #44]	@ (80014bc <MX_GPIO_Init+0x4f4>)
 800148e:	f001 fbd5 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : MIC_SDIN0_Pin */
  GPIO_InitStruct.Pin = MIC_SDIN0_Pin;
 8001492:	2302      	movs	r3, #2
 8001494:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001496:	2302      	movs	r3, #2
 8001498:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149a:	2300      	movs	r3, #0
 800149c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800149e:	2300      	movs	r3, #0
 80014a0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_MDF1;
 80014a2:	2306      	movs	r3, #6
 80014a4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(MIC_SDIN0_GPIO_Port, &GPIO_InitStruct);
 80014a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014aa:	4619      	mov	r1, r3
 80014ac:	480a      	ldr	r0, [pc, #40]	@ (80014d8 <MX_GPIO_Init+0x510>)
 80014ae:	f001 fbc5 	bl	8002c3c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80014b2:	bf00      	nop
 80014b4:	3738      	adds	r7, #56	@ 0x38
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	42021400 	.word	0x42021400
 80014c0:	42021c00 	.word	0x42021c00
 80014c4:	42020000 	.word	0x42020000
 80014c8:	42021000 	.word	0x42021000
 80014cc:	42021800 	.word	0x42021800
 80014d0:	42020c00 	.word	0x42020c00
 80014d4:	42020800 	.word	0x42020800
 80014d8:	42020400 	.word	0x42020400

080014dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014e0:	b672      	cpsid	i
}
 80014e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014e4:	bf00      	nop
 80014e6:	e7fd      	b.n	80014e4 <Error_Handler+0x8>

080014e8 <servo_motor>:
#include "app_threadx.h"

VOID servo_motor(ULONG initial_input)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b08a      	sub	sp, #40	@ 0x28
 80014ec:	af02      	add	r7, sp, #8
 80014ee:	6078      	str	r0, [r7, #4]
    ULONG actual_flags;

    while (1)
    {
        // Wait until a steering command event is set
        tx_event_flags_get(&event_flags, FLAG_CAN_STEER_CMD,
 80014f0:	f107 030c 	add.w	r3, r7, #12
 80014f4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80014f8:	9200      	str	r2, [sp, #0]
 80014fa:	2201      	movs	r2, #1
 80014fc:	2102      	movs	r1, #2
 80014fe:	4807      	ldr	r0, [pc, #28]	@ (800151c <servo_motor+0x34>)
 8001500:	f009 ff46 	bl	800b390 <_txe_event_flags_get>
        TX_OR_CLEAR, &actual_flags, TX_WAIT_FOREVER);

        while (tx_queue_receive(&queue_steer_cmd, &msg, TX_NO_WAIT) == TX_SUCCESS)
 8001504:	bf00      	nop
 8001506:	f107 0310 	add.w	r3, r7, #16
 800150a:	2200      	movs	r2, #0
 800150c:	4619      	mov	r1, r3
 800150e:	4804      	ldr	r0, [pc, #16]	@ (8001520 <servo_motor+0x38>)
 8001510:	f00a f906 	bl	800b720 <_txe_queue_receive>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d0f5      	beq.n	8001506 <servo_motor+0x1e>
        tx_event_flags_get(&event_flags, FLAG_CAN_STEER_CMD,
 800151a:	e7e9      	b.n	80014f0 <servo_motor+0x8>
 800151c:	20002144 	.word	0x20002144
 8001520:	2000210c 	.word	0x2000210c

08001524 <read_speed_sensor>:
#define WHEEL_PERIMETER_M   0.212f
#define PULSES_PER_REV      30.0f
#define TIMER_PERIOD        65535   // 16-bit timer period

float read_speed_sensor(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b088      	sub	sp, #32
 8001528:	af00      	add	r7, sp, #0
    // Static variables preserve values between function calls
    static uint32_t last_count = 0;
    static uint32_t last_tick = 0;
    static uint8_t is_first_run = 1;

    uint32_t current_count = 0;
 800152a:	2300      	movs	r3, #0
 800152c:	61bb      	str	r3, [r7, #24]
    uint32_t pulses = 0;
 800152e:	2300      	movs	r3, #0
 8001530:	61fb      	str	r3, [r7, #28]
    uint32_t current_tick = HAL_GetTick();
 8001532:	f000 fd19 	bl	8001f68 <HAL_GetTick>
 8001536:	6178      	str	r0, [r7, #20]

    // 1. Read the Hardware Timer
    current_count = __HAL_TIM_GET_COUNTER(&htim1);
 8001538:	4b34      	ldr	r3, [pc, #208]	@ (800160c <read_speed_sensor+0xe8>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800153e:	61bb      	str	r3, [r7, #24]

    // Handle first run initialization to prevent erratic speed spikes
    if (is_first_run)
 8001540:	4b33      	ldr	r3, [pc, #204]	@ (8001610 <read_speed_sensor+0xec>)
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d00b      	beq.n	8001560 <read_speed_sensor+0x3c>
    {
        last_count = current_count;
 8001548:	4a32      	ldr	r2, [pc, #200]	@ (8001614 <read_speed_sensor+0xf0>)
 800154a:	69bb      	ldr	r3, [r7, #24]
 800154c:	6013      	str	r3, [r2, #0]
        last_tick = current_tick;
 800154e:	4a32      	ldr	r2, [pc, #200]	@ (8001618 <read_speed_sensor+0xf4>)
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	6013      	str	r3, [r2, #0]
        is_first_run = 0;
 8001554:	4b2e      	ldr	r3, [pc, #184]	@ (8001610 <read_speed_sensor+0xec>)
 8001556:	2200      	movs	r2, #0
 8001558:	701a      	strb	r2, [r3, #0]
        return 0.0f;
 800155a:	f04f 0300 	mov.w	r3, #0
 800155e:	e04d      	b.n	80015fc <read_speed_sensor+0xd8>
    }

    // 2. Calculate Time Elapsed (Delta T) in seconds
    // We calculate this dynamically because ThreadX threads might not run at exact fixed intervals
    float dt = (float)(current_tick - last_tick) / 1000.0f;
 8001560:	4b2d      	ldr	r3, [pc, #180]	@ (8001618 <read_speed_sensor+0xf4>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	697a      	ldr	r2, [r7, #20]
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	ee07 3a90 	vmov	s15, r3
 800156c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001570:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800161c <read_speed_sensor+0xf8>
 8001574:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001578:	edc7 7a04 	vstr	s15, [r7, #16]

    // Safety check to avoid division by zero
    if (dt <= 0.001f)
 800157c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001580:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8001620 <read_speed_sensor+0xfc>
 8001584:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001588:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800158c:	d802      	bhi.n	8001594 <read_speed_sensor+0x70>
    {
        return 0.0f;
 800158e:	f04f 0300 	mov.w	r3, #0
 8001592:	e033      	b.n	80015fc <read_speed_sensor+0xd8>
    }

    // 3. Calculate Pulses (Handle 16-bit rollover 65535 -> 0)
    if (current_count >= last_count)
 8001594:	4b1f      	ldr	r3, [pc, #124]	@ (8001614 <read_speed_sensor+0xf0>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	69ba      	ldr	r2, [r7, #24]
 800159a:	429a      	cmp	r2, r3
 800159c:	d305      	bcc.n	80015aa <read_speed_sensor+0x86>
    {
        pulses = current_count - last_count;
 800159e:	4b1d      	ldr	r3, [pc, #116]	@ (8001614 <read_speed_sensor+0xf0>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	69ba      	ldr	r2, [r7, #24]
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	61fb      	str	r3, [r7, #28]
 80015a8:	e006      	b.n	80015b8 <read_speed_sensor+0x94>
    }
    else
    {
        // Timer overflowed
        pulses = (TIMER_PERIOD - last_count) + current_count + 1;
 80015aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001614 <read_speed_sensor+0xf0>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	69ba      	ldr	r2, [r7, #24]
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80015b6:	61fb      	str	r3, [r7, #28]
    }

    // Update state for next call
    last_count = current_count;
 80015b8:	4a16      	ldr	r2, [pc, #88]	@ (8001614 <read_speed_sensor+0xf0>)
 80015ba:	69bb      	ldr	r3, [r7, #24]
 80015bc:	6013      	str	r3, [r2, #0]
    last_tick = current_tick;
 80015be:	4a16      	ldr	r2, [pc, #88]	@ (8001618 <read_speed_sensor+0xf4>)
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	6013      	str	r3, [r2, #0]

    // 4. Math Calculation
    float rotations = (float)pulses / PULSES_PER_REV;
 80015c4:	69fb      	ldr	r3, [r7, #28]
 80015c6:	ee07 3a90 	vmov	s15, r3
 80015ca:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80015ce:	eef3 6a0e 	vmov.f32	s13, #62	@ 0x41f00000  30.0
 80015d2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015d6:	edc7 7a03 	vstr	s15, [r7, #12]
    float distance_m = rotations * WHEEL_PERIMETER_M;
 80015da:	edd7 7a03 	vldr	s15, [r7, #12]
 80015de:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001624 <read_speed_sensor+0x100>
 80015e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015e6:	edc7 7a02 	vstr	s15, [r7, #8]

    // Calculate Speed: Speed = Distance / Time
    float speed_mps = distance_m / dt;
 80015ea:	edd7 6a02 	vldr	s13, [r7, #8]
 80015ee:	ed97 7a04 	vldr	s14, [r7, #16]
 80015f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015f6:	edc7 7a01 	vstr	s15, [r7, #4]

    return speed_mps;
 80015fa:	687b      	ldr	r3, [r7, #4]
}
 80015fc:	ee07 3a90 	vmov	s15, r3
 8001600:	eeb0 0a67 	vmov.f32	s0, s15
 8001604:	3720      	adds	r7, #32
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	20002258 	.word	0x20002258
 8001610:	20000000 	.word	0x20000000
 8001614:	20002338 	.word	0x20002338
 8001618:	2000233c 	.word	0x2000233c
 800161c:	447a0000 	.word	0x447a0000
 8001620:	3a83126f 	.word	0x3a83126f
 8001624:	3e591687 	.word	0x3e591687

08001628 <speed_sensor>:

VOID speed_sensor(ULONG initial_input)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b086      	sub	sp, #24
 800162c:	af02      	add	r7, sp, #8
 800162e:	6078      	str	r0, [r7, #4]
	ULONG actual_flags;
	
	tx_event_flags_get(&event_flags, FLAG_SENSOR_UPDATE,
 8001630:	f107 0308 	add.w	r3, r7, #8
 8001634:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001638:	9200      	str	r2, [sp, #0]
 800163a:	2201      	movs	r2, #1
 800163c:	2104      	movs	r1, #4
 800163e:	480d      	ldr	r0, [pc, #52]	@ (8001674 <speed_sensor+0x4c>)
 8001640:	f009 fea6 	bl	800b390 <_txe_event_flags_get>
	TX_OR_CLEAR, &actual_flags, TX_WAIT_FOREVER);

	float current_speed = read_speed_sensor();
 8001644:	f7ff ff6e 	bl	8001524 <read_speed_sensor>
 8001648:	ed87 0a03 	vstr	s0, [r7, #12]

	tx_mutex_get(&speed_data_mutex, TX_WAIT_FOREVER);
 800164c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001650:	4809      	ldr	r0, [pc, #36]	@ (8001678 <speed_sensor+0x50>)
 8001652:	f009 ff21 	bl	800b498 <_txe_mutex_get>
	g_vehicle_speed = current_speed;
 8001656:	4a09      	ldr	r2, [pc, #36]	@ (800167c <speed_sensor+0x54>)
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	6013      	str	r3, [r2, #0]
	tx_mutex_put(&speed_data_mutex);
 800165c:	4806      	ldr	r0, [pc, #24]	@ (8001678 <speed_sensor+0x50>)
 800165e:	f009 ff75 	bl	800b54c <_txe_mutex_put>

	// Notify CAN TX thread that new data is ready
	tx_event_flags_set(&event_flags, FLAG_SENSOR_UPDATE, TX_OR);
 8001662:	2200      	movs	r2, #0
 8001664:	2104      	movs	r1, #4
 8001666:	4803      	ldr	r0, [pc, #12]	@ (8001674 <speed_sensor+0x4c>)
 8001668:	f009 fee8 	bl	800b43c <_txe_event_flags_set>
}
 800166c:	bf00      	nop
 800166e:	3710      	adds	r7, #16
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	20002144 	.word	0x20002144
 8001678:	20002168 	.word	0x20002168
 800167c:	2000219c 	.word	0x2000219c

08001680 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001686:	4b0a      	ldr	r3, [pc, #40]	@ (80016b0 <HAL_MspInit+0x30>)
 8001688:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800168c:	4a08      	ldr	r2, [pc, #32]	@ (80016b0 <HAL_MspInit+0x30>)
 800168e:	f043 0304 	orr.w	r3, r3, #4
 8001692:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001696:	4b06      	ldr	r3, [pc, #24]	@ (80016b0 <HAL_MspInit+0x30>)
 8001698:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800169c:	f003 0304 	and.w	r3, r3, #4
 80016a0:	607b      	str	r3, [r7, #4]
 80016a2:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 80016a4:	f001 ff00 	bl	80034a8 <HAL_PWREx_EnableVddIO2>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016a8:	bf00      	nop
 80016aa:	3708      	adds	r7, #8
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	46020c00 	.word	0x46020c00

080016b4 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b0bc      	sub	sp, #240	@ 0xf0
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016bc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80016c0:	2200      	movs	r2, #0
 80016c2:	601a      	str	r2, [r3, #0]
 80016c4:	605a      	str	r2, [r3, #4]
 80016c6:	609a      	str	r2, [r3, #8]
 80016c8:	60da      	str	r2, [r3, #12]
 80016ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016cc:	f107 0310 	add.w	r3, r7, #16
 80016d0:	22c8      	movs	r2, #200	@ 0xc8
 80016d2:	2100      	movs	r1, #0
 80016d4:	4618      	mov	r0, r3
 80016d6:	f00a f9cb 	bl	800ba70 <memset>
  if(hfdcan->Instance==FDCAN1)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4a27      	ldr	r2, [pc, #156]	@ (800177c <HAL_FDCAN_MspInit+0xc8>)
 80016e0:	4293      	cmp	r3, r2
 80016e2:	d147      	bne.n	8001774 <HAL_FDCAN_MspInit+0xc0>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN1;
 80016e4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80016e8:	f04f 0300 	mov.w	r3, #0
 80016ec:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Fdcan1ClockSelection = RCC_FDCAN1CLKSOURCE_PLL1;
 80016f0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80016f4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016f8:	f107 0310 	add.w	r3, r7, #16
 80016fc:	4618      	mov	r0, r3
 80016fe:	f003 f98f 	bl	8004a20 <HAL_RCCEx_PeriphCLKConfig>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d001      	beq.n	800170c <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8001708:	f7ff fee8 	bl	80014dc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN1_CLK_ENABLE();
 800170c:	4b1c      	ldr	r3, [pc, #112]	@ (8001780 <HAL_FDCAN_MspInit+0xcc>)
 800170e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8001712:	4a1b      	ldr	r2, [pc, #108]	@ (8001780 <HAL_FDCAN_MspInit+0xcc>)
 8001714:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001718:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 800171c:	4b18      	ldr	r3, [pc, #96]	@ (8001780 <HAL_FDCAN_MspInit+0xcc>)
 800171e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8001722:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001726:	60fb      	str	r3, [r7, #12]
 8001728:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800172a:	4b15      	ldr	r3, [pc, #84]	@ (8001780 <HAL_FDCAN_MspInit+0xcc>)
 800172c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001730:	4a13      	ldr	r2, [pc, #76]	@ (8001780 <HAL_FDCAN_MspInit+0xcc>)
 8001732:	f043 0302 	orr.w	r3, r3, #2
 8001736:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800173a:	4b11      	ldr	r3, [pc, #68]	@ (8001780 <HAL_FDCAN_MspInit+0xcc>)
 800173c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001740:	f003 0302 	and.w	r3, r3, #2
 8001744:	60bb      	str	r3, [r7, #8]
 8001746:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PB9     ------> FDCAN1_TX
    PB8     ------> FDCAN1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 8001748:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800174c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001750:	2302      	movs	r3, #2
 8001752:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001756:	2300      	movs	r3, #0
 8001758:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800175c:	2300      	movs	r3, #0
 800175e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001762:	2309      	movs	r3, #9
 8001764:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001768:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800176c:	4619      	mov	r1, r3
 800176e:	4805      	ldr	r0, [pc, #20]	@ (8001784 <HAL_FDCAN_MspInit+0xd0>)
 8001770:	f001 fa64 	bl	8002c3c <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001774:	bf00      	nop
 8001776:	37f0      	adds	r7, #240	@ 0xf0
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	4000a400 	.word	0x4000a400
 8001780:	46020c00 	.word	0x46020c00
 8001784:	42020400 	.word	0x42020400

08001788 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b0bc      	sub	sp, #240	@ 0xf0
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001790:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001794:	2200      	movs	r2, #0
 8001796:	601a      	str	r2, [r3, #0]
 8001798:	605a      	str	r2, [r3, #4]
 800179a:	609a      	str	r2, [r3, #8]
 800179c:	60da      	str	r2, [r3, #12]
 800179e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017a0:	f107 0310 	add.w	r3, r7, #16
 80017a4:	22c8      	movs	r2, #200	@ 0xc8
 80017a6:	2100      	movs	r1, #0
 80017a8:	4618      	mov	r0, r3
 80017aa:	f00a f961 	bl	800ba70 <memset>
  if(hi2c->Instance==I2C2)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4a26      	ldr	r2, [pc, #152]	@ (800184c <HAL_I2C_MspInit+0xc4>)
 80017b4:	4293      	cmp	r3, r2
 80017b6:	d144      	bne.n	8001842 <HAL_I2C_MspInit+0xba>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80017b8:	f04f 0280 	mov.w	r2, #128	@ 0x80
 80017bc:	f04f 0300 	mov.w	r3, #0
 80017c0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80017c4:	2300      	movs	r3, #0
 80017c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017c8:	f107 0310 	add.w	r3, r7, #16
 80017cc:	4618      	mov	r0, r3
 80017ce:	f003 f927 	bl	8004a20 <HAL_RCCEx_PeriphCLKConfig>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <HAL_I2C_MspInit+0x54>
    {
      Error_Handler();
 80017d8:	f7ff fe80 	bl	80014dc <Error_Handler>
    }

    __HAL_RCC_GPIOH_CLK_ENABLE();
 80017dc:	4b1c      	ldr	r3, [pc, #112]	@ (8001850 <HAL_I2C_MspInit+0xc8>)
 80017de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80017e2:	4a1b      	ldr	r2, [pc, #108]	@ (8001850 <HAL_I2C_MspInit+0xc8>)
 80017e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017e8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80017ec:	4b18      	ldr	r3, [pc, #96]	@ (8001850 <HAL_I2C_MspInit+0xc8>)
 80017ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80017f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017f6:	60fb      	str	r3, [r7, #12]
 80017f8:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PH4     ------> I2C2_SCL
    PH5     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80017fa:	2330      	movs	r3, #48	@ 0x30
 80017fc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001800:	2312      	movs	r3, #18
 8001802:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001806:	2300      	movs	r3, #0
 8001808:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800180c:	2300      	movs	r3, #0
 800180e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001812:	2304      	movs	r3, #4
 8001814:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001818:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800181c:	4619      	mov	r1, r3
 800181e:	480d      	ldr	r0, [pc, #52]	@ (8001854 <HAL_I2C_MspInit+0xcc>)
 8001820:	f001 fa0c 	bl	8002c3c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001824:	4b0a      	ldr	r3, [pc, #40]	@ (8001850 <HAL_I2C_MspInit+0xc8>)
 8001826:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800182a:	4a09      	ldr	r2, [pc, #36]	@ (8001850 <HAL_I2C_MspInit+0xc8>)
 800182c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001830:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001834:	4b06      	ldr	r3, [pc, #24]	@ (8001850 <HAL_I2C_MspInit+0xc8>)
 8001836:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800183a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800183e:	60bb      	str	r3, [r7, #8]
 8001840:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001842:	bf00      	nop
 8001844:	37f0      	adds	r7, #240	@ 0xf0
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	40005800 	.word	0x40005800
 8001850:	46020c00 	.word	0x46020c00
 8001854:	42021c00 	.word	0x42021c00

08001858 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b08a      	sub	sp, #40	@ 0x28
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001860:	f107 0314 	add.w	r3, r7, #20
 8001864:	2200      	movs	r2, #0
 8001866:	601a      	str	r2, [r3, #0]
 8001868:	605a      	str	r2, [r3, #4]
 800186a:	609a      	str	r2, [r3, #8]
 800186c:	60da      	str	r2, [r3, #12]
 800186e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a1a      	ldr	r2, [pc, #104]	@ (80018e0 <HAL_TIM_Base_MspInit+0x88>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d12e      	bne.n	80018d8 <HAL_TIM_Base_MspInit+0x80>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800187a:	4b1a      	ldr	r3, [pc, #104]	@ (80018e4 <HAL_TIM_Base_MspInit+0x8c>)
 800187c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001880:	4a18      	ldr	r2, [pc, #96]	@ (80018e4 <HAL_TIM_Base_MspInit+0x8c>)
 8001882:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001886:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 800188a:	4b16      	ldr	r3, [pc, #88]	@ (80018e4 <HAL_TIM_Base_MspInit+0x8c>)
 800188c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001890:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001894:	613b      	str	r3, [r7, #16]
 8001896:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001898:	4b12      	ldr	r3, [pc, #72]	@ (80018e4 <HAL_TIM_Base_MspInit+0x8c>)
 800189a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800189e:	4a11      	ldr	r2, [pc, #68]	@ (80018e4 <HAL_TIM_Base_MspInit+0x8c>)
 80018a0:	f043 0301 	orr.w	r3, r3, #1
 80018a4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80018a8:	4b0e      	ldr	r3, [pc, #56]	@ (80018e4 <HAL_TIM_Base_MspInit+0x8c>)
 80018aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80018ae:	f003 0301 	and.w	r3, r3, #1
 80018b2:	60fb      	str	r3, [r7, #12]
 80018b4:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80018b6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018bc:	2302      	movs	r3, #2
 80018be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c0:	2300      	movs	r3, #0
 80018c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c4:	2300      	movs	r3, #0
 80018c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80018c8:	2301      	movs	r3, #1
 80018ca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018cc:	f107 0314 	add.w	r3, r7, #20
 80018d0:	4619      	mov	r1, r3
 80018d2:	4805      	ldr	r0, [pc, #20]	@ (80018e8 <HAL_TIM_Base_MspInit+0x90>)
 80018d4:	f001 f9b2 	bl	8002c3c <HAL_GPIO_Init>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80018d8:	bf00      	nop
 80018da:	3728      	adds	r7, #40	@ 0x28
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	40012c00 	.word	0x40012c00
 80018e4:	46020c00 	.word	0x46020c00
 80018e8:	42020000 	.word	0x42020000

080018ec <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b0bc      	sub	sp, #240	@ 0xf0
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018f4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80018f8:	2200      	movs	r2, #0
 80018fa:	601a      	str	r2, [r3, #0]
 80018fc:	605a      	str	r2, [r3, #4]
 80018fe:	609a      	str	r2, [r3, #8]
 8001900:	60da      	str	r2, [r3, #12]
 8001902:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001904:	f107 0310 	add.w	r3, r7, #16
 8001908:	22c8      	movs	r2, #200	@ 0xc8
 800190a:	2100      	movs	r1, #0
 800190c:	4618      	mov	r0, r3
 800190e:	f00a f8af 	bl	800ba70 <memset>
  if(huart->Instance==USART1)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4a26      	ldr	r2, [pc, #152]	@ (80019b0 <HAL_UART_MspInit+0xc4>)
 8001918:	4293      	cmp	r3, r2
 800191a:	d145      	bne.n	80019a8 <HAL_UART_MspInit+0xbc>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800191c:	f04f 0201 	mov.w	r2, #1
 8001920:	f04f 0300 	mov.w	r3, #0
 8001924:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001928:	2300      	movs	r3, #0
 800192a:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800192c:	f107 0310 	add.w	r3, r7, #16
 8001930:	4618      	mov	r0, r3
 8001932:	f003 f875 	bl	8004a20 <HAL_RCCEx_PeriphCLKConfig>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 800193c:	f7ff fdce 	bl	80014dc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001940:	4b1c      	ldr	r3, [pc, #112]	@ (80019b4 <HAL_UART_MspInit+0xc8>)
 8001942:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001946:	4a1b      	ldr	r2, [pc, #108]	@ (80019b4 <HAL_UART_MspInit+0xc8>)
 8001948:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800194c:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8001950:	4b18      	ldr	r3, [pc, #96]	@ (80019b4 <HAL_UART_MspInit+0xc8>)
 8001952:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001956:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800195a:	60fb      	str	r3, [r7, #12]
 800195c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800195e:	4b15      	ldr	r3, [pc, #84]	@ (80019b4 <HAL_UART_MspInit+0xc8>)
 8001960:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001964:	4a13      	ldr	r2, [pc, #76]	@ (80019b4 <HAL_UART_MspInit+0xc8>)
 8001966:	f043 0301 	orr.w	r3, r3, #1
 800196a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800196e:	4b11      	ldr	r3, [pc, #68]	@ (80019b4 <HAL_UART_MspInit+0xc8>)
 8001970:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001974:	f003 0301 	and.w	r3, r3, #1
 8001978:	60bb      	str	r3, [r7, #8]
 800197a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_TX_Pin;
 800197c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001980:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001984:	2302      	movs	r3, #2
 8001986:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198a:	2300      	movs	r3, #0
 800198c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001990:	2300      	movs	r3, #0
 8001992:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001996:	2307      	movs	r3, #7
 8001998:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800199c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80019a0:	4619      	mov	r1, r3
 80019a2:	4805      	ldr	r0, [pc, #20]	@ (80019b8 <HAL_UART_MspInit+0xcc>)
 80019a4:	f001 f94a 	bl	8002c3c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80019a8:	bf00      	nop
 80019aa:	37f0      	adds	r7, #240	@ 0xf0
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	40013800 	.word	0x40013800
 80019b4:	46020c00 	.word	0x46020c00
 80019b8:	42020000 	.word	0x42020000

080019bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019c0:	bf00      	nop
 80019c2:	e7fd      	b.n	80019c0 <NMI_Handler+0x4>

080019c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019c8:	bf00      	nop
 80019ca:	e7fd      	b.n	80019c8 <HardFault_Handler+0x4>

080019cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019d0:	bf00      	nop
 80019d2:	e7fd      	b.n	80019d0 <MemManage_Handler+0x4>

080019d4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019d8:	bf00      	nop
 80019da:	e7fd      	b.n	80019d8 <BusFault_Handler+0x4>

080019dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019e0:	bf00      	nop
 80019e2:	e7fd      	b.n	80019e0 <UsageFault_Handler+0x4>

080019e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019e8:	bf00      	nop
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr
	...

080019f4 <ld1_thread_entry>:

#include "app_threadx.h"

VOID ld1_thread_entry(ULONG initial_input)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b084      	sub	sp, #16
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
	const char *msg_tick = "Tick\r\n";
 80019fc:	4b08      	ldr	r3, [pc, #32]	@ (8001a20 <ld1_thread_entry+0x2c>)
 80019fe:	60fb      	str	r3, [r7, #12]
	while (1)
	{
		HAL_UART_Transmit(&huart1, (uint8_t*)msg_tick, strlen(msg_tick), HAL_MAX_DELAY);
 8001a00:	68f8      	ldr	r0, [r7, #12]
 8001a02:	f7fe fd57 	bl	80004b4 <strlen>
 8001a06:	4603      	mov	r3, r0
 8001a08:	b29a      	uxth	r2, r3
 8001a0a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a0e:	68f9      	ldr	r1, [r7, #12]
 8001a10:	4804      	ldr	r0, [pc, #16]	@ (8001a24 <ld1_thread_entry+0x30>)
 8001a12:	f006 f93d 	bl	8007c90 <HAL_UART_Transmit>
		tx_thread_sleep(100);
 8001a16:	2064      	movs	r0, #100	@ 0x64
 8001a18:	f008 fdf2 	bl	800a600 <_tx_thread_sleep>
		HAL_UART_Transmit(&huart1, (uint8_t*)msg_tick, strlen(msg_tick), HAL_MAX_DELAY);
 8001a1c:	bf00      	nop
 8001a1e:	e7ef      	b.n	8001a00 <ld1_thread_entry+0xc>
 8001a20:	0800c46c 	.word	0x0800c46c
 8001a24:	200022a4 	.word	0x200022a4

08001a28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b086      	sub	sp, #24
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a30:	4a14      	ldr	r2, [pc, #80]	@ (8001a84 <_sbrk+0x5c>)
 8001a32:	4b15      	ldr	r3, [pc, #84]	@ (8001a88 <_sbrk+0x60>)
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a3c:	4b13      	ldr	r3, [pc, #76]	@ (8001a8c <_sbrk+0x64>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d102      	bne.n	8001a4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a44:	4b11      	ldr	r3, [pc, #68]	@ (8001a8c <_sbrk+0x64>)
 8001a46:	4a12      	ldr	r2, [pc, #72]	@ (8001a90 <_sbrk+0x68>)
 8001a48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a4a:	4b10      	ldr	r3, [pc, #64]	@ (8001a8c <_sbrk+0x64>)
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	4413      	add	r3, r2
 8001a52:	693a      	ldr	r2, [r7, #16]
 8001a54:	429a      	cmp	r2, r3
 8001a56:	d207      	bcs.n	8001a68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a58:	f00a f812 	bl	800ba80 <__errno>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	220c      	movs	r2, #12
 8001a60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a62:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a66:	e009      	b.n	8001a7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a68:	4b08      	ldr	r3, [pc, #32]	@ (8001a8c <_sbrk+0x64>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a6e:	4b07      	ldr	r3, [pc, #28]	@ (8001a8c <_sbrk+0x64>)
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	4413      	add	r3, r2
 8001a76:	4a05      	ldr	r2, [pc, #20]	@ (8001a8c <_sbrk+0x64>)
 8001a78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a7a:	68fb      	ldr	r3, [r7, #12]
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	3718      	adds	r7, #24
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	200c0000 	.word	0x200c0000
 8001a88:	00000400 	.word	0x00000400
 8001a8c:	20002340 	.word	0x20002340
 8001a90:	20002ad0 	.word	0x20002ad0

08001a94 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001a98:	4b18      	ldr	r3, [pc, #96]	@ (8001afc <SystemInit+0x68>)
 8001a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a9e:	4a17      	ldr	r2, [pc, #92]	@ (8001afc <SystemInit+0x68>)
 8001aa0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001aa4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8001aa8:	4b15      	ldr	r3, [pc, #84]	@ (8001b00 <SystemInit+0x6c>)
 8001aaa:	2201      	movs	r2, #1
 8001aac:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8001aae:	4b14      	ldr	r3, [pc, #80]	@ (8001b00 <SystemInit+0x6c>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8001ab4:	4b12      	ldr	r3, [pc, #72]	@ (8001b00 <SystemInit+0x6c>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8001aba:	4b11      	ldr	r3, [pc, #68]	@ (8001b00 <SystemInit+0x6c>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8001ac0:	4b0f      	ldr	r3, [pc, #60]	@ (8001b00 <SystemInit+0x6c>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a0e      	ldr	r2, [pc, #56]	@ (8001b00 <SystemInit+0x6c>)
 8001ac6:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8001aca:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8001ace:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8001ad0:	4b0b      	ldr	r3, [pc, #44]	@ (8001b00 <SystemInit+0x6c>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8001ad6:	4b0a      	ldr	r3, [pc, #40]	@ (8001b00 <SystemInit+0x6c>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a09      	ldr	r2, [pc, #36]	@ (8001b00 <SystemInit+0x6c>)
 8001adc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ae0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8001ae2:	4b07      	ldr	r3, [pc, #28]	@ (8001b00 <SystemInit+0x6c>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001ae8:	4b04      	ldr	r3, [pc, #16]	@ (8001afc <SystemInit+0x68>)
 8001aea:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001aee:	609a      	str	r2, [r3, #8]
  #endif
}
 8001af0:	bf00      	nop
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	e000ed00 	.word	0xe000ed00
 8001b00:	46020c00 	.word	0x46020c00

08001b04 <thread_init>:
#include "app_threadx.h"

void thread_init(void)
{	
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b08e      	sub	sp, #56	@ 0x38
 8001b08:	af08      	add	r7, sp, #32
    uint8_t status;
	status = 0;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	75fb      	strb	r3, [r7, #23]
	char err_msg[20] = "FailSP\r\n";
 8001b0e:	4a8f      	ldr	r2, [pc, #572]	@ (8001d4c <thread_init+0x248>)
 8001b10:	463b      	mov	r3, r7
 8001b12:	ca07      	ldmia	r2, {r0, r1, r2}
 8001b14:	c303      	stmia	r3!, {r0, r1}
 8001b16:	701a      	strb	r2, [r3, #0]
 8001b18:	f107 0309 	add.w	r3, r7, #9
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	601a      	str	r2, [r3, #0]
 8001b20:	605a      	str	r2, [r3, #4]
 8001b22:	f8c3 2007 	str.w	r2, [r3, #7]

										//SUPERVISOR THREAD
	if (tx_thread_create(&threads[supervisor_e].thread_ptr, "led_thread1", ld1_thread_entry, 0, threads[supervisor_e].thread_Stack, THREAD_STACK_SIZE,
 8001b26:	23b0      	movs	r3, #176	@ 0xb0
 8001b28:	9306      	str	r3, [sp, #24]
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	9305      	str	r3, [sp, #20]
 8001b2e:	2300      	movs	r3, #0
 8001b30:	9304      	str	r3, [sp, #16]
 8001b32:	230a      	movs	r3, #10
 8001b34:	9303      	str	r3, [sp, #12]
 8001b36:	230a      	movs	r3, #10
 8001b38:	9302      	str	r3, [sp, #8]
 8001b3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b3e:	9301      	str	r3, [sp, #4]
 8001b40:	4b83      	ldr	r3, [pc, #524]	@ (8001d50 <thread_init+0x24c>)
 8001b42:	9300      	str	r3, [sp, #0]
 8001b44:	2300      	movs	r3, #0
 8001b46:	4a83      	ldr	r2, [pc, #524]	@ (8001d54 <thread_init+0x250>)
 8001b48:	4983      	ldr	r1, [pc, #524]	@ (8001d58 <thread_init+0x254>)
 8001b4a:	4884      	ldr	r0, [pc, #528]	@ (8001d5c <thread_init+0x258>)
 8001b4c:	f009 fe7c 	bl	800b848 <_txe_thread_create>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <thread_init+0x56>
	10, 10, TX_NO_TIME_SLICE, TX_AUTO_START) != TX_SUCCESS)
		status = TX_THREAD_ERROR;
 8001b56:	230e      	movs	r3, #14
 8001b58:	75fb      	strb	r3, [r7, #23]
	if (status == TX_THREAD_ERROR)
 8001b5a:	7dfb      	ldrb	r3, [r7, #23]
 8001b5c:	2b0e      	cmp	r3, #14
 8001b5e:	d10b      	bne.n	8001b78 <thread_init+0x74>
		HAL_UART_Transmit(&huart1, (uint8_t*)err_msg, strlen(err_msg), HAL_MAX_DELAY);
 8001b60:	463b      	mov	r3, r7
 8001b62:	4618      	mov	r0, r3
 8001b64:	f7fe fca6 	bl	80004b4 <strlen>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	b29a      	uxth	r2, r3
 8001b6c:	4639      	mov	r1, r7
 8001b6e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001b72:	487b      	ldr	r0, [pc, #492]	@ (8001d60 <thread_init+0x25c>)
 8001b74:	f006 f88c 	bl	8007c90 <HAL_UART_Transmit>

										//DC MOTOR THREAD
	if (tx_thread_create(&threads[dc_motor_e].thread_ptr, "motor_thread", dc_motor, 0, threads[dc_motor_e].thread_Stack, THREAD_STACK_SIZE,
 8001b78:	23b0      	movs	r3, #176	@ 0xb0
 8001b7a:	9306      	str	r3, [sp, #24]
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	9305      	str	r3, [sp, #20]
 8001b80:	2300      	movs	r3, #0
 8001b82:	9304      	str	r3, [sp, #16]
 8001b84:	2304      	movs	r3, #4
 8001b86:	9303      	str	r3, [sp, #12]
 8001b88:	2304      	movs	r3, #4
 8001b8a:	9302      	str	r3, [sp, #8]
 8001b8c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b90:	9301      	str	r3, [sp, #4]
 8001b92:	4b74      	ldr	r3, [pc, #464]	@ (8001d64 <thread_init+0x260>)
 8001b94:	9300      	str	r3, [sp, #0]
 8001b96:	2300      	movs	r3, #0
 8001b98:	4a73      	ldr	r2, [pc, #460]	@ (8001d68 <thread_init+0x264>)
 8001b9a:	4974      	ldr	r1, [pc, #464]	@ (8001d6c <thread_init+0x268>)
 8001b9c:	4874      	ldr	r0, [pc, #464]	@ (8001d70 <thread_init+0x26c>)
 8001b9e:	f009 fe53 	bl	800b848 <_txe_thread_create>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d001      	beq.n	8001bac <thread_init+0xa8>
	4, 4, TX_NO_TIME_SLICE, TX_AUTO_START) != TX_SUCCESS)
		status = TX_THREAD_ERROR;
 8001ba8:	230e      	movs	r3, #14
 8001baa:	75fb      	strb	r3, [r7, #23]
	if (status == TX_THREAD_ERROR)
 8001bac:	7dfb      	ldrb	r3, [r7, #23]
 8001bae:	2b0e      	cmp	r3, #14
 8001bb0:	d110      	bne.n	8001bd4 <thread_init+0xd0>
	{
		sprintf(err_msg, "FailDCmt\r\n");
 8001bb2:	463b      	mov	r3, r7
 8001bb4:	496f      	ldr	r1, [pc, #444]	@ (8001d74 <thread_init+0x270>)
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f009 ff38 	bl	800ba2c <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)err_msg, strlen(err_msg), HAL_MAX_DELAY);
 8001bbc:	463b      	mov	r3, r7
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f7fe fc78 	bl	80004b4 <strlen>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	b29a      	uxth	r2, r3
 8001bc8:	4639      	mov	r1, r7
 8001bca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001bce:	4864      	ldr	r0, [pc, #400]	@ (8001d60 <thread_init+0x25c>)
 8001bd0:	f006 f85e 	bl	8007c90 <HAL_UART_Transmit>
	}

										//SERVO MOTOR THREAD
	if (tx_thread_create(&threads[servo_motor_e].thread_ptr, "servo_thread", servo_motor, 0, threads[servo_motor_e].thread_Stack, THREAD_STACK_SIZE,
 8001bd4:	23b0      	movs	r3, #176	@ 0xb0
 8001bd6:	9306      	str	r3, [sp, #24]
 8001bd8:	2301      	movs	r3, #1
 8001bda:	9305      	str	r3, [sp, #20]
 8001bdc:	2300      	movs	r3, #0
 8001bde:	9304      	str	r3, [sp, #16]
 8001be0:	2305      	movs	r3, #5
 8001be2:	9303      	str	r3, [sp, #12]
 8001be4:	2305      	movs	r3, #5
 8001be6:	9302      	str	r3, [sp, #8]
 8001be8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001bec:	9301      	str	r3, [sp, #4]
 8001bee:	4b62      	ldr	r3, [pc, #392]	@ (8001d78 <thread_init+0x274>)
 8001bf0:	9300      	str	r3, [sp, #0]
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	4a61      	ldr	r2, [pc, #388]	@ (8001d7c <thread_init+0x278>)
 8001bf6:	4962      	ldr	r1, [pc, #392]	@ (8001d80 <thread_init+0x27c>)
 8001bf8:	4862      	ldr	r0, [pc, #392]	@ (8001d84 <thread_init+0x280>)
 8001bfa:	f009 fe25 	bl	800b848 <_txe_thread_create>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <thread_init+0x104>
	5, 5, TX_NO_TIME_SLICE, TX_AUTO_START) != TX_SUCCESS)
		status = TX_THREAD_ERROR;
 8001c04:	230e      	movs	r3, #14
 8001c06:	75fb      	strb	r3, [r7, #23]
	if (status == TX_THREAD_ERROR)
 8001c08:	7dfb      	ldrb	r3, [r7, #23]
 8001c0a:	2b0e      	cmp	r3, #14
 8001c0c:	d110      	bne.n	8001c30 <thread_init+0x12c>
	{   
		sprintf(err_msg, "Failservmt\r\n");
 8001c0e:	463b      	mov	r3, r7
 8001c10:	495d      	ldr	r1, [pc, #372]	@ (8001d88 <thread_init+0x284>)
 8001c12:	4618      	mov	r0, r3
 8001c14:	f009 ff0a 	bl	800ba2c <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)err_msg, strlen(err_msg), HAL_MAX_DELAY);
 8001c18:	463b      	mov	r3, r7
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f7fe fc4a 	bl	80004b4 <strlen>
 8001c20:	4603      	mov	r3, r0
 8001c22:	b29a      	uxth	r2, r3
 8001c24:	4639      	mov	r1, r7
 8001c26:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001c2a:	484d      	ldr	r0, [pc, #308]	@ (8001d60 <thread_init+0x25c>)
 8001c2c:	f006 f830 	bl	8007c90 <HAL_UART_Transmit>
	}

										//SPEED SENSOR THREAD
	if (tx_thread_create(&threads[speed_sensor_e].thread_ptr, "speedS_thread", speed_sensor, 0, threads[speed_sensor_e].thread_Stack, THREAD_STACK_SIZE,
 8001c30:	23b0      	movs	r3, #176	@ 0xb0
 8001c32:	9306      	str	r3, [sp, #24]
 8001c34:	2301      	movs	r3, #1
 8001c36:	9305      	str	r3, [sp, #20]
 8001c38:	2300      	movs	r3, #0
 8001c3a:	9304      	str	r3, [sp, #16]
 8001c3c:	2306      	movs	r3, #6
 8001c3e:	9303      	str	r3, [sp, #12]
 8001c40:	2306      	movs	r3, #6
 8001c42:	9302      	str	r3, [sp, #8]
 8001c44:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c48:	9301      	str	r3, [sp, #4]
 8001c4a:	4b50      	ldr	r3, [pc, #320]	@ (8001d8c <thread_init+0x288>)
 8001c4c:	9300      	str	r3, [sp, #0]
 8001c4e:	2300      	movs	r3, #0
 8001c50:	4a4f      	ldr	r2, [pc, #316]	@ (8001d90 <thread_init+0x28c>)
 8001c52:	4950      	ldr	r1, [pc, #320]	@ (8001d94 <thread_init+0x290>)
 8001c54:	4850      	ldr	r0, [pc, #320]	@ (8001d98 <thread_init+0x294>)
 8001c56:	f009 fdf7 	bl	800b848 <_txe_thread_create>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d001      	beq.n	8001c64 <thread_init+0x160>
	6, 6, TX_NO_TIME_SLICE, TX_AUTO_START) != TX_SUCCESS)
		status = TX_THREAD_ERROR;
 8001c60:	230e      	movs	r3, #14
 8001c62:	75fb      	strb	r3, [r7, #23]
	if (status == TX_THREAD_ERROR)
 8001c64:	7dfb      	ldrb	r3, [r7, #23]
 8001c66:	2b0e      	cmp	r3, #14
 8001c68:	d110      	bne.n	8001c8c <thread_init+0x188>
	{
		sprintf(err_msg, "FailSS\r\n");
 8001c6a:	463b      	mov	r3, r7
 8001c6c:	494b      	ldr	r1, [pc, #300]	@ (8001d9c <thread_init+0x298>)
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f009 fedc 	bl	800ba2c <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)err_msg, strlen(err_msg), HAL_MAX_DELAY);
 8001c74:	463b      	mov	r3, r7
 8001c76:	4618      	mov	r0, r3
 8001c78:	f7fe fc1c 	bl	80004b4 <strlen>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	b29a      	uxth	r2, r3
 8001c80:	4639      	mov	r1, r7
 8001c82:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001c86:	4836      	ldr	r0, [pc, #216]	@ (8001d60 <thread_init+0x25c>)
 8001c88:	f006 f802 	bl	8007c90 <HAL_UART_Transmit>
	}

										//CAN TX THREAD
	if (tx_thread_create(&threads[can_tx_e].thread_ptr, "Can TX", canTX, 0, threads[can_tx_e].thread_Stack, THREAD_STACK_SIZE,
 8001c8c:	23b0      	movs	r3, #176	@ 0xb0
 8001c8e:	9306      	str	r3, [sp, #24]
 8001c90:	2301      	movs	r3, #1
 8001c92:	9305      	str	r3, [sp, #20]
 8001c94:	2300      	movs	r3, #0
 8001c96:	9304      	str	r3, [sp, #16]
 8001c98:	2307      	movs	r3, #7
 8001c9a:	9303      	str	r3, [sp, #12]
 8001c9c:	2307      	movs	r3, #7
 8001c9e:	9302      	str	r3, [sp, #8]
 8001ca0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ca4:	9301      	str	r3, [sp, #4]
 8001ca6:	4b3e      	ldr	r3, [pc, #248]	@ (8001da0 <thread_init+0x29c>)
 8001ca8:	9300      	str	r3, [sp, #0]
 8001caa:	2300      	movs	r3, #0
 8001cac:	4a3d      	ldr	r2, [pc, #244]	@ (8001da4 <thread_init+0x2a0>)
 8001cae:	493e      	ldr	r1, [pc, #248]	@ (8001da8 <thread_init+0x2a4>)
 8001cb0:	483e      	ldr	r0, [pc, #248]	@ (8001dac <thread_init+0x2a8>)
 8001cb2:	f009 fdc9 	bl	800b848 <_txe_thread_create>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d001      	beq.n	8001cc0 <thread_init+0x1bc>
	7, 7, TX_NO_TIME_SLICE, TX_AUTO_START) != TX_SUCCESS)
		status = TX_THREAD_ERROR;
 8001cbc:	230e      	movs	r3, #14
 8001cbe:	75fb      	strb	r3, [r7, #23]
	if (status == TX_THREAD_ERROR)
 8001cc0:	7dfb      	ldrb	r3, [r7, #23]
 8001cc2:	2b0e      	cmp	r3, #14
 8001cc4:	d110      	bne.n	8001ce8 <thread_init+0x1e4>
	{
		sprintf(err_msg, "FailcanTX\r\n");
 8001cc6:	463b      	mov	r3, r7
 8001cc8:	4939      	ldr	r1, [pc, #228]	@ (8001db0 <thread_init+0x2ac>)
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f009 feae 	bl	800ba2c <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)err_msg, strlen(err_msg), HAL_MAX_DELAY);
 8001cd0:	463b      	mov	r3, r7
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f7fe fbee 	bl	80004b4 <strlen>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	b29a      	uxth	r2, r3
 8001cdc:	4639      	mov	r1, r7
 8001cde:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001ce2:	481f      	ldr	r0, [pc, #124]	@ (8001d60 <thread_init+0x25c>)
 8001ce4:	f005 ffd4 	bl	8007c90 <HAL_UART_Transmit>
	}

										//CAN RX THREAD
	if (tx_thread_create(&threads[can_rx_e].thread_ptr, "Can RX", canRX, 0, threads[can_rx_e].thread_Stack, THREAD_STACK_SIZE,
 8001ce8:	23b0      	movs	r3, #176	@ 0xb0
 8001cea:	9306      	str	r3, [sp, #24]
 8001cec:	2301      	movs	r3, #1
 8001cee:	9305      	str	r3, [sp, #20]
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	9304      	str	r3, [sp, #16]
 8001cf4:	2302      	movs	r3, #2
 8001cf6:	9303      	str	r3, [sp, #12]
 8001cf8:	2302      	movs	r3, #2
 8001cfa:	9302      	str	r3, [sp, #8]
 8001cfc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d00:	9301      	str	r3, [sp, #4]
 8001d02:	4b2c      	ldr	r3, [pc, #176]	@ (8001db4 <thread_init+0x2b0>)
 8001d04:	9300      	str	r3, [sp, #0]
 8001d06:	2300      	movs	r3, #0
 8001d08:	4a2b      	ldr	r2, [pc, #172]	@ (8001db8 <thread_init+0x2b4>)
 8001d0a:	492c      	ldr	r1, [pc, #176]	@ (8001dbc <thread_init+0x2b8>)
 8001d0c:	482c      	ldr	r0, [pc, #176]	@ (8001dc0 <thread_init+0x2bc>)
 8001d0e:	f009 fd9b 	bl	800b848 <_txe_thread_create>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d001      	beq.n	8001d1c <thread_init+0x218>
	2, 2, TX_NO_TIME_SLICE, TX_AUTO_START) != TX_SUCCESS)
		status = TX_THREAD_ERROR;
 8001d18:	230e      	movs	r3, #14
 8001d1a:	75fb      	strb	r3, [r7, #23]
	if (status == TX_THREAD_ERROR)
 8001d1c:	7dfb      	ldrb	r3, [r7, #23]
 8001d1e:	2b0e      	cmp	r3, #14
 8001d20:	d110      	bne.n	8001d44 <thread_init+0x240>
	{
		sprintf(err_msg, "FailcanRX\r\n");
 8001d22:	463b      	mov	r3, r7
 8001d24:	4927      	ldr	r1, [pc, #156]	@ (8001dc4 <thread_init+0x2c0>)
 8001d26:	4618      	mov	r0, r3
 8001d28:	f009 fe80 	bl	800ba2c <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)err_msg, strlen(err_msg), HAL_MAX_DELAY);
 8001d2c:	463b      	mov	r3, r7
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f7fe fbc0 	bl	80004b4 <strlen>
 8001d34:	4603      	mov	r3, r0
 8001d36:	b29a      	uxth	r2, r3
 8001d38:	4639      	mov	r1, r7
 8001d3a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d3e:	4808      	ldr	r0, [pc, #32]	@ (8001d60 <thread_init+0x25c>)
 8001d40:	f005 ffa6 	bl	8007c90 <HAL_UART_Transmit>
	}
}
 8001d44:	bf00      	nop
 8001d46:	3718      	adds	r7, #24
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	0800c500 	.word	0x0800c500
 8001d50:	200004b4 	.word	0x200004b4
 8001d54:	080019f5 	.word	0x080019f5
 8001d58:	0800c474 	.word	0x0800c474
 8001d5c:	200008b4 	.word	0x200008b4
 8001d60:	200022a4 	.word	0x200022a4
 8001d64:	20000964 	.word	0x20000964
 8001d68:	08000b19 	.word	0x08000b19
 8001d6c:	0800c480 	.word	0x0800c480
 8001d70:	20000d64 	.word	0x20000d64
 8001d74:	0800c490 	.word	0x0800c490
 8001d78:	20000e14 	.word	0x20000e14
 8001d7c:	080014e9 	.word	0x080014e9
 8001d80:	0800c49c 	.word	0x0800c49c
 8001d84:	20001214 	.word	0x20001214
 8001d88:	0800c4ac 	.word	0x0800c4ac
 8001d8c:	200012c4 	.word	0x200012c4
 8001d90:	08001629 	.word	0x08001629
 8001d94:	0800c4bc 	.word	0x0800c4bc
 8001d98:	200016c4 	.word	0x200016c4
 8001d9c:	0800c4cc 	.word	0x0800c4cc
 8001da0:	20001774 	.word	0x20001774
 8001da4:	08000ab9 	.word	0x08000ab9
 8001da8:	0800c4d8 	.word	0x0800c4d8
 8001dac:	20001b74 	.word	0x20001b74
 8001db0:	0800c4e0 	.word	0x0800c4e0
 8001db4:	20001c24 	.word	0x20001c24
 8001db8:	08000981 	.word	0x08000981
 8001dbc:	0800c4ec 	.word	0x0800c4ec
 8001dc0:	20002024 	.word	0x20002024
 8001dc4:	0800c4f4 	.word	0x0800c4f4

08001dc8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8001dc8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e00 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001dcc:	f7ff fe62 	bl	8001a94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001dd0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001dd2:	e003      	b.n	8001ddc <LoopCopyDataInit>

08001dd4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001dd4:	4b0b      	ldr	r3, [pc, #44]	@ (8001e04 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001dd6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001dd8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001dda:	3104      	adds	r1, #4

08001ddc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001ddc:	480a      	ldr	r0, [pc, #40]	@ (8001e08 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001dde:	4b0b      	ldr	r3, [pc, #44]	@ (8001e0c <LoopForever+0xe>)
	adds	r2, r0, r1
 8001de0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001de2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001de4:	d3f6      	bcc.n	8001dd4 <CopyDataInit>
	ldr	r2, =_sbss
 8001de6:	4a0a      	ldr	r2, [pc, #40]	@ (8001e10 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001de8:	e002      	b.n	8001df0 <LoopFillZerobss>

08001dea <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001dea:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001dec:	f842 3b04 	str.w	r3, [r2], #4

08001df0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001df0:	4b08      	ldr	r3, [pc, #32]	@ (8001e14 <LoopForever+0x16>)
	cmp	r2, r3
 8001df2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001df4:	d3f9      	bcc.n	8001dea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001df6:	f009 fe49 	bl	800ba8c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001dfa:	f7fe feab 	bl	8000b54 <main>

08001dfe <LoopForever>:

LoopForever:
    b LoopForever
 8001dfe:	e7fe      	b.n	8001dfe <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8001e00:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 8001e04:	0800c67c 	.word	0x0800c67c
	ldr	r0, =_sdata
 8001e08:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001e0c:	20000064 	.word	0x20000064
	ldr	r2, =_sbss
 8001e10:	20000064 	.word	0x20000064
	ldr	r3, = _ebss
 8001e14:	20002ad0 	.word	0x20002ad0

08001e18 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e18:	e7fe      	b.n	8001e18 <ADC1_IRQHandler>
	...

08001e1c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e20:	4b12      	ldr	r3, [pc, #72]	@ (8001e6c <HAL_Init+0x50>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a11      	ldr	r2, [pc, #68]	@ (8001e6c <HAL_Init+0x50>)
 8001e26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e2a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e2c:	2003      	movs	r0, #3
 8001e2e:	f000 f936 	bl	800209e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8001e32:	f002 fc17 	bl	8004664 <HAL_RCC_GetSysClockFreq>
 8001e36:	4602      	mov	r2, r0
 8001e38:	4b0d      	ldr	r3, [pc, #52]	@ (8001e70 <HAL_Init+0x54>)
 8001e3a:	6a1b      	ldr	r3, [r3, #32]
 8001e3c:	f003 030f 	and.w	r3, r3, #15
 8001e40:	490c      	ldr	r1, [pc, #48]	@ (8001e74 <HAL_Init+0x58>)
 8001e42:	5ccb      	ldrb	r3, [r1, r3]
 8001e44:	fa22 f303 	lsr.w	r3, r2, r3
 8001e48:	4a0b      	ldr	r2, [pc, #44]	@ (8001e78 <HAL_Init+0x5c>)
 8001e4a:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001e4c:	2004      	movs	r0, #4
 8001e4e:	f000 f96d 	bl	800212c <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e52:	200e      	movs	r0, #14
 8001e54:	f000 f812 	bl	8001e7c <HAL_InitTick>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d001      	beq.n	8001e62 <HAL_Init+0x46>
  {
    return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e002      	b.n	8001e68 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001e62:	f7ff fc0d 	bl	8001680 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e66:	2300      	movs	r3, #0
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	40022000 	.word	0x40022000
 8001e70:	46020c00 	.word	0x46020c00
 8001e74:	0800c528 	.word	0x0800c528
 8001e78:	20000004 	.word	0x20000004

08001e7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8001e84:	2300      	movs	r3, #0
 8001e86:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8001e88:	4b33      	ldr	r3, [pc, #204]	@ (8001f58 <HAL_InitTick+0xdc>)
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d101      	bne.n	8001e94 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8001e90:	2301      	movs	r3, #1
 8001e92:	e05c      	b.n	8001f4e <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8001e94:	4b31      	ldr	r3, [pc, #196]	@ (8001f5c <HAL_InitTick+0xe0>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f003 0304 	and.w	r3, r3, #4
 8001e9c:	2b04      	cmp	r3, #4
 8001e9e:	d10c      	bne.n	8001eba <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8001ea0:	4b2f      	ldr	r3, [pc, #188]	@ (8001f60 <HAL_InitTick+0xe4>)
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	4b2c      	ldr	r3, [pc, #176]	@ (8001f58 <HAL_InitTick+0xdc>)
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001eae:	fbb3 f3f1 	udiv	r3, r3, r1
 8001eb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eb6:	60fb      	str	r3, [r7, #12]
 8001eb8:	e037      	b.n	8001f2a <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8001eba:	f000 f98f 	bl	80021dc <HAL_SYSTICK_GetCLKSourceConfig>
 8001ebe:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	2b02      	cmp	r3, #2
 8001ec4:	d023      	beq.n	8001f0e <HAL_InitTick+0x92>
 8001ec6:	68bb      	ldr	r3, [r7, #8]
 8001ec8:	2b02      	cmp	r3, #2
 8001eca:	d82d      	bhi.n	8001f28 <HAL_InitTick+0xac>
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d003      	beq.n	8001eda <HAL_InitTick+0x5e>
 8001ed2:	68bb      	ldr	r3, [r7, #8]
 8001ed4:	2b01      	cmp	r3, #1
 8001ed6:	d00d      	beq.n	8001ef4 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8001ed8:	e026      	b.n	8001f28 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8001eda:	4b21      	ldr	r3, [pc, #132]	@ (8001f60 <HAL_InitTick+0xe4>)
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	4b1e      	ldr	r3, [pc, #120]	@ (8001f58 <HAL_InitTick+0xdc>)
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	4619      	mov	r1, r3
 8001ee4:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8001ee8:	fbb3 f3f1 	udiv	r3, r3, r1
 8001eec:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ef0:	60fb      	str	r3, [r7, #12]
        break;
 8001ef2:	e01a      	b.n	8001f2a <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001ef4:	4b18      	ldr	r3, [pc, #96]	@ (8001f58 <HAL_InitTick+0xdc>)
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	461a      	mov	r2, r3
 8001efa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001efe:	fbb3 f3f2 	udiv	r3, r3, r2
 8001f02:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8001f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f0a:	60fb      	str	r3, [r7, #12]
        break;
 8001f0c:	e00d      	b.n	8001f2a <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001f0e:	4b12      	ldr	r3, [pc, #72]	@ (8001f58 <HAL_InitTick+0xdc>)
 8001f10:	781b      	ldrb	r3, [r3, #0]
 8001f12:	461a      	mov	r2, r3
 8001f14:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f18:	fbb3 f3f2 	udiv	r3, r3, r2
 8001f1c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001f20:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f24:	60fb      	str	r3, [r7, #12]
        break;
 8001f26:	e000      	b.n	8001f2a <HAL_InitTick+0xae>
        break;
 8001f28:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8001f2a:	68f8      	ldr	r0, [r7, #12]
 8001f2c:	f000 f8dc 	bl	80020e8 <HAL_SYSTICK_Config>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
 8001f38:	e009      	b.n	8001f4e <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	6879      	ldr	r1, [r7, #4]
 8001f3e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001f42:	f000 f8b7 	bl	80020b4 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8001f46:	4a07      	ldr	r2, [pc, #28]	@ (8001f64 <HAL_InitTick+0xe8>)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8001f4c:	2300      	movs	r3, #0
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	3710      	adds	r7, #16
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	2000000c 	.word	0x2000000c
 8001f5c:	e000e010 	.word	0xe000e010
 8001f60:	20000004 	.word	0x20000004
 8001f64:	20000008 	.word	0x20000008

08001f68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f6c:	4b03      	ldr	r3, [pc, #12]	@ (8001f7c <HAL_GetTick+0x14>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr
 8001f7a:	bf00      	nop
 8001f7c:	20002344 	.word	0x20002344

08001f80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b085      	sub	sp, #20
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	f003 0307 	and.w	r3, r3, #7
 8001f8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f90:	4b0c      	ldr	r3, [pc, #48]	@ (8001fc4 <__NVIC_SetPriorityGrouping+0x44>)
 8001f92:	68db      	ldr	r3, [r3, #12]
 8001f94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f96:	68ba      	ldr	r2, [r7, #8]
 8001f98:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fa8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001fac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fb2:	4a04      	ldr	r2, [pc, #16]	@ (8001fc4 <__NVIC_SetPriorityGrouping+0x44>)
 8001fb4:	68bb      	ldr	r3, [r7, #8]
 8001fb6:	60d3      	str	r3, [r2, #12]
}
 8001fb8:	bf00      	nop
 8001fba:	3714      	adds	r7, #20
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr
 8001fc4:	e000ed00 	.word	0xe000ed00

08001fc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fcc:	4b04      	ldr	r3, [pc, #16]	@ (8001fe0 <__NVIC_GetPriorityGrouping+0x18>)
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	0a1b      	lsrs	r3, r3, #8
 8001fd2:	f003 0307 	and.w	r3, r3, #7
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr
 8001fe0:	e000ed00 	.word	0xe000ed00

08001fe4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	4603      	mov	r3, r0
 8001fec:	6039      	str	r1, [r7, #0]
 8001fee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ff0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	db0a      	blt.n	800200e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	b2da      	uxtb	r2, r3
 8001ffc:	490c      	ldr	r1, [pc, #48]	@ (8002030 <__NVIC_SetPriority+0x4c>)
 8001ffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002002:	0112      	lsls	r2, r2, #4
 8002004:	b2d2      	uxtb	r2, r2
 8002006:	440b      	add	r3, r1
 8002008:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800200c:	e00a      	b.n	8002024 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	b2da      	uxtb	r2, r3
 8002012:	4908      	ldr	r1, [pc, #32]	@ (8002034 <__NVIC_SetPriority+0x50>)
 8002014:	79fb      	ldrb	r3, [r7, #7]
 8002016:	f003 030f 	and.w	r3, r3, #15
 800201a:	3b04      	subs	r3, #4
 800201c:	0112      	lsls	r2, r2, #4
 800201e:	b2d2      	uxtb	r2, r2
 8002020:	440b      	add	r3, r1
 8002022:	761a      	strb	r2, [r3, #24]
}
 8002024:	bf00      	nop
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr
 8002030:	e000e100 	.word	0xe000e100
 8002034:	e000ed00 	.word	0xe000ed00

08002038 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002038:	b480      	push	{r7}
 800203a:	b089      	sub	sp, #36	@ 0x24
 800203c:	af00      	add	r7, sp, #0
 800203e:	60f8      	str	r0, [r7, #12]
 8002040:	60b9      	str	r1, [r7, #8]
 8002042:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	f003 0307 	and.w	r3, r3, #7
 800204a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800204c:	69fb      	ldr	r3, [r7, #28]
 800204e:	f1c3 0307 	rsb	r3, r3, #7
 8002052:	2b04      	cmp	r3, #4
 8002054:	bf28      	it	cs
 8002056:	2304      	movcs	r3, #4
 8002058:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	3304      	adds	r3, #4
 800205e:	2b06      	cmp	r3, #6
 8002060:	d902      	bls.n	8002068 <NVIC_EncodePriority+0x30>
 8002062:	69fb      	ldr	r3, [r7, #28]
 8002064:	3b03      	subs	r3, #3
 8002066:	e000      	b.n	800206a <NVIC_EncodePriority+0x32>
 8002068:	2300      	movs	r3, #0
 800206a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800206c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002070:	69bb      	ldr	r3, [r7, #24]
 8002072:	fa02 f303 	lsl.w	r3, r2, r3
 8002076:	43da      	mvns	r2, r3
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	401a      	ands	r2, r3
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002080:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	fa01 f303 	lsl.w	r3, r1, r3
 800208a:	43d9      	mvns	r1, r3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002090:	4313      	orrs	r3, r2
         );
}
 8002092:	4618      	mov	r0, r3
 8002094:	3724      	adds	r7, #36	@ 0x24
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr

0800209e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800209e:	b580      	push	{r7, lr}
 80020a0:	b082      	sub	sp, #8
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f7ff ff6a 	bl	8001f80 <__NVIC_SetPriorityGrouping>
}
 80020ac:	bf00      	nop
 80020ae:	3708      	adds	r7, #8
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}

080020b4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b086      	sub	sp, #24
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	4603      	mov	r3, r0
 80020bc:	60b9      	str	r1, [r7, #8]
 80020be:	607a      	str	r2, [r7, #4]
 80020c0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80020c2:	f7ff ff81 	bl	8001fc8 <__NVIC_GetPriorityGrouping>
 80020c6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020c8:	687a      	ldr	r2, [r7, #4]
 80020ca:	68b9      	ldr	r1, [r7, #8]
 80020cc:	6978      	ldr	r0, [r7, #20]
 80020ce:	f7ff ffb3 	bl	8002038 <NVIC_EncodePriority>
 80020d2:	4602      	mov	r2, r0
 80020d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020d8:	4611      	mov	r1, r2
 80020da:	4618      	mov	r0, r3
 80020dc:	f7ff ff82 	bl	8001fe4 <__NVIC_SetPriority>
}
 80020e0:	bf00      	nop
 80020e2:	3718      	adds	r7, #24
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}

080020e8 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	3b01      	subs	r3, #1
 80020f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80020f8:	d301      	bcc.n	80020fe <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 80020fa:	2301      	movs	r3, #1
 80020fc:	e00d      	b.n	800211a <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80020fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002128 <HAL_SYSTICK_Config+0x40>)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	3b01      	subs	r3, #1
 8002104:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8002106:	4b08      	ldr	r3, [pc, #32]	@ (8002128 <HAL_SYSTICK_Config+0x40>)
 8002108:	2200      	movs	r2, #0
 800210a:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 800210c:	4b06      	ldr	r3, [pc, #24]	@ (8002128 <HAL_SYSTICK_Config+0x40>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a05      	ldr	r2, [pc, #20]	@ (8002128 <HAL_SYSTICK_Config+0x40>)
 8002112:	f043 0303 	orr.w	r3, r3, #3
 8002116:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8002118:	2300      	movs	r3, #0
}
 800211a:	4618      	mov	r0, r3
 800211c:	370c      	adds	r7, #12
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr
 8002126:	bf00      	nop
 8002128:	e000e010 	.word	0xe000e010

0800212c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800212c:	b480      	push	{r7}
 800212e:	b083      	sub	sp, #12
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2b04      	cmp	r3, #4
 8002138:	d844      	bhi.n	80021c4 <HAL_SYSTICK_CLKSourceConfig+0x98>
 800213a:	a201      	add	r2, pc, #4	@ (adr r2, 8002140 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 800213c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002140:	08002163 	.word	0x08002163
 8002144:	08002181 	.word	0x08002181
 8002148:	080021a3 	.word	0x080021a3
 800214c:	080021c5 	.word	0x080021c5
 8002150:	08002155 	.word	0x08002155
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8002154:	4b1f      	ldr	r3, [pc, #124]	@ (80021d4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a1e      	ldr	r2, [pc, #120]	@ (80021d4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800215a:	f043 0304 	orr.w	r3, r3, #4
 800215e:	6013      	str	r3, [r2, #0]
      break;
 8002160:	e031      	b.n	80021c6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8002162:	4b1c      	ldr	r3, [pc, #112]	@ (80021d4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a1b      	ldr	r2, [pc, #108]	@ (80021d4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002168:	f023 0304 	bic.w	r3, r3, #4
 800216c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 800216e:	4b1a      	ldr	r3, [pc, #104]	@ (80021d8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002170:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002174:	4a18      	ldr	r2, [pc, #96]	@ (80021d8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002176:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800217a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 800217e:	e022      	b.n	80021c6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8002180:	4b14      	ldr	r3, [pc, #80]	@ (80021d4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a13      	ldr	r2, [pc, #76]	@ (80021d4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002186:	f023 0304 	bic.w	r3, r3, #4
 800218a:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 800218c:	4b12      	ldr	r3, [pc, #72]	@ (80021d8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800218e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002192:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002196:	4a10      	ldr	r2, [pc, #64]	@ (80021d8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002198:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800219c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80021a0:	e011      	b.n	80021c6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80021a2:	4b0c      	ldr	r3, [pc, #48]	@ (80021d4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a0b      	ldr	r2, [pc, #44]	@ (80021d4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80021a8:	f023 0304 	bic.w	r3, r3, #4
 80021ac:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 80021ae:	4b0a      	ldr	r3, [pc, #40]	@ (80021d8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80021b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021b4:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80021b8:	4a07      	ldr	r2, [pc, #28]	@ (80021d8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80021ba:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80021be:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80021c2:	e000      	b.n	80021c6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80021c4:	bf00      	nop
  }
}
 80021c6:	bf00      	nop
 80021c8:	370c      	adds	r7, #12
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr
 80021d2:	bf00      	nop
 80021d4:	e000e010 	.word	0xe000e010
 80021d8:	46020c00 	.word	0x46020c00

080021dc <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 80021e2:	4b19      	ldr	r3, [pc, #100]	@ (8002248 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f003 0304 	and.w	r3, r3, #4
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d002      	beq.n	80021f4 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 80021ee:	2304      	movs	r3, #4
 80021f0:	607b      	str	r3, [r7, #4]
 80021f2:	e021      	b.n	8002238 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 80021f4:	4b15      	ldr	r3, [pc, #84]	@ (800224c <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 80021f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021fa:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80021fe:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002206:	d011      	beq.n	800222c <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800220e:	d810      	bhi.n	8002232 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d004      	beq.n	8002220 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800221c:	d003      	beq.n	8002226 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800221e:	e008      	b.n	8002232 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8002220:	2300      	movs	r3, #0
 8002222:	607b      	str	r3, [r7, #4]
        break;
 8002224:	e008      	b.n	8002238 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8002226:	2301      	movs	r3, #1
 8002228:	607b      	str	r3, [r7, #4]
        break;
 800222a:	e005      	b.n	8002238 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 800222c:	2302      	movs	r3, #2
 800222e:	607b      	str	r3, [r7, #4]
        break;
 8002230:	e002      	b.n	8002238 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8002232:	2300      	movs	r3, #0
 8002234:	607b      	str	r3, [r7, #4]
        break;
 8002236:	bf00      	nop
    }
  }
  return systick_source;
 8002238:	687b      	ldr	r3, [r7, #4]
}
 800223a:	4618      	mov	r0, r3
 800223c:	370c      	adds	r7, #12
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	e000e010 	.word	0xe000e010
 800224c:	46020c00 	.word	0x46020c00

08002250 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b084      	sub	sp, #16
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d101      	bne.n	8002262 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e142      	b.n	80024e8 <HAL_FDCAN_Init+0x298>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002268:	b2db      	uxtb	r3, r3
 800226a:	2b00      	cmp	r3, #0
 800226c:	d106      	bne.n	800227c <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2200      	movs	r2, #0
 8002272:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8002276:	6878      	ldr	r0, [r7, #4]
 8002278:	f7ff fa1c 	bl	80016b4 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	699a      	ldr	r2, [r3, #24]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f022 0210 	bic.w	r2, r2, #16
 800228a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800228c:	f7ff fe6c 	bl	8001f68 <HAL_GetTick>
 8002290:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002292:	e012      	b.n	80022ba <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002294:	f7ff fe68 	bl	8001f68 <HAL_GetTick>
 8002298:	4602      	mov	r2, r0
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	1ad3      	subs	r3, r2, r3
 800229e:	2b0a      	cmp	r3, #10
 80022a0:	d90b      	bls.n	80022ba <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022a6:	f043 0201 	orr.w	r2, r3, #1
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2203      	movs	r2, #3
 80022b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	e116      	b.n	80024e8 <HAL_FDCAN_Init+0x298>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	699b      	ldr	r3, [r3, #24]
 80022c0:	f003 0308 	and.w	r3, r3, #8
 80022c4:	2b08      	cmp	r3, #8
 80022c6:	d0e5      	beq.n	8002294 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	699a      	ldr	r2, [r3, #24]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f042 0201 	orr.w	r2, r2, #1
 80022d6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80022d8:	f7ff fe46 	bl	8001f68 <HAL_GetTick>
 80022dc:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80022de:	e012      	b.n	8002306 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80022e0:	f7ff fe42 	bl	8001f68 <HAL_GetTick>
 80022e4:	4602      	mov	r2, r0
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	1ad3      	subs	r3, r2, r3
 80022ea:	2b0a      	cmp	r3, #10
 80022ec:	d90b      	bls.n	8002306 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022f2:	f043 0201 	orr.w	r2, r3, #1
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2203      	movs	r2, #3
 80022fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	e0f0      	b.n	80024e8 <HAL_FDCAN_Init+0x298>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	699b      	ldr	r3, [r3, #24]
 800230c:	f003 0301 	and.w	r3, r3, #1
 8002310:	2b00      	cmp	r3, #0
 8002312:	d0e5      	beq.n	80022e0 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	699a      	ldr	r2, [r3, #24]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f042 0202 	orr.w	r2, r2, #2
 8002322:	619a      	str	r2, [r3, #24]

  /* Configure Clock divider */
  FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8002324:	4a72      	ldr	r2, [pc, #456]	@ (80024f0 <HAL_FDCAN_Init+0x2a0>)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	6013      	str	r3, [r2, #0]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	7c1b      	ldrb	r3, [r3, #16]
 8002330:	2b01      	cmp	r3, #1
 8002332:	d108      	bne.n	8002346 <HAL_FDCAN_Init+0xf6>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	699a      	ldr	r2, [r3, #24]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002342:	619a      	str	r2, [r3, #24]
 8002344:	e007      	b.n	8002356 <HAL_FDCAN_Init+0x106>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	699a      	ldr	r2, [r3, #24]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002354:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	7c5b      	ldrb	r3, [r3, #17]
 800235a:	2b01      	cmp	r3, #1
 800235c:	d108      	bne.n	8002370 <HAL_FDCAN_Init+0x120>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	699a      	ldr	r2, [r3, #24]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800236c:	619a      	str	r2, [r3, #24]
 800236e:	e007      	b.n	8002380 <HAL_FDCAN_Init+0x130>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	699a      	ldr	r2, [r3, #24]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800237e:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	7c9b      	ldrb	r3, [r3, #18]
 8002384:	2b01      	cmp	r3, #1
 8002386:	d108      	bne.n	800239a <HAL_FDCAN_Init+0x14a>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	699a      	ldr	r2, [r3, #24]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002396:	619a      	str	r2, [r3, #24]
 8002398:	e007      	b.n	80023aa <HAL_FDCAN_Init+0x15a>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	699a      	ldr	r2, [r3, #24]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80023a8:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	699b      	ldr	r3, [r3, #24]
 80023b0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	689a      	ldr	r2, [r3, #8]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	430a      	orrs	r2, r1
 80023be:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	699a      	ldr	r2, [r3, #24]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80023ce:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	691a      	ldr	r2, [r3, #16]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f022 0210 	bic.w	r2, r2, #16
 80023de:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d108      	bne.n	80023fa <HAL_FDCAN_Init+0x1aa>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	699a      	ldr	r2, [r3, #24]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f042 0204 	orr.w	r2, r2, #4
 80023f6:	619a      	str	r2, [r3, #24]
 80023f8:	e02c      	b.n	8002454 <HAL_FDCAN_Init+0x204>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	68db      	ldr	r3, [r3, #12]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d028      	beq.n	8002454 <HAL_FDCAN_Init+0x204>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	68db      	ldr	r3, [r3, #12]
 8002406:	2b02      	cmp	r3, #2
 8002408:	d01c      	beq.n	8002444 <HAL_FDCAN_Init+0x1f4>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	699a      	ldr	r2, [r3, #24]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002418:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	691a      	ldr	r2, [r3, #16]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f042 0210 	orr.w	r2, r2, #16
 8002428:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	68db      	ldr	r3, [r3, #12]
 800242e:	2b03      	cmp	r3, #3
 8002430:	d110      	bne.n	8002454 <HAL_FDCAN_Init+0x204>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	699a      	ldr	r2, [r3, #24]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f042 0220 	orr.w	r2, r2, #32
 8002440:	619a      	str	r2, [r3, #24]
 8002442:	e007      	b.n	8002454 <HAL_FDCAN_Init+0x204>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	699a      	ldr	r2, [r3, #24]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f042 0220 	orr.w	r2, r2, #32
 8002452:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	699b      	ldr	r3, [r3, #24]
 8002458:	3b01      	subs	r3, #1
 800245a:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	69db      	ldr	r3, [r3, #28]
 8002460:	3b01      	subs	r3, #1
 8002462:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002464:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6a1b      	ldr	r3, [r3, #32]
 800246a:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800246c:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	695b      	ldr	r3, [r3, #20]
 8002474:	3b01      	subs	r3, #1
 8002476:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800247c:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800247e:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002488:	d115      	bne.n	80024b6 <HAL_FDCAN_Init+0x266>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800248e:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002494:	3b01      	subs	r3, #1
 8002496:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002498:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800249e:	3b01      	subs	r3, #1
 80024a0:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80024a2:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024aa:	3b01      	subs	r3, #1
 80024ac:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80024b2:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80024b4:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	430a      	orrs	r2, r1
 80024c8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80024cc:	6878      	ldr	r0, [r7, #4]
 80024ce:	f000 fae3 	bl	8002a98 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2200      	movs	r2, #0
 80024d6:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2200      	movs	r2, #0
 80024dc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2201      	movs	r2, #1
 80024e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 80024e6:	2300      	movs	r3, #0
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	3710      	adds	r7, #16
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	4000a500 	.word	0x4000a500

080024f4 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b087      	sub	sp, #28
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002504:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8002506:	7dfb      	ldrb	r3, [r7, #23]
 8002508:	2b01      	cmp	r3, #1
 800250a:	d002      	beq.n	8002512 <HAL_FDCAN_ConfigFilter+0x1e>
 800250c:	7dfb      	ldrb	r3, [r7, #23]
 800250e:	2b02      	cmp	r3, #2
 8002510:	d13d      	bne.n	800258e <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d119      	bne.n	800254e <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002526:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	691b      	ldr	r3, [r3, #16]
 800252c:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 800252e:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002534:	4313      	orrs	r3, r2
 8002536:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	009b      	lsls	r3, r3, #2
 8002542:	4413      	add	r3, r2
 8002544:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	693a      	ldr	r2, [r7, #16]
 800254a:	601a      	str	r2, [r3, #0]
 800254c:	e01d      	b.n	800258a <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	68db      	ldr	r3, [r3, #12]
 8002552:	075a      	lsls	r2, r3, #29
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	691b      	ldr	r3, [r3, #16]
 8002558:	4313      	orrs	r3, r2
 800255a:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	079a      	lsls	r2, r3, #30
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	695b      	ldr	r3, [r3, #20]
 8002566:	4313      	orrs	r3, r2
 8002568:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	00db      	lsls	r3, r3, #3
 8002574:	4413      	add	r3, r2
 8002576:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	693a      	ldr	r2, [r7, #16]
 800257c:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	3304      	adds	r3, #4
 8002582:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	68fa      	ldr	r2, [r7, #12]
 8002588:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 800258a:	2300      	movs	r3, #0
 800258c:	e006      	b.n	800259c <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002592:	f043 0202 	orr.w	r2, r3, #2
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
  }
}
 800259c:	4618      	mov	r0, r3
 800259e:	371c      	adds	r7, #28
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr

080025a8 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b083      	sub	sp, #12
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80025b6:	b2db      	uxtb	r3, r3
 80025b8:	2b01      	cmp	r3, #1
 80025ba:	d110      	bne.n	80025de <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2202      	movs	r2, #2
 80025c0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	699a      	ldr	r2, [r3, #24]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f022 0201 	bic.w	r2, r2, #1
 80025d2:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2200      	movs	r2, #0
 80025d8:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 80025da:	2300      	movs	r3, #0
 80025dc:	e006      	b.n	80025ec <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025e2:	f043 0204 	orr.w	r2, r3, #4
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
  }
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	370c      	adds	r7, #12
 80025f0:	46bd      	mov	sp, r7
 80025f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f6:	4770      	bx	lr

080025f8 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b086      	sub	sp, #24
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	60f8      	str	r0, [r7, #12]
 8002600:	60b9      	str	r1, [r7, #8]
 8002602:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800260a:	b2db      	uxtb	r3, r3
 800260c:	2b02      	cmp	r3, #2
 800260e:	d12c      	bne.n	800266a <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8002618:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800261c:	2b00      	cmp	r3, #0
 800261e:	d007      	beq.n	8002630 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002624:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	e023      	b.n	8002678 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8002638:	0c1b      	lsrs	r3, r3, #16
 800263a:	f003 0303 	and.w	r3, r3, #3
 800263e:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	687a      	ldr	r2, [r7, #4]
 8002644:	68b9      	ldr	r1, [r7, #8]
 8002646:	68f8      	ldr	r0, [r7, #12]
 8002648:	f000 fa7c 	bl	8002b44 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	2101      	movs	r1, #1
 8002652:	697a      	ldr	r2, [r7, #20]
 8002654:	fa01 f202 	lsl.w	r2, r1, r2
 8002658:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800265c:	2201      	movs	r2, #1
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	409a      	lsls	r2, r3
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8002666:	2300      	movs	r3, #0
 8002668:	e006      	b.n	8002678 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800266e:	f043 0208 	orr.w	r2, r3, #8
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
  }
}
 8002678:	4618      	mov	r0, r3
 800267a:	3718      	adds	r7, #24
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}

08002680 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8002680:	b480      	push	{r7}
 8002682:	b08b      	sub	sp, #44	@ 0x2c
 8002684:	af00      	add	r7, sp, #0
 8002686:	60f8      	str	r0, [r7, #12]
 8002688:	60b9      	str	r1, [r7, #8]
 800268a:	607a      	str	r2, [r7, #4]
 800268c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800268e:	2300      	movs	r3, #0
 8002690:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002698:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 800269a:	7efb      	ldrb	r3, [r7, #27]
 800269c:	2b02      	cmp	r3, #2
 800269e:	f040 80e8 	bne.w	8002872 <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	2b40      	cmp	r3, #64	@ 0x40
 80026a6:	d137      	bne.n	8002718 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026b0:	f003 030f 	and.w	r3, r3, #15
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d107      	bne.n	80026c8 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026bc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 80026c4:	2301      	movs	r3, #1
 80026c6:	e0db      	b.n	8002880 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026d0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80026d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80026d8:	d10a      	bne.n	80026f0 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80026e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80026e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80026ea:	d101      	bne.n	80026f0 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80026ec:	2301      	movs	r3, #1
 80026ee:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026f8:	0a1b      	lsrs	r3, r3, #8
 80026fa:	f003 0303 	and.w	r3, r3, #3
 80026fe:	69fa      	ldr	r2, [r7, #28]
 8002700:	4413      	add	r3, r2
 8002702:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8002708:	69fa      	ldr	r2, [r7, #28]
 800270a:	4613      	mov	r3, r2
 800270c:	00db      	lsls	r3, r3, #3
 800270e:	4413      	add	r3, r2
 8002710:	00db      	lsls	r3, r3, #3
 8002712:	440b      	add	r3, r1
 8002714:	627b      	str	r3, [r7, #36]	@ 0x24
 8002716:	e036      	b.n	8002786 <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002720:	f003 030f 	and.w	r3, r3, #15
 8002724:	2b00      	cmp	r3, #0
 8002726:	d107      	bne.n	8002738 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800272c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8002734:	2301      	movs	r3, #1
 8002736:	e0a3      	b.n	8002880 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002740:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002744:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002748:	d10a      	bne.n	8002760 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002752:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002756:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800275a:	d101      	bne.n	8002760 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800275c:	2301      	movs	r3, #1
 800275e:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002768:	0a1b      	lsrs	r3, r3, #8
 800276a:	f003 0303 	and.w	r3, r3, #3
 800276e:	69fa      	ldr	r2, [r7, #28]
 8002770:	4413      	add	r3, r2
 8002772:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8002778:	69fa      	ldr	r2, [r7, #28]
 800277a:	4613      	mov	r3, r2
 800277c:	00db      	lsls	r3, r3, #3
 800277e:	4413      	add	r3, r2
 8002780:	00db      	lsls	r3, r3, #3
 8002782:	440b      	add	r3, r1
 8002784:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8002786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d107      	bne.n	80027aa <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800279a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	0c9b      	lsrs	r3, r3, #18
 80027a0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	601a      	str	r2, [r3, #0]
 80027a8:	e005      	b.n	80027b6 <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80027aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80027b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80027c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80027ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d0:	3304      	adds	r3, #4
 80027d2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80027d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	b29a      	uxth	r2, r3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 80027de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	0c1b      	lsrs	r3, r3, #16
 80027e4:	f003 020f 	and.w	r2, r3, #15
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80027ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80027f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8002804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	0e1b      	lsrs	r3, r3, #24
 800280a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8002812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	0fda      	lsrs	r2, r3, #31
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800281c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800281e:	3304      	adds	r3, #4
 8002820:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8002822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002824:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8002826:	2300      	movs	r3, #0
 8002828:	623b      	str	r3, [r7, #32]
 800282a:	e00a      	b.n	8002842 <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800282c:	697a      	ldr	r2, [r7, #20]
 800282e:	6a3b      	ldr	r3, [r7, #32]
 8002830:	441a      	add	r2, r3
 8002832:	6839      	ldr	r1, [r7, #0]
 8002834:	6a3b      	ldr	r3, [r7, #32]
 8002836:	440b      	add	r3, r1
 8002838:	7812      	ldrb	r2, [r2, #0]
 800283a:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800283c:	6a3b      	ldr	r3, [r7, #32]
 800283e:	3301      	adds	r3, #1
 8002840:	623b      	str	r3, [r7, #32]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	68db      	ldr	r3, [r3, #12]
 8002846:	4a11      	ldr	r2, [pc, #68]	@ (800288c <HAL_FDCAN_GetRxMessage+0x20c>)
 8002848:	5cd3      	ldrb	r3, [r2, r3]
 800284a:	461a      	mov	r2, r3
 800284c:	6a3b      	ldr	r3, [r7, #32]
 800284e:	4293      	cmp	r3, r2
 8002850:	d3ec      	bcc.n	800282c <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	2b40      	cmp	r3, #64	@ 0x40
 8002856:	d105      	bne.n	8002864 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	69fa      	ldr	r2, [r7, #28]
 800285e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8002862:	e004      	b.n	800286e <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	69fa      	ldr	r2, [r7, #28]
 800286a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 800286e:	2300      	movs	r3, #0
 8002870:	e006      	b.n	8002880 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002876:	f043 0208 	orr.w	r2, r3, #8
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800287e:	2301      	movs	r3, #1
  }
}
 8002880:	4618      	mov	r0, r3
 8002882:	372c      	adds	r7, #44	@ 0x2c
 8002884:	46bd      	mov	sp, r7
 8002886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288a:	4770      	bx	lr
 800288c:	0800c580 	.word	0x0800c580

08002890 <HAL_FDCAN_GetRxFifoFillLevel>:
  *           @arg FDCAN_RX_FIFO0: Rx FIFO 0
  *           @arg FDCAN_RX_FIFO1: Rx FIFO 1
  * @retval Rx FIFO fill level.
  */
uint32_t HAL_FDCAN_GetRxFifoFillLevel(const FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo)
{
 8002890:	b480      	push	{r7}
 8002892:	b085      	sub	sp, #20
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
 8002898:	6039      	str	r1, [r7, #0]
  uint32_t FillLevel;

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxFifo));

  if (RxFifo == FDCAN_RX_FIFO0)
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	2b40      	cmp	r3, #64	@ 0x40
 800289e:	d107      	bne.n	80028b0 <HAL_FDCAN_GetRxFifoFillLevel+0x20>
  {
    FillLevel = hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028a8:	f003 030f 	and.w	r3, r3, #15
 80028ac:	60fb      	str	r3, [r7, #12]
 80028ae:	e006      	b.n	80028be <HAL_FDCAN_GetRxFifoFillLevel+0x2e>
  }
  else /* RxFifo == FDCAN_RX_FIFO1 */
  {
    FillLevel = hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80028b8:	f003 030f 	and.w	r3, r3, #15
 80028bc:	60fb      	str	r3, [r7, #12]
  }

  /* Return Rx FIFO fill level */
  return FillLevel;
 80028be:	68fb      	ldr	r3, [r7, #12]
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	3714      	adds	r7, #20
 80028c4:	46bd      	mov	sp, r7
 80028c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ca:	4770      	bx	lr

080028cc <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b087      	sub	sp, #28
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	60f8      	str	r0, [r7, #12]
 80028d4:	60b9      	str	r1, [r7, #8]
 80028d6:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80028de:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80028e0:	7dfb      	ldrb	r3, [r7, #23]
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d003      	beq.n	80028ee <HAL_FDCAN_ActivateNotification+0x22>
 80028e6:	7dfb      	ldrb	r3, [r7, #23]
 80028e8:	2b02      	cmp	r3, #2
 80028ea:	f040 80c8 	bne.w	8002a7e <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028f4:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	f003 0307 	and.w	r3, r3, #7
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d004      	beq.n	800290a <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	f003 0301 	and.w	r3, r3, #1
 8002906:	2b00      	cmp	r3, #0
 8002908:	d03b      	beq.n	8002982 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8002910:	2b00      	cmp	r3, #0
 8002912:	d004      	beq.n	800291e <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	f003 0302 	and.w	r3, r3, #2
 800291a:	2b00      	cmp	r3, #0
 800291c:	d031      	beq.n	8002982 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8002924:	2b00      	cmp	r3, #0
 8002926:	d004      	beq.n	8002932 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	f003 0304 	and.w	r3, r3, #4
 800292e:	2b00      	cmp	r3, #0
 8002930:	d027      	beq.n	8002982 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8002938:	2b00      	cmp	r3, #0
 800293a:	d004      	beq.n	8002946 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	f003 0308 	and.w	r3, r3, #8
 8002942:	2b00      	cmp	r3, #0
 8002944:	d01d      	beq.n	8002982 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800294c:	2b00      	cmp	r3, #0
 800294e:	d004      	beq.n	800295a <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	f003 0310 	and.w	r3, r3, #16
 8002956:	2b00      	cmp	r3, #0
 8002958:	d013      	beq.n	8002982 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8002960:	2b00      	cmp	r3, #0
 8002962:	d004      	beq.n	800296e <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	f003 0320 	and.w	r3, r3, #32
 800296a:	2b00      	cmp	r3, #0
 800296c:	d009      	beq.n	8002982 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8002974:	2b00      	cmp	r3, #0
 8002976:	d00c      	beq.n	8002992 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800297e:	2b00      	cmp	r3, #0
 8002980:	d107      	bne.n	8002992 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f042 0201 	orr.w	r2, r2, #1
 8002990:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	f003 0307 	and.w	r3, r3, #7
 8002998:	2b00      	cmp	r3, #0
 800299a:	d004      	beq.n	80029a6 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	f003 0301 	and.w	r3, r3, #1
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d13b      	bne.n	8002a1e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d004      	beq.n	80029ba <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80029b0:	693b      	ldr	r3, [r7, #16]
 80029b2:	f003 0302 	and.w	r3, r3, #2
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d131      	bne.n	8002a1e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d004      	beq.n	80029ce <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	f003 0304 	and.w	r3, r3, #4
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d127      	bne.n	8002a1e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d004      	beq.n	80029e2 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	f003 0308 	and.w	r3, r3, #8
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d11d      	bne.n	8002a1e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d004      	beq.n	80029f6 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	f003 0310 	and.w	r3, r3, #16
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d113      	bne.n	8002a1e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80029f6:	68bb      	ldr	r3, [r7, #8]
 80029f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d004      	beq.n	8002a0a <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8002a00:	693b      	ldr	r3, [r7, #16]
 8002a02:	f003 0320 	and.w	r3, r3, #32
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d109      	bne.n	8002a1e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d00c      	beq.n	8002a2e <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d007      	beq.n	8002a2e <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f042 0202 	orr.w	r2, r2, #2
 8002a2c:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d009      	beq.n	8002a4c <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	687a      	ldr	r2, [r7, #4]
 8002a46:	430a      	orrs	r2, r1
 8002a48:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d009      	beq.n	8002a6a <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	687a      	ldr	r2, [r7, #4]
 8002a64:	430a      	orrs	r2, r1
 8002a66:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	68ba      	ldr	r2, [r7, #8]
 8002a76:	430a      	orrs	r2, r1
 8002a78:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	e006      	b.n	8002a8c <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a82:	f043 0202 	orr.w	r2, r3, #2
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
  }
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	371c      	adds	r7, #28
 8002a90:	46bd      	mov	sp, r7
 8002a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a96:	4770      	bx	lr

08002a98 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b085      	sub	sp, #20
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8002aa0:	4b27      	ldr	r3, [pc, #156]	@ (8002b40 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8002aa2:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	68ba      	ldr	r2, [r7, #8]
 8002aa8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ab2:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002aba:	041a      	lsls	r2, r3, #16
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	430a      	orrs	r2, r1
 8002ac2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ad8:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ae0:	061a      	lsls	r2, r3, #24
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	430a      	orrs	r2, r1
 8002ae8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	60fb      	str	r3, [r7, #12]
 8002b18:	e005      	b.n	8002b26 <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	3304      	adds	r3, #4
 8002b24:	60fb      	str	r3, [r7, #12]
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8002b2c:	68fa      	ldr	r2, [r7, #12]
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	d3f3      	bcc.n	8002b1a <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8002b32:	bf00      	nop
 8002b34:	bf00      	nop
 8002b36:	3714      	adds	r7, #20
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3e:	4770      	bx	lr
 8002b40:	4000ac00 	.word	0x4000ac00

08002b44 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b089      	sub	sp, #36	@ 0x24
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	60f8      	str	r0, [r7, #12]
 8002b4c:	60b9      	str	r1, [r7, #8]
 8002b4e:	607a      	str	r2, [r7, #4]
 8002b50:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d10a      	bne.n	8002b70 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8002b62:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	61fb      	str	r3, [r7, #28]
 8002b6e:	e00a      	b.n	8002b86 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8002b78:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8002b7e:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002b80:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002b84:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	6a1b      	ldr	r3, [r3, #32]
 8002b8a:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8002b90:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8002b96:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8002b9c:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	68db      	ldr	r3, [r3, #12]
 8002ba2:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002bac:	683a      	ldr	r2, [r7, #0]
 8002bae:	4613      	mov	r3, r2
 8002bb0:	00db      	lsls	r3, r3, #3
 8002bb2:	4413      	add	r3, r2
 8002bb4:	00db      	lsls	r3, r3, #3
 8002bb6:	440b      	add	r3, r1
 8002bb8:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8002bba:	69bb      	ldr	r3, [r7, #24]
 8002bbc:	69fa      	ldr	r2, [r7, #28]
 8002bbe:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8002bc0:	69bb      	ldr	r3, [r7, #24]
 8002bc2:	3304      	adds	r3, #4
 8002bc4:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8002bc6:	69bb      	ldr	r3, [r7, #24]
 8002bc8:	693a      	ldr	r2, [r7, #16]
 8002bca:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8002bcc:	69bb      	ldr	r3, [r7, #24]
 8002bce:	3304      	adds	r3, #4
 8002bd0:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	617b      	str	r3, [r7, #20]
 8002bd6:	e020      	b.n	8002c1a <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	3303      	adds	r3, #3
 8002bdc:	687a      	ldr	r2, [r7, #4]
 8002bde:	4413      	add	r3, r2
 8002be0:	781b      	ldrb	r3, [r3, #0]
 8002be2:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8002be4:	697b      	ldr	r3, [r7, #20]
 8002be6:	3302      	adds	r3, #2
 8002be8:	6879      	ldr	r1, [r7, #4]
 8002bea:	440b      	add	r3, r1
 8002bec:	781b      	ldrb	r3, [r3, #0]
 8002bee:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002bf0:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8002bf2:	697b      	ldr	r3, [r7, #20]
 8002bf4:	3301      	adds	r3, #1
 8002bf6:	6879      	ldr	r1, [r7, #4]
 8002bf8:	440b      	add	r3, r1
 8002bfa:	781b      	ldrb	r3, [r3, #0]
 8002bfc:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8002bfe:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8002c00:	6879      	ldr	r1, [r7, #4]
 8002c02:	697a      	ldr	r2, [r7, #20]
 8002c04:	440a      	add	r2, r1
 8002c06:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8002c08:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002c0a:	69bb      	ldr	r3, [r7, #24]
 8002c0c:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8002c0e:	69bb      	ldr	r3, [r7, #24]
 8002c10:	3304      	adds	r3, #4
 8002c12:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	3304      	adds	r3, #4
 8002c18:	617b      	str	r3, [r7, #20]
 8002c1a:	68bb      	ldr	r3, [r7, #8]
 8002c1c:	68db      	ldr	r3, [r3, #12]
 8002c1e:	4a06      	ldr	r2, [pc, #24]	@ (8002c38 <FDCAN_CopyMessageToRAM+0xf4>)
 8002c20:	5cd3      	ldrb	r3, [r2, r3]
 8002c22:	461a      	mov	r2, r3
 8002c24:	697b      	ldr	r3, [r7, #20]
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d3d6      	bcc.n	8002bd8 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 8002c2a:	bf00      	nop
 8002c2c:	bf00      	nop
 8002c2e:	3724      	adds	r7, #36	@ 0x24
 8002c30:	46bd      	mov	sp, r7
 8002c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c36:	4770      	bx	lr
 8002c38:	0800c580 	.word	0x0800c580

08002c3c <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b089      	sub	sp, #36	@ 0x24
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
 8002c44:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8002c46:	2300      	movs	r3, #0
 8002c48:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002c4e:	e1c2      	b.n	8002fd6 <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	2101      	movs	r1, #1
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	fa01 f303 	lsl.w	r3, r1, r3
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	f000 81b2 	beq.w	8002fd0 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	4a55      	ldr	r2, [pc, #340]	@ (8002dc4 <HAL_GPIO_Init+0x188>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d15d      	bne.n	8002d30 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c82:	43db      	mvns	r3, r3
 8002c84:	69fa      	ldr	r2, [r7, #28]
 8002c86:	4013      	ands	r3, r2
 8002c88:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	f003 0201 	and.w	r2, r3, #1
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	fa02 f303 	lsl.w	r3, r2, r3
 8002c98:	69fa      	ldr	r2, [r7, #28]
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	69fa      	ldr	r2, [r7, #28]
 8002ca2:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8002ca4:	4a48      	ldr	r2, [pc, #288]	@ (8002dc8 <HAL_GPIO_Init+0x18c>)
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002cac:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8002cae:	4a46      	ldr	r2, [pc, #280]	@ (8002dc8 <HAL_GPIO_Init+0x18c>)
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	00db      	lsls	r3, r3, #3
 8002cb4:	4413      	add	r3, r2
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8002cba:	69bb      	ldr	r3, [r7, #24]
 8002cbc:	08da      	lsrs	r2, r3, #3
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	3208      	adds	r2, #8
 8002cc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cc6:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8002cc8:	69bb      	ldr	r3, [r7, #24]
 8002cca:	f003 0307 	and.w	r3, r3, #7
 8002cce:	009b      	lsls	r3, r3, #2
 8002cd0:	220f      	movs	r2, #15
 8002cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd6:	43db      	mvns	r3, r3
 8002cd8:	69fa      	ldr	r2, [r7, #28]
 8002cda:	4013      	ands	r3, r2
 8002cdc:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8002cde:	69bb      	ldr	r3, [r7, #24]
 8002ce0:	f003 0307 	and.w	r3, r3, #7
 8002ce4:	009b      	lsls	r3, r3, #2
 8002ce6:	220b      	movs	r2, #11
 8002ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cec:	69fa      	ldr	r2, [r7, #28]
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8002cf2:	69bb      	ldr	r3, [r7, #24]
 8002cf4:	08da      	lsrs	r2, r3, #3
 8002cf6:	693b      	ldr	r3, [r7, #16]
 8002cf8:	3208      	adds	r2, #8
 8002cfa:	69f9      	ldr	r1, [r7, #28]
 8002cfc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8002d06:	69bb      	ldr	r3, [r7, #24]
 8002d08:	005b      	lsls	r3, r3, #1
 8002d0a:	2203      	movs	r2, #3
 8002d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d10:	43db      	mvns	r3, r3
 8002d12:	69fa      	ldr	r2, [r7, #28]
 8002d14:	4013      	ands	r3, r2
 8002d16:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8002d18:	69bb      	ldr	r3, [r7, #24]
 8002d1a:	005b      	lsls	r3, r3, #1
 8002d1c:	2202      	movs	r2, #2
 8002d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d22:	69fa      	ldr	r2, [r7, #28]
 8002d24:	4313      	orrs	r3, r2
 8002d26:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	69fa      	ldr	r2, [r7, #28]
 8002d2c:	601a      	str	r2, [r3, #0]
 8002d2e:	e067      	b.n	8002e00 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	2b02      	cmp	r3, #2
 8002d36:	d003      	beq.n	8002d40 <HAL_GPIO_Init+0x104>
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	2b12      	cmp	r3, #18
 8002d3e:	d145      	bne.n	8002dcc <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	08da      	lsrs	r2, r3, #3
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	3208      	adds	r2, #8
 8002d48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d4c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	f003 0307 	and.w	r3, r3, #7
 8002d54:	009b      	lsls	r3, r3, #2
 8002d56:	220f      	movs	r2, #15
 8002d58:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5c:	43db      	mvns	r3, r3
 8002d5e:	69fa      	ldr	r2, [r7, #28]
 8002d60:	4013      	ands	r3, r2
 8002d62:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	691b      	ldr	r3, [r3, #16]
 8002d68:	f003 020f 	and.w	r2, r3, #15
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	f003 0307 	and.w	r3, r3, #7
 8002d72:	009b      	lsls	r3, r3, #2
 8002d74:	fa02 f303 	lsl.w	r3, r2, r3
 8002d78:	69fa      	ldr	r2, [r7, #28]
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8002d7e:	697b      	ldr	r3, [r7, #20]
 8002d80:	08da      	lsrs	r2, r3, #3
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	3208      	adds	r2, #8
 8002d86:	69f9      	ldr	r1, [r7, #28]
 8002d88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8002d92:	69bb      	ldr	r3, [r7, #24]
 8002d94:	005b      	lsls	r3, r3, #1
 8002d96:	2203      	movs	r2, #3
 8002d98:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9c:	43db      	mvns	r3, r3
 8002d9e:	69fa      	ldr	r2, [r7, #28]
 8002da0:	4013      	ands	r3, r2
 8002da2:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	f003 0203 	and.w	r2, r3, #3
 8002dac:	69bb      	ldr	r3, [r7, #24]
 8002dae:	005b      	lsls	r3, r3, #1
 8002db0:	fa02 f303 	lsl.w	r3, r2, r3
 8002db4:	69fa      	ldr	r2, [r7, #28]
 8002db6:	4313      	orrs	r3, r2
 8002db8:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	69fa      	ldr	r2, [r7, #28]
 8002dbe:	601a      	str	r2, [r3, #0]
 8002dc0:	e01e      	b.n	8002e00 <HAL_GPIO_Init+0x1c4>
 8002dc2:	bf00      	nop
 8002dc4:	46020000 	.word	0x46020000
 8002dc8:	0800c590 	.word	0x0800c590
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8002dd2:	69bb      	ldr	r3, [r7, #24]
 8002dd4:	005b      	lsls	r3, r3, #1
 8002dd6:	2203      	movs	r2, #3
 8002dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ddc:	43db      	mvns	r3, r3
 8002dde:	69fa      	ldr	r2, [r7, #28]
 8002de0:	4013      	ands	r3, r2
 8002de2:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	f003 0203 	and.w	r2, r3, #3
 8002dec:	69bb      	ldr	r3, [r7, #24]
 8002dee:	005b      	lsls	r3, r3, #1
 8002df0:	fa02 f303 	lsl.w	r3, r2, r3
 8002df4:	69fa      	ldr	r2, [r7, #28]
 8002df6:	4313      	orrs	r3, r2
 8002df8:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	69fa      	ldr	r2, [r7, #28]
 8002dfe:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	2b01      	cmp	r3, #1
 8002e06:	d00b      	beq.n	8002e20 <HAL_GPIO_Init+0x1e4>
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	2b02      	cmp	r3, #2
 8002e0e:	d007      	beq.n	8002e20 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002e14:	2b11      	cmp	r3, #17
 8002e16:	d003      	beq.n	8002e20 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	2b12      	cmp	r3, #18
 8002e1e:	d130      	bne.n	8002e82 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8002e20:	693b      	ldr	r3, [r7, #16]
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002e26:	69bb      	ldr	r3, [r7, #24]
 8002e28:	005b      	lsls	r3, r3, #1
 8002e2a:	2203      	movs	r2, #3
 8002e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e30:	43db      	mvns	r3, r3
 8002e32:	69fa      	ldr	r2, [r7, #28]
 8002e34:	4013      	ands	r3, r2
 8002e36:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	68da      	ldr	r2, [r3, #12]
 8002e3c:	69bb      	ldr	r3, [r7, #24]
 8002e3e:	005b      	lsls	r3, r3, #1
 8002e40:	fa02 f303 	lsl.w	r3, r2, r3
 8002e44:	69fa      	ldr	r2, [r7, #28]
 8002e46:	4313      	orrs	r3, r2
 8002e48:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	69fa      	ldr	r2, [r7, #28]
 8002e4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8002e50:	693b      	ldr	r3, [r7, #16]
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8002e56:	2201      	movs	r2, #1
 8002e58:	69bb      	ldr	r3, [r7, #24]
 8002e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5e:	43db      	mvns	r3, r3
 8002e60:	69fa      	ldr	r2, [r7, #28]
 8002e62:	4013      	ands	r3, r2
 8002e64:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	091b      	lsrs	r3, r3, #4
 8002e6c:	f003 0201 	and.w	r2, r3, #1
 8002e70:	69bb      	ldr	r3, [r7, #24]
 8002e72:	fa02 f303 	lsl.w	r3, r2, r3
 8002e76:	69fa      	ldr	r2, [r7, #28]
 8002e78:	4313      	orrs	r3, r2
 8002e7a:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	69fa      	ldr	r2, [r7, #28]
 8002e80:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	2b03      	cmp	r3, #3
 8002e88:	d107      	bne.n	8002e9a <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8002e8e:	2b03      	cmp	r3, #3
 8002e90:	d11b      	bne.n	8002eca <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d017      	beq.n	8002eca <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	68db      	ldr	r3, [r3, #12]
 8002e9e:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8002ea0:	69bb      	ldr	r3, [r7, #24]
 8002ea2:	005b      	lsls	r3, r3, #1
 8002ea4:	2203      	movs	r2, #3
 8002ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eaa:	43db      	mvns	r3, r3
 8002eac:	69fa      	ldr	r2, [r7, #28]
 8002eae:	4013      	ands	r3, r2
 8002eb0:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	689a      	ldr	r2, [r3, #8]
 8002eb6:	69bb      	ldr	r3, [r7, #24]
 8002eb8:	005b      	lsls	r3, r3, #1
 8002eba:	fa02 f303 	lsl.w	r3, r2, r3
 8002ebe:	69fa      	ldr	r2, [r7, #28]
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8002ec4:	693b      	ldr	r3, [r7, #16]
 8002ec6:	69fa      	ldr	r2, [r7, #28]
 8002ec8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d07c      	beq.n	8002fd0 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8002ed6:	4a47      	ldr	r2, [pc, #284]	@ (8002ff4 <HAL_GPIO_Init+0x3b8>)
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	089b      	lsrs	r3, r3, #2
 8002edc:	3318      	adds	r3, #24
 8002ede:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ee2:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	f003 0303 	and.w	r3, r3, #3
 8002eea:	00db      	lsls	r3, r3, #3
 8002eec:	220f      	movs	r2, #15
 8002eee:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef2:	43db      	mvns	r3, r3
 8002ef4:	69fa      	ldr	r2, [r7, #28]
 8002ef6:	4013      	ands	r3, r2
 8002ef8:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	0a9a      	lsrs	r2, r3, #10
 8002efe:	4b3e      	ldr	r3, [pc, #248]	@ (8002ff8 <HAL_GPIO_Init+0x3bc>)
 8002f00:	4013      	ands	r3, r2
 8002f02:	697a      	ldr	r2, [r7, #20]
 8002f04:	f002 0203 	and.w	r2, r2, #3
 8002f08:	00d2      	lsls	r2, r2, #3
 8002f0a:	4093      	lsls	r3, r2
 8002f0c:	69fa      	ldr	r2, [r7, #28]
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8002f12:	4938      	ldr	r1, [pc, #224]	@ (8002ff4 <HAL_GPIO_Init+0x3b8>)
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	089b      	lsrs	r3, r3, #2
 8002f18:	3318      	adds	r3, #24
 8002f1a:	69fa      	ldr	r2, [r7, #28]
 8002f1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8002f20:	4b34      	ldr	r3, [pc, #208]	@ (8002ff4 <HAL_GPIO_Init+0x3b8>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	43db      	mvns	r3, r3
 8002f2a:	69fa      	ldr	r2, [r7, #28]
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d003      	beq.n	8002f44 <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 8002f3c:	69fa      	ldr	r2, [r7, #28]
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	4313      	orrs	r3, r2
 8002f42:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8002f44:	4a2b      	ldr	r2, [pc, #172]	@ (8002ff4 <HAL_GPIO_Init+0x3b8>)
 8002f46:	69fb      	ldr	r3, [r7, #28]
 8002f48:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8002f4a:	4b2a      	ldr	r3, [pc, #168]	@ (8002ff4 <HAL_GPIO_Init+0x3b8>)
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	43db      	mvns	r3, r3
 8002f54:	69fa      	ldr	r2, [r7, #28]
 8002f56:	4013      	ands	r3, r2
 8002f58:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d003      	beq.n	8002f6e <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 8002f66:	69fa      	ldr	r2, [r7, #28]
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8002f6e:	4a21      	ldr	r2, [pc, #132]	@ (8002ff4 <HAL_GPIO_Init+0x3b8>)
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8002f74:	4b1f      	ldr	r3, [pc, #124]	@ (8002ff4 <HAL_GPIO_Init+0x3b8>)
 8002f76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f7a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	43db      	mvns	r3, r3
 8002f80:	69fa      	ldr	r2, [r7, #28]
 8002f82:	4013      	ands	r3, r2
 8002f84:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d003      	beq.n	8002f9a <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 8002f92:	69fa      	ldr	r2, [r7, #28]
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8002f9a:	4a16      	ldr	r2, [pc, #88]	@ (8002ff4 <HAL_GPIO_Init+0x3b8>)
 8002f9c:	69fb      	ldr	r3, [r7, #28]
 8002f9e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8002fa2:	4b14      	ldr	r3, [pc, #80]	@ (8002ff4 <HAL_GPIO_Init+0x3b8>)
 8002fa4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002fa8:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	43db      	mvns	r3, r3
 8002fae:	69fa      	ldr	r2, [r7, #28]
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d003      	beq.n	8002fc8 <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 8002fc0:	69fa      	ldr	r2, [r7, #28]
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8002fc8:	4a0a      	ldr	r2, [pc, #40]	@ (8002ff4 <HAL_GPIO_Init+0x3b8>)
 8002fca:	69fb      	ldr	r3, [r7, #28]
 8002fcc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	3301      	adds	r3, #1
 8002fd4:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	fa22 f303 	lsr.w	r3, r2, r3
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	f47f ae35 	bne.w	8002c50 <HAL_GPIO_Init+0x14>
  }
}
 8002fe6:	bf00      	nop
 8002fe8:	bf00      	nop
 8002fea:	3724      	adds	r7, #36	@ 0x24
 8002fec:	46bd      	mov	sp, r7
 8002fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff2:	4770      	bx	lr
 8002ff4:	46022000 	.word	0x46022000
 8002ff8:	002f7f7f 	.word	0x002f7f7f

08002ffc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b083      	sub	sp, #12
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
 8003004:	460b      	mov	r3, r1
 8003006:	807b      	strh	r3, [r7, #2]
 8003008:	4613      	mov	r3, r2
 800300a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800300c:	787b      	ldrb	r3, [r7, #1]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d003      	beq.n	800301a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003012:	887a      	ldrh	r2, [r7, #2]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8003018:	e002      	b.n	8003020 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 800301a:	887a      	ldrh	r2, [r7, #2]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003020:	bf00      	nop
 8003022:	370c      	adds	r7, #12
 8003024:	46bd      	mov	sp, r7
 8003026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302a:	4770      	bx	lr

0800302c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b082      	sub	sp, #8
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d101      	bne.n	800303e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e08d      	b.n	800315a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003044:	b2db      	uxtb	r3, r3
 8003046:	2b00      	cmp	r3, #0
 8003048:	d106      	bne.n	8003058 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2200      	movs	r2, #0
 800304e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003052:	6878      	ldr	r0, [r7, #4]
 8003054:	f7fe fb98 	bl	8001788 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2224      	movs	r2, #36	@ 0x24
 800305c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f022 0201 	bic.w	r2, r2, #1
 800306e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	685a      	ldr	r2, [r3, #4]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800307c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	689a      	ldr	r2, [r3, #8]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800308c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	68db      	ldr	r3, [r3, #12]
 8003092:	2b01      	cmp	r3, #1
 8003094:	d107      	bne.n	80030a6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	689a      	ldr	r2, [r3, #8]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80030a2:	609a      	str	r2, [r3, #8]
 80030a4:	e006      	b.n	80030b4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	689a      	ldr	r2, [r3, #8]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80030b2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	68db      	ldr	r3, [r3, #12]
 80030b8:	2b02      	cmp	r3, #2
 80030ba:	d108      	bne.n	80030ce <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	685a      	ldr	r2, [r3, #4]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80030ca:	605a      	str	r2, [r3, #4]
 80030cc:	e007      	b.n	80030de <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	685a      	ldr	r2, [r3, #4]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030dc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	687a      	ldr	r2, [r7, #4]
 80030e6:	6812      	ldr	r2, [r2, #0]
 80030e8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80030ec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80030f0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	68da      	ldr	r2, [r3, #12]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003100:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	691a      	ldr	r2, [r3, #16]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	695b      	ldr	r3, [r3, #20]
 800310a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	699b      	ldr	r3, [r3, #24]
 8003112:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	430a      	orrs	r2, r1
 800311a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	69d9      	ldr	r1, [r3, #28]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6a1a      	ldr	r2, [r3, #32]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	430a      	orrs	r2, r1
 800312a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f042 0201 	orr.w	r2, r2, #1
 800313a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2200      	movs	r2, #0
 8003140:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2220      	movs	r2, #32
 8003146:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2200      	movs	r2, #0
 800314e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2200      	movs	r2, #0
 8003154:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003158:	2300      	movs	r3, #0
}
 800315a:	4618      	mov	r0, r3
 800315c:	3708      	adds	r7, #8
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}

08003162 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003162:	b480      	push	{r7}
 8003164:	b083      	sub	sp, #12
 8003166:	af00      	add	r7, sp, #0
 8003168:	6078      	str	r0, [r7, #4]
 800316a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003172:	b2db      	uxtb	r3, r3
 8003174:	2b20      	cmp	r3, #32
 8003176:	d138      	bne.n	80031ea <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800317e:	2b01      	cmp	r3, #1
 8003180:	d101      	bne.n	8003186 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003182:	2302      	movs	r3, #2
 8003184:	e032      	b.n	80031ec <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2201      	movs	r2, #1
 800318a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2224      	movs	r2, #36	@ 0x24
 8003192:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f022 0201 	bic.w	r2, r2, #1
 80031a4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	681a      	ldr	r2, [r3, #0]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80031b4:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	6819      	ldr	r1, [r3, #0]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	683a      	ldr	r2, [r7, #0]
 80031c2:	430a      	orrs	r2, r1
 80031c4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f042 0201 	orr.w	r2, r2, #1
 80031d4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2220      	movs	r2, #32
 80031da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2200      	movs	r2, #0
 80031e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80031e6:	2300      	movs	r3, #0
 80031e8:	e000      	b.n	80031ec <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80031ea:	2302      	movs	r3, #2
  }
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	370c      	adds	r7, #12
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr

080031f8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b085      	sub	sp, #20
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003208:	b2db      	uxtb	r3, r3
 800320a:	2b20      	cmp	r3, #32
 800320c:	d139      	bne.n	8003282 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003214:	2b01      	cmp	r3, #1
 8003216:	d101      	bne.n	800321c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003218:	2302      	movs	r3, #2
 800321a:	e033      	b.n	8003284 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2201      	movs	r2, #1
 8003220:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2224      	movs	r2, #36	@ 0x24
 8003228:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f022 0201 	bic.w	r2, r2, #1
 800323a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800324a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	021b      	lsls	r3, r3, #8
 8003250:	68fa      	ldr	r2, [r7, #12]
 8003252:	4313      	orrs	r3, r2
 8003254:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	68fa      	ldr	r2, [r7, #12]
 800325c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f042 0201 	orr.w	r2, r2, #1
 800326c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2220      	movs	r2, #32
 8003272:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2200      	movs	r2, #0
 800327a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800327e:	2300      	movs	r3, #0
 8003280:	e000      	b.n	8003284 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003282:	2302      	movs	r3, #2
  }
}
 8003284:	4618      	mov	r0, r3
 8003286:	3714      	adds	r7, #20
 8003288:	46bd      	mov	sp, r7
 800328a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328e:	4770      	bx	lr

08003290 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8003290:	b480      	push	{r7}
 8003292:	b085      	sub	sp, #20
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003298:	2300      	movs	r3, #0
 800329a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 800329c:	4b0b      	ldr	r3, [pc, #44]	@ (80032cc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f003 0301 	and.w	r3, r3, #1
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d002      	beq.n	80032ae <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 80032a8:	2301      	movs	r3, #1
 80032aa:	73fb      	strb	r3, [r7, #15]
 80032ac:	e007      	b.n	80032be <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 80032ae:	4b07      	ldr	r3, [pc, #28]	@ (80032cc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f023 0204 	bic.w	r2, r3, #4
 80032b6:	4905      	ldr	r1, [pc, #20]	@ (80032cc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	4313      	orrs	r3, r2
 80032bc:	600b      	str	r3, [r1, #0]
  }

  return status;
 80032be:	7bfb      	ldrb	r3, [r7, #15]
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	3714      	adds	r7, #20
 80032c4:	46bd      	mov	sp, r7
 80032c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ca:	4770      	bx	lr
 80032cc:	40030400 	.word	0x40030400

080032d0 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 80032d0:	b480      	push	{r7}
 80032d2:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 80032d4:	4b05      	ldr	r3, [pc, #20]	@ (80032ec <HAL_ICACHE_Enable+0x1c>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a04      	ldr	r2, [pc, #16]	@ (80032ec <HAL_ICACHE_Enable+0x1c>)
 80032da:	f043 0301 	orr.w	r3, r3, #1
 80032de:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80032e0:	2300      	movs	r3, #0
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	46bd      	mov	sp, r7
 80032e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ea:	4770      	bx	lr
 80032ec:	40030400 	.word	0x40030400

080032f0 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b085      	sub	sp, #20
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 80032f8:	4b39      	ldr	r3, [pc, #228]	@ (80033e0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80032fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032fc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003300:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8003302:	68ba      	ldr	r2, [r7, #8]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	429a      	cmp	r2, r3
 8003308:	d10b      	bne.n	8003322 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003310:	d905      	bls.n	800331e <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8003312:	4b33      	ldr	r3, [pc, #204]	@ (80033e0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003314:	68db      	ldr	r3, [r3, #12]
 8003316:	4a32      	ldr	r2, [pc, #200]	@ (80033e0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003318:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800331c:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 800331e:	2300      	movs	r3, #0
 8003320:	e057      	b.n	80033d2 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003328:	d90a      	bls.n	8003340 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 800332a:	4b2d      	ldr	r3, [pc, #180]	@ (80033e0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800332c:	68db      	ldr	r3, [r3, #12]
 800332e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4313      	orrs	r3, r2
 8003336:	4a2a      	ldr	r2, [pc, #168]	@ (80033e0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003338:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800333c:	60d3      	str	r3, [r2, #12]
 800333e:	e007      	b.n	8003350 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8003340:	4b27      	ldr	r3, [pc, #156]	@ (80033e0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003342:	68db      	ldr	r3, [r3, #12]
 8003344:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8003348:	4925      	ldr	r1, [pc, #148]	@ (80033e0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	4313      	orrs	r3, r2
 800334e:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8003350:	4b24      	ldr	r3, [pc, #144]	@ (80033e4 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a24      	ldr	r2, [pc, #144]	@ (80033e8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8003356:	fba2 2303 	umull	r2, r3, r2, r3
 800335a:	099b      	lsrs	r3, r3, #6
 800335c:	2232      	movs	r2, #50	@ 0x32
 800335e:	fb02 f303 	mul.w	r3, r2, r3
 8003362:	4a21      	ldr	r2, [pc, #132]	@ (80033e8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8003364:	fba2 2303 	umull	r2, r3, r2, r3
 8003368:	099b      	lsrs	r3, r3, #6
 800336a:	3301      	adds	r3, #1
 800336c:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800336e:	e002      	b.n	8003376 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	3b01      	subs	r3, #1
 8003374:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8003376:	4b1a      	ldr	r3, [pc, #104]	@ (80033e0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003378:	68db      	ldr	r3, [r3, #12]
 800337a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800337e:	2b00      	cmp	r3, #0
 8003380:	d102      	bne.n	8003388 <HAL_PWREx_ControlVoltageScaling+0x98>
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d1f3      	bne.n	8003370 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d01b      	beq.n	80033c6 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 800338e:	4b15      	ldr	r3, [pc, #84]	@ (80033e4 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a15      	ldr	r2, [pc, #84]	@ (80033e8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8003394:	fba2 2303 	umull	r2, r3, r2, r3
 8003398:	099b      	lsrs	r3, r3, #6
 800339a:	2232      	movs	r2, #50	@ 0x32
 800339c:	fb02 f303 	mul.w	r3, r2, r3
 80033a0:	4a11      	ldr	r2, [pc, #68]	@ (80033e8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80033a2:	fba2 2303 	umull	r2, r3, r2, r3
 80033a6:	099b      	lsrs	r3, r3, #6
 80033a8:	3301      	adds	r3, #1
 80033aa:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 80033ac:	e002      	b.n	80033b4 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	3b01      	subs	r3, #1
 80033b2:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 80033b4:	4b0a      	ldr	r3, [pc, #40]	@ (80033e0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80033b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d102      	bne.n	80033c6 <HAL_PWREx_ControlVoltageScaling+0xd6>
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d1f3      	bne.n	80033ae <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d101      	bne.n	80033d0 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 80033cc:	2303      	movs	r3, #3
 80033ce:	e000      	b.n	80033d2 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 80033d0:	2300      	movs	r3, #0
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	3714      	adds	r7, #20
 80033d6:	46bd      	mov	sp, r7
 80033d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033dc:	4770      	bx	lr
 80033de:	bf00      	nop
 80033e0:	46020800 	.word	0x46020800
 80033e4:	20000004 	.word	0x20000004
 80033e8:	10624dd3 	.word	0x10624dd3

080033ec <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80033ec:	b480      	push	{r7}
 80033ee:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 80033f0:	4b04      	ldr	r3, [pc, #16]	@ (8003404 <HAL_PWREx_GetVoltageRange+0x18>)
 80033f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033f4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	46bd      	mov	sp, r7
 80033fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003400:	4770      	bx	lr
 8003402:	bf00      	nop
 8003404:	46020800 	.word	0x46020800

08003408 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8003408:	b480      	push	{r7}
 800340a:	b085      	sub	sp, #20
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8003410:	4b22      	ldr	r3, [pc, #136]	@ (800349c <HAL_PWREx_ConfigSupply+0x94>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a22      	ldr	r2, [pc, #136]	@ (80034a0 <HAL_PWREx_ConfigSupply+0x98>)
 8003416:	fba2 2303 	umull	r2, r3, r2, r3
 800341a:	099b      	lsrs	r3, r3, #6
 800341c:	2232      	movs	r2, #50	@ 0x32
 800341e:	fb02 f303 	mul.w	r3, r2, r3
 8003422:	4a1f      	ldr	r2, [pc, #124]	@ (80034a0 <HAL_PWREx_ConfigSupply+0x98>)
 8003424:	fba2 2303 	umull	r2, r3, r2, r3
 8003428:	099b      	lsrs	r3, r3, #6
 800342a:	3301      	adds	r3, #1
 800342c:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d113      	bne.n	800345c <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8003434:	4b1b      	ldr	r3, [pc, #108]	@ (80034a4 <HAL_PWREx_ConfigSupply+0x9c>)
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	4a1a      	ldr	r2, [pc, #104]	@ (80034a4 <HAL_PWREx_ConfigSupply+0x9c>)
 800343a:	f023 0302 	bic.w	r3, r3, #2
 800343e:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003440:	e002      	b.n	8003448 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	3b01      	subs	r3, #1
 8003446:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003448:	4b16      	ldr	r3, [pc, #88]	@ (80034a4 <HAL_PWREx_ConfigSupply+0x9c>)
 800344a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800344c:	f003 0302 	and.w	r3, r3, #2
 8003450:	2b02      	cmp	r3, #2
 8003452:	d116      	bne.n	8003482 <HAL_PWREx_ConfigSupply+0x7a>
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d1f3      	bne.n	8003442 <HAL_PWREx_ConfigSupply+0x3a>
 800345a:	e012      	b.n	8003482 <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 800345c:	4b11      	ldr	r3, [pc, #68]	@ (80034a4 <HAL_PWREx_ConfigSupply+0x9c>)
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	4a10      	ldr	r2, [pc, #64]	@ (80034a4 <HAL_PWREx_ConfigSupply+0x9c>)
 8003462:	f043 0302 	orr.w	r3, r3, #2
 8003466:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003468:	e002      	b.n	8003470 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	3b01      	subs	r3, #1
 800346e:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003470:	4b0c      	ldr	r3, [pc, #48]	@ (80034a4 <HAL_PWREx_ConfigSupply+0x9c>)
 8003472:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003474:	f003 0302 	and.w	r3, r3, #2
 8003478:	2b00      	cmp	r3, #0
 800347a:	d102      	bne.n	8003482 <HAL_PWREx_ConfigSupply+0x7a>
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d1f3      	bne.n	800346a <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d101      	bne.n	800348c <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 8003488:	2303      	movs	r3, #3
 800348a:	e000      	b.n	800348e <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 800348c:	2300      	movs	r3, #0
}
 800348e:	4618      	mov	r0, r3
 8003490:	3714      	adds	r7, #20
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr
 800349a:	bf00      	nop
 800349c:	20000004 	.word	0x20000004
 80034a0:	10624dd3 	.word	0x10624dd3
 80034a4:	46020800 	.word	0x46020800

080034a8 <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80034a8:	b480      	push	{r7}
 80034aa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 80034ac:	4b05      	ldr	r3, [pc, #20]	@ (80034c4 <HAL_PWREx_EnableVddIO2+0x1c>)
 80034ae:	691b      	ldr	r3, [r3, #16]
 80034b0:	4a04      	ldr	r2, [pc, #16]	@ (80034c4 <HAL_PWREx_EnableVddIO2+0x1c>)
 80034b2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80034b6:	6113      	str	r3, [r2, #16]
}
 80034b8:	bf00      	nop
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr
 80034c2:	bf00      	nop
 80034c4:	46020800 	.word	0x46020800

080034c8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b08e      	sub	sp, #56	@ 0x38
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 80034d0:	2300      	movs	r3, #0
 80034d2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d102      	bne.n	80034e2 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80034dc:	2301      	movs	r3, #1
 80034de:	f000 bec8 	b.w	8004272 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80034e2:	4b99      	ldr	r3, [pc, #612]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 80034e4:	69db      	ldr	r3, [r3, #28]
 80034e6:	f003 030c 	and.w	r3, r3, #12
 80034ea:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80034ec:	4b96      	ldr	r3, [pc, #600]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 80034ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034f0:	f003 0303 	and.w	r3, r3, #3
 80034f4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 0310 	and.w	r3, r3, #16
 80034fe:	2b00      	cmp	r3, #0
 8003500:	f000 816c 	beq.w	80037dc <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003506:	2b00      	cmp	r3, #0
 8003508:	d007      	beq.n	800351a <HAL_RCC_OscConfig+0x52>
 800350a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800350c:	2b0c      	cmp	r3, #12
 800350e:	f040 80de 	bne.w	80036ce <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003512:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003514:	2b01      	cmp	r3, #1
 8003516:	f040 80da 	bne.w	80036ce <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	69db      	ldr	r3, [r3, #28]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d102      	bne.n	8003528 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	f000 bea5 	b.w	8004272 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800352c:	4b86      	ldr	r3, [pc, #536]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003534:	2b00      	cmp	r3, #0
 8003536:	d004      	beq.n	8003542 <HAL_RCC_OscConfig+0x7a>
 8003538:	4b83      	ldr	r3, [pc, #524]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003540:	e005      	b.n	800354e <HAL_RCC_OscConfig+0x86>
 8003542:	4b81      	ldr	r3, [pc, #516]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 8003544:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003548:	041b      	lsls	r3, r3, #16
 800354a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800354e:	4293      	cmp	r3, r2
 8003550:	d255      	bcs.n	80035fe <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003554:	2b00      	cmp	r3, #0
 8003556:	d10a      	bne.n	800356e <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800355c:	4618      	mov	r0, r3
 800355e:	f001 f9d9 	bl	8004914 <RCC_SetFlashLatencyFromMSIRange>
 8003562:	4603      	mov	r3, r0
 8003564:	2b00      	cmp	r3, #0
 8003566:	d002      	beq.n	800356e <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	f000 be82 	b.w	8004272 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800356e:	4b76      	ldr	r3, [pc, #472]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	4a75      	ldr	r2, [pc, #468]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 8003574:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003578:	6093      	str	r3, [r2, #8]
 800357a:	4b73      	ldr	r3, [pc, #460]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 800357c:	689b      	ldr	r3, [r3, #8]
 800357e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003586:	4970      	ldr	r1, [pc, #448]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 8003588:	4313      	orrs	r3, r2
 800358a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003590:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003594:	d309      	bcc.n	80035aa <HAL_RCC_OscConfig+0xe2>
 8003596:	4b6c      	ldr	r3, [pc, #432]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 8003598:	68db      	ldr	r3, [r3, #12]
 800359a:	f023 021f 	bic.w	r2, r3, #31
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6a1b      	ldr	r3, [r3, #32]
 80035a2:	4969      	ldr	r1, [pc, #420]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 80035a4:	4313      	orrs	r3, r2
 80035a6:	60cb      	str	r3, [r1, #12]
 80035a8:	e07e      	b.n	80036a8 <HAL_RCC_OscConfig+0x1e0>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	da0a      	bge.n	80035c8 <HAL_RCC_OscConfig+0x100>
 80035b2:	4b65      	ldr	r3, [pc, #404]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 80035b4:	68db      	ldr	r3, [r3, #12]
 80035b6:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6a1b      	ldr	r3, [r3, #32]
 80035be:	015b      	lsls	r3, r3, #5
 80035c0:	4961      	ldr	r1, [pc, #388]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 80035c2:	4313      	orrs	r3, r2
 80035c4:	60cb      	str	r3, [r1, #12]
 80035c6:	e06f      	b.n	80036a8 <HAL_RCC_OscConfig+0x1e0>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035d0:	d30a      	bcc.n	80035e8 <HAL_RCC_OscConfig+0x120>
 80035d2:	4b5d      	ldr	r3, [pc, #372]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 80035d4:	68db      	ldr	r3, [r3, #12]
 80035d6:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6a1b      	ldr	r3, [r3, #32]
 80035de:	029b      	lsls	r3, r3, #10
 80035e0:	4959      	ldr	r1, [pc, #356]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 80035e2:	4313      	orrs	r3, r2
 80035e4:	60cb      	str	r3, [r1, #12]
 80035e6:	e05f      	b.n	80036a8 <HAL_RCC_OscConfig+0x1e0>
 80035e8:	4b57      	ldr	r3, [pc, #348]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6a1b      	ldr	r3, [r3, #32]
 80035f4:	03db      	lsls	r3, r3, #15
 80035f6:	4954      	ldr	r1, [pc, #336]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 80035f8:	4313      	orrs	r3, r2
 80035fa:	60cb      	str	r3, [r1, #12]
 80035fc:	e054      	b.n	80036a8 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80035fe:	4b52      	ldr	r3, [pc, #328]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	4a51      	ldr	r2, [pc, #324]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 8003604:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003608:	6093      	str	r3, [r2, #8]
 800360a:	4b4f      	ldr	r3, [pc, #316]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003616:	494c      	ldr	r1, [pc, #304]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 8003618:	4313      	orrs	r3, r2
 800361a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003620:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003624:	d309      	bcc.n	800363a <HAL_RCC_OscConfig+0x172>
 8003626:	4b48      	ldr	r3, [pc, #288]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 8003628:	68db      	ldr	r3, [r3, #12]
 800362a:	f023 021f 	bic.w	r2, r3, #31
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6a1b      	ldr	r3, [r3, #32]
 8003632:	4945      	ldr	r1, [pc, #276]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 8003634:	4313      	orrs	r3, r2
 8003636:	60cb      	str	r3, [r1, #12]
 8003638:	e028      	b.n	800368c <HAL_RCC_OscConfig+0x1c4>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800363e:	2b00      	cmp	r3, #0
 8003640:	da0a      	bge.n	8003658 <HAL_RCC_OscConfig+0x190>
 8003642:	4b41      	ldr	r3, [pc, #260]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 8003644:	68db      	ldr	r3, [r3, #12]
 8003646:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6a1b      	ldr	r3, [r3, #32]
 800364e:	015b      	lsls	r3, r3, #5
 8003650:	493d      	ldr	r1, [pc, #244]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 8003652:	4313      	orrs	r3, r2
 8003654:	60cb      	str	r3, [r1, #12]
 8003656:	e019      	b.n	800368c <HAL_RCC_OscConfig+0x1c4>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800365c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003660:	d30a      	bcc.n	8003678 <HAL_RCC_OscConfig+0x1b0>
 8003662:	4b39      	ldr	r3, [pc, #228]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 8003664:	68db      	ldr	r3, [r3, #12]
 8003666:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6a1b      	ldr	r3, [r3, #32]
 800366e:	029b      	lsls	r3, r3, #10
 8003670:	4935      	ldr	r1, [pc, #212]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 8003672:	4313      	orrs	r3, r2
 8003674:	60cb      	str	r3, [r1, #12]
 8003676:	e009      	b.n	800368c <HAL_RCC_OscConfig+0x1c4>
 8003678:	4b33      	ldr	r3, [pc, #204]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 800367a:	68db      	ldr	r3, [r3, #12]
 800367c:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6a1b      	ldr	r3, [r3, #32]
 8003684:	03db      	lsls	r3, r3, #15
 8003686:	4930      	ldr	r1, [pc, #192]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 8003688:	4313      	orrs	r3, r2
 800368a:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800368c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800368e:	2b00      	cmp	r3, #0
 8003690:	d10a      	bne.n	80036a8 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003696:	4618      	mov	r0, r3
 8003698:	f001 f93c 	bl	8004914 <RCC_SetFlashLatencyFromMSIRange>
 800369c:	4603      	mov	r3, r0
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d002      	beq.n	80036a8 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	f000 bde5 	b.w	8004272 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 80036a8:	f001 f8de 	bl	8004868 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80036ac:	4b27      	ldr	r3, [pc, #156]	@ (800374c <HAL_RCC_OscConfig+0x284>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4618      	mov	r0, r3
 80036b2:	f7fe fbe3 	bl	8001e7c <HAL_InitTick>
 80036b6:	4603      	mov	r3, r0
 80036b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 80036bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	f000 808a 	beq.w	80037da <HAL_RCC_OscConfig+0x312>
        {
          return status;
 80036c6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80036ca:	f000 bdd2 	b.w	8004272 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	69db      	ldr	r3, [r3, #28]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d066      	beq.n	80037a4 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 80036d6:	4b1c      	ldr	r3, [pc, #112]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a1b      	ldr	r2, [pc, #108]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 80036dc:	f043 0301 	orr.w	r3, r3, #1
 80036e0:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80036e2:	f7fe fc41 	bl	8001f68 <HAL_GetTick>
 80036e6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80036e8:	e009      	b.n	80036fe <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80036ea:	f7fe fc3d 	bl	8001f68 <HAL_GetTick>
 80036ee:	4602      	mov	r2, r0
 80036f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036f2:	1ad3      	subs	r3, r2, r3
 80036f4:	2b02      	cmp	r3, #2
 80036f6:	d902      	bls.n	80036fe <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 80036f8:	2303      	movs	r3, #3
 80036fa:	f000 bdba 	b.w	8004272 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80036fe:	4b12      	ldr	r3, [pc, #72]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0304 	and.w	r3, r3, #4
 8003706:	2b00      	cmp	r3, #0
 8003708:	d0ef      	beq.n	80036ea <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800370a:	4b0f      	ldr	r3, [pc, #60]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	4a0e      	ldr	r2, [pc, #56]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 8003710:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003714:	6093      	str	r3, [r2, #8]
 8003716:	4b0c      	ldr	r3, [pc, #48]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003722:	4909      	ldr	r1, [pc, #36]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 8003724:	4313      	orrs	r3, r2
 8003726:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800372c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003730:	d30e      	bcc.n	8003750 <HAL_RCC_OscConfig+0x288>
 8003732:	4b05      	ldr	r3, [pc, #20]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 8003734:	68db      	ldr	r3, [r3, #12]
 8003736:	f023 021f 	bic.w	r2, r3, #31
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6a1b      	ldr	r3, [r3, #32]
 800373e:	4902      	ldr	r1, [pc, #8]	@ (8003748 <HAL_RCC_OscConfig+0x280>)
 8003740:	4313      	orrs	r3, r2
 8003742:	60cb      	str	r3, [r1, #12]
 8003744:	e04a      	b.n	80037dc <HAL_RCC_OscConfig+0x314>
 8003746:	bf00      	nop
 8003748:	46020c00 	.word	0x46020c00
 800374c:	20000008 	.word	0x20000008
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003754:	2b00      	cmp	r3, #0
 8003756:	da0a      	bge.n	800376e <HAL_RCC_OscConfig+0x2a6>
 8003758:	4b98      	ldr	r3, [pc, #608]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 800375a:	68db      	ldr	r3, [r3, #12]
 800375c:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6a1b      	ldr	r3, [r3, #32]
 8003764:	015b      	lsls	r3, r3, #5
 8003766:	4995      	ldr	r1, [pc, #596]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 8003768:	4313      	orrs	r3, r2
 800376a:	60cb      	str	r3, [r1, #12]
 800376c:	e036      	b.n	80037dc <HAL_RCC_OscConfig+0x314>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003772:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003776:	d30a      	bcc.n	800378e <HAL_RCC_OscConfig+0x2c6>
 8003778:	4b90      	ldr	r3, [pc, #576]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6a1b      	ldr	r3, [r3, #32]
 8003784:	029b      	lsls	r3, r3, #10
 8003786:	498d      	ldr	r1, [pc, #564]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 8003788:	4313      	orrs	r3, r2
 800378a:	60cb      	str	r3, [r1, #12]
 800378c:	e026      	b.n	80037dc <HAL_RCC_OscConfig+0x314>
 800378e:	4b8b      	ldr	r3, [pc, #556]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 8003790:	68db      	ldr	r3, [r3, #12]
 8003792:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6a1b      	ldr	r3, [r3, #32]
 800379a:	03db      	lsls	r3, r3, #15
 800379c:	4987      	ldr	r1, [pc, #540]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 800379e:	4313      	orrs	r3, r2
 80037a0:	60cb      	str	r3, [r1, #12]
 80037a2:	e01b      	b.n	80037dc <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 80037a4:	4b85      	ldr	r3, [pc, #532]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a84      	ldr	r2, [pc, #528]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 80037aa:	f023 0301 	bic.w	r3, r3, #1
 80037ae:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80037b0:	f7fe fbda 	bl	8001f68 <HAL_GetTick>
 80037b4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80037b6:	e009      	b.n	80037cc <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80037b8:	f7fe fbd6 	bl	8001f68 <HAL_GetTick>
 80037bc:	4602      	mov	r2, r0
 80037be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037c0:	1ad3      	subs	r3, r2, r3
 80037c2:	2b02      	cmp	r3, #2
 80037c4:	d902      	bls.n	80037cc <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 80037c6:	2303      	movs	r3, #3
 80037c8:	f000 bd53 	b.w	8004272 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80037cc:	4b7b      	ldr	r3, [pc, #492]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f003 0304 	and.w	r3, r3, #4
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d1ef      	bne.n	80037b8 <HAL_RCC_OscConfig+0x2f0>
 80037d8:	e000      	b.n	80037dc <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80037da:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f003 0301 	and.w	r3, r3, #1
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	f000 808b 	beq.w	8003900 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80037ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037ec:	2b08      	cmp	r3, #8
 80037ee:	d005      	beq.n	80037fc <HAL_RCC_OscConfig+0x334>
 80037f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037f2:	2b0c      	cmp	r3, #12
 80037f4:	d109      	bne.n	800380a <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80037f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037f8:	2b03      	cmp	r3, #3
 80037fa:	d106      	bne.n	800380a <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d17d      	bne.n	8003900 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	f000 bd34 	b.w	8004272 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003812:	d106      	bne.n	8003822 <HAL_RCC_OscConfig+0x35a>
 8003814:	4b69      	ldr	r3, [pc, #420]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a68      	ldr	r2, [pc, #416]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 800381a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800381e:	6013      	str	r3, [r2, #0]
 8003820:	e041      	b.n	80038a6 <HAL_RCC_OscConfig+0x3de>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800382a:	d112      	bne.n	8003852 <HAL_RCC_OscConfig+0x38a>
 800382c:	4b63      	ldr	r3, [pc, #396]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a62      	ldr	r2, [pc, #392]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 8003832:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003836:	6013      	str	r3, [r2, #0]
 8003838:	4b60      	ldr	r3, [pc, #384]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a5f      	ldr	r2, [pc, #380]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 800383e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003842:	6013      	str	r3, [r2, #0]
 8003844:	4b5d      	ldr	r3, [pc, #372]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a5c      	ldr	r2, [pc, #368]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 800384a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800384e:	6013      	str	r3, [r2, #0]
 8003850:	e029      	b.n	80038a6 <HAL_RCC_OscConfig+0x3de>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800385a:	d112      	bne.n	8003882 <HAL_RCC_OscConfig+0x3ba>
 800385c:	4b57      	ldr	r3, [pc, #348]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a56      	ldr	r2, [pc, #344]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 8003862:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003866:	6013      	str	r3, [r2, #0]
 8003868:	4b54      	ldr	r3, [pc, #336]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a53      	ldr	r2, [pc, #332]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 800386e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003872:	6013      	str	r3, [r2, #0]
 8003874:	4b51      	ldr	r3, [pc, #324]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a50      	ldr	r2, [pc, #320]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 800387a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800387e:	6013      	str	r3, [r2, #0]
 8003880:	e011      	b.n	80038a6 <HAL_RCC_OscConfig+0x3de>
 8003882:	4b4e      	ldr	r3, [pc, #312]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4a4d      	ldr	r2, [pc, #308]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 8003888:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800388c:	6013      	str	r3, [r2, #0]
 800388e:	4b4b      	ldr	r3, [pc, #300]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a4a      	ldr	r2, [pc, #296]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 8003894:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003898:	6013      	str	r3, [r2, #0]
 800389a:	4b48      	ldr	r3, [pc, #288]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a47      	ldr	r2, [pc, #284]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 80038a0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80038a4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d014      	beq.n	80038d8 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 80038ae:	f7fe fb5b 	bl	8001f68 <HAL_GetTick>
 80038b2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038b4:	e009      	b.n	80038ca <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038b6:	f7fe fb57 	bl	8001f68 <HAL_GetTick>
 80038ba:	4602      	mov	r2, r0
 80038bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038be:	1ad3      	subs	r3, r2, r3
 80038c0:	2b64      	cmp	r3, #100	@ 0x64
 80038c2:	d902      	bls.n	80038ca <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 80038c4:	2303      	movs	r3, #3
 80038c6:	f000 bcd4 	b.w	8004272 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038ca:	4b3c      	ldr	r3, [pc, #240]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d0ef      	beq.n	80038b6 <HAL_RCC_OscConfig+0x3ee>
 80038d6:	e013      	b.n	8003900 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 80038d8:	f7fe fb46 	bl	8001f68 <HAL_GetTick>
 80038dc:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80038de:	e009      	b.n	80038f4 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038e0:	f7fe fb42 	bl	8001f68 <HAL_GetTick>
 80038e4:	4602      	mov	r2, r0
 80038e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038e8:	1ad3      	subs	r3, r2, r3
 80038ea:	2b64      	cmp	r3, #100	@ 0x64
 80038ec:	d902      	bls.n	80038f4 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80038ee:	2303      	movs	r3, #3
 80038f0:	f000 bcbf 	b.w	8004272 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80038f4:	4b31      	ldr	r3, [pc, #196]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d1ef      	bne.n	80038e0 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f003 0302 	and.w	r3, r3, #2
 8003908:	2b00      	cmp	r3, #0
 800390a:	d05f      	beq.n	80039cc <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800390c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800390e:	2b04      	cmp	r3, #4
 8003910:	d005      	beq.n	800391e <HAL_RCC_OscConfig+0x456>
 8003912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003914:	2b0c      	cmp	r3, #12
 8003916:	d114      	bne.n	8003942 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800391a:	2b02      	cmp	r3, #2
 800391c:	d111      	bne.n	8003942 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	68db      	ldr	r3, [r3, #12]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d102      	bne.n	800392c <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	f000 bca3 	b.w	8004272 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800392c:	4b23      	ldr	r3, [pc, #140]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 800392e:	691b      	ldr	r3, [r3, #16]
 8003930:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	691b      	ldr	r3, [r3, #16]
 8003938:	041b      	lsls	r3, r3, #16
 800393a:	4920      	ldr	r1, [pc, #128]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 800393c:	4313      	orrs	r3, r2
 800393e:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003940:	e044      	b.n	80039cc <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	68db      	ldr	r3, [r3, #12]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d024      	beq.n	8003994 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 800394a:	4b1c      	ldr	r3, [pc, #112]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a1b      	ldr	r2, [pc, #108]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 8003950:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003954:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003956:	f7fe fb07 	bl	8001f68 <HAL_GetTick>
 800395a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800395c:	e009      	b.n	8003972 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800395e:	f7fe fb03 	bl	8001f68 <HAL_GetTick>
 8003962:	4602      	mov	r2, r0
 8003964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003966:	1ad3      	subs	r3, r2, r3
 8003968:	2b02      	cmp	r3, #2
 800396a:	d902      	bls.n	8003972 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800396c:	2303      	movs	r3, #3
 800396e:	f000 bc80 	b.w	8004272 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003972:	4b12      	ldr	r3, [pc, #72]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800397a:	2b00      	cmp	r3, #0
 800397c:	d0ef      	beq.n	800395e <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800397e:	4b0f      	ldr	r3, [pc, #60]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 8003980:	691b      	ldr	r3, [r3, #16]
 8003982:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	691b      	ldr	r3, [r3, #16]
 800398a:	041b      	lsls	r3, r3, #16
 800398c:	490b      	ldr	r1, [pc, #44]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 800398e:	4313      	orrs	r3, r2
 8003990:	610b      	str	r3, [r1, #16]
 8003992:	e01b      	b.n	80039cc <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8003994:	4b09      	ldr	r3, [pc, #36]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a08      	ldr	r2, [pc, #32]	@ (80039bc <HAL_RCC_OscConfig+0x4f4>)
 800399a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800399e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80039a0:	f7fe fae2 	bl	8001f68 <HAL_GetTick>
 80039a4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80039a6:	e00b      	b.n	80039c0 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039a8:	f7fe fade 	bl	8001f68 <HAL_GetTick>
 80039ac:	4602      	mov	r2, r0
 80039ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	2b02      	cmp	r3, #2
 80039b4:	d904      	bls.n	80039c0 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 80039b6:	2303      	movs	r3, #3
 80039b8:	f000 bc5b 	b.w	8004272 <HAL_RCC_OscConfig+0xdaa>
 80039bc:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80039c0:	4baf      	ldr	r3, [pc, #700]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d1ed      	bne.n	80039a8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f003 0308 	and.w	r3, r3, #8
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	f000 80c8 	beq.w	8003b6a <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 80039da:	2300      	movs	r3, #0
 80039dc:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039e0:	4ba7      	ldr	r3, [pc, #668]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 80039e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039e6:	f003 0304 	and.w	r3, r3, #4
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d111      	bne.n	8003a12 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039ee:	4ba4      	ldr	r3, [pc, #656]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 80039f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039f4:	4aa2      	ldr	r2, [pc, #648]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 80039f6:	f043 0304 	orr.w	r3, r3, #4
 80039fa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80039fe:	4ba0      	ldr	r3, [pc, #640]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 8003a00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a04:	f003 0304 	and.w	r3, r3, #4
 8003a08:	617b      	str	r3, [r7, #20]
 8003a0a:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003a12:	4b9c      	ldr	r3, [pc, #624]	@ (8003c84 <HAL_RCC_OscConfig+0x7bc>)
 8003a14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a16:	f003 0301 	and.w	r3, r3, #1
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d119      	bne.n	8003a52 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8003a1e:	4b99      	ldr	r3, [pc, #612]	@ (8003c84 <HAL_RCC_OscConfig+0x7bc>)
 8003a20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a22:	4a98      	ldr	r2, [pc, #608]	@ (8003c84 <HAL_RCC_OscConfig+0x7bc>)
 8003a24:	f043 0301 	orr.w	r3, r3, #1
 8003a28:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a2a:	f7fe fa9d 	bl	8001f68 <HAL_GetTick>
 8003a2e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003a30:	e009      	b.n	8003a46 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a32:	f7fe fa99 	bl	8001f68 <HAL_GetTick>
 8003a36:	4602      	mov	r2, r0
 8003a38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a3a:	1ad3      	subs	r3, r2, r3
 8003a3c:	2b02      	cmp	r3, #2
 8003a3e:	d902      	bls.n	8003a46 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8003a40:	2303      	movs	r3, #3
 8003a42:	f000 bc16 	b.w	8004272 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003a46:	4b8f      	ldr	r3, [pc, #572]	@ (8003c84 <HAL_RCC_OscConfig+0x7bc>)
 8003a48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a4a:	f003 0301 	and.w	r3, r3, #1
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d0ef      	beq.n	8003a32 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	695b      	ldr	r3, [r3, #20]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d05f      	beq.n	8003b1a <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8003a5a:	4b89      	ldr	r3, [pc, #548]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 8003a5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a60:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	699a      	ldr	r2, [r3, #24]
 8003a66:	6a3b      	ldr	r3, [r7, #32]
 8003a68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d037      	beq.n	8003ae0 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8003a70:	6a3b      	ldr	r3, [r7, #32]
 8003a72:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d006      	beq.n	8003a88 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8003a7a:	6a3b      	ldr	r3, [r7, #32]
 8003a7c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d101      	bne.n	8003a88 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e3f4      	b.n	8004272 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8003a88:	6a3b      	ldr	r3, [r7, #32]
 8003a8a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d01b      	beq.n	8003aca <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 8003a92:	4b7b      	ldr	r3, [pc, #492]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 8003a94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a98:	4a79      	ldr	r2, [pc, #484]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 8003a9a:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8003a9e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 8003aa2:	f7fe fa61 	bl	8001f68 <HAL_GetTick>
 8003aa6:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003aa8:	e008      	b.n	8003abc <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003aaa:	f7fe fa5d 	bl	8001f68 <HAL_GetTick>
 8003aae:	4602      	mov	r2, r0
 8003ab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ab2:	1ad3      	subs	r3, r2, r3
 8003ab4:	2b05      	cmp	r3, #5
 8003ab6:	d901      	bls.n	8003abc <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8003ab8:	2303      	movs	r3, #3
 8003aba:	e3da      	b.n	8004272 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003abc:	4b70      	ldr	r3, [pc, #448]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 8003abe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ac2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d1ef      	bne.n	8003aaa <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8003aca:	4b6d      	ldr	r3, [pc, #436]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 8003acc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ad0:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	699b      	ldr	r3, [r3, #24]
 8003ad8:	4969      	ldr	r1, [pc, #420]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 8003ada:	4313      	orrs	r3, r2
 8003adc:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8003ae0:	4b67      	ldr	r3, [pc, #412]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 8003ae2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ae6:	4a66      	ldr	r2, [pc, #408]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 8003ae8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003aec:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8003af0:	f7fe fa3a 	bl	8001f68 <HAL_GetTick>
 8003af4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003af6:	e008      	b.n	8003b0a <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003af8:	f7fe fa36 	bl	8001f68 <HAL_GetTick>
 8003afc:	4602      	mov	r2, r0
 8003afe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b00:	1ad3      	subs	r3, r2, r3
 8003b02:	2b05      	cmp	r3, #5
 8003b04:	d901      	bls.n	8003b0a <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8003b06:	2303      	movs	r3, #3
 8003b08:	e3b3      	b.n	8004272 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003b0a:	4b5d      	ldr	r3, [pc, #372]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 8003b0c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003b10:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d0ef      	beq.n	8003af8 <HAL_RCC_OscConfig+0x630>
 8003b18:	e01b      	b.n	8003b52 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8003b1a:	4b59      	ldr	r3, [pc, #356]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 8003b1c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003b20:	4a57      	ldr	r2, [pc, #348]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 8003b22:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8003b26:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8003b2a:	f7fe fa1d 	bl	8001f68 <HAL_GetTick>
 8003b2e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003b30:	e008      	b.n	8003b44 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b32:	f7fe fa19 	bl	8001f68 <HAL_GetTick>
 8003b36:	4602      	mov	r2, r0
 8003b38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b3a:	1ad3      	subs	r3, r2, r3
 8003b3c:	2b05      	cmp	r3, #5
 8003b3e:	d901      	bls.n	8003b44 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8003b40:	2303      	movs	r3, #3
 8003b42:	e396      	b.n	8004272 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003b44:	4b4e      	ldr	r3, [pc, #312]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 8003b46:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003b4a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d1ef      	bne.n	8003b32 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003b52:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8003b56:	2b01      	cmp	r3, #1
 8003b58:	d107      	bne.n	8003b6a <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b5a:	4b49      	ldr	r3, [pc, #292]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 8003b5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b60:	4a47      	ldr	r2, [pc, #284]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 8003b62:	f023 0304 	bic.w	r3, r3, #4
 8003b66:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 0304 	and.w	r3, r3, #4
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	f000 8111 	beq.w	8003d9a <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b7e:	4b40      	ldr	r3, [pc, #256]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 8003b80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b84:	f003 0304 	and.w	r3, r3, #4
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d111      	bne.n	8003bb0 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b8c:	4b3c      	ldr	r3, [pc, #240]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 8003b8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b92:	4a3b      	ldr	r2, [pc, #236]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 8003b94:	f043 0304 	orr.w	r3, r3, #4
 8003b98:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8003b9c:	4b38      	ldr	r3, [pc, #224]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 8003b9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ba2:	f003 0304 	and.w	r3, r3, #4
 8003ba6:	613b      	str	r3, [r7, #16]
 8003ba8:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8003baa:	2301      	movs	r3, #1
 8003bac:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003bb0:	4b34      	ldr	r3, [pc, #208]	@ (8003c84 <HAL_RCC_OscConfig+0x7bc>)
 8003bb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bb4:	f003 0301 	and.w	r3, r3, #1
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d118      	bne.n	8003bee <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8003bbc:	4b31      	ldr	r3, [pc, #196]	@ (8003c84 <HAL_RCC_OscConfig+0x7bc>)
 8003bbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bc0:	4a30      	ldr	r2, [pc, #192]	@ (8003c84 <HAL_RCC_OscConfig+0x7bc>)
 8003bc2:	f043 0301 	orr.w	r3, r3, #1
 8003bc6:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bc8:	f7fe f9ce 	bl	8001f68 <HAL_GetTick>
 8003bcc:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003bce:	e008      	b.n	8003be2 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bd0:	f7fe f9ca 	bl	8001f68 <HAL_GetTick>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bd8:	1ad3      	subs	r3, r2, r3
 8003bda:	2b02      	cmp	r3, #2
 8003bdc:	d901      	bls.n	8003be2 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8003bde:	2303      	movs	r3, #3
 8003be0:	e347      	b.n	8004272 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003be2:	4b28      	ldr	r3, [pc, #160]	@ (8003c84 <HAL_RCC_OscConfig+0x7bc>)
 8003be4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003be6:	f003 0301 	and.w	r3, r3, #1
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d0f0      	beq.n	8003bd0 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	f003 0301 	and.w	r3, r3, #1
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d01f      	beq.n	8003c3a <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	f003 0304 	and.w	r3, r3, #4
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d010      	beq.n	8003c28 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003c06:	4b1e      	ldr	r3, [pc, #120]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 8003c08:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003c0c:	4a1c      	ldr	r2, [pc, #112]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 8003c0e:	f043 0304 	orr.w	r3, r3, #4
 8003c12:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003c16:	4b1a      	ldr	r3, [pc, #104]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 8003c18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003c1c:	4a18      	ldr	r2, [pc, #96]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 8003c1e:	f043 0301 	orr.w	r3, r3, #1
 8003c22:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003c26:	e018      	b.n	8003c5a <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003c28:	4b15      	ldr	r3, [pc, #84]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 8003c2a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003c2e:	4a14      	ldr	r2, [pc, #80]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 8003c30:	f043 0301 	orr.w	r3, r3, #1
 8003c34:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003c38:	e00f      	b.n	8003c5a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003c3a:	4b11      	ldr	r3, [pc, #68]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 8003c3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003c40:	4a0f      	ldr	r2, [pc, #60]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 8003c42:	f023 0301 	bic.w	r3, r3, #1
 8003c46:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003c4a:	4b0d      	ldr	r3, [pc, #52]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 8003c4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003c50:	4a0b      	ldr	r2, [pc, #44]	@ (8003c80 <HAL_RCC_OscConfig+0x7b8>)
 8003c52:	f023 0304 	bic.w	r3, r3, #4
 8003c56:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d057      	beq.n	8003d12 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8003c62:	f7fe f981 	bl	8001f68 <HAL_GetTick>
 8003c66:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c68:	e00e      	b.n	8003c88 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c6a:	f7fe f97d 	bl	8001f68 <HAL_GetTick>
 8003c6e:	4602      	mov	r2, r0
 8003c70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c72:	1ad3      	subs	r3, r2, r3
 8003c74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d905      	bls.n	8003c88 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8003c7c:	2303      	movs	r3, #3
 8003c7e:	e2f8      	b.n	8004272 <HAL_RCC_OscConfig+0xdaa>
 8003c80:	46020c00 	.word	0x46020c00
 8003c84:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c88:	4b9c      	ldr	r3, [pc, #624]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003c8a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003c8e:	f003 0302 	and.w	r3, r3, #2
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d0e9      	beq.n	8003c6a <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d01b      	beq.n	8003cda <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003ca2:	4b96      	ldr	r3, [pc, #600]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003ca4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ca8:	4a94      	ldr	r2, [pc, #592]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003caa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003cae:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003cb2:	e00a      	b.n	8003cca <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cb4:	f7fe f958 	bl	8001f68 <HAL_GetTick>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cbc:	1ad3      	subs	r3, r2, r3
 8003cbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d901      	bls.n	8003cca <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8003cc6:	2303      	movs	r3, #3
 8003cc8:	e2d3      	b.n	8004272 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003cca:	4b8c      	ldr	r3, [pc, #560]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003ccc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003cd0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d0ed      	beq.n	8003cb4 <HAL_RCC_OscConfig+0x7ec>
 8003cd8:	e053      	b.n	8003d82 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003cda:	4b88      	ldr	r3, [pc, #544]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003cdc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ce0:	4a86      	ldr	r2, [pc, #536]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003ce2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ce6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003cea:	e00a      	b.n	8003d02 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cec:	f7fe f93c 	bl	8001f68 <HAL_GetTick>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cf4:	1ad3      	subs	r3, r2, r3
 8003cf6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d901      	bls.n	8003d02 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 8003cfe:	2303      	movs	r3, #3
 8003d00:	e2b7      	b.n	8004272 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003d02:	4b7e      	ldr	r3, [pc, #504]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003d04:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d1ed      	bne.n	8003cec <HAL_RCC_OscConfig+0x824>
 8003d10:	e037      	b.n	8003d82 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8003d12:	f7fe f929 	bl	8001f68 <HAL_GetTick>
 8003d16:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d18:	e00a      	b.n	8003d30 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d1a:	f7fe f925 	bl	8001f68 <HAL_GetTick>
 8003d1e:	4602      	mov	r2, r0
 8003d20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d22:	1ad3      	subs	r3, r2, r3
 8003d24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d901      	bls.n	8003d30 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8003d2c:	2303      	movs	r3, #3
 8003d2e:	e2a0      	b.n	8004272 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d30:	4b72      	ldr	r3, [pc, #456]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003d32:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d36:	f003 0302 	and.w	r3, r3, #2
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d1ed      	bne.n	8003d1a <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8003d3e:	4b6f      	ldr	r3, [pc, #444]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003d40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d01a      	beq.n	8003d82 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003d4c:	4b6b      	ldr	r3, [pc, #428]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003d4e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d52:	4a6a      	ldr	r2, [pc, #424]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003d54:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003d58:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003d5c:	e00a      	b.n	8003d74 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d5e:	f7fe f903 	bl	8001f68 <HAL_GetTick>
 8003d62:	4602      	mov	r2, r0
 8003d64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d66:	1ad3      	subs	r3, r2, r3
 8003d68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d901      	bls.n	8003d74 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8003d70:	2303      	movs	r3, #3
 8003d72:	e27e      	b.n	8004272 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003d74:	4b61      	ldr	r3, [pc, #388]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003d76:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d1ed      	bne.n	8003d5e <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003d82:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8003d86:	2b01      	cmp	r3, #1
 8003d88:	d107      	bne.n	8003d9a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d8a:	4b5c      	ldr	r3, [pc, #368]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003d8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d90:	4a5a      	ldr	r2, [pc, #360]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003d92:	f023 0304 	bic.w	r3, r3, #4
 8003d96:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f003 0320 	and.w	r3, r3, #32
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d036      	beq.n	8003e14 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d019      	beq.n	8003de2 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 8003dae:	4b53      	ldr	r3, [pc, #332]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a52      	ldr	r2, [pc, #328]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003db4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003db8:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8003dba:	f7fe f8d5 	bl	8001f68 <HAL_GetTick>
 8003dbe:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003dc0:	e008      	b.n	8003dd4 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003dc2:	f7fe f8d1 	bl	8001f68 <HAL_GetTick>
 8003dc6:	4602      	mov	r2, r0
 8003dc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dca:	1ad3      	subs	r3, r2, r3
 8003dcc:	2b02      	cmp	r3, #2
 8003dce:	d901      	bls.n	8003dd4 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8003dd0:	2303      	movs	r3, #3
 8003dd2:	e24e      	b.n	8004272 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003dd4:	4b49      	ldr	r3, [pc, #292]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d0f0      	beq.n	8003dc2 <HAL_RCC_OscConfig+0x8fa>
 8003de0:	e018      	b.n	8003e14 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8003de2:	4b46      	ldr	r3, [pc, #280]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4a45      	ldr	r2, [pc, #276]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003de8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003dec:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8003dee:	f7fe f8bb 	bl	8001f68 <HAL_GetTick>
 8003df2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003df4:	e008      	b.n	8003e08 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003df6:	f7fe f8b7 	bl	8001f68 <HAL_GetTick>
 8003dfa:	4602      	mov	r2, r0
 8003dfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dfe:	1ad3      	subs	r3, r2, r3
 8003e00:	2b02      	cmp	r3, #2
 8003e02:	d901      	bls.n	8003e08 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8003e04:	2303      	movs	r3, #3
 8003e06:	e234      	b.n	8004272 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003e08:	4b3c      	ldr	r3, [pc, #240]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d1f0      	bne.n	8003df6 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d036      	beq.n	8003e8e <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d019      	beq.n	8003e5c <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8003e28:	4b34      	ldr	r3, [pc, #208]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a33      	ldr	r2, [pc, #204]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003e2e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e32:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8003e34:	f7fe f898 	bl	8001f68 <HAL_GetTick>
 8003e38:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8003e3a:	e008      	b.n	8003e4e <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8003e3c:	f7fe f894 	bl	8001f68 <HAL_GetTick>
 8003e40:	4602      	mov	r2, r0
 8003e42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e44:	1ad3      	subs	r3, r2, r3
 8003e46:	2b02      	cmp	r3, #2
 8003e48:	d901      	bls.n	8003e4e <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 8003e4a:	2303      	movs	r3, #3
 8003e4c:	e211      	b.n	8004272 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8003e4e:	4b2b      	ldr	r3, [pc, #172]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d0f0      	beq.n	8003e3c <HAL_RCC_OscConfig+0x974>
 8003e5a:	e018      	b.n	8003e8e <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8003e5c:	4b27      	ldr	r3, [pc, #156]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a26      	ldr	r2, [pc, #152]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003e62:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003e66:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8003e68:	f7fe f87e 	bl	8001f68 <HAL_GetTick>
 8003e6c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8003e6e:	e008      	b.n	8003e82 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8003e70:	f7fe f87a 	bl	8001f68 <HAL_GetTick>
 8003e74:	4602      	mov	r2, r0
 8003e76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e78:	1ad3      	subs	r3, r2, r3
 8003e7a:	2b02      	cmp	r3, #2
 8003e7c:	d901      	bls.n	8003e82 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8003e7e:	2303      	movs	r3, #3
 8003e80:	e1f7      	b.n	8004272 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8003e82:	4b1e      	ldr	r3, [pc, #120]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d1f0      	bne.n	8003e70 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d07f      	beq.n	8003f9a <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d062      	beq.n	8003f68 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8003ea2:	4b16      	ldr	r3, [pc, #88]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	4a15      	ldr	r2, [pc, #84]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003ea8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003eac:	6093      	str	r3, [r2, #8]
 8003eae:	4b13      	ldr	r3, [pc, #76]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eba:	4910      	ldr	r1, [pc, #64]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ec4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003ec8:	d309      	bcc.n	8003ede <HAL_RCC_OscConfig+0xa16>
 8003eca:	4b0c      	ldr	r3, [pc, #48]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003ecc:	68db      	ldr	r3, [r3, #12]
 8003ece:	f023 021f 	bic.w	r2, r3, #31
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6a1b      	ldr	r3, [r3, #32]
 8003ed6:	4909      	ldr	r1, [pc, #36]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	60cb      	str	r3, [r1, #12]
 8003edc:	e02a      	b.n	8003f34 <HAL_RCC_OscConfig+0xa6c>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	da0c      	bge.n	8003f00 <HAL_RCC_OscConfig+0xa38>
 8003ee6:	4b05      	ldr	r3, [pc, #20]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003ee8:	68db      	ldr	r3, [r3, #12]
 8003eea:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6a1b      	ldr	r3, [r3, #32]
 8003ef2:	015b      	lsls	r3, r3, #5
 8003ef4:	4901      	ldr	r1, [pc, #4]	@ (8003efc <HAL_RCC_OscConfig+0xa34>)
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	60cb      	str	r3, [r1, #12]
 8003efa:	e01b      	b.n	8003f34 <HAL_RCC_OscConfig+0xa6c>
 8003efc:	46020c00 	.word	0x46020c00
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f08:	d30a      	bcc.n	8003f20 <HAL_RCC_OscConfig+0xa58>
 8003f0a:	4ba1      	ldr	r3, [pc, #644]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 8003f0c:	68db      	ldr	r3, [r3, #12]
 8003f0e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6a1b      	ldr	r3, [r3, #32]
 8003f16:	029b      	lsls	r3, r3, #10
 8003f18:	499d      	ldr	r1, [pc, #628]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	60cb      	str	r3, [r1, #12]
 8003f1e:	e009      	b.n	8003f34 <HAL_RCC_OscConfig+0xa6c>
 8003f20:	4b9b      	ldr	r3, [pc, #620]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 8003f22:	68db      	ldr	r3, [r3, #12]
 8003f24:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6a1b      	ldr	r3, [r3, #32]
 8003f2c:	03db      	lsls	r3, r3, #15
 8003f2e:	4998      	ldr	r1, [pc, #608]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 8003f30:	4313      	orrs	r3, r2
 8003f32:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8003f34:	4b96      	ldr	r3, [pc, #600]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a95      	ldr	r2, [pc, #596]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 8003f3a:	f043 0310 	orr.w	r3, r3, #16
 8003f3e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8003f40:	f7fe f812 	bl	8001f68 <HAL_GetTick>
 8003f44:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8003f46:	e008      	b.n	8003f5a <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8003f48:	f7fe f80e 	bl	8001f68 <HAL_GetTick>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f50:	1ad3      	subs	r3, r2, r3
 8003f52:	2b02      	cmp	r3, #2
 8003f54:	d901      	bls.n	8003f5a <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8003f56:	2303      	movs	r3, #3
 8003f58:	e18b      	b.n	8004272 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8003f5a:	4b8d      	ldr	r3, [pc, #564]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 0320 	and.w	r3, r3, #32
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d0f0      	beq.n	8003f48 <HAL_RCC_OscConfig+0xa80>
 8003f66:	e018      	b.n	8003f9a <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8003f68:	4b89      	ldr	r3, [pc, #548]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a88      	ldr	r2, [pc, #544]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 8003f6e:	f023 0310 	bic.w	r3, r3, #16
 8003f72:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8003f74:	f7fd fff8 	bl	8001f68 <HAL_GetTick>
 8003f78:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8003f7a:	e008      	b.n	8003f8e <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8003f7c:	f7fd fff4 	bl	8001f68 <HAL_GetTick>
 8003f80:	4602      	mov	r2, r0
 8003f82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	2b02      	cmp	r3, #2
 8003f88:	d901      	bls.n	8003f8e <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8003f8a:	2303      	movs	r3, #3
 8003f8c:	e171      	b.n	8004272 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8003f8e:	4b80      	ldr	r3, [pc, #512]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f003 0320 	and.w	r3, r3, #32
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d1f0      	bne.n	8003f7c <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	f000 8166 	beq.w	8004270 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003faa:	4b79      	ldr	r3, [pc, #484]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 8003fac:	69db      	ldr	r3, [r3, #28]
 8003fae:	f003 030c 	and.w	r3, r3, #12
 8003fb2:	2b0c      	cmp	r3, #12
 8003fb4:	f000 80f2 	beq.w	800419c <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fbc:	2b02      	cmp	r3, #2
 8003fbe:	f040 80c5 	bne.w	800414c <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8003fc2:	4b73      	ldr	r3, [pc, #460]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a72      	ldr	r2, [pc, #456]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 8003fc8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003fcc:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003fce:	f7fd ffcb 	bl	8001f68 <HAL_GetTick>
 8003fd2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003fd4:	e008      	b.n	8003fe8 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fd6:	f7fd ffc7 	bl	8001f68 <HAL_GetTick>
 8003fda:	4602      	mov	r2, r0
 8003fdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fde:	1ad3      	subs	r3, r2, r3
 8003fe0:	2b02      	cmp	r3, #2
 8003fe2:	d901      	bls.n	8003fe8 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8003fe4:	2303      	movs	r3, #3
 8003fe6:	e144      	b.n	8004272 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003fe8:	4b69      	ldr	r3, [pc, #420]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d1f0      	bne.n	8003fd6 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ff4:	4b66      	ldr	r3, [pc, #408]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 8003ff6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ffa:	f003 0304 	and.w	r3, r3, #4
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d111      	bne.n	8004026 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8004002:	4b63      	ldr	r3, [pc, #396]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 8004004:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004008:	4a61      	ldr	r2, [pc, #388]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 800400a:	f043 0304 	orr.w	r3, r3, #4
 800400e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004012:	4b5f      	ldr	r3, [pc, #380]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 8004014:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004018:	f003 0304 	and.w	r3, r3, #4
 800401c:	60fb      	str	r3, [r7, #12]
 800401e:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8004020:	2301      	movs	r3, #1
 8004022:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8004026:	4b5b      	ldr	r3, [pc, #364]	@ (8004194 <HAL_RCC_OscConfig+0xccc>)
 8004028:	68db      	ldr	r3, [r3, #12]
 800402a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800402e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004032:	d102      	bne.n	800403a <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8004034:	2301      	movs	r3, #1
 8004036:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 800403a:	4b56      	ldr	r3, [pc, #344]	@ (8004194 <HAL_RCC_OscConfig+0xccc>)
 800403c:	68db      	ldr	r3, [r3, #12]
 800403e:	4a55      	ldr	r2, [pc, #340]	@ (8004194 <HAL_RCC_OscConfig+0xccc>)
 8004040:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004044:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8004046:	4b52      	ldr	r3, [pc, #328]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 8004048:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800404a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800404e:	f023 0303 	bic.w	r3, r3, #3
 8004052:	687a      	ldr	r2, [r7, #4]
 8004054:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8004056:	687a      	ldr	r2, [r7, #4]
 8004058:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800405a:	3a01      	subs	r2, #1
 800405c:	0212      	lsls	r2, r2, #8
 800405e:	4311      	orrs	r1, r2
 8004060:	687a      	ldr	r2, [r7, #4]
 8004062:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004064:	430a      	orrs	r2, r1
 8004066:	494a      	ldr	r1, [pc, #296]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 8004068:	4313      	orrs	r3, r2
 800406a:	628b      	str	r3, [r1, #40]	@ 0x28
 800406c:	4b48      	ldr	r3, [pc, #288]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 800406e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004070:	4b49      	ldr	r3, [pc, #292]	@ (8004198 <HAL_RCC_OscConfig+0xcd0>)
 8004072:	4013      	ands	r3, r2
 8004074:	687a      	ldr	r2, [r7, #4]
 8004076:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004078:	3a01      	subs	r2, #1
 800407a:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800407e:	687a      	ldr	r2, [r7, #4]
 8004080:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004082:	3a01      	subs	r2, #1
 8004084:	0252      	lsls	r2, r2, #9
 8004086:	b292      	uxth	r2, r2
 8004088:	4311      	orrs	r1, r2
 800408a:	687a      	ldr	r2, [r7, #4]
 800408c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800408e:	3a01      	subs	r2, #1
 8004090:	0412      	lsls	r2, r2, #16
 8004092:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8004096:	4311      	orrs	r1, r2
 8004098:	687a      	ldr	r2, [r7, #4]
 800409a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800409c:	3a01      	subs	r2, #1
 800409e:	0612      	lsls	r2, r2, #24
 80040a0:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80040a4:	430a      	orrs	r2, r1
 80040a6:	493a      	ldr	r1, [pc, #232]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 80040a8:	4313      	orrs	r3, r2
 80040aa:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 80040ac:	4b38      	ldr	r3, [pc, #224]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 80040ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040b0:	4a37      	ldr	r2, [pc, #220]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 80040b2:	f023 0310 	bic.w	r3, r3, #16
 80040b6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040bc:	4a34      	ldr	r2, [pc, #208]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 80040be:	00db      	lsls	r3, r3, #3
 80040c0:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 80040c2:	4b33      	ldr	r3, [pc, #204]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 80040c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040c6:	4a32      	ldr	r2, [pc, #200]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 80040c8:	f043 0310 	orr.w	r3, r3, #16
 80040cc:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 80040ce:	4b30      	ldr	r3, [pc, #192]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 80040d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040d2:	f023 020c 	bic.w	r2, r3, #12
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040da:	492d      	ldr	r1, [pc, #180]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 80040dc:	4313      	orrs	r3, r2
 80040de:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 80040e0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80040e4:	2b01      	cmp	r3, #1
 80040e6:	d105      	bne.n	80040f4 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80040e8:	4b2a      	ldr	r3, [pc, #168]	@ (8004194 <HAL_RCC_OscConfig+0xccc>)
 80040ea:	68db      	ldr	r3, [r3, #12]
 80040ec:	4a29      	ldr	r2, [pc, #164]	@ (8004194 <HAL_RCC_OscConfig+0xccc>)
 80040ee:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80040f2:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 80040f4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80040f8:	2b01      	cmp	r3, #1
 80040fa:	d107      	bne.n	800410c <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 80040fc:	4b24      	ldr	r3, [pc, #144]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 80040fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004102:	4a23      	ldr	r2, [pc, #140]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 8004104:	f023 0304 	bic.w	r3, r3, #4
 8004108:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 800410c:	4b20      	ldr	r3, [pc, #128]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a1f      	ldr	r2, [pc, #124]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 8004112:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004116:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004118:	f7fd ff26 	bl	8001f68 <HAL_GetTick>
 800411c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800411e:	e008      	b.n	8004132 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004120:	f7fd ff22 	bl	8001f68 <HAL_GetTick>
 8004124:	4602      	mov	r2, r0
 8004126:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004128:	1ad3      	subs	r3, r2, r3
 800412a:	2b02      	cmp	r3, #2
 800412c:	d901      	bls.n	8004132 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 800412e:	2303      	movs	r3, #3
 8004130:	e09f      	b.n	8004272 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004132:	4b17      	ldr	r3, [pc, #92]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800413a:	2b00      	cmp	r3, #0
 800413c:	d0f0      	beq.n	8004120 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800413e:	4b14      	ldr	r3, [pc, #80]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 8004140:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004142:	4a13      	ldr	r2, [pc, #76]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 8004144:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004148:	6293      	str	r3, [r2, #40]	@ 0x28
 800414a:	e091      	b.n	8004270 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 800414c:	4b10      	ldr	r3, [pc, #64]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a0f      	ldr	r2, [pc, #60]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 8004152:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004156:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004158:	f7fd ff06 	bl	8001f68 <HAL_GetTick>
 800415c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800415e:	e008      	b.n	8004172 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004160:	f7fd ff02 	bl	8001f68 <HAL_GetTick>
 8004164:	4602      	mov	r2, r0
 8004166:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004168:	1ad3      	subs	r3, r2, r3
 800416a:	2b02      	cmp	r3, #2
 800416c:	d901      	bls.n	8004172 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 800416e:	2303      	movs	r3, #3
 8004170:	e07f      	b.n	8004272 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004172:	4b07      	ldr	r3, [pc, #28]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800417a:	2b00      	cmp	r3, #0
 800417c:	d1f0      	bne.n	8004160 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 800417e:	4b04      	ldr	r3, [pc, #16]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 8004180:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004182:	4a03      	ldr	r2, [pc, #12]	@ (8004190 <HAL_RCC_OscConfig+0xcc8>)
 8004184:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8004188:	f023 0303 	bic.w	r3, r3, #3
 800418c:	6293      	str	r3, [r2, #40]	@ 0x28
 800418e:	e06f      	b.n	8004270 <HAL_RCC_OscConfig+0xda8>
 8004190:	46020c00 	.word	0x46020c00
 8004194:	46020800 	.word	0x46020800
 8004198:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 800419c:	4b37      	ldr	r3, [pc, #220]	@ (800427c <HAL_RCC_OscConfig+0xdb4>)
 800419e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041a0:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80041a2:	4b36      	ldr	r3, [pc, #216]	@ (800427c <HAL_RCC_OscConfig+0xdb4>)
 80041a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041a6:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	d039      	beq.n	8004224 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 80041b0:	69fb      	ldr	r3, [r7, #28]
 80041b2:	f003 0203 	and.w	r2, r3, #3
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041ba:	429a      	cmp	r2, r3
 80041bc:	d132      	bne.n	8004224 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 80041be:	69fb      	ldr	r3, [r7, #28]
 80041c0:	0a1b      	lsrs	r3, r3, #8
 80041c2:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ca:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 80041cc:	429a      	cmp	r2, r3
 80041ce:	d129      	bne.n	8004224 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80041d0:	69fb      	ldr	r3, [r7, #28]
 80041d2:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 80041da:	429a      	cmp	r2, r3
 80041dc:	d122      	bne.n	8004224 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80041de:	69bb      	ldr	r3, [r7, #24]
 80041e0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041e8:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80041ea:	429a      	cmp	r2, r3
 80041ec:	d11a      	bne.n	8004224 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 80041ee:	69bb      	ldr	r3, [r7, #24]
 80041f0:	0a5b      	lsrs	r3, r3, #9
 80041f2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041fa:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d111      	bne.n	8004224 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8004200:	69bb      	ldr	r3, [r7, #24]
 8004202:	0c1b      	lsrs	r3, r3, #16
 8004204:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800420c:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800420e:	429a      	cmp	r2, r3
 8004210:	d108      	bne.n	8004224 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8004212:	69bb      	ldr	r3, [r7, #24]
 8004214:	0e1b      	lsrs	r3, r3, #24
 8004216:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800421e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004220:	429a      	cmp	r2, r3
 8004222:	d001      	beq.n	8004228 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8004224:	2301      	movs	r3, #1
 8004226:	e024      	b.n	8004272 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8004228:	4b14      	ldr	r3, [pc, #80]	@ (800427c <HAL_RCC_OscConfig+0xdb4>)
 800422a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800422c:	08db      	lsrs	r3, r3, #3
 800422e:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8004236:	429a      	cmp	r2, r3
 8004238:	d01a      	beq.n	8004270 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 800423a:	4b10      	ldr	r3, [pc, #64]	@ (800427c <HAL_RCC_OscConfig+0xdb4>)
 800423c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800423e:	4a0f      	ldr	r2, [pc, #60]	@ (800427c <HAL_RCC_OscConfig+0xdb4>)
 8004240:	f023 0310 	bic.w	r3, r3, #16
 8004244:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004246:	f7fd fe8f 	bl	8001f68 <HAL_GetTick>
 800424a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 800424c:	bf00      	nop
 800424e:	f7fd fe8b 	bl	8001f68 <HAL_GetTick>
 8004252:	4602      	mov	r2, r0
 8004254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004256:	4293      	cmp	r3, r2
 8004258:	d0f9      	beq.n	800424e <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800425e:	4a07      	ldr	r2, [pc, #28]	@ (800427c <HAL_RCC_OscConfig+0xdb4>)
 8004260:	00db      	lsls	r3, r3, #3
 8004262:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8004264:	4b05      	ldr	r3, [pc, #20]	@ (800427c <HAL_RCC_OscConfig+0xdb4>)
 8004266:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004268:	4a04      	ldr	r2, [pc, #16]	@ (800427c <HAL_RCC_OscConfig+0xdb4>)
 800426a:	f043 0310 	orr.w	r3, r3, #16
 800426e:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8004270:	2300      	movs	r3, #0
}
 8004272:	4618      	mov	r0, r3
 8004274:	3738      	adds	r7, #56	@ 0x38
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}
 800427a:	bf00      	nop
 800427c:	46020c00 	.word	0x46020c00

08004280 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b086      	sub	sp, #24
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
 8004288:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d101      	bne.n	8004294 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004290:	2301      	movs	r3, #1
 8004292:	e1d9      	b.n	8004648 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004294:	4b9b      	ldr	r3, [pc, #620]	@ (8004504 <HAL_RCC_ClockConfig+0x284>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f003 030f 	and.w	r3, r3, #15
 800429c:	683a      	ldr	r2, [r7, #0]
 800429e:	429a      	cmp	r2, r3
 80042a0:	d910      	bls.n	80042c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042a2:	4b98      	ldr	r3, [pc, #608]	@ (8004504 <HAL_RCC_ClockConfig+0x284>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f023 020f 	bic.w	r2, r3, #15
 80042aa:	4996      	ldr	r1, [pc, #600]	@ (8004504 <HAL_RCC_ClockConfig+0x284>)
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	4313      	orrs	r3, r2
 80042b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042b2:	4b94      	ldr	r3, [pc, #592]	@ (8004504 <HAL_RCC_ClockConfig+0x284>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f003 030f 	and.w	r3, r3, #15
 80042ba:	683a      	ldr	r2, [r7, #0]
 80042bc:	429a      	cmp	r2, r3
 80042be:	d001      	beq.n	80042c4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80042c0:	2301      	movs	r3, #1
 80042c2:	e1c1      	b.n	8004648 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f003 0310 	and.w	r3, r3, #16
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d010      	beq.n	80042f2 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	695a      	ldr	r2, [r3, #20]
 80042d4:	4b8c      	ldr	r3, [pc, #560]	@ (8004508 <HAL_RCC_ClockConfig+0x288>)
 80042d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042d8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80042dc:	429a      	cmp	r2, r3
 80042de:	d908      	bls.n	80042f2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 80042e0:	4b89      	ldr	r3, [pc, #548]	@ (8004508 <HAL_RCC_ClockConfig+0x288>)
 80042e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042e4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	695b      	ldr	r3, [r3, #20]
 80042ec:	4986      	ldr	r1, [pc, #536]	@ (8004508 <HAL_RCC_ClockConfig+0x288>)
 80042ee:	4313      	orrs	r3, r2
 80042f0:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f003 0308 	and.w	r3, r3, #8
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d012      	beq.n	8004324 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	691a      	ldr	r2, [r3, #16]
 8004302:	4b81      	ldr	r3, [pc, #516]	@ (8004508 <HAL_RCC_ClockConfig+0x288>)
 8004304:	6a1b      	ldr	r3, [r3, #32]
 8004306:	091b      	lsrs	r3, r3, #4
 8004308:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800430c:	429a      	cmp	r2, r3
 800430e:	d909      	bls.n	8004324 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8004310:	4b7d      	ldr	r3, [pc, #500]	@ (8004508 <HAL_RCC_ClockConfig+0x288>)
 8004312:	6a1b      	ldr	r3, [r3, #32]
 8004314:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	691b      	ldr	r3, [r3, #16]
 800431c:	011b      	lsls	r3, r3, #4
 800431e:	497a      	ldr	r1, [pc, #488]	@ (8004508 <HAL_RCC_ClockConfig+0x288>)
 8004320:	4313      	orrs	r3, r2
 8004322:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f003 0304 	and.w	r3, r3, #4
 800432c:	2b00      	cmp	r3, #0
 800432e:	d010      	beq.n	8004352 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	68da      	ldr	r2, [r3, #12]
 8004334:	4b74      	ldr	r3, [pc, #464]	@ (8004508 <HAL_RCC_ClockConfig+0x288>)
 8004336:	6a1b      	ldr	r3, [r3, #32]
 8004338:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800433c:	429a      	cmp	r2, r3
 800433e:	d908      	bls.n	8004352 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8004340:	4b71      	ldr	r3, [pc, #452]	@ (8004508 <HAL_RCC_ClockConfig+0x288>)
 8004342:	6a1b      	ldr	r3, [r3, #32]
 8004344:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	68db      	ldr	r3, [r3, #12]
 800434c:	496e      	ldr	r1, [pc, #440]	@ (8004508 <HAL_RCC_ClockConfig+0x288>)
 800434e:	4313      	orrs	r3, r2
 8004350:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f003 0302 	and.w	r3, r3, #2
 800435a:	2b00      	cmp	r3, #0
 800435c:	d010      	beq.n	8004380 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	689a      	ldr	r2, [r3, #8]
 8004362:	4b69      	ldr	r3, [pc, #420]	@ (8004508 <HAL_RCC_ClockConfig+0x288>)
 8004364:	6a1b      	ldr	r3, [r3, #32]
 8004366:	f003 030f 	and.w	r3, r3, #15
 800436a:	429a      	cmp	r2, r3
 800436c:	d908      	bls.n	8004380 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 800436e:	4b66      	ldr	r3, [pc, #408]	@ (8004508 <HAL_RCC_ClockConfig+0x288>)
 8004370:	6a1b      	ldr	r3, [r3, #32]
 8004372:	f023 020f 	bic.w	r2, r3, #15
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	4963      	ldr	r1, [pc, #396]	@ (8004508 <HAL_RCC_ClockConfig+0x288>)
 800437c:	4313      	orrs	r3, r2
 800437e:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f003 0301 	and.w	r3, r3, #1
 8004388:	2b00      	cmp	r3, #0
 800438a:	f000 80d2 	beq.w	8004532 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 800438e:	2300      	movs	r3, #0
 8004390:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	2b03      	cmp	r3, #3
 8004398:	d143      	bne.n	8004422 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800439a:	4b5b      	ldr	r3, [pc, #364]	@ (8004508 <HAL_RCC_ClockConfig+0x288>)
 800439c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80043a0:	f003 0304 	and.w	r3, r3, #4
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d110      	bne.n	80043ca <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80043a8:	4b57      	ldr	r3, [pc, #348]	@ (8004508 <HAL_RCC_ClockConfig+0x288>)
 80043aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80043ae:	4a56      	ldr	r2, [pc, #344]	@ (8004508 <HAL_RCC_ClockConfig+0x288>)
 80043b0:	f043 0304 	orr.w	r3, r3, #4
 80043b4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80043b8:	4b53      	ldr	r3, [pc, #332]	@ (8004508 <HAL_RCC_ClockConfig+0x288>)
 80043ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80043be:	f003 0304 	and.w	r3, r3, #4
 80043c2:	60bb      	str	r3, [r7, #8]
 80043c4:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 80043c6:	2301      	movs	r3, #1
 80043c8:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 80043ca:	f7fd fdcd 	bl	8001f68 <HAL_GetTick>
 80043ce:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 80043d0:	4b4e      	ldr	r3, [pc, #312]	@ (800450c <HAL_RCC_ClockConfig+0x28c>)
 80043d2:	68db      	ldr	r3, [r3, #12]
 80043d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d00f      	beq.n	80043fc <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80043dc:	e008      	b.n	80043f0 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 80043de:	f7fd fdc3 	bl	8001f68 <HAL_GetTick>
 80043e2:	4602      	mov	r2, r0
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	1ad3      	subs	r3, r2, r3
 80043e8:	2b02      	cmp	r3, #2
 80043ea:	d901      	bls.n	80043f0 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 80043ec:	2303      	movs	r3, #3
 80043ee:	e12b      	b.n	8004648 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80043f0:	4b46      	ldr	r3, [pc, #280]	@ (800450c <HAL_RCC_ClockConfig+0x28c>)
 80043f2:	68db      	ldr	r3, [r3, #12]
 80043f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d0f0      	beq.n	80043de <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80043fc:	7dfb      	ldrb	r3, [r7, #23]
 80043fe:	2b01      	cmp	r3, #1
 8004400:	d107      	bne.n	8004412 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004402:	4b41      	ldr	r3, [pc, #260]	@ (8004508 <HAL_RCC_ClockConfig+0x288>)
 8004404:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004408:	4a3f      	ldr	r2, [pc, #252]	@ (8004508 <HAL_RCC_ClockConfig+0x288>)
 800440a:	f023 0304 	bic.w	r3, r3, #4
 800440e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004412:	4b3d      	ldr	r3, [pc, #244]	@ (8004508 <HAL_RCC_ClockConfig+0x288>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800441a:	2b00      	cmp	r3, #0
 800441c:	d121      	bne.n	8004462 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e112      	b.n	8004648 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	2b02      	cmp	r3, #2
 8004428:	d107      	bne.n	800443a <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800442a:	4b37      	ldr	r3, [pc, #220]	@ (8004508 <HAL_RCC_ClockConfig+0x288>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004432:	2b00      	cmp	r3, #0
 8004434:	d115      	bne.n	8004462 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	e106      	b.n	8004648 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d107      	bne.n	8004452 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8004442:	4b31      	ldr	r3, [pc, #196]	@ (8004508 <HAL_RCC_ClockConfig+0x288>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f003 0304 	and.w	r3, r3, #4
 800444a:	2b00      	cmp	r3, #0
 800444c:	d109      	bne.n	8004462 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	e0fa      	b.n	8004648 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004452:	4b2d      	ldr	r3, [pc, #180]	@ (8004508 <HAL_RCC_ClockConfig+0x288>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800445a:	2b00      	cmp	r3, #0
 800445c:	d101      	bne.n	8004462 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e0f2      	b.n	8004648 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8004462:	4b29      	ldr	r3, [pc, #164]	@ (8004508 <HAL_RCC_ClockConfig+0x288>)
 8004464:	69db      	ldr	r3, [r3, #28]
 8004466:	f023 0203 	bic.w	r2, r3, #3
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	4926      	ldr	r1, [pc, #152]	@ (8004508 <HAL_RCC_ClockConfig+0x288>)
 8004470:	4313      	orrs	r3, r2
 8004472:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8004474:	f7fd fd78 	bl	8001f68 <HAL_GetTick>
 8004478:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	2b03      	cmp	r3, #3
 8004480:	d112      	bne.n	80044a8 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004482:	e00a      	b.n	800449a <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004484:	f7fd fd70 	bl	8001f68 <HAL_GetTick>
 8004488:	4602      	mov	r2, r0
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	1ad3      	subs	r3, r2, r3
 800448e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004492:	4293      	cmp	r3, r2
 8004494:	d901      	bls.n	800449a <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8004496:	2303      	movs	r3, #3
 8004498:	e0d6      	b.n	8004648 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800449a:	4b1b      	ldr	r3, [pc, #108]	@ (8004508 <HAL_RCC_ClockConfig+0x288>)
 800449c:	69db      	ldr	r3, [r3, #28]
 800449e:	f003 030c 	and.w	r3, r3, #12
 80044a2:	2b0c      	cmp	r3, #12
 80044a4:	d1ee      	bne.n	8004484 <HAL_RCC_ClockConfig+0x204>
 80044a6:	e044      	b.n	8004532 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	2b02      	cmp	r3, #2
 80044ae:	d112      	bne.n	80044d6 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80044b0:	e00a      	b.n	80044c8 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044b2:	f7fd fd59 	bl	8001f68 <HAL_GetTick>
 80044b6:	4602      	mov	r2, r0
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	1ad3      	subs	r3, r2, r3
 80044bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d901      	bls.n	80044c8 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 80044c4:	2303      	movs	r3, #3
 80044c6:	e0bf      	b.n	8004648 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80044c8:	4b0f      	ldr	r3, [pc, #60]	@ (8004508 <HAL_RCC_ClockConfig+0x288>)
 80044ca:	69db      	ldr	r3, [r3, #28]
 80044cc:	f003 030c 	and.w	r3, r3, #12
 80044d0:	2b08      	cmp	r3, #8
 80044d2:	d1ee      	bne.n	80044b2 <HAL_RCC_ClockConfig+0x232>
 80044d4:	e02d      	b.n	8004532 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d123      	bne.n	8004526 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80044de:	e00a      	b.n	80044f6 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044e0:	f7fd fd42 	bl	8001f68 <HAL_GetTick>
 80044e4:	4602      	mov	r2, r0
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	1ad3      	subs	r3, r2, r3
 80044ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d901      	bls.n	80044f6 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 80044f2:	2303      	movs	r3, #3
 80044f4:	e0a8      	b.n	8004648 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80044f6:	4b04      	ldr	r3, [pc, #16]	@ (8004508 <HAL_RCC_ClockConfig+0x288>)
 80044f8:	69db      	ldr	r3, [r3, #28]
 80044fa:	f003 030c 	and.w	r3, r3, #12
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d1ee      	bne.n	80044e0 <HAL_RCC_ClockConfig+0x260>
 8004502:	e016      	b.n	8004532 <HAL_RCC_ClockConfig+0x2b2>
 8004504:	40022000 	.word	0x40022000
 8004508:	46020c00 	.word	0x46020c00
 800450c:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004510:	f7fd fd2a 	bl	8001f68 <HAL_GetTick>
 8004514:	4602      	mov	r2, r0
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	1ad3      	subs	r3, r2, r3
 800451a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800451e:	4293      	cmp	r3, r2
 8004520:	d901      	bls.n	8004526 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8004522:	2303      	movs	r3, #3
 8004524:	e090      	b.n	8004648 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004526:	4b4a      	ldr	r3, [pc, #296]	@ (8004650 <HAL_RCC_ClockConfig+0x3d0>)
 8004528:	69db      	ldr	r3, [r3, #28]
 800452a:	f003 030c 	and.w	r3, r3, #12
 800452e:	2b04      	cmp	r3, #4
 8004530:	d1ee      	bne.n	8004510 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 0302 	and.w	r3, r3, #2
 800453a:	2b00      	cmp	r3, #0
 800453c:	d010      	beq.n	8004560 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	689a      	ldr	r2, [r3, #8]
 8004542:	4b43      	ldr	r3, [pc, #268]	@ (8004650 <HAL_RCC_ClockConfig+0x3d0>)
 8004544:	6a1b      	ldr	r3, [r3, #32]
 8004546:	f003 030f 	and.w	r3, r3, #15
 800454a:	429a      	cmp	r2, r3
 800454c:	d208      	bcs.n	8004560 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 800454e:	4b40      	ldr	r3, [pc, #256]	@ (8004650 <HAL_RCC_ClockConfig+0x3d0>)
 8004550:	6a1b      	ldr	r3, [r3, #32]
 8004552:	f023 020f 	bic.w	r2, r3, #15
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	689b      	ldr	r3, [r3, #8]
 800455a:	493d      	ldr	r1, [pc, #244]	@ (8004650 <HAL_RCC_ClockConfig+0x3d0>)
 800455c:	4313      	orrs	r3, r2
 800455e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004560:	4b3c      	ldr	r3, [pc, #240]	@ (8004654 <HAL_RCC_ClockConfig+0x3d4>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f003 030f 	and.w	r3, r3, #15
 8004568:	683a      	ldr	r2, [r7, #0]
 800456a:	429a      	cmp	r2, r3
 800456c:	d210      	bcs.n	8004590 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800456e:	4b39      	ldr	r3, [pc, #228]	@ (8004654 <HAL_RCC_ClockConfig+0x3d4>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f023 020f 	bic.w	r2, r3, #15
 8004576:	4937      	ldr	r1, [pc, #220]	@ (8004654 <HAL_RCC_ClockConfig+0x3d4>)
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	4313      	orrs	r3, r2
 800457c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800457e:	4b35      	ldr	r3, [pc, #212]	@ (8004654 <HAL_RCC_ClockConfig+0x3d4>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f003 030f 	and.w	r3, r3, #15
 8004586:	683a      	ldr	r2, [r7, #0]
 8004588:	429a      	cmp	r2, r3
 800458a:	d001      	beq.n	8004590 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 800458c:	2301      	movs	r3, #1
 800458e:	e05b      	b.n	8004648 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f003 0304 	and.w	r3, r3, #4
 8004598:	2b00      	cmp	r3, #0
 800459a:	d010      	beq.n	80045be <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	68da      	ldr	r2, [r3, #12]
 80045a0:	4b2b      	ldr	r3, [pc, #172]	@ (8004650 <HAL_RCC_ClockConfig+0x3d0>)
 80045a2:	6a1b      	ldr	r3, [r3, #32]
 80045a4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80045a8:	429a      	cmp	r2, r3
 80045aa:	d208      	bcs.n	80045be <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80045ac:	4b28      	ldr	r3, [pc, #160]	@ (8004650 <HAL_RCC_ClockConfig+0x3d0>)
 80045ae:	6a1b      	ldr	r3, [r3, #32]
 80045b0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	68db      	ldr	r3, [r3, #12]
 80045b8:	4925      	ldr	r1, [pc, #148]	@ (8004650 <HAL_RCC_ClockConfig+0x3d0>)
 80045ba:	4313      	orrs	r3, r2
 80045bc:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 0308 	and.w	r3, r3, #8
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d012      	beq.n	80045f0 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	691a      	ldr	r2, [r3, #16]
 80045ce:	4b20      	ldr	r3, [pc, #128]	@ (8004650 <HAL_RCC_ClockConfig+0x3d0>)
 80045d0:	6a1b      	ldr	r3, [r3, #32]
 80045d2:	091b      	lsrs	r3, r3, #4
 80045d4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80045d8:	429a      	cmp	r2, r3
 80045da:	d209      	bcs.n	80045f0 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 80045dc:	4b1c      	ldr	r3, [pc, #112]	@ (8004650 <HAL_RCC_ClockConfig+0x3d0>)
 80045de:	6a1b      	ldr	r3, [r3, #32]
 80045e0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	691b      	ldr	r3, [r3, #16]
 80045e8:	011b      	lsls	r3, r3, #4
 80045ea:	4919      	ldr	r1, [pc, #100]	@ (8004650 <HAL_RCC_ClockConfig+0x3d0>)
 80045ec:	4313      	orrs	r3, r2
 80045ee:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f003 0310 	and.w	r3, r3, #16
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d010      	beq.n	800461e <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	695a      	ldr	r2, [r3, #20]
 8004600:	4b13      	ldr	r3, [pc, #76]	@ (8004650 <HAL_RCC_ClockConfig+0x3d0>)
 8004602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004604:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004608:	429a      	cmp	r2, r3
 800460a:	d208      	bcs.n	800461e <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 800460c:	4b10      	ldr	r3, [pc, #64]	@ (8004650 <HAL_RCC_ClockConfig+0x3d0>)
 800460e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004610:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	695b      	ldr	r3, [r3, #20]
 8004618:	490d      	ldr	r1, [pc, #52]	@ (8004650 <HAL_RCC_ClockConfig+0x3d0>)
 800461a:	4313      	orrs	r3, r2
 800461c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800461e:	f000 f821 	bl	8004664 <HAL_RCC_GetSysClockFreq>
 8004622:	4602      	mov	r2, r0
 8004624:	4b0a      	ldr	r3, [pc, #40]	@ (8004650 <HAL_RCC_ClockConfig+0x3d0>)
 8004626:	6a1b      	ldr	r3, [r3, #32]
 8004628:	f003 030f 	and.w	r3, r3, #15
 800462c:	490a      	ldr	r1, [pc, #40]	@ (8004658 <HAL_RCC_ClockConfig+0x3d8>)
 800462e:	5ccb      	ldrb	r3, [r1, r3]
 8004630:	fa22 f303 	lsr.w	r3, r2, r3
 8004634:	4a09      	ldr	r2, [pc, #36]	@ (800465c <HAL_RCC_ClockConfig+0x3dc>)
 8004636:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004638:	4b09      	ldr	r3, [pc, #36]	@ (8004660 <HAL_RCC_ClockConfig+0x3e0>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4618      	mov	r0, r3
 800463e:	f7fd fc1d 	bl	8001e7c <HAL_InitTick>
 8004642:	4603      	mov	r3, r0
 8004644:	73fb      	strb	r3, [r7, #15]

  return status;
 8004646:	7bfb      	ldrb	r3, [r7, #15]
}
 8004648:	4618      	mov	r0, r3
 800464a:	3718      	adds	r7, #24
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}
 8004650:	46020c00 	.word	0x46020c00
 8004654:	40022000 	.word	0x40022000
 8004658:	0800c528 	.word	0x0800c528
 800465c:	20000004 	.word	0x20000004
 8004660:	20000008 	.word	0x20000008

08004664 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004664:	b480      	push	{r7}
 8004666:	b08b      	sub	sp, #44	@ 0x2c
 8004668:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 800466a:	2300      	movs	r3, #0
 800466c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 800466e:	2300      	movs	r3, #0
 8004670:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004672:	4b78      	ldr	r3, [pc, #480]	@ (8004854 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004674:	69db      	ldr	r3, [r3, #28]
 8004676:	f003 030c 	and.w	r3, r3, #12
 800467a:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800467c:	4b75      	ldr	r3, [pc, #468]	@ (8004854 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800467e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004680:	f003 0303 	and.w	r3, r3, #3
 8004684:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004686:	69bb      	ldr	r3, [r7, #24]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d005      	beq.n	8004698 <HAL_RCC_GetSysClockFreq+0x34>
 800468c:	69bb      	ldr	r3, [r7, #24]
 800468e:	2b0c      	cmp	r3, #12
 8004690:	d121      	bne.n	80046d6 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	2b01      	cmp	r3, #1
 8004696:	d11e      	bne.n	80046d6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8004698:	4b6e      	ldr	r3, [pc, #440]	@ (8004854 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d107      	bne.n	80046b4 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 80046a4:	4b6b      	ldr	r3, [pc, #428]	@ (8004854 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80046a6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80046aa:	0b1b      	lsrs	r3, r3, #12
 80046ac:	f003 030f 	and.w	r3, r3, #15
 80046b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80046b2:	e005      	b.n	80046c0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 80046b4:	4b67      	ldr	r3, [pc, #412]	@ (8004854 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	0f1b      	lsrs	r3, r3, #28
 80046ba:	f003 030f 	and.w	r3, r3, #15
 80046be:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80046c0:	4a65      	ldr	r2, [pc, #404]	@ (8004858 <HAL_RCC_GetSysClockFreq+0x1f4>)
 80046c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046c8:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80046ca:	69bb      	ldr	r3, [r7, #24]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d110      	bne.n	80046f2 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80046d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046d2:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80046d4:	e00d      	b.n	80046f2 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80046d6:	4b5f      	ldr	r3, [pc, #380]	@ (8004854 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80046d8:	69db      	ldr	r3, [r3, #28]
 80046da:	f003 030c 	and.w	r3, r3, #12
 80046de:	2b04      	cmp	r3, #4
 80046e0:	d102      	bne.n	80046e8 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80046e2:	4b5e      	ldr	r3, [pc, #376]	@ (800485c <HAL_RCC_GetSysClockFreq+0x1f8>)
 80046e4:	623b      	str	r3, [r7, #32]
 80046e6:	e004      	b.n	80046f2 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80046e8:	69bb      	ldr	r3, [r7, #24]
 80046ea:	2b08      	cmp	r3, #8
 80046ec:	d101      	bne.n	80046f2 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80046ee:	4b5b      	ldr	r3, [pc, #364]	@ (800485c <HAL_RCC_GetSysClockFreq+0x1f8>)
 80046f0:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80046f2:	69bb      	ldr	r3, [r7, #24]
 80046f4:	2b0c      	cmp	r3, #12
 80046f6:	f040 80a5 	bne.w	8004844 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80046fa:	4b56      	ldr	r3, [pc, #344]	@ (8004854 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80046fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046fe:	f003 0303 	and.w	r3, r3, #3
 8004702:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8004704:	4b53      	ldr	r3, [pc, #332]	@ (8004854 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004706:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004708:	0a1b      	lsrs	r3, r3, #8
 800470a:	f003 030f 	and.w	r3, r3, #15
 800470e:	3301      	adds	r3, #1
 8004710:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8004712:	4b50      	ldr	r3, [pc, #320]	@ (8004854 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004714:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004716:	091b      	lsrs	r3, r3, #4
 8004718:	f003 0301 	and.w	r3, r3, #1
 800471c:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800471e:	4b4d      	ldr	r3, [pc, #308]	@ (8004854 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004720:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004722:	08db      	lsrs	r3, r3, #3
 8004724:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004728:	68ba      	ldr	r2, [r7, #8]
 800472a:	fb02 f303 	mul.w	r3, r2, r3
 800472e:	ee07 3a90 	vmov	s15, r3
 8004732:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004736:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 800473a:	693b      	ldr	r3, [r7, #16]
 800473c:	2b02      	cmp	r3, #2
 800473e:	d003      	beq.n	8004748 <HAL_RCC_GetSysClockFreq+0xe4>
 8004740:	693b      	ldr	r3, [r7, #16]
 8004742:	2b03      	cmp	r3, #3
 8004744:	d022      	beq.n	800478c <HAL_RCC_GetSysClockFreq+0x128>
 8004746:	e043      	b.n	80047d0 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	ee07 3a90 	vmov	s15, r3
 800474e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004752:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8004860 <HAL_RCC_GetSysClockFreq+0x1fc>
 8004756:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800475a:	4b3e      	ldr	r3, [pc, #248]	@ (8004854 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800475c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800475e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004762:	ee07 3a90 	vmov	s15, r3
 8004766:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800476a:	ed97 6a01 	vldr	s12, [r7, #4]
 800476e:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8004864 <HAL_RCC_GetSysClockFreq+0x200>
 8004772:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004776:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800477a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800477e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004782:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004786:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800478a:	e046      	b.n	800481a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	ee07 3a90 	vmov	s15, r3
 8004792:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004796:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8004860 <HAL_RCC_GetSysClockFreq+0x1fc>
 800479a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800479e:	4b2d      	ldr	r3, [pc, #180]	@ (8004854 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80047a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047a6:	ee07 3a90 	vmov	s15, r3
 80047aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80047ae:	ed97 6a01 	vldr	s12, [r7, #4]
 80047b2:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8004864 <HAL_RCC_GetSysClockFreq+0x200>
 80047b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80047ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80047be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80047c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80047c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80047ce:	e024      	b.n	800481a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80047d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047d2:	ee07 3a90 	vmov	s15, r3
 80047d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	ee07 3a90 	vmov	s15, r3
 80047e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047e4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047e8:	4b1a      	ldr	r3, [pc, #104]	@ (8004854 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80047ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047f0:	ee07 3a90 	vmov	s15, r3
 80047f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80047f8:	ed97 6a01 	vldr	s12, [r7, #4]
 80047fc:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8004864 <HAL_RCC_GetSysClockFreq+0x200>
 8004800:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004804:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004808:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800480c:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004810:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004814:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004818:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 800481a:	4b0e      	ldr	r3, [pc, #56]	@ (8004854 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800481c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800481e:	0e1b      	lsrs	r3, r3, #24
 8004820:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004824:	3301      	adds	r3, #1
 8004826:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	ee07 3a90 	vmov	s15, r3
 800482e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004832:	edd7 6a07 	vldr	s13, [r7, #28]
 8004836:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800483a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800483e:	ee17 3a90 	vmov	r3, s15
 8004842:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8004844:	6a3b      	ldr	r3, [r7, #32]
}
 8004846:	4618      	mov	r0, r3
 8004848:	372c      	adds	r7, #44	@ 0x2c
 800484a:	46bd      	mov	sp, r7
 800484c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004850:	4770      	bx	lr
 8004852:	bf00      	nop
 8004854:	46020c00 	.word	0x46020c00
 8004858:	0800c540 	.word	0x0800c540
 800485c:	00f42400 	.word	0x00f42400
 8004860:	4b742400 	.word	0x4b742400
 8004864:	46000000 	.word	0x46000000

08004868 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800486c:	f7ff fefa 	bl	8004664 <HAL_RCC_GetSysClockFreq>
 8004870:	4602      	mov	r2, r0
 8004872:	4b07      	ldr	r3, [pc, #28]	@ (8004890 <HAL_RCC_GetHCLKFreq+0x28>)
 8004874:	6a1b      	ldr	r3, [r3, #32]
 8004876:	f003 030f 	and.w	r3, r3, #15
 800487a:	4906      	ldr	r1, [pc, #24]	@ (8004894 <HAL_RCC_GetHCLKFreq+0x2c>)
 800487c:	5ccb      	ldrb	r3, [r1, r3]
 800487e:	fa22 f303 	lsr.w	r3, r2, r3
 8004882:	4a05      	ldr	r2, [pc, #20]	@ (8004898 <HAL_RCC_GetHCLKFreq+0x30>)
 8004884:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8004886:	4b04      	ldr	r3, [pc, #16]	@ (8004898 <HAL_RCC_GetHCLKFreq+0x30>)
 8004888:	681b      	ldr	r3, [r3, #0]
}
 800488a:	4618      	mov	r0, r3
 800488c:	bd80      	pop	{r7, pc}
 800488e:	bf00      	nop
 8004890:	46020c00 	.word	0x46020c00
 8004894:	0800c528 	.word	0x0800c528
 8004898:	20000004 	.word	0x20000004

0800489c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 80048a0:	f7ff ffe2 	bl	8004868 <HAL_RCC_GetHCLKFreq>
 80048a4:	4602      	mov	r2, r0
 80048a6:	4b05      	ldr	r3, [pc, #20]	@ (80048bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80048a8:	6a1b      	ldr	r3, [r3, #32]
 80048aa:	091b      	lsrs	r3, r3, #4
 80048ac:	f003 0307 	and.w	r3, r3, #7
 80048b0:	4903      	ldr	r1, [pc, #12]	@ (80048c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80048b2:	5ccb      	ldrb	r3, [r1, r3]
 80048b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	bd80      	pop	{r7, pc}
 80048bc:	46020c00 	.word	0x46020c00
 80048c0:	0800c538 	.word	0x0800c538

080048c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 80048c8:	f7ff ffce 	bl	8004868 <HAL_RCC_GetHCLKFreq>
 80048cc:	4602      	mov	r2, r0
 80048ce:	4b05      	ldr	r3, [pc, #20]	@ (80048e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80048d0:	6a1b      	ldr	r3, [r3, #32]
 80048d2:	0a1b      	lsrs	r3, r3, #8
 80048d4:	f003 0307 	and.w	r3, r3, #7
 80048d8:	4903      	ldr	r1, [pc, #12]	@ (80048e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048da:	5ccb      	ldrb	r3, [r1, r3]
 80048dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	bd80      	pop	{r7, pc}
 80048e4:	46020c00 	.word	0x46020c00
 80048e8:	0800c538 	.word	0x0800c538

080048ec <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 80048f0:	f7ff ffba 	bl	8004868 <HAL_RCC_GetHCLKFreq>
 80048f4:	4602      	mov	r2, r0
 80048f6:	4b05      	ldr	r3, [pc, #20]	@ (800490c <HAL_RCC_GetPCLK3Freq+0x20>)
 80048f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048fa:	091b      	lsrs	r3, r3, #4
 80048fc:	f003 0307 	and.w	r3, r3, #7
 8004900:	4903      	ldr	r1, [pc, #12]	@ (8004910 <HAL_RCC_GetPCLK3Freq+0x24>)
 8004902:	5ccb      	ldrb	r3, [r1, r3]
 8004904:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004908:	4618      	mov	r0, r3
 800490a:	bd80      	pop	{r7, pc}
 800490c:	46020c00 	.word	0x46020c00
 8004910:	0800c538 	.word	0x0800c538

08004914 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b086      	sub	sp, #24
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 800491c:	4b3e      	ldr	r3, [pc, #248]	@ (8004a18 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800491e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004922:	f003 0304 	and.w	r3, r3, #4
 8004926:	2b00      	cmp	r3, #0
 8004928:	d003      	beq.n	8004932 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800492a:	f7fe fd5f 	bl	80033ec <HAL_PWREx_GetVoltageRange>
 800492e:	6178      	str	r0, [r7, #20]
 8004930:	e019      	b.n	8004966 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004932:	4b39      	ldr	r3, [pc, #228]	@ (8004a18 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004934:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004938:	4a37      	ldr	r2, [pc, #220]	@ (8004a18 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800493a:	f043 0304 	orr.w	r3, r3, #4
 800493e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004942:	4b35      	ldr	r3, [pc, #212]	@ (8004a18 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004944:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004948:	f003 0304 	and.w	r3, r3, #4
 800494c:	60fb      	str	r3, [r7, #12]
 800494e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004950:	f7fe fd4c 	bl	80033ec <HAL_PWREx_GetVoltageRange>
 8004954:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004956:	4b30      	ldr	r3, [pc, #192]	@ (8004a18 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004958:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800495c:	4a2e      	ldr	r2, [pc, #184]	@ (8004a18 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800495e:	f023 0304 	bic.w	r3, r3, #4
 8004962:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800496c:	d003      	beq.n	8004976 <RCC_SetFlashLatencyFromMSIRange+0x62>
 800496e:	697b      	ldr	r3, [r7, #20]
 8004970:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004974:	d109      	bne.n	800498a <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800497c:	d202      	bcs.n	8004984 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 800497e:	2301      	movs	r3, #1
 8004980:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8004982:	e033      	b.n	80049ec <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8004984:	2300      	movs	r3, #0
 8004986:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8004988:	e030      	b.n	80049ec <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004990:	d208      	bcs.n	80049a4 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8004992:	697b      	ldr	r3, [r7, #20]
 8004994:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004998:	d102      	bne.n	80049a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 800499a:	2303      	movs	r3, #3
 800499c:	613b      	str	r3, [r7, #16]
 800499e:	e025      	b.n	80049ec <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 80049a0:	2301      	movs	r3, #1
 80049a2:	e035      	b.n	8004a10 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80049aa:	d90f      	bls.n	80049cc <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d109      	bne.n	80049c6 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80049b8:	d902      	bls.n	80049c0 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 80049ba:	2300      	movs	r3, #0
 80049bc:	613b      	str	r3, [r7, #16]
 80049be:	e015      	b.n	80049ec <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 80049c0:	2301      	movs	r3, #1
 80049c2:	613b      	str	r3, [r7, #16]
 80049c4:	e012      	b.n	80049ec <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 80049c6:	2300      	movs	r3, #0
 80049c8:	613b      	str	r3, [r7, #16]
 80049ca:	e00f      	b.n	80049ec <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80049d2:	d109      	bne.n	80049e8 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049da:	d102      	bne.n	80049e2 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 80049dc:	2301      	movs	r3, #1
 80049de:	613b      	str	r3, [r7, #16]
 80049e0:	e004      	b.n	80049ec <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 80049e2:	2302      	movs	r3, #2
 80049e4:	613b      	str	r3, [r7, #16]
 80049e6:	e001      	b.n	80049ec <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 80049e8:	2301      	movs	r3, #1
 80049ea:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80049ec:	4b0b      	ldr	r3, [pc, #44]	@ (8004a1c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f023 020f 	bic.w	r2, r3, #15
 80049f4:	4909      	ldr	r1, [pc, #36]	@ (8004a1c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80049f6:	693b      	ldr	r3, [r7, #16]
 80049f8:	4313      	orrs	r3, r2
 80049fa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80049fc:	4b07      	ldr	r3, [pc, #28]	@ (8004a1c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f003 030f 	and.w	r3, r3, #15
 8004a04:	693a      	ldr	r2, [r7, #16]
 8004a06:	429a      	cmp	r2, r3
 8004a08:	d001      	beq.n	8004a0e <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e000      	b.n	8004a10 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8004a0e:	2300      	movs	r3, #0
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	3718      	adds	r7, #24
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}
 8004a18:	46020c00 	.word	0x46020c00
 8004a1c:	40022000 	.word	0x40022000

08004a20 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8004a20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a24:	b0ba      	sub	sp, #232	@ 0xe8
 8004a26:	af00      	add	r7, sp, #0
 8004a28:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004a32:	2300      	movs	r3, #0
 8004a34:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004a38:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a40:	f002 0401 	and.w	r4, r2, #1
 8004a44:	2500      	movs	r5, #0
 8004a46:	ea54 0305 	orrs.w	r3, r4, r5
 8004a4a:	d00b      	beq.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8004a4c:	4bcb      	ldr	r3, [pc, #812]	@ (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004a4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004a52:	f023 0103 	bic.w	r1, r3, #3
 8004a56:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004a5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a5c:	4ac7      	ldr	r2, [pc, #796]	@ (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004a5e:	430b      	orrs	r3, r1
 8004a60:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004a64:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a6c:	f002 0802 	and.w	r8, r2, #2
 8004a70:	f04f 0900 	mov.w	r9, #0
 8004a74:	ea58 0309 	orrs.w	r3, r8, r9
 8004a78:	d00b      	beq.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8004a7a:	4bc0      	ldr	r3, [pc, #768]	@ (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004a7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004a80:	f023 010c 	bic.w	r1, r3, #12
 8004a84:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004a88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a8a:	4abc      	ldr	r2, [pc, #752]	@ (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004a8c:	430b      	orrs	r3, r1
 8004a8e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004a92:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a9a:	f002 0a04 	and.w	sl, r2, #4
 8004a9e:	f04f 0b00 	mov.w	fp, #0
 8004aa2:	ea5a 030b 	orrs.w	r3, sl, fp
 8004aa6:	d00b      	beq.n	8004ac0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8004aa8:	4bb4      	ldr	r3, [pc, #720]	@ (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004aaa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004aae:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004ab2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004ab6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ab8:	4ab0      	ldr	r2, [pc, #704]	@ (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004aba:	430b      	orrs	r3, r1
 8004abc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004ac0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ac8:	f002 0308 	and.w	r3, r2, #8
 8004acc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004ad6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004ada:	460b      	mov	r3, r1
 8004adc:	4313      	orrs	r3, r2
 8004ade:	d00b      	beq.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8004ae0:	4ba6      	ldr	r3, [pc, #664]	@ (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004ae2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004ae6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004aea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004aee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004af0:	4aa2      	ldr	r2, [pc, #648]	@ (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004af2:	430b      	orrs	r3, r1
 8004af4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004af8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b00:	f002 0310 	and.w	r3, r2, #16
 8004b04:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004b08:	2300      	movs	r3, #0
 8004b0a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004b0e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004b12:	460b      	mov	r3, r1
 8004b14:	4313      	orrs	r3, r2
 8004b16:	d00b      	beq.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8004b18:	4b98      	ldr	r3, [pc, #608]	@ (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004b1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004b1e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004b22:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004b26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b28:	4a94      	ldr	r2, [pc, #592]	@ (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004b2a:	430b      	orrs	r3, r1
 8004b2c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004b30:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b38:	f002 0320 	and.w	r3, r2, #32
 8004b3c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004b40:	2300      	movs	r3, #0
 8004b42:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004b46:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004b4a:	460b      	mov	r3, r1
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	d00b      	beq.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8004b50:	4b8a      	ldr	r3, [pc, #552]	@ (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004b52:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004b56:	f023 0107 	bic.w	r1, r3, #7
 8004b5a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004b5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b60:	4a86      	ldr	r2, [pc, #536]	@ (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004b62:	430b      	orrs	r3, r1
 8004b64:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004b68:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b70:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004b74:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004b78:	2300      	movs	r3, #0
 8004b7a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004b7e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004b82:	460b      	mov	r3, r1
 8004b84:	4313      	orrs	r3, r2
 8004b86:	d00b      	beq.n	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8004b88:	4b7c      	ldr	r3, [pc, #496]	@ (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004b8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004b8e:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8004b92:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004b96:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b98:	4a78      	ldr	r2, [pc, #480]	@ (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004b9a:	430b      	orrs	r3, r1
 8004b9c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004ba0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ba8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004bac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004bb6:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004bba:	460b      	mov	r3, r1
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	d00b      	beq.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8004bc0:	4b6e      	ldr	r3, [pc, #440]	@ (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004bc2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004bc6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004bca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004bce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004bd0:	4a6a      	ldr	r2, [pc, #424]	@ (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004bd2:	430b      	orrs	r3, r1
 8004bd4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004bd8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004be0:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8004be4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004be8:	2300      	movs	r3, #0
 8004bea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004bee:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004bf2:	460b      	mov	r3, r1
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	d00b      	beq.n	8004c10 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8004bf8:	4b60      	ldr	r3, [pc, #384]	@ (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004bfa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004bfe:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004c02:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004c06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c08:	4a5c      	ldr	r2, [pc, #368]	@ (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004c0a:	430b      	orrs	r3, r1
 8004c0c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004c10:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c18:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004c1c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004c20:	2300      	movs	r3, #0
 8004c22:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004c26:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004c2a:	460b      	mov	r3, r1
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	d00b      	beq.n	8004c48 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8004c30:	4b52      	ldr	r3, [pc, #328]	@ (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004c32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c36:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 8004c3a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004c3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c40:	4a4e      	ldr	r2, [pc, #312]	@ (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004c42:	430b      	orrs	r3, r1
 8004c44:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004c48:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c50:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8004c54:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004c58:	2300      	movs	r3, #0
 8004c5a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004c5e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004c62:	460b      	mov	r3, r1
 8004c64:	4313      	orrs	r3, r2
 8004c66:	d00b      	beq.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8004c68:	4b44      	ldr	r3, [pc, #272]	@ (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004c6a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004c6e:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8004c72:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004c76:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004c78:	4a40      	ldr	r2, [pc, #256]	@ (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004c7a:	430b      	orrs	r3, r1
 8004c7c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004c80:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c88:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004c8c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004c90:	2300      	movs	r3, #0
 8004c92:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004c96:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004c9a:	460b      	mov	r3, r1
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	d00b      	beq.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8004ca0:	4b36      	ldr	r3, [pc, #216]	@ (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004ca2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004ca6:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8004caa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004cae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004cb0:	4a32      	ldr	r2, [pc, #200]	@ (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004cb2:	430b      	orrs	r3, r1
 8004cb4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8004cb8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004cbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cc0:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004cc4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004cc8:	2300      	movs	r3, #0
 8004cca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004cce:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004cd2:	460b      	mov	r3, r1
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	d00c      	beq.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8004cd8:	4b28      	ldr	r3, [pc, #160]	@ (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004cda:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004cde:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004ce2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004ce6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004cea:	4a24      	ldr	r2, [pc, #144]	@ (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004cec:	430b      	orrs	r3, r1
 8004cee:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004cf2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cfa:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004cfe:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004d00:	2300      	movs	r3, #0
 8004d02:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004d04:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004d08:	460b      	mov	r3, r1
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	d04f      	beq.n	8004dae <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8004d0e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004d12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d16:	2b80      	cmp	r3, #128	@ 0x80
 8004d18:	d02d      	beq.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x356>
 8004d1a:	2b80      	cmp	r3, #128	@ 0x80
 8004d1c:	d827      	bhi.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004d1e:	2b60      	cmp	r3, #96	@ 0x60
 8004d20:	d02e      	beq.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004d22:	2b60      	cmp	r3, #96	@ 0x60
 8004d24:	d823      	bhi.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004d26:	2b40      	cmp	r3, #64	@ 0x40
 8004d28:	d006      	beq.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0x318>
 8004d2a:	2b40      	cmp	r3, #64	@ 0x40
 8004d2c:	d81f      	bhi.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d009      	beq.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x326>
 8004d32:	2b20      	cmp	r3, #32
 8004d34:	d011      	beq.n	8004d5a <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8004d36:	e01a      	b.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004d38:	4b10      	ldr	r3, [pc, #64]	@ (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004d3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d3c:	4a0f      	ldr	r2, [pc, #60]	@ (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004d3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d42:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8004d44:	e01d      	b.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004d46:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004d4a:	3308      	adds	r3, #8
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	f002 fa17 	bl	8007180 <RCCEx_PLL2_Config>
 8004d52:	4603      	mov	r3, r0
 8004d54:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 8004d58:	e013      	b.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004d5a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004d5e:	332c      	adds	r3, #44	@ 0x2c
 8004d60:	4618      	mov	r0, r3
 8004d62:	f002 faa5 	bl	80072b0 <RCCEx_PLL3_Config>
 8004d66:	4603      	mov	r3, r0
 8004d68:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 8004d6c:	e009      	b.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x362>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004d74:	e005      	b.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x362>
        break;
 8004d76:	bf00      	nop
 8004d78:	e003      	b.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x362>
 8004d7a:	bf00      	nop
 8004d7c:	46020c00 	.word	0x46020c00
        break;
 8004d80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d82:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d10d      	bne.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x386>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8004d8a:	4bb6      	ldr	r3, [pc, #728]	@ (8005064 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004d8c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004d90:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8004d94:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004d98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d9c:	4ab1      	ldr	r2, [pc, #708]	@ (8005064 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004d9e:	430b      	orrs	r3, r1
 8004da0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004da4:	e003      	b.n	8004dae <HAL_RCCEx_PeriphCLKConfig+0x38e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004da6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004daa:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004dae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004db6:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004dba:	673b      	str	r3, [r7, #112]	@ 0x70
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	677b      	str	r3, [r7, #116]	@ 0x74
 8004dc0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004dc4:	460b      	mov	r3, r1
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	d053      	beq.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8004dca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004dce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004dd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dd6:	d033      	beq.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8004dd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ddc:	d82c      	bhi.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x418>
 8004dde:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004de2:	d02f      	beq.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8004de4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004de8:	d826      	bhi.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x418>
 8004dea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004dee:	d008      	beq.n	8004e02 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 8004df0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004df4:	d820      	bhi.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x418>
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d00a      	beq.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
 8004dfa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004dfe:	d011      	beq.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8004e00:	e01a      	b.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x418>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004e02:	4b98      	ldr	r3, [pc, #608]	@ (8005064 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004e04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e06:	4a97      	ldr	r2, [pc, #604]	@ (8005064 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004e08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e0c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8004e0e:	e01a      	b.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004e10:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004e14:	3308      	adds	r3, #8
 8004e16:	4618      	mov	r0, r3
 8004e18:	f002 f9b2 	bl	8007180 <RCCEx_PLL2_Config>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 8004e22:	e010      	b.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004e24:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004e28:	332c      	adds	r3, #44	@ 0x2c
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	f002 fa40 	bl	80072b0 <RCCEx_PLL3_Config>
 8004e30:	4603      	mov	r3, r0
 8004e32:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 8004e36:	e006      	b.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x426>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e38:	2301      	movs	r3, #1
 8004e3a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004e3e:	e002      	b.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 8004e40:	bf00      	nop
 8004e42:	e000      	b.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 8004e44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e46:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d10d      	bne.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x44a>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8004e4e:	4b85      	ldr	r3, [pc, #532]	@ (8005064 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004e50:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004e54:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8004e58:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004e5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e60:	4a80      	ldr	r2, [pc, #512]	@ (8005064 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004e62:	430b      	orrs	r3, r1
 8004e64:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004e68:	e003      	b.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e6a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004e6e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8004e72:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e7a:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004e7e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004e80:	2300      	movs	r3, #0
 8004e82:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004e84:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004e88:	460b      	mov	r3, r1
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	d046      	beq.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8004e8e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004e92:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004e96:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004e9a:	d028      	beq.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8004e9c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004ea0:	d821      	bhi.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8004ea2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004ea6:	d022      	beq.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8004ea8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004eac:	d81b      	bhi.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8004eae:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004eb2:	d01c      	beq.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8004eb4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004eb8:	d815      	bhi.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8004eba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ebe:	d008      	beq.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8004ec0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ec4:	d80f      	bhi.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d011      	beq.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8004eca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ece:	d00e      	beq.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8004ed0:	e009      	b.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004ed2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004ed6:	3308      	adds	r3, #8
 8004ed8:	4618      	mov	r0, r3
 8004eda:	f002 f951 	bl	8007180 <RCCEx_PLL2_Config>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004ee4:	e004      	b.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004eec:	e000      	b.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
        break;
 8004eee:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ef0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d10d      	bne.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8004ef8:	4b5a      	ldr	r3, [pc, #360]	@ (8005064 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004efa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004efe:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004f02:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004f06:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004f0a:	4a56      	ldr	r2, [pc, #344]	@ (8005064 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004f0c:	430b      	orrs	r3, r1
 8004f0e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004f12:	e003      	b.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f14:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004f18:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8004f1c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f24:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004f28:	663b      	str	r3, [r7, #96]	@ 0x60
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	667b      	str	r3, [r7, #100]	@ 0x64
 8004f2e:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004f32:	460b      	mov	r3, r1
 8004f34:	4313      	orrs	r3, r2
 8004f36:	d03f      	beq.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x598>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8004f38:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004f3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f40:	2b04      	cmp	r3, #4
 8004f42:	d81e      	bhi.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x562>
 8004f44:	a201      	add	r2, pc, #4	@ (adr r2, 8004f4c <HAL_RCCEx_PeriphCLKConfig+0x52c>)
 8004f46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f4a:	bf00      	nop
 8004f4c:	08004f8b 	.word	0x08004f8b
 8004f50:	08004f61 	.word	0x08004f61
 8004f54:	08004f6f 	.word	0x08004f6f
 8004f58:	08004f8b 	.word	0x08004f8b
 8004f5c:	08004f8b 	.word	0x08004f8b
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004f60:	4b40      	ldr	r3, [pc, #256]	@ (8005064 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004f62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f64:	4a3f      	ldr	r2, [pc, #252]	@ (8005064 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004f66:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f6a:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8004f6c:	e00e      	b.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004f6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004f72:	332c      	adds	r3, #44	@ 0x2c
 8004f74:	4618      	mov	r0, r3
 8004f76:	f002 f99b 	bl	80072b0 <RCCEx_PLL3_Config>
 8004f7a:	4603      	mov	r3, r0
 8004f7c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004f80:	e004      	b.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
 8004f84:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004f88:	e000      	b.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0x56c>
        break;
 8004f8a:	bf00      	nop
    }
    if (ret == HAL_OK)
 8004f8c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d10d      	bne.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x590>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8004f94:	4b33      	ldr	r3, [pc, #204]	@ (8005064 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004f96:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004f9a:	f023 0107 	bic.w	r1, r3, #7
 8004f9e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004fa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fa6:	4a2f      	ldr	r2, [pc, #188]	@ (8005064 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004fa8:	430b      	orrs	r3, r1
 8004faa:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004fae:	e003      	b.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x598>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fb0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004fb4:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8004fb8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fc0:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004fc4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004fca:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004fce:	460b      	mov	r3, r1
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	d04d      	beq.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8004fd4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004fd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004fdc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004fe0:	d028      	beq.n	8005034 <HAL_RCCEx_PeriphCLKConfig+0x614>
 8004fe2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004fe6:	d821      	bhi.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8004fe8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004fec:	d024      	beq.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x618>
 8004fee:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004ff2:	d81b      	bhi.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8004ff4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ff8:	d00e      	beq.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
 8004ffa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ffe:	d815      	bhi.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8005000:	2b00      	cmp	r3, #0
 8005002:	d01b      	beq.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x61c>
 8005004:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005008:	d110      	bne.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x60c>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800500a:	4b16      	ldr	r3, [pc, #88]	@ (8005064 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800500c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800500e:	4a15      	ldr	r2, [pc, #84]	@ (8005064 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8005010:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005014:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8005016:	e012      	b.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005018:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800501c:	332c      	adds	r3, #44	@ 0x2c
 800501e:	4618      	mov	r0, r3
 8005020:	f002 f946 	bl	80072b0 <RCCEx_PLL3_Config>
 8005024:	4603      	mov	r3, r0
 8005026:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800502a:	e008      	b.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800502c:	2301      	movs	r3, #1
 800502e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005032:	e004      	b.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 8005034:	bf00      	nop
 8005036:	e002      	b.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 8005038:	bf00      	nop
 800503a:	e000      	b.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 800503c:	bf00      	nop
    }
    if (ret == HAL_OK)
 800503e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005042:	2b00      	cmp	r3, #0
 8005044:	d110      	bne.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8005046:	4b07      	ldr	r3, [pc, #28]	@ (8005064 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8005048:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800504c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005050:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005054:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005058:	4a02      	ldr	r2, [pc, #8]	@ (8005064 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800505a:	430b      	orrs	r3, r1
 800505c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005060:	e006      	b.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8005062:	bf00      	nop
 8005064:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005068:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800506c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005070:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005078:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800507c:	653b      	str	r3, [r7, #80]	@ 0x50
 800507e:	2300      	movs	r3, #0
 8005080:	657b      	str	r3, [r7, #84]	@ 0x54
 8005082:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005086:	460b      	mov	r3, r1
 8005088:	4313      	orrs	r3, r2
 800508a:	f000 80b5 	beq.w	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800508e:	2300      	movs	r3, #0
 8005090:	f887 30e1 	strb.w	r3, [r7, #225]	@ 0xe1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005094:	4b9d      	ldr	r3, [pc, #628]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005096:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800509a:	f003 0304 	and.w	r3, r3, #4
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d113      	bne.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80050a2:	4b9a      	ldr	r3, [pc, #616]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80050a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80050a8:	4a98      	ldr	r2, [pc, #608]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80050aa:	f043 0304 	orr.w	r3, r3, #4
 80050ae:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80050b2:	4b96      	ldr	r3, [pc, #600]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80050b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80050b8:	f003 0304 	and.w	r3, r3, #4
 80050bc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80050c0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
      pwrclkchanged = SET;
 80050c4:	2301      	movs	r3, #1
 80050c6:	f887 30e1 	strb.w	r3, [r7, #225]	@ 0xe1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80050ca:	4b91      	ldr	r3, [pc, #580]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 80050cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050ce:	4a90      	ldr	r2, [pc, #576]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 80050d0:	f043 0301 	orr.w	r3, r3, #1
 80050d4:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80050d6:	f7fc ff47 	bl	8001f68 <HAL_GetTick>
 80050da:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80050de:	e00b      	b.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050e0:	f7fc ff42 	bl	8001f68 <HAL_GetTick>
 80050e4:	4602      	mov	r2, r0
 80050e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80050ea:	1ad3      	subs	r3, r2, r3
 80050ec:	2b02      	cmp	r3, #2
 80050ee:	d903      	bls.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      {
        ret = HAL_TIMEOUT;
 80050f0:	2303      	movs	r3, #3
 80050f2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80050f6:	e005      	b.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80050f8:	4b85      	ldr	r3, [pc, #532]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 80050fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050fc:	f003 0301 	and.w	r3, r3, #1
 8005100:	2b00      	cmp	r3, #0
 8005102:	d0ed      	beq.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
    }

    if (ret == HAL_OK)
 8005104:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005108:	2b00      	cmp	r3, #0
 800510a:	d165      	bne.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800510c:	4b7f      	ldr	r3, [pc, #508]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800510e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005112:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005116:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 800511a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800511e:	2b00      	cmp	r3, #0
 8005120:	d023      	beq.n	800516a <HAL_RCCEx_PeriphCLKConfig+0x74a>
 8005122:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005126:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800512a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800512e:	4293      	cmp	r3, r2
 8005130:	d01b      	beq.n	800516a <HAL_RCCEx_PeriphCLKConfig+0x74a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005132:	4b76      	ldr	r3, [pc, #472]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005134:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005138:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800513c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005140:	4b72      	ldr	r3, [pc, #456]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005142:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005146:	4a71      	ldr	r2, [pc, #452]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005148:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800514c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005150:	4b6e      	ldr	r3, [pc, #440]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005152:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005156:	4a6d      	ldr	r2, [pc, #436]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005158:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800515c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005160:	4a6a      	ldr	r2, [pc, #424]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005162:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005166:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800516a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800516e:	f003 0301 	and.w	r3, r3, #1
 8005172:	2b00      	cmp	r3, #0
 8005174:	d019      	beq.n	80051aa <HAL_RCCEx_PeriphCLKConfig+0x78a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005176:	f7fc fef7 	bl	8001f68 <HAL_GetTick>
 800517a:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800517e:	e00d      	b.n	800519c <HAL_RCCEx_PeriphCLKConfig+0x77c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005180:	f7fc fef2 	bl	8001f68 <HAL_GetTick>
 8005184:	4602      	mov	r2, r0
 8005186:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800518a:	1ad2      	subs	r2, r2, r3
 800518c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005190:	429a      	cmp	r2, r3
 8005192:	d903      	bls.n	800519c <HAL_RCCEx_PeriphCLKConfig+0x77c>
          {
            ret = HAL_TIMEOUT;
 8005194:	2303      	movs	r3, #3
 8005196:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
            break;
 800519a:	e006      	b.n	80051aa <HAL_RCCEx_PeriphCLKConfig+0x78a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800519c:	4b5b      	ldr	r3, [pc, #364]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800519e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80051a2:	f003 0302 	and.w	r3, r3, #2
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d0ea      	beq.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0x760>
          }
        }
      }

      if (ret == HAL_OK)
 80051aa:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d10d      	bne.n	80051ce <HAL_RCCEx_PeriphCLKConfig+0x7ae>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80051b2:	4b56      	ldr	r3, [pc, #344]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80051b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80051b8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80051bc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80051c0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80051c4:	4a51      	ldr	r2, [pc, #324]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80051c6:	430b      	orrs	r3, r1
 80051c8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80051cc:	e008      	b.n	80051e0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80051ce:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80051d2:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
 80051d6:	e003      	b.n	80051e0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051d8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80051dc:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80051e0:	f897 30e1 	ldrb.w	r3, [r7, #225]	@ 0xe1
 80051e4:	2b01      	cmp	r3, #1
 80051e6:	d107      	bne.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051e8:	4b48      	ldr	r3, [pc, #288]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80051ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051ee:	4a47      	ldr	r2, [pc, #284]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80051f0:	f023 0304 	bic.w	r3, r3, #4
 80051f4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 80051f8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80051fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005200:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005204:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005206:	2300      	movs	r3, #0
 8005208:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800520a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800520e:	460b      	mov	r3, r1
 8005210:	4313      	orrs	r3, r2
 8005212:	d042      	beq.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x87a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8005214:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005218:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800521c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8005220:	d022      	beq.n	8005268 <HAL_RCCEx_PeriphCLKConfig+0x848>
 8005222:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8005226:	d81b      	bhi.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0x840>
 8005228:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800522c:	d011      	beq.n	8005252 <HAL_RCCEx_PeriphCLKConfig+0x832>
 800522e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005232:	d815      	bhi.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0x840>
 8005234:	2b00      	cmp	r3, #0
 8005236:	d019      	beq.n	800526c <HAL_RCCEx_PeriphCLKConfig+0x84c>
 8005238:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800523c:	d110      	bne.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0x840>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800523e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005242:	3308      	adds	r3, #8
 8005244:	4618      	mov	r0, r3
 8005246:	f001 ff9b 	bl	8007180 <RCCEx_PLL2_Config>
 800524a:	4603      	mov	r3, r0
 800524c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005250:	e00d      	b.n	800526e <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005252:	4b2e      	ldr	r3, [pc, #184]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005256:	4a2d      	ldr	r2, [pc, #180]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005258:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800525c:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 800525e:	e006      	b.n	800526e <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005266:	e002      	b.n	800526e <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 8005268:	bf00      	nop
 800526a:	e000      	b.n	800526e <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 800526c:	bf00      	nop
    }
    if (ret == HAL_OK)
 800526e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005272:	2b00      	cmp	r3, #0
 8005274:	d10d      	bne.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x872>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8005276:	4b25      	ldr	r3, [pc, #148]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005278:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800527c:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8005280:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005284:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005288:	4a20      	ldr	r2, [pc, #128]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800528a:	430b      	orrs	r3, r1
 800528c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005290:	e003      	b.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x87a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005292:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005296:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800529a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800529e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052a2:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80052a6:	643b      	str	r3, [r7, #64]	@ 0x40
 80052a8:	2300      	movs	r3, #0
 80052aa:	647b      	str	r3, [r7, #68]	@ 0x44
 80052ac:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80052b0:	460b      	mov	r3, r1
 80052b2:	4313      	orrs	r3, r2
 80052b4:	d032      	beq.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x8fc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 80052b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80052ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80052be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80052c2:	d00b      	beq.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 80052c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80052c8:	d804      	bhi.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d008      	beq.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 80052ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052d2:	d007      	beq.n	80052e4 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 80052d4:	2301      	movs	r3, #1
 80052d6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80052da:	e004      	b.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 80052dc:	bf00      	nop
 80052de:	e002      	b.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 80052e0:	bf00      	nop
 80052e2:	e000      	b.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 80052e4:	bf00      	nop
    }
    if (ret == HAL_OK)
 80052e6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d112      	bne.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 80052ee:	4b07      	ldr	r3, [pc, #28]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80052f0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80052f4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80052f8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80052fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005300:	4a02      	ldr	r2, [pc, #8]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005302:	430b      	orrs	r3, r1
 8005304:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005308:	e008      	b.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x8fc>
 800530a:	bf00      	nop
 800530c:	46020c00 	.word	0x46020c00
 8005310:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005314:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005318:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 800531c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005324:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8005328:	63bb      	str	r3, [r7, #56]	@ 0x38
 800532a:	2300      	movs	r3, #0
 800532c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800532e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005332:	460b      	mov	r3, r1
 8005334:	4313      	orrs	r3, r2
 8005336:	d00c      	beq.n	8005352 <HAL_RCCEx_PeriphCLKConfig+0x932>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 8005338:	4b98      	ldr	r3, [pc, #608]	@ (800559c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800533a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800533e:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 8005342:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005346:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800534a:	4a94      	ldr	r2, [pc, #592]	@ (800559c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800534c:	430b      	orrs	r3, r1
 800534e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8005352:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800535a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800535e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005360:	2300      	movs	r3, #0
 8005362:	637b      	str	r3, [r7, #52]	@ 0x34
 8005364:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005368:	460b      	mov	r3, r1
 800536a:	4313      	orrs	r3, r2
 800536c:	d019      	beq.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x982>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 800536e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005372:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005376:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800537a:	d105      	bne.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0x968>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800537c:	4b87      	ldr	r3, [pc, #540]	@ (800559c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800537e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005380:	4a86      	ldr	r2, [pc, #536]	@ (800559c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005382:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005386:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8005388:	4b84      	ldr	r3, [pc, #528]	@ (800559c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800538a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800538e:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005392:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005396:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800539a:	4a80      	ldr	r2, [pc, #512]	@ (800559c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800539c:	430b      	orrs	r3, r1
 800539e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80053a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80053a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053aa:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80053ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 80053b0:	2300      	movs	r3, #0
 80053b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053b4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80053b8:	460b      	mov	r3, r1
 80053ba:	4313      	orrs	r3, r2
 80053bc:	d00c      	beq.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0x9b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 80053be:	4b77      	ldr	r3, [pc, #476]	@ (800559c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80053c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80053c4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80053c8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80053cc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80053d0:	4972      	ldr	r1, [pc, #456]	@ (800559c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80053d2:	4313      	orrs	r3, r2
 80053d4:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 80053d8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80053dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053e0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80053e4:	623b      	str	r3, [r7, #32]
 80053e6:	2300      	movs	r3, #0
 80053e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80053ea:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80053ee:	460b      	mov	r3, r1
 80053f0:	4313      	orrs	r3, r2
 80053f2:	d00c      	beq.n	800540e <HAL_RCCEx_PeriphCLKConfig+0x9ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 80053f4:	4b69      	ldr	r3, [pc, #420]	@ (800559c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80053f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80053fa:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80053fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005402:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005406:	4965      	ldr	r1, [pc, #404]	@ (800559c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005408:	4313      	orrs	r3, r2
 800540a:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 800540e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005416:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800541a:	61bb      	str	r3, [r7, #24]
 800541c:	2300      	movs	r3, #0
 800541e:	61fb      	str	r3, [r7, #28]
 8005420:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005424:	460b      	mov	r3, r1
 8005426:	4313      	orrs	r3, r2
 8005428:	d00c      	beq.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0xa24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 800542a:	4b5c      	ldr	r3, [pc, #368]	@ (800559c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800542c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005430:	f023 0218 	bic.w	r2, r3, #24
 8005434:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005438:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800543c:	4957      	ldr	r1, [pc, #348]	@ (800559c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800543e:	4313      	orrs	r3, r2
 8005440:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005444:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800544c:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8005450:	613b      	str	r3, [r7, #16]
 8005452:	2300      	movs	r3, #0
 8005454:	617b      	str	r3, [r7, #20]
 8005456:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800545a:	460b      	mov	r3, r1
 800545c:	4313      	orrs	r3, r2
 800545e:	d032      	beq.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0xaa6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8005460:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005464:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005468:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800546c:	d105      	bne.n	800547a <HAL_RCCEx_PeriphCLKConfig+0xa5a>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800546e:	4b4b      	ldr	r3, [pc, #300]	@ (800559c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005470:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005472:	4a4a      	ldr	r2, [pc, #296]	@ (800559c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005474:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005478:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 800547a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800547e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005482:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005486:	d108      	bne.n	800549a <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005488:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800548c:	3308      	adds	r3, #8
 800548e:	4618      	mov	r0, r3
 8005490:	f001 fe76 	bl	8007180 <RCCEx_PLL2_Config>
 8005494:	4603      	mov	r3, r0
 8005496:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
    }
    if (ret == HAL_OK)
 800549a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d10d      	bne.n	80054be <HAL_RCCEx_PeriphCLKConfig+0xa9e>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 80054a2:	4b3e      	ldr	r3, [pc, #248]	@ (800559c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80054a4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80054a8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80054ac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80054b0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80054b4:	4939      	ldr	r1, [pc, #228]	@ (800559c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80054b6:	4313      	orrs	r3, r2
 80054b8:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80054bc:	e003      	b.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0xaa6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054be:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80054c2:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 80054c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80054ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054ce:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 80054d2:	60bb      	str	r3, [r7, #8]
 80054d4:	2300      	movs	r3, #0
 80054d6:	60fb      	str	r3, [r7, #12]
 80054d8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80054dc:	460b      	mov	r3, r1
 80054de:	4313      	orrs	r3, r2
 80054e0:	d03a      	beq.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0xb38>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 80054e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80054e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80054ea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80054ee:	d00e      	beq.n	800550e <HAL_RCCEx_PeriphCLKConfig+0xaee>
 80054f0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80054f4:	d815      	bhi.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d017      	beq.n	800552a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 80054fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80054fe:	d110      	bne.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0xb02>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005500:	4b26      	ldr	r3, [pc, #152]	@ (800559c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005504:	4a25      	ldr	r2, [pc, #148]	@ (800559c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005506:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800550a:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 800550c:	e00e      	b.n	800552c <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800550e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005512:	3308      	adds	r3, #8
 8005514:	4618      	mov	r0, r3
 8005516:	f001 fe33 	bl	8007180 <RCCEx_PLL2_Config>
 800551a:	4603      	mov	r3, r0
 800551c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8005520:	e004      	b.n	800552c <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      default:
        ret = HAL_ERROR;
 8005522:	2301      	movs	r3, #1
 8005524:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005528:	e000      	b.n	800552c <HAL_RCCEx_PeriphCLKConfig+0xb0c>
        break;
 800552a:	bf00      	nop
    }
    if (ret == HAL_OK)
 800552c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005530:	2b00      	cmp	r3, #0
 8005532:	d10d      	bne.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0xb30>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8005534:	4b19      	ldr	r3, [pc, #100]	@ (800559c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005536:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800553a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800553e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005542:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005546:	4915      	ldr	r1, [pc, #84]	@ (800559c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005548:	4313      	orrs	r3, r2
 800554a:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800554e:	e003      	b.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0xb38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005550:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005554:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8005558:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800555c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005560:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005564:	603b      	str	r3, [r7, #0]
 8005566:	2300      	movs	r3, #0
 8005568:	607b      	str	r3, [r7, #4]
 800556a:	e9d7 1200 	ldrd	r1, r2, [r7]
 800556e:	460b      	mov	r3, r1
 8005570:	4313      	orrs	r3, r2
 8005572:	d00c      	beq.n	800558e <HAL_RCCEx_PeriphCLKConfig+0xb6e>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8005574:	4b09      	ldr	r3, [pc, #36]	@ (800559c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005576:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800557a:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800557e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005582:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005586:	4905      	ldr	r1, [pc, #20]	@ (800559c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005588:	4313      	orrs	r3, r2
 800558a:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 800558e:	f897 30e2 	ldrb.w	r3, [r7, #226]	@ 0xe2
}
 8005592:	4618      	mov	r0, r3
 8005594:	37e8      	adds	r7, #232	@ 0xe8
 8005596:	46bd      	mov	sp, r7
 8005598:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800559c:	46020c00 	.word	0x46020c00

080055a0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b089      	sub	sp, #36	@ 0x24
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 80055a8:	4ba6      	ldr	r3, [pc, #664]	@ (8005844 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80055aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055b0:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80055b2:	4ba4      	ldr	r3, [pc, #656]	@ (8005844 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80055b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055b6:	f003 0303 	and.w	r3, r3, #3
 80055ba:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 80055bc:	4ba1      	ldr	r3, [pc, #644]	@ (8005844 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80055be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055c0:	0a1b      	lsrs	r3, r3, #8
 80055c2:	f003 030f 	and.w	r3, r3, #15
 80055c6:	3301      	adds	r3, #1
 80055c8:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80055ca:	4b9e      	ldr	r3, [pc, #632]	@ (8005844 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80055cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055ce:	091b      	lsrs	r3, r3, #4
 80055d0:	f003 0301 	and.w	r3, r3, #1
 80055d4:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80055d6:	4b9b      	ldr	r3, [pc, #620]	@ (8005844 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80055d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055da:	08db      	lsrs	r3, r3, #3
 80055dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80055e0:	68fa      	ldr	r2, [r7, #12]
 80055e2:	fb02 f303 	mul.w	r3, r2, r3
 80055e6:	ee07 3a90 	vmov	s15, r3
 80055ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055ee:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 80055f2:	697b      	ldr	r3, [r7, #20]
 80055f4:	2b03      	cmp	r3, #3
 80055f6:	d062      	beq.n	80056be <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	2b03      	cmp	r3, #3
 80055fc:	f200 8081 	bhi.w	8005702 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	2b01      	cmp	r3, #1
 8005604:	d024      	beq.n	8005650 <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	2b02      	cmp	r3, #2
 800560a:	d17a      	bne.n	8005702 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800560c:	693b      	ldr	r3, [r7, #16]
 800560e:	ee07 3a90 	vmov	s15, r3
 8005612:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005616:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8005848 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 800561a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800561e:	4b89      	ldr	r3, [pc, #548]	@ (8005844 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005620:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005622:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005626:	ee07 3a90 	vmov	s15, r3
 800562a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800562e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005632:	eddf 5a86 	vldr	s11, [pc, #536]	@ 800584c <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8005636:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800563a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800563e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005642:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005646:	ee67 7a27 	vmul.f32	s15, s14, s15
 800564a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800564e:	e08f      	b.n	8005770 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005650:	4b7c      	ldr	r3, [pc, #496]	@ (8005844 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005652:	689b      	ldr	r3, [r3, #8]
 8005654:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005658:	2b00      	cmp	r3, #0
 800565a:	d005      	beq.n	8005668 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 800565c:	4b79      	ldr	r3, [pc, #484]	@ (8005844 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	0f1b      	lsrs	r3, r3, #28
 8005662:	f003 030f 	and.w	r3, r3, #15
 8005666:	e006      	b.n	8005676 <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 8005668:	4b76      	ldr	r3, [pc, #472]	@ (8005844 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800566a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800566e:	041b      	lsls	r3, r3, #16
 8005670:	0f1b      	lsrs	r3, r3, #28
 8005672:	f003 030f 	and.w	r3, r3, #15
 8005676:	4a76      	ldr	r2, [pc, #472]	@ (8005850 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8005678:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800567c:	ee07 3a90 	vmov	s15, r3
 8005680:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	ee07 3a90 	vmov	s15, r3
 800568a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800568e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005692:	69bb      	ldr	r3, [r7, #24]
 8005694:	ee07 3a90 	vmov	s15, r3
 8005698:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800569c:	ed97 6a02 	vldr	s12, [r7, #8]
 80056a0:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 800584c <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 80056a4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056a8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056ac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80056b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80056b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056b8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80056bc:	e058      	b.n	8005770 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	ee07 3a90 	vmov	s15, r3
 80056c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056c8:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005848 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 80056cc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056d0:	4b5c      	ldr	r3, [pc, #368]	@ (8005844 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80056d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056d8:	ee07 3a90 	vmov	s15, r3
 80056dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 80056e0:	ed97 6a02 	vldr	s12, [r7, #8]
 80056e4:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800584c <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 80056e8:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80056ec:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 80056f0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80056f4:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80056f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056fc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005700:	e036      	b.n	8005770 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005702:	4b50      	ldr	r3, [pc, #320]	@ (8005844 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005704:	689b      	ldr	r3, [r3, #8]
 8005706:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800570a:	2b00      	cmp	r3, #0
 800570c:	d005      	beq.n	800571a <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 800570e:	4b4d      	ldr	r3, [pc, #308]	@ (8005844 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005710:	689b      	ldr	r3, [r3, #8]
 8005712:	0f1b      	lsrs	r3, r3, #28
 8005714:	f003 030f 	and.w	r3, r3, #15
 8005718:	e006      	b.n	8005728 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 800571a:	4b4a      	ldr	r3, [pc, #296]	@ (8005844 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800571c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005720:	041b      	lsls	r3, r3, #16
 8005722:	0f1b      	lsrs	r3, r3, #28
 8005724:	f003 030f 	and.w	r3, r3, #15
 8005728:	4a49      	ldr	r2, [pc, #292]	@ (8005850 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 800572a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800572e:	ee07 3a90 	vmov	s15, r3
 8005732:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005736:	693b      	ldr	r3, [r7, #16]
 8005738:	ee07 3a90 	vmov	s15, r3
 800573c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005740:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005744:	69bb      	ldr	r3, [r7, #24]
 8005746:	ee07 3a90 	vmov	s15, r3
 800574a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800574e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005752:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 800584c <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8005756:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800575a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800575e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005762:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005766:	ee67 7a27 	vmul.f32	s15, s14, s15
 800576a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800576e:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8005770:	4b34      	ldr	r3, [pc, #208]	@ (8005844 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005774:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005778:	2b00      	cmp	r3, #0
 800577a:	d017      	beq.n	80057ac <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800577c:	4b31      	ldr	r3, [pc, #196]	@ (8005844 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800577e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005780:	0a5b      	lsrs	r3, r3, #9
 8005782:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005786:	ee07 3a90 	vmov	s15, r3
 800578a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 800578e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005792:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005796:	edd7 6a07 	vldr	s13, [r7, #28]
 800579a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800579e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80057a2:	ee17 2a90 	vmov	r2, s15
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	601a      	str	r2, [r3, #0]
 80057aa:	e002      	b.n	80057b2 <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2200      	movs	r2, #0
 80057b0:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80057b2:	4b24      	ldr	r3, [pc, #144]	@ (8005844 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80057b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d017      	beq.n	80057ee <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80057be:	4b21      	ldr	r3, [pc, #132]	@ (8005844 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80057c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057c2:	0c1b      	lsrs	r3, r3, #16
 80057c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80057c8:	ee07 3a90 	vmov	s15, r3
 80057cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 80057d0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80057d4:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80057d8:	edd7 6a07 	vldr	s13, [r7, #28]
 80057dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80057e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80057e4:	ee17 2a90 	vmov	r2, s15
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	605a      	str	r2, [r3, #4]
 80057ec:	e002      	b.n	80057f4 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2200      	movs	r2, #0
 80057f2:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 80057f4:	4b13      	ldr	r3, [pc, #76]	@ (8005844 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80057f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d017      	beq.n	8005830 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005800:	4b10      	ldr	r3, [pc, #64]	@ (8005844 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005802:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005804:	0e1b      	lsrs	r3, r3, #24
 8005806:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800580a:	ee07 3a90 	vmov	s15, r3
 800580e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 8005812:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005816:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800581a:	edd7 6a07 	vldr	s13, [r7, #28]
 800581e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005822:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005826:	ee17 2a90 	vmov	r2, s15
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800582e:	e002      	b.n	8005836 <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2200      	movs	r2, #0
 8005834:	609a      	str	r2, [r3, #8]
}
 8005836:	bf00      	nop
 8005838:	3724      	adds	r7, #36	@ 0x24
 800583a:	46bd      	mov	sp, r7
 800583c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005840:	4770      	bx	lr
 8005842:	bf00      	nop
 8005844:	46020c00 	.word	0x46020c00
 8005848:	4b742400 	.word	0x4b742400
 800584c:	46000000 	.word	0x46000000
 8005850:	0800c540 	.word	0x0800c540

08005854 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005854:	b480      	push	{r7}
 8005856:	b089      	sub	sp, #36	@ 0x24
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 800585c:	4ba6      	ldr	r3, [pc, #664]	@ (8005af8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800585e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005860:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005864:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8005866:	4ba4      	ldr	r3, [pc, #656]	@ (8005af8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005868:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800586a:	f003 0303 	and.w	r3, r3, #3
 800586e:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 8005870:	4ba1      	ldr	r3, [pc, #644]	@ (8005af8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005874:	0a1b      	lsrs	r3, r3, #8
 8005876:	f003 030f 	and.w	r3, r3, #15
 800587a:	3301      	adds	r3, #1
 800587c:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 800587e:	4b9e      	ldr	r3, [pc, #632]	@ (8005af8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005880:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005882:	091b      	lsrs	r3, r3, #4
 8005884:	f003 0301 	and.w	r3, r3, #1
 8005888:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 800588a:	4b9b      	ldr	r3, [pc, #620]	@ (8005af8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800588c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800588e:	08db      	lsrs	r3, r3, #3
 8005890:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005894:	68fa      	ldr	r2, [r7, #12]
 8005896:	fb02 f303 	mul.w	r3, r2, r3
 800589a:	ee07 3a90 	vmov	s15, r3
 800589e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058a2:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 80058a6:	697b      	ldr	r3, [r7, #20]
 80058a8:	2b03      	cmp	r3, #3
 80058aa:	d062      	beq.n	8005972 <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	2b03      	cmp	r3, #3
 80058b0:	f200 8081 	bhi.w	80059b6 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	2b01      	cmp	r3, #1
 80058b8:	d024      	beq.n	8005904 <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 80058ba:	697b      	ldr	r3, [r7, #20]
 80058bc:	2b02      	cmp	r3, #2
 80058be:	d17a      	bne.n	80059b6 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80058c0:	693b      	ldr	r3, [r7, #16]
 80058c2:	ee07 3a90 	vmov	s15, r3
 80058c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058ca:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8005afc <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 80058ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80058d2:	4b89      	ldr	r3, [pc, #548]	@ (8005af8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80058d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058da:	ee07 3a90 	vmov	s15, r3
 80058de:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80058e2:	ed97 6a02 	vldr	s12, [r7, #8]
 80058e6:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8005b00 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80058ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80058ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80058f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80058f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80058fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058fe:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005902:	e08f      	b.n	8005a24 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8005904:	4b7c      	ldr	r3, [pc, #496]	@ (8005af8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005906:	689b      	ldr	r3, [r3, #8]
 8005908:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800590c:	2b00      	cmp	r3, #0
 800590e:	d005      	beq.n	800591c <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8005910:	4b79      	ldr	r3, [pc, #484]	@ (8005af8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	0f1b      	lsrs	r3, r3, #28
 8005916:	f003 030f 	and.w	r3, r3, #15
 800591a:	e006      	b.n	800592a <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 800591c:	4b76      	ldr	r3, [pc, #472]	@ (8005af8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800591e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005922:	041b      	lsls	r3, r3, #16
 8005924:	0f1b      	lsrs	r3, r3, #28
 8005926:	f003 030f 	and.w	r3, r3, #15
 800592a:	4a76      	ldr	r2, [pc, #472]	@ (8005b04 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 800592c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005930:	ee07 3a90 	vmov	s15, r3
 8005934:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	ee07 3a90 	vmov	s15, r3
 800593e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005942:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005946:	69bb      	ldr	r3, [r7, #24]
 8005948:	ee07 3a90 	vmov	s15, r3
 800594c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005950:	ed97 6a02 	vldr	s12, [r7, #8]
 8005954:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8005b00 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8005958:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800595c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005960:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005964:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8005968:	ee67 7a27 	vmul.f32	s15, s14, s15
 800596c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005970:	e058      	b.n	8005a24 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005972:	693b      	ldr	r3, [r7, #16]
 8005974:	ee07 3a90 	vmov	s15, r3
 8005978:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800597c:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005afc <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8005980:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005984:	4b5c      	ldr	r3, [pc, #368]	@ (8005af8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005986:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005988:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800598c:	ee07 3a90 	vmov	s15, r3
 8005990:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8005994:	ed97 6a02 	vldr	s12, [r7, #8]
 8005998:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8005b00 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 800599c:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80059a0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80059a4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80059a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80059ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059b0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80059b4:	e036      	b.n	8005a24 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 80059b6:	4b50      	ldr	r3, [pc, #320]	@ (8005af8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80059b8:	689b      	ldr	r3, [r3, #8]
 80059ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d005      	beq.n	80059ce <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 80059c2:	4b4d      	ldr	r3, [pc, #308]	@ (8005af8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	0f1b      	lsrs	r3, r3, #28
 80059c8:	f003 030f 	and.w	r3, r3, #15
 80059cc:	e006      	b.n	80059dc <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 80059ce:	4b4a      	ldr	r3, [pc, #296]	@ (8005af8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80059d0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80059d4:	041b      	lsls	r3, r3, #16
 80059d6:	0f1b      	lsrs	r3, r3, #28
 80059d8:	f003 030f 	and.w	r3, r3, #15
 80059dc:	4a49      	ldr	r2, [pc, #292]	@ (8005b04 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 80059de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059e2:	ee07 3a90 	vmov	s15, r3
 80059e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80059ea:	693b      	ldr	r3, [r7, #16]
 80059ec:	ee07 3a90 	vmov	s15, r3
 80059f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059f4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 80059f8:	69bb      	ldr	r3, [r7, #24]
 80059fa:	ee07 3a90 	vmov	s15, r3
 80059fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a02:	ed97 6a02 	vldr	s12, [r7, #8]
 8005a06:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8005b00 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8005a0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005a16:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8005a1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a1e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005a22:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8005a24:	4b34      	ldr	r3, [pc, #208]	@ (8005af8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005a26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d017      	beq.n	8005a60 <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005a30:	4b31      	ldr	r3, [pc, #196]	@ (8005af8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005a32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a34:	0a5b      	lsrs	r3, r3, #9
 8005a36:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a3a:	ee07 3a90 	vmov	s15, r3
 8005a3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 8005a42:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005a46:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005a4a:	edd7 6a07 	vldr	s13, [r7, #28]
 8005a4e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005a52:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a56:	ee17 2a90 	vmov	r2, s15
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	601a      	str	r2, [r3, #0]
 8005a5e:	e002      	b.n	8005a66 <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2200      	movs	r2, #0
 8005a64:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8005a66:	4b24      	ldr	r3, [pc, #144]	@ (8005af8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005a68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d017      	beq.n	8005aa2 <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005a72:	4b21      	ldr	r3, [pc, #132]	@ (8005af8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005a74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a76:	0c1b      	lsrs	r3, r3, #16
 8005a78:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a7c:	ee07 3a90 	vmov	s15, r3
 8005a80:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 8005a84:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005a88:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005a8c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005a90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005a94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a98:	ee17 2a90 	vmov	r2, s15
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	605a      	str	r2, [r3, #4]
 8005aa0:	e002      	b.n	8005aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8005aa8:	4b13      	ldr	r3, [pc, #76]	@ (8005af8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d017      	beq.n	8005ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005ab4:	4b10      	ldr	r3, [pc, #64]	@ (8005af8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005ab6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ab8:	0e1b      	lsrs	r3, r3, #24
 8005aba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005abe:	ee07 3a90 	vmov	s15, r3
 8005ac2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 8005ac6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005aca:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005ace:	edd7 6a07 	vldr	s13, [r7, #28]
 8005ad2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005ad6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005ada:	ee17 2a90 	vmov	r2, s15
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005ae2:	e002      	b.n	8005aea <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	609a      	str	r2, [r3, #8]
}
 8005aea:	bf00      	nop
 8005aec:	3724      	adds	r7, #36	@ 0x24
 8005aee:	46bd      	mov	sp, r7
 8005af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af4:	4770      	bx	lr
 8005af6:	bf00      	nop
 8005af8:	46020c00 	.word	0x46020c00
 8005afc:	4b742400 	.word	0x4b742400
 8005b00:	46000000 	.word	0x46000000
 8005b04:	0800c540 	.word	0x0800c540

08005b08 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8005b08:	b480      	push	{r7}
 8005b0a:	b089      	sub	sp, #36	@ 0x24
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8005b10:	4ba6      	ldr	r3, [pc, #664]	@ (8005dac <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005b12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b18:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8005b1a:	4ba4      	ldr	r3, [pc, #656]	@ (8005dac <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b1e:	f003 0303 	and.w	r3, r3, #3
 8005b22:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 8005b24:	4ba1      	ldr	r3, [pc, #644]	@ (8005dac <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005b26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b28:	0a1b      	lsrs	r3, r3, #8
 8005b2a:	f003 030f 	and.w	r3, r3, #15
 8005b2e:	3301      	adds	r3, #1
 8005b30:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8005b32:	4b9e      	ldr	r3, [pc, #632]	@ (8005dac <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b36:	091b      	lsrs	r3, r3, #4
 8005b38:	f003 0301 	and.w	r3, r3, #1
 8005b3c:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8005b3e:	4b9b      	ldr	r3, [pc, #620]	@ (8005dac <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005b40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b42:	08db      	lsrs	r3, r3, #3
 8005b44:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005b48:	68fa      	ldr	r2, [r7, #12]
 8005b4a:	fb02 f303 	mul.w	r3, r2, r3
 8005b4e:	ee07 3a90 	vmov	s15, r3
 8005b52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b56:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	2b03      	cmp	r3, #3
 8005b5e:	d062      	beq.n	8005c26 <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 8005b60:	697b      	ldr	r3, [r7, #20]
 8005b62:	2b03      	cmp	r3, #3
 8005b64:	f200 8081 	bhi.w	8005c6a <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	2b01      	cmp	r3, #1
 8005b6c:	d024      	beq.n	8005bb8 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	2b02      	cmp	r3, #2
 8005b72:	d17a      	bne.n	8005c6a <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8005b74:	693b      	ldr	r3, [r7, #16]
 8005b76:	ee07 3a90 	vmov	s15, r3
 8005b7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b7e:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8005db0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8005b82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b86:	4b89      	ldr	r3, [pc, #548]	@ (8005dac <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005b88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b8e:	ee07 3a90 	vmov	s15, r3
 8005b92:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8005b96:	ed97 6a02 	vldr	s12, [r7, #8]
 8005b9a:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8005db4 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8005b9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8005ba2:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8005ba6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005baa:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8005bae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bb2:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 8005bb6:	e08f      	b.n	8005cd8 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8005bb8:	4b7c      	ldr	r3, [pc, #496]	@ (8005dac <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005bba:	689b      	ldr	r3, [r3, #8]
 8005bbc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d005      	beq.n	8005bd0 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8005bc4:	4b79      	ldr	r3, [pc, #484]	@ (8005dac <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005bc6:	689b      	ldr	r3, [r3, #8]
 8005bc8:	0f1b      	lsrs	r3, r3, #28
 8005bca:	f003 030f 	and.w	r3, r3, #15
 8005bce:	e006      	b.n	8005bde <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 8005bd0:	4b76      	ldr	r3, [pc, #472]	@ (8005dac <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005bd2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005bd6:	041b      	lsls	r3, r3, #16
 8005bd8:	0f1b      	lsrs	r3, r3, #28
 8005bda:	f003 030f 	and.w	r3, r3, #15
 8005bde:	4a76      	ldr	r2, [pc, #472]	@ (8005db8 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8005be0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005be4:	ee07 3a90 	vmov	s15, r3
 8005be8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005bec:	693b      	ldr	r3, [r7, #16]
 8005bee:	ee07 3a90 	vmov	s15, r3
 8005bf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bf6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005bfa:	69bb      	ldr	r3, [r7, #24]
 8005bfc:	ee07 3a90 	vmov	s15, r3
 8005c00:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c04:	ed97 6a02 	vldr	s12, [r7, #8]
 8005c08:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8005db4 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8005c0c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c10:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c14:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005c18:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8005c1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c20:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005c24:	e058      	b.n	8005cd8 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8005c26:	693b      	ldr	r3, [r7, #16]
 8005c28:	ee07 3a90 	vmov	s15, r3
 8005c2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c30:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005db0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8005c34:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c38:	4b5c      	ldr	r3, [pc, #368]	@ (8005dac <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005c3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c40:	ee07 3a90 	vmov	s15, r3
 8005c44:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8005c48:	ed97 6a02 	vldr	s12, [r7, #8]
 8005c4c:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8005db4 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8005c50:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8005c54:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8005c58:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005c5c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8005c60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c64:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005c68:	e036      	b.n	8005cd8 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8005c6a:	4b50      	ldr	r3, [pc, #320]	@ (8005dac <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005c6c:	689b      	ldr	r3, [r3, #8]
 8005c6e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d005      	beq.n	8005c82 <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 8005c76:	4b4d      	ldr	r3, [pc, #308]	@ (8005dac <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005c78:	689b      	ldr	r3, [r3, #8]
 8005c7a:	0f1b      	lsrs	r3, r3, #28
 8005c7c:	f003 030f 	and.w	r3, r3, #15
 8005c80:	e006      	b.n	8005c90 <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 8005c82:	4b4a      	ldr	r3, [pc, #296]	@ (8005dac <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005c84:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005c88:	041b      	lsls	r3, r3, #16
 8005c8a:	0f1b      	lsrs	r3, r3, #28
 8005c8c:	f003 030f 	and.w	r3, r3, #15
 8005c90:	4a49      	ldr	r2, [pc, #292]	@ (8005db8 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8005c92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c96:	ee07 3a90 	vmov	s15, r3
 8005c9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c9e:	693b      	ldr	r3, [r7, #16]
 8005ca0:	ee07 3a90 	vmov	s15, r3
 8005ca4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ca8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005cac:	69bb      	ldr	r3, [r7, #24]
 8005cae:	ee07 3a90 	vmov	s15, r3
 8005cb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005cb6:	ed97 6a02 	vldr	s12, [r7, #8]
 8005cba:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8005db4 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8005cbe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005cc2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005cc6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005cca:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8005cce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cd2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005cd6:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8005cd8:	4b34      	ldr	r3, [pc, #208]	@ (8005dac <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005cda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cdc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d017      	beq.n	8005d14 <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005ce4:	4b31      	ldr	r3, [pc, #196]	@ (8005dac <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005ce6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ce8:	0a5b      	lsrs	r3, r3, #9
 8005cea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005cee:	ee07 3a90 	vmov	s15, r3
 8005cf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 8005cf6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005cfa:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005cfe:	edd7 6a07 	vldr	s13, [r7, #28]
 8005d02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005d0a:	ee17 2a90 	vmov	r2, s15
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	601a      	str	r2, [r3, #0]
 8005d12:	e002      	b.n	8005d1a <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2200      	movs	r2, #0
 8005d18:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8005d1a:	4b24      	ldr	r3, [pc, #144]	@ (8005dac <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005d1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d017      	beq.n	8005d56 <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005d26:	4b21      	ldr	r3, [pc, #132]	@ (8005dac <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d2a:	0c1b      	lsrs	r3, r3, #16
 8005d2c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d30:	ee07 3a90 	vmov	s15, r3
 8005d34:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 8005d38:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005d3c:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005d40:	edd7 6a07 	vldr	s13, [r7, #28]
 8005d44:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005d4c:	ee17 2a90 	vmov	r2, s15
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	605a      	str	r2, [r3, #4]
 8005d54:	e002      	b.n	8005d5c <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8005d5c:	4b13      	ldr	r3, [pc, #76]	@ (8005dac <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005d5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d60:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d017      	beq.n	8005d98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005d68:	4b10      	ldr	r3, [pc, #64]	@ (8005dac <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005d6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d6c:	0e1b      	lsrs	r3, r3, #24
 8005d6e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d72:	ee07 3a90 	vmov	s15, r3
 8005d76:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 8005d7a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005d7e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005d82:	edd7 6a07 	vldr	s13, [r7, #28]
 8005d86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005d8e:	ee17 2a90 	vmov	r2, s15
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005d96:	e002      	b.n	8005d9e <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	609a      	str	r2, [r3, #8]
}
 8005d9e:	bf00      	nop
 8005da0:	3724      	adds	r7, #36	@ 0x24
 8005da2:	46bd      	mov	sp, r7
 8005da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da8:	4770      	bx	lr
 8005daa:	bf00      	nop
 8005dac:	46020c00 	.word	0x46020c00
 8005db0:	4b742400 	.word	0x4b742400
 8005db4:	46000000 	.word	0x46000000
 8005db8:	0800c540 	.word	0x0800c540

08005dbc <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b08e      	sub	sp, #56	@ 0x38
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8005dc6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005dca:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8005dce:	430b      	orrs	r3, r1
 8005dd0:	d145      	bne.n	8005e5e <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8005dd2:	4ba7      	ldr	r3, [pc, #668]	@ (8006070 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005dd4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005dd8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ddc:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8005dde:	4ba4      	ldr	r3, [pc, #656]	@ (8006070 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005de0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005de4:	f003 0302 	and.w	r3, r3, #2
 8005de8:	2b02      	cmp	r3, #2
 8005dea:	d108      	bne.n	8005dfe <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8005dec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005df2:	d104      	bne.n	8005dfe <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8005df4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005df8:	637b      	str	r3, [r7, #52]	@ 0x34
 8005dfa:	f001 b9b3 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8005dfe:	4b9c      	ldr	r3, [pc, #624]	@ (8006070 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005e00:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005e04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e08:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005e0c:	d114      	bne.n	8005e38 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 8005e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e14:	d110      	bne.n	8005e38 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005e16:	4b96      	ldr	r3, [pc, #600]	@ (8006070 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005e18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005e1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e20:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005e24:	d103      	bne.n	8005e2e <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 8005e26:	23fa      	movs	r3, #250	@ 0xfa
 8005e28:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005e2a:	f001 b99b 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 8005e2e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005e32:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005e34:	f001 b996 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8005e38:	4b8d      	ldr	r3, [pc, #564]	@ (8006070 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e40:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005e44:	d107      	bne.n	8005e56 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 8005e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e48:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005e4c:	d103      	bne.n	8005e56 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 8005e4e:	4b89      	ldr	r3, [pc, #548]	@ (8006074 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8005e50:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e52:	f001 b987 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8005e56:	2300      	movs	r3, #0
 8005e58:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e5a:	f001 b983 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8005e5e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e62:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8005e66:	430b      	orrs	r3, r1
 8005e68:	d151      	bne.n	8005f0e <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8005e6a:	4b81      	ldr	r3, [pc, #516]	@ (8006070 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005e6c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005e70:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8005e74:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8005e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e78:	2b80      	cmp	r3, #128	@ 0x80
 8005e7a:	d035      	beq.n	8005ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 8005e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e7e:	2b80      	cmp	r3, #128	@ 0x80
 8005e80:	d841      	bhi.n	8005f06 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8005e82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e84:	2b60      	cmp	r3, #96	@ 0x60
 8005e86:	d02a      	beq.n	8005ede <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 8005e88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e8a:	2b60      	cmp	r3, #96	@ 0x60
 8005e8c:	d83b      	bhi.n	8005f06 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8005e8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e90:	2b40      	cmp	r3, #64	@ 0x40
 8005e92:	d009      	beq.n	8005ea8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8005e94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e96:	2b40      	cmp	r3, #64	@ 0x40
 8005e98:	d835      	bhi.n	8005f06 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8005e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d00c      	beq.n	8005eba <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 8005ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ea2:	2b20      	cmp	r3, #32
 8005ea4:	d012      	beq.n	8005ecc <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8005ea6:	e02e      	b.n	8005f06 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005ea8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005eac:	4618      	mov	r0, r3
 8005eae:	f7ff fb77 	bl	80055a0 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8005eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eb4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005eb6:	f001 b955 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005eba:	f107 0318 	add.w	r3, r7, #24
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	f7ff fcc8 	bl	8005854 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8005ec4:	69bb      	ldr	r3, [r7, #24]
 8005ec6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005ec8:	f001 b94c 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005ecc:	f107 030c 	add.w	r3, r7, #12
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	f7ff fe19 	bl	8005b08 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005eda:	f001 b943 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8005ede:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8005ee2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005ee4:	f001 b93e 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005ee8:	4b61      	ldr	r3, [pc, #388]	@ (8006070 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ef0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ef4:	d103      	bne.n	8005efe <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 8005ef6:	4b60      	ldr	r3, [pc, #384]	@ (8006078 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005ef8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005efa:	f001 b933 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8005efe:	2300      	movs	r3, #0
 8005f00:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005f02:	f001 b92f 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :
      {
        frequency = 0U;
 8005f06:	2300      	movs	r3, #0
 8005f08:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005f0a:	f001 b92b 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
  }
#if defined(SAI2)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8005f0e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f12:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8005f16:	430b      	orrs	r3, r1
 8005f18:	d158      	bne.n	8005fcc <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8005f1a:	4b55      	ldr	r3, [pc, #340]	@ (8006070 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005f1c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005f20:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005f24:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8005f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f2c:	d03b      	beq.n	8005fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 8005f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f34:	d846      	bhi.n	8005fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8005f36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f38:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005f3c:	d02e      	beq.n	8005f9c <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 8005f3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f40:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005f44:	d83e      	bhi.n	8005fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8005f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f4c:	d00b      	beq.n	8005f66 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8005f4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f54:	d836      	bhi.n	8005fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8005f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d00d      	beq.n	8005f78 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8005f5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f62:	d012      	beq.n	8005f8a <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 8005f64:	e02e      	b.n	8005fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005f66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	f7ff fb18 	bl	80055a0 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8005f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f72:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005f74:	f001 b8f6 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005f78:	f107 0318 	add.w	r3, r7, #24
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	f7ff fc69 	bl	8005854 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8005f82:	69bb      	ldr	r3, [r7, #24]
 8005f84:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005f86:	f001 b8ed 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005f8a:	f107 030c 	add.w	r3, r7, #12
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f7ff fdba 	bl	8005b08 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005f98:	f001 b8e4 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8005f9c:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8005fa0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005fa2:	f001 b8df 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005fa6:	4b32      	ldr	r3, [pc, #200]	@ (8006070 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005fae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fb2:	d103      	bne.n	8005fbc <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
 8005fb4:	4b30      	ldr	r3, [pc, #192]	@ (8006078 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005fb6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005fb8:	f001 b8d4 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005fc0:	f001 b8d0 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :

        frequency = 0U;
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005fc8:	f001 b8cc 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* SAI2 */
#if defined(SAES)
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 8005fcc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005fd0:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8005fd4:	430b      	orrs	r3, r1
 8005fd6:	d126      	bne.n	8006026 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 8005fd8:	4b25      	ldr	r3, [pc, #148]	@ (8006070 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005fda:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005fde:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005fe2:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 8005fe4:	4b22      	ldr	r3, [pc, #136]	@ (8006070 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005fec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ff0:	d106      	bne.n	8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 8005ff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d103      	bne.n	8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
    {
      frequency = HSI_VALUE;
 8005ff8:	4b1f      	ldr	r3, [pc, #124]	@ (8006078 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005ffa:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ffc:	f001 b8b2 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 8006000:	4b1b      	ldr	r3, [pc, #108]	@ (8006070 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006008:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800600c:	d107      	bne.n	800601e <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 800600e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006010:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006014:	d103      	bne.n	800601e <HAL_RCCEx_GetPeriphCLKFreq+0x262>
    {
      frequency = HSI_VALUE >> 1U;
 8006016:	4b19      	ldr	r3, [pc, #100]	@ (800607c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006018:	637b      	str	r3, [r7, #52]	@ 0x34
 800601a:	f001 b8a3 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 800601e:	2300      	movs	r3, #0
 8006020:	637b      	str	r3, [r7, #52]	@ 0x34
 8006022:	f001 b89f 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 8006026:	e9d7 2300 	ldrd	r2, r3, [r7]
 800602a:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 800602e:	430b      	orrs	r3, r1
 8006030:	d16e      	bne.n	8006110 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8006032:	4b0f      	ldr	r3, [pc, #60]	@ (8006070 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006034:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006038:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 800603c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800603e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006040:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006044:	d03d      	beq.n	80060c2 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8006046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006048:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800604c:	d85c      	bhi.n	8006108 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 800604e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006050:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006054:	d014      	beq.n	8006080 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8006056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006058:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800605c:	d854      	bhi.n	8006108 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 800605e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006060:	2b00      	cmp	r3, #0
 8006062:	d01f      	beq.n	80060a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 8006064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006066:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800606a:	d012      	beq.n	8006092 <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 800606c:	e04c      	b.n	8006108 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 800606e:	bf00      	nop
 8006070:	46020c00 	.word	0x46020c00
 8006074:	0007a120 	.word	0x0007a120
 8006078:	00f42400 	.word	0x00f42400
 800607c:	007a1200 	.word	0x007a1200
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006080:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006084:	4618      	mov	r0, r3
 8006086:	f7ff fa8b 	bl	80055a0 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 800608a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800608c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800608e:	f001 b869 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006092:	f107 0318 	add.w	r3, r7, #24
 8006096:	4618      	mov	r0, r3
 8006098:	f7ff fbdc 	bl	8005854 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 800609c:	69fb      	ldr	r3, [r7, #28]
 800609e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80060a0:	f001 b860 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 80060a4:	4ba7      	ldr	r3, [pc, #668]	@ (8006344 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80060ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80060b0:	d103      	bne.n	80060ba <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
        {
          frequency = HSI48_VALUE;
 80060b2:	4ba5      	ldr	r3, [pc, #660]	@ (8006348 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80060b4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80060b6:	f001 b855 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 80060ba:	2300      	movs	r3, #0
 80060bc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80060be:	f001 b851 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80060c2:	4ba0      	ldr	r3, [pc, #640]	@ (8006344 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f003 0320 	and.w	r3, r3, #32
 80060ca:	2b20      	cmp	r3, #32
 80060cc:	d118      	bne.n	8006100 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80060ce:	4b9d      	ldr	r3, [pc, #628]	@ (8006344 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80060d0:	689b      	ldr	r3, [r3, #8]
 80060d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d005      	beq.n	80060e6 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 80060da:	4b9a      	ldr	r3, [pc, #616]	@ (8006344 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80060dc:	689b      	ldr	r3, [r3, #8]
 80060de:	0e1b      	lsrs	r3, r3, #24
 80060e0:	f003 030f 	and.w	r3, r3, #15
 80060e4:	e006      	b.n	80060f4 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 80060e6:	4b97      	ldr	r3, [pc, #604]	@ (8006344 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80060e8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80060ec:	041b      	lsls	r3, r3, #16
 80060ee:	0e1b      	lsrs	r3, r3, #24
 80060f0:	f003 030f 	and.w	r3, r3, #15
 80060f4:	4a95      	ldr	r2, [pc, #596]	@ (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80060f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80060fa:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80060fc:	f001 b832 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8006100:	2300      	movs	r3, #0
 8006102:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006104:	f001 b82e 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :

        frequency = 0U;
 8006108:	2300      	movs	r3, #0
 800610a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800610c:	f001 b82a 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8006110:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006114:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8006118:	430b      	orrs	r3, r1
 800611a:	d17f      	bne.n	800621c <HAL_RCCEx_GetPeriphCLKFreq+0x460>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800611c:	4b89      	ldr	r3, [pc, #548]	@ (8006344 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800611e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006122:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006126:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 8006128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800612a:	2b00      	cmp	r3, #0
 800612c:	d165      	bne.n	80061fa <HAL_RCCEx_GetPeriphCLKFreq+0x43e>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 800612e:	4b85      	ldr	r3, [pc, #532]	@ (8006344 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006130:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006134:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8006138:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 800613a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800613c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006140:	d034      	beq.n	80061ac <HAL_RCCEx_GetPeriphCLKFreq+0x3f0>
 8006142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006144:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006148:	d853      	bhi.n	80061f2 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 800614a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800614c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006150:	d00b      	beq.n	800616a <HAL_RCCEx_GetPeriphCLKFreq+0x3ae>
 8006152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006154:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006158:	d84b      	bhi.n	80061f2 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 800615a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800615c:	2b00      	cmp	r3, #0
 800615e:	d016      	beq.n	800618e <HAL_RCCEx_GetPeriphCLKFreq+0x3d2>
 8006160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006162:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006166:	d009      	beq.n	800617c <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 8006168:	e043      	b.n	80061f2 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800616a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800616e:	4618      	mov	r0, r3
 8006170:	f7ff fa16 	bl	80055a0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006174:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006176:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8006178:	f000 bff4 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800617c:	f107 0318 	add.w	r3, r7, #24
 8006180:	4618      	mov	r0, r3
 8006182:	f7ff fb67 	bl	8005854 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006186:	69fb      	ldr	r3, [r7, #28]
 8006188:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800618a:	f000 bfeb 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 800618e:	4b6d      	ldr	r3, [pc, #436]	@ (8006344 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006196:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800619a:	d103      	bne.n	80061a4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
          {
            frequency = HSI48_VALUE;
 800619c:	4b6a      	ldr	r3, [pc, #424]	@ (8006348 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800619e:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 80061a0:	f000 bfe0 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
            frequency = 0U;
 80061a4:	2300      	movs	r3, #0
 80061a6:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80061a8:	f000 bfdc 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80061ac:	4b65      	ldr	r3, [pc, #404]	@ (8006344 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f003 0320 	and.w	r3, r3, #32
 80061b4:	2b20      	cmp	r3, #32
 80061b6:	d118      	bne.n	80061ea <HAL_RCCEx_GetPeriphCLKFreq+0x42e>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80061b8:	4b62      	ldr	r3, [pc, #392]	@ (8006344 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80061ba:	689b      	ldr	r3, [r3, #8]
 80061bc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d005      	beq.n	80061d0 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
 80061c4:	4b5f      	ldr	r3, [pc, #380]	@ (8006344 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80061c6:	689b      	ldr	r3, [r3, #8]
 80061c8:	0e1b      	lsrs	r3, r3, #24
 80061ca:	f003 030f 	and.w	r3, r3, #15
 80061ce:	e006      	b.n	80061de <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 80061d0:	4b5c      	ldr	r3, [pc, #368]	@ (8006344 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80061d2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80061d6:	041b      	lsls	r3, r3, #16
 80061d8:	0e1b      	lsrs	r3, r3, #24
 80061da:	f003 030f 	and.w	r3, r3, #15
 80061de:	4a5b      	ldr	r2, [pc, #364]	@ (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80061e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80061e4:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 80061e6:	f000 bfbd 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
            frequency = 0U;
 80061ea:	2300      	movs	r3, #0
 80061ec:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80061ee:	f000 bfb9 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        default :
        {
          frequency = 0U;
 80061f2:	2300      	movs	r3, #0
 80061f4:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80061f6:	f000 bfb5 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 80061fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061fc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006200:	d108      	bne.n	8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006202:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006206:	4618      	mov	r0, r3
 8006208:	f7ff f9ca 	bl	80055a0 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 800620c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800620e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006210:	f000 bfa8 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else
    {
      frequency = 0U;
 8006214:	2300      	movs	r3, #0
 8006216:	637b      	str	r3, [r7, #52]	@ 0x34
 8006218:	f000 bfa4 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 800621c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006220:	1e51      	subs	r1, r2, #1
 8006222:	430b      	orrs	r3, r1
 8006224:	d136      	bne.n	8006294 <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8006226:	4b47      	ldr	r3, [pc, #284]	@ (8006344 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006228:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800622c:	f003 0303 	and.w	r3, r3, #3
 8006230:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8006232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006234:	2b00      	cmp	r3, #0
 8006236:	d104      	bne.n	8006242 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 8006238:	f7fe fb44 	bl	80048c4 <HAL_RCC_GetPCLK2Freq>
 800623c:	6378      	str	r0, [r7, #52]	@ 0x34
 800623e:	f000 bf91 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8006242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006244:	2b01      	cmp	r3, #1
 8006246:	d104      	bne.n	8006252 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006248:	f7fe fa0c 	bl	8004664 <HAL_RCC_GetSysClockFreq>
 800624c:	6378      	str	r0, [r7, #52]	@ 0x34
 800624e:	f000 bf89 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8006252:	4b3c      	ldr	r3, [pc, #240]	@ (8006344 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800625a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800625e:	d106      	bne.n	800626e <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
 8006260:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006262:	2b02      	cmp	r3, #2
 8006264:	d103      	bne.n	800626e <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
    {
      frequency = HSI_VALUE;
 8006266:	4b3a      	ldr	r3, [pc, #232]	@ (8006350 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8006268:	637b      	str	r3, [r7, #52]	@ 0x34
 800626a:	f000 bf7b 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 800626e:	4b35      	ldr	r3, [pc, #212]	@ (8006344 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006270:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006274:	f003 0302 	and.w	r3, r3, #2
 8006278:	2b02      	cmp	r3, #2
 800627a:	d107      	bne.n	800628c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 800627c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800627e:	2b03      	cmp	r3, #3
 8006280:	d104      	bne.n	800628c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = LSE_VALUE;
 8006282:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006286:	637b      	str	r3, [r7, #52]	@ 0x34
 8006288:	f000 bf6c 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 800628c:	2300      	movs	r3, #0
 800628e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006290:	f000 bf68 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#if defined(USART2)
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
 8006294:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006298:	1e91      	subs	r1, r2, #2
 800629a:	430b      	orrs	r3, r1
 800629c:	d136      	bne.n	800630c <HAL_RCCEx_GetPeriphCLKFreq+0x550>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800629e:	4b29      	ldr	r3, [pc, #164]	@ (8006344 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80062a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80062a4:	f003 030c 	and.w	r3, r3, #12
 80062a8:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 80062aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d104      	bne.n	80062ba <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80062b0:	f7fe faf4 	bl	800489c <HAL_RCC_GetPCLK1Freq>
 80062b4:	6378      	str	r0, [r7, #52]	@ 0x34
 80062b6:	f000 bf55 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 80062ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062bc:	2b04      	cmp	r3, #4
 80062be:	d104      	bne.n	80062ca <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80062c0:	f7fe f9d0 	bl	8004664 <HAL_RCC_GetSysClockFreq>
 80062c4:	6378      	str	r0, [r7, #52]	@ 0x34
 80062c6:	f000 bf4d 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 80062ca:	4b1e      	ldr	r3, [pc, #120]	@ (8006344 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062d6:	d106      	bne.n	80062e6 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 80062d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062da:	2b08      	cmp	r3, #8
 80062dc:	d103      	bne.n	80062e6 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
    {
      frequency = HSI_VALUE;
 80062de:	4b1c      	ldr	r3, [pc, #112]	@ (8006350 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 80062e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80062e2:	f000 bf3f 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 80062e6:	4b17      	ldr	r3, [pc, #92]	@ (8006344 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80062e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80062ec:	f003 0302 	and.w	r3, r3, #2
 80062f0:	2b02      	cmp	r3, #2
 80062f2:	d107      	bne.n	8006304 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 80062f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062f6:	2b0c      	cmp	r3, #12
 80062f8:	d104      	bne.n	8006304 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
    {
      frequency = LSE_VALUE;
 80062fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80062fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8006300:	f000 bf30 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
 8006304:	2300      	movs	r3, #0
 8006306:	637b      	str	r3, [r7, #52]	@ 0x34
 8006308:	f000 bf2c 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 800630c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006310:	1f11      	subs	r1, r2, #4
 8006312:	430b      	orrs	r3, r1
 8006314:	d13f      	bne.n	8006396 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8006316:	4b0b      	ldr	r3, [pc, #44]	@ (8006344 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006318:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800631c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006320:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8006322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006324:	2b00      	cmp	r3, #0
 8006326:	d104      	bne.n	8006332 <HAL_RCCEx_GetPeriphCLKFreq+0x576>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006328:	f7fe fab8 	bl	800489c <HAL_RCC_GetPCLK1Freq>
 800632c:	6378      	str	r0, [r7, #52]	@ 0x34
 800632e:	f000 bf19 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8006332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006334:	2b10      	cmp	r3, #16
 8006336:	d10d      	bne.n	8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006338:	f7fe f994 	bl	8004664 <HAL_RCC_GetSysClockFreq>
 800633c:	6378      	str	r0, [r7, #52]	@ 0x34
 800633e:	f000 bf11 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8006342:	bf00      	nop
 8006344:	46020c00 	.word	0x46020c00
 8006348:	02dc6c00 	.word	0x02dc6c00
 800634c:	0800c540 	.word	0x0800c540
 8006350:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8006354:	4ba6      	ldr	r3, [pc, #664]	@ (80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800635c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006360:	d106      	bne.n	8006370 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
 8006362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006364:	2b20      	cmp	r3, #32
 8006366:	d103      	bne.n	8006370 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
    {
      frequency = HSI_VALUE;
 8006368:	4ba2      	ldr	r3, [pc, #648]	@ (80065f4 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 800636a:	637b      	str	r3, [r7, #52]	@ 0x34
 800636c:	f000 befa 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8006370:	4b9f      	ldr	r3, [pc, #636]	@ (80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006372:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006376:	f003 0302 	and.w	r3, r3, #2
 800637a:	2b02      	cmp	r3, #2
 800637c:	d107      	bne.n	800638e <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800637e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006380:	2b30      	cmp	r3, #48	@ 0x30
 8006382:	d104      	bne.n	800638e <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
    {
      frequency = LSE_VALUE;
 8006384:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006388:	637b      	str	r3, [r7, #52]	@ 0x34
 800638a:	f000 beeb 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 800638e:	2300      	movs	r3, #0
 8006390:	637b      	str	r3, [r7, #52]	@ 0x34
 8006392:	f000 bee7 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 8006396:	e9d7 2300 	ldrd	r2, r3, [r7]
 800639a:	f1a2 0108 	sub.w	r1, r2, #8
 800639e:	430b      	orrs	r3, r1
 80063a0:	d136      	bne.n	8006410 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80063a2:	4b93      	ldr	r3, [pc, #588]	@ (80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80063a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80063a8:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80063ac:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 80063ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d104      	bne.n	80063be <HAL_RCCEx_GetPeriphCLKFreq+0x602>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80063b4:	f7fe fa72 	bl	800489c <HAL_RCC_GetPCLK1Freq>
 80063b8:	6378      	str	r0, [r7, #52]	@ 0x34
 80063ba:	f000 bed3 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 80063be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063c0:	2b40      	cmp	r3, #64	@ 0x40
 80063c2:	d104      	bne.n	80063ce <HAL_RCCEx_GetPeriphCLKFreq+0x612>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80063c4:	f7fe f94e 	bl	8004664 <HAL_RCC_GetSysClockFreq>
 80063c8:	6378      	str	r0, [r7, #52]	@ 0x34
 80063ca:	f000 becb 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 80063ce:	4b88      	ldr	r3, [pc, #544]	@ (80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80063d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063da:	d106      	bne.n	80063ea <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
 80063dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063de:	2b80      	cmp	r3, #128	@ 0x80
 80063e0:	d103      	bne.n	80063ea <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
    {
      frequency = HSI_VALUE;
 80063e2:	4b84      	ldr	r3, [pc, #528]	@ (80065f4 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 80063e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80063e6:	f000 bebd 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 80063ea:	4b81      	ldr	r3, [pc, #516]	@ (80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80063ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80063f0:	f003 0302 	and.w	r3, r3, #2
 80063f4:	2b02      	cmp	r3, #2
 80063f6:	d107      	bne.n	8006408 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 80063f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063fa:	2bc0      	cmp	r3, #192	@ 0xc0
 80063fc:	d104      	bne.n	8006408 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
    {
      frequency = LSE_VALUE;
 80063fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006402:	637b      	str	r3, [r7, #52]	@ 0x34
 8006404:	f000 beae 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 8006408:	2300      	movs	r3, #0
 800640a:	637b      	str	r3, [r7, #52]	@ 0x34
 800640c:	f000 beaa 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 8006410:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006414:	f1a2 0110 	sub.w	r1, r2, #16
 8006418:	430b      	orrs	r3, r1
 800641a:	d139      	bne.n	8006490 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800641c:	4b74      	ldr	r3, [pc, #464]	@ (80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800641e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006422:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006426:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8006428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800642a:	2b00      	cmp	r3, #0
 800642c:	d104      	bne.n	8006438 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800642e:	f7fe fa35 	bl	800489c <HAL_RCC_GetPCLK1Freq>
 8006432:	6378      	str	r0, [r7, #52]	@ 0x34
 8006434:	f000 be96 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8006438:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800643a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800643e:	d104      	bne.n	800644a <HAL_RCCEx_GetPeriphCLKFreq+0x68e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006440:	f7fe f910 	bl	8004664 <HAL_RCC_GetSysClockFreq>
 8006444:	6378      	str	r0, [r7, #52]	@ 0x34
 8006446:	f000 be8d 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 800644a:	4b69      	ldr	r3, [pc, #420]	@ (80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006452:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006456:	d107      	bne.n	8006468 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
 8006458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800645a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800645e:	d103      	bne.n	8006468 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
    {
      frequency = HSI_VALUE;
 8006460:	4b64      	ldr	r3, [pc, #400]	@ (80065f4 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8006462:	637b      	str	r3, [r7, #52]	@ 0x34
 8006464:	f000 be7e 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8006468:	4b61      	ldr	r3, [pc, #388]	@ (80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800646a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800646e:	f003 0302 	and.w	r3, r3, #2
 8006472:	2b02      	cmp	r3, #2
 8006474:	d108      	bne.n	8006488 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
 8006476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006478:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800647c:	d104      	bne.n	8006488 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
    {
      frequency = LSE_VALUE;
 800647e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006482:	637b      	str	r3, [r7, #52]	@ 0x34
 8006484:	f000 be6e 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 8006488:	2300      	movs	r3, #0
 800648a:	637b      	str	r3, [r7, #52]	@ 0x34
 800648c:	f000 be6a 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 8006490:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006494:	f1a2 0120 	sub.w	r1, r2, #32
 8006498:	430b      	orrs	r3, r1
 800649a:	d158      	bne.n	800654e <HAL_RCCEx_GetPeriphCLKFreq+0x792>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800649c:	4b54      	ldr	r3, [pc, #336]	@ (80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800649e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80064a2:	f003 0307 	and.w	r3, r3, #7
 80064a6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 80064a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d104      	bne.n	80064b8 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 80064ae:	f7fe fa1d 	bl	80048ec <HAL_RCC_GetPCLK3Freq>
 80064b2:	6378      	str	r0, [r7, #52]	@ 0x34
 80064b4:	f000 be56 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 80064b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064ba:	2b01      	cmp	r3, #1
 80064bc:	d104      	bne.n	80064c8 <HAL_RCCEx_GetPeriphCLKFreq+0x70c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80064be:	f7fe f8d1 	bl	8004664 <HAL_RCC_GetSysClockFreq>
 80064c2:	6378      	str	r0, [r7, #52]	@ 0x34
 80064c4:	f000 be4e 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 80064c8:	4b49      	ldr	r3, [pc, #292]	@ (80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80064d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064d4:	d106      	bne.n	80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x728>
 80064d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064d8:	2b02      	cmp	r3, #2
 80064da:	d103      	bne.n	80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x728>
    {
      frequency = HSI_VALUE;
 80064dc:	4b45      	ldr	r3, [pc, #276]	@ (80065f4 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 80064de:	637b      	str	r3, [r7, #52]	@ 0x34
 80064e0:	f000 be40 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 80064e4:	4b42      	ldr	r3, [pc, #264]	@ (80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80064e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80064ea:	f003 0302 	and.w	r3, r3, #2
 80064ee:	2b02      	cmp	r3, #2
 80064f0:	d107      	bne.n	8006502 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 80064f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064f4:	2b03      	cmp	r3, #3
 80064f6:	d104      	bne.n	8006502 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
    {
      frequency = LSE_VALUE;
 80064f8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80064fe:	f000 be31 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 8006502:	4b3b      	ldr	r3, [pc, #236]	@ (80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f003 0320 	and.w	r3, r3, #32
 800650a:	2b20      	cmp	r3, #32
 800650c:	d11b      	bne.n	8006546 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 800650e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006510:	2b04      	cmp	r3, #4
 8006512:	d118      	bne.n	8006546 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006514:	4b36      	ldr	r3, [pc, #216]	@ (80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006516:	689b      	ldr	r3, [r3, #8]
 8006518:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800651c:	2b00      	cmp	r3, #0
 800651e:	d005      	beq.n	800652c <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8006520:	4b33      	ldr	r3, [pc, #204]	@ (80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006522:	689b      	ldr	r3, [r3, #8]
 8006524:	0e1b      	lsrs	r3, r3, #24
 8006526:	f003 030f 	and.w	r3, r3, #15
 800652a:	e006      	b.n	800653a <HAL_RCCEx_GetPeriphCLKFreq+0x77e>
 800652c:	4b30      	ldr	r3, [pc, #192]	@ (80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800652e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006532:	041b      	lsls	r3, r3, #16
 8006534:	0e1b      	lsrs	r3, r3, #24
 8006536:	f003 030f 	and.w	r3, r3, #15
 800653a:	4a2f      	ldr	r2, [pc, #188]	@ (80065f8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800653c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006540:	637b      	str	r3, [r7, #52]	@ 0x34
 8006542:	f000 be0f 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 8006546:	2300      	movs	r3, #0
 8006548:	637b      	str	r3, [r7, #52]	@ 0x34
 800654a:	f000 be0b 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 800654e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006552:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8006556:	430b      	orrs	r3, r1
 8006558:	d172      	bne.n	8006640 <HAL_RCCEx_GetPeriphCLKFreq+0x884>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 800655a:	4b25      	ldr	r3, [pc, #148]	@ (80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800655c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006560:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8006564:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8006566:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006568:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800656c:	d104      	bne.n	8006578 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800656e:	f7fe f879 	bl	8004664 <HAL_RCC_GetSysClockFreq>
 8006572:	6378      	str	r0, [r7, #52]	@ 0x34
 8006574:	f000 bdf6 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 8006578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800657a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800657e:	d108      	bne.n	8006592 <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006580:	f107 0318 	add.w	r3, r7, #24
 8006584:	4618      	mov	r0, r3
 8006586:	f7ff f965 	bl	8005854 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 800658a:	6a3b      	ldr	r3, [r7, #32]
 800658c:	637b      	str	r3, [r7, #52]	@ 0x34
 800658e:	f000 bde9 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8006592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006594:	2b00      	cmp	r3, #0
 8006596:	d104      	bne.n	80065a2 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 8006598:	f7fe f966 	bl	8004868 <HAL_RCC_GetHCLKFreq>
 800659c:	6378      	str	r0, [r7, #52]	@ 0x34
 800659e:	f000 bde1 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 80065a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065a4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80065a8:	d128      	bne.n	80065fc <HAL_RCCEx_GetPeriphCLKFreq+0x840>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80065aa:	4b11      	ldr	r3, [pc, #68]	@ (80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f003 0320 	and.w	r3, r3, #32
 80065b2:	2b20      	cmp	r3, #32
 80065b4:	d118      	bne.n	80065e8 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80065b6:	4b0e      	ldr	r3, [pc, #56]	@ (80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80065b8:	689b      	ldr	r3, [r3, #8]
 80065ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d005      	beq.n	80065ce <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 80065c2:	4b0b      	ldr	r3, [pc, #44]	@ (80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80065c4:	689b      	ldr	r3, [r3, #8]
 80065c6:	0e1b      	lsrs	r3, r3, #24
 80065c8:	f003 030f 	and.w	r3, r3, #15
 80065cc:	e006      	b.n	80065dc <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 80065ce:	4b08      	ldr	r3, [pc, #32]	@ (80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80065d0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80065d4:	041b      	lsls	r3, r3, #16
 80065d6:	0e1b      	lsrs	r3, r3, #24
 80065d8:	f003 030f 	and.w	r3, r3, #15
 80065dc:	4a06      	ldr	r2, [pc, #24]	@ (80065f8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80065de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80065e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80065e4:	f000 bdbe 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 80065e8:	2300      	movs	r3, #0
 80065ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80065ec:	f000 bdba 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 80065f0:	46020c00 	.word	0x46020c00
 80065f4:	00f42400 	.word	0x00f42400
 80065f8:	0800c540 	.word	0x0800c540
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 80065fc:	4baf      	ldr	r3, [pc, #700]	@ (80068bc <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006604:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006608:	d107      	bne.n	800661a <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
 800660a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800660c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006610:	d103      	bne.n	800661a <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
    {
      frequency = HSE_VALUE;
 8006612:	4bab      	ldr	r3, [pc, #684]	@ (80068c0 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 8006614:	637b      	str	r3, [r7, #52]	@ 0x34
 8006616:	f000 bda5 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 800661a:	4ba8      	ldr	r3, [pc, #672]	@ (80068bc <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006622:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006626:	d107      	bne.n	8006638 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
 8006628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800662a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800662e:	d103      	bne.n	8006638 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
    {
      frequency = HSI_VALUE;
 8006630:	4ba3      	ldr	r3, [pc, #652]	@ (80068c0 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 8006632:	637b      	str	r3, [r7, #52]	@ 0x34
 8006634:	f000 bd96 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 8006638:	2300      	movs	r3, #0
 800663a:	637b      	str	r3, [r7, #52]	@ 0x34
 800663c:	f000 bd92 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 8006640:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006644:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8006648:	430b      	orrs	r3, r1
 800664a:	d158      	bne.n	80066fe <HAL_RCCEx_GetPeriphCLKFreq+0x942>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 800664c:	4b9b      	ldr	r3, [pc, #620]	@ (80068bc <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800664e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006652:	f003 0307 	and.w	r3, r3, #7
 8006656:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8006658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800665a:	2b04      	cmp	r3, #4
 800665c:	d84b      	bhi.n	80066f6 <HAL_RCCEx_GetPeriphCLKFreq+0x93a>
 800665e:	a201      	add	r2, pc, #4	@ (adr r2, 8006664 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
 8006660:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006664:	0800669d 	.word	0x0800669d
 8006668:	08006679 	.word	0x08006679
 800666c:	0800668b 	.word	0x0800668b
 8006670:	080066a7 	.word	0x080066a7
 8006674:	080066b1 	.word	0x080066b1
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006678:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800667c:	4618      	mov	r0, r3
 800667e:	f7fe ff8f 	bl	80055a0 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8006682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006684:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006686:	f000 bd6d 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800668a:	f107 030c 	add.w	r3, r7, #12
 800668e:	4618      	mov	r0, r3
 8006690:	f7ff fa3a 	bl	8005b08 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8006694:	693b      	ldr	r3, [r7, #16]
 8006696:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006698:	f000 bd64 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 800669c:	f7fe f8e4 	bl	8004868 <HAL_RCC_GetHCLKFreq>
 80066a0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80066a2:	f000 bd5f 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80066a6:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80066aa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80066ac:	f000 bd5a 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80066b0:	4b82      	ldr	r3, [pc, #520]	@ (80068bc <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f003 0320 	and.w	r3, r3, #32
 80066b8:	2b20      	cmp	r3, #32
 80066ba:	d118      	bne.n	80066ee <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80066bc:	4b7f      	ldr	r3, [pc, #508]	@ (80068bc <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80066be:	689b      	ldr	r3, [r3, #8]
 80066c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d005      	beq.n	80066d4 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 80066c8:	4b7c      	ldr	r3, [pc, #496]	@ (80068bc <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80066ca:	689b      	ldr	r3, [r3, #8]
 80066cc:	0e1b      	lsrs	r3, r3, #24
 80066ce:	f003 030f 	and.w	r3, r3, #15
 80066d2:	e006      	b.n	80066e2 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
 80066d4:	4b79      	ldr	r3, [pc, #484]	@ (80068bc <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80066d6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80066da:	041b      	lsls	r3, r3, #16
 80066dc:	0e1b      	lsrs	r3, r3, #24
 80066de:	f003 030f 	and.w	r3, r3, #15
 80066e2:	4a78      	ldr	r2, [pc, #480]	@ (80068c4 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 80066e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80066e8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80066ea:	f000 bd3b 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 80066ee:	2300      	movs	r3, #0
 80066f0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80066f2:	f000 bd37 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 80066f6:	2300      	movs	r3, #0
 80066f8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80066fa:	f000 bd33 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 80066fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006702:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8006706:	430b      	orrs	r3, r1
 8006708:	d167      	bne.n	80067da <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 800670a:	4b6c      	ldr	r3, [pc, #432]	@ (80068bc <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800670c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006710:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8006714:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8006716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006718:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800671c:	d036      	beq.n	800678c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800671e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006720:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006724:	d855      	bhi.n	80067d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8006726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006728:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800672c:	d029      	beq.n	8006782 <HAL_RCCEx_GetPeriphCLKFreq+0x9c6>
 800672e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006730:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006734:	d84d      	bhi.n	80067d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8006736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006738:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800673c:	d013      	beq.n	8006766 <HAL_RCCEx_GetPeriphCLKFreq+0x9aa>
 800673e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006740:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006744:	d845      	bhi.n	80067d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8006746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006748:	2b00      	cmp	r3, #0
 800674a:	d015      	beq.n	8006778 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
 800674c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800674e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006752:	d13e      	bne.n	80067d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006754:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006758:	4618      	mov	r0, r3
 800675a:	f7fe ff21 	bl	80055a0 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800675e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006760:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006762:	f000 bcff 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006766:	f107 030c 	add.w	r3, r7, #12
 800676a:	4618      	mov	r0, r3
 800676c:	f7ff f9cc 	bl	8005b08 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8006770:	693b      	ldr	r3, [r7, #16]
 8006772:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006774:	f000 bcf6 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8006778:	f7fe f876 	bl	8004868 <HAL_RCC_GetHCLKFreq>
 800677c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800677e:	f000 bcf1 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006782:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006786:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006788:	f000 bcec 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800678c:	4b4b      	ldr	r3, [pc, #300]	@ (80068bc <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f003 0320 	and.w	r3, r3, #32
 8006794:	2b20      	cmp	r3, #32
 8006796:	d118      	bne.n	80067ca <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006798:	4b48      	ldr	r3, [pc, #288]	@ (80068bc <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800679a:	689b      	ldr	r3, [r3, #8]
 800679c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d005      	beq.n	80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0x9f4>
 80067a4:	4b45      	ldr	r3, [pc, #276]	@ (80068bc <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80067a6:	689b      	ldr	r3, [r3, #8]
 80067a8:	0e1b      	lsrs	r3, r3, #24
 80067aa:	f003 030f 	and.w	r3, r3, #15
 80067ae:	e006      	b.n	80067be <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 80067b0:	4b42      	ldr	r3, [pc, #264]	@ (80068bc <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80067b2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80067b6:	041b      	lsls	r3, r3, #16
 80067b8:	0e1b      	lsrs	r3, r3, #24
 80067ba:	f003 030f 	and.w	r3, r3, #15
 80067be:	4a41      	ldr	r2, [pc, #260]	@ (80068c4 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 80067c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80067c4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80067c6:	f000 bccd 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 80067ca:	2300      	movs	r3, #0
 80067cc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80067ce:	f000 bcc9 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 80067d2:	2300      	movs	r3, #0
 80067d4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80067d6:	f000 bcc5 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 80067da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80067de:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 80067e2:	430b      	orrs	r3, r1
 80067e4:	d14c      	bne.n	8006880 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80067e6:	4b35      	ldr	r3, [pc, #212]	@ (80068bc <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80067e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80067ec:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80067f0:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 80067f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d104      	bne.n	8006802 <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80067f8:	f7fe f850 	bl	800489c <HAL_RCC_GetPCLK1Freq>
 80067fc:	6378      	str	r0, [r7, #52]	@ 0x34
 80067fe:	f000 bcb1 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8006802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006804:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006808:	d104      	bne.n	8006814 <HAL_RCCEx_GetPeriphCLKFreq+0xa58>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800680a:	f7fd ff2b 	bl	8004664 <HAL_RCC_GetSysClockFreq>
 800680e:	6378      	str	r0, [r7, #52]	@ 0x34
 8006810:	f000 bca8 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8006814:	4b29      	ldr	r3, [pc, #164]	@ (80068bc <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800681c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006820:	d107      	bne.n	8006832 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 8006822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006824:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006828:	d103      	bne.n	8006832 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
    {
      frequency = HSI_VALUE;
 800682a:	4b25      	ldr	r3, [pc, #148]	@ (80068c0 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 800682c:	637b      	str	r3, [r7, #52]	@ 0x34
 800682e:	f000 bc99 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 8006832:	4b22      	ldr	r3, [pc, #136]	@ (80068bc <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f003 0320 	and.w	r3, r3, #32
 800683a:	2b20      	cmp	r3, #32
 800683c:	d11c      	bne.n	8006878 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
 800683e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006840:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006844:	d118      	bne.n	8006878 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006846:	4b1d      	ldr	r3, [pc, #116]	@ (80068bc <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006848:	689b      	ldr	r3, [r3, #8]
 800684a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800684e:	2b00      	cmp	r3, #0
 8006850:	d005      	beq.n	800685e <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
 8006852:	4b1a      	ldr	r3, [pc, #104]	@ (80068bc <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006854:	689b      	ldr	r3, [r3, #8]
 8006856:	0e1b      	lsrs	r3, r3, #24
 8006858:	f003 030f 	and.w	r3, r3, #15
 800685c:	e006      	b.n	800686c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
 800685e:	4b17      	ldr	r3, [pc, #92]	@ (80068bc <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006860:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006864:	041b      	lsls	r3, r3, #16
 8006866:	0e1b      	lsrs	r3, r3, #24
 8006868:	f003 030f 	and.w	r3, r3, #15
 800686c:	4a15      	ldr	r2, [pc, #84]	@ (80068c4 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 800686e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006872:	637b      	str	r3, [r7, #52]	@ 0x34
 8006874:	f000 bc76 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 8006878:	2300      	movs	r3, #0
 800687a:	637b      	str	r3, [r7, #52]	@ 0x34
 800687c:	f000 bc72 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 8006880:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006884:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 8006888:	430b      	orrs	r3, r1
 800688a:	d153      	bne.n	8006934 <HAL_RCCEx_GetPeriphCLKFreq+0xb78>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800688c:	4b0b      	ldr	r3, [pc, #44]	@ (80068bc <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800688e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006892:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006896:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8006898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800689a:	2b00      	cmp	r3, #0
 800689c:	d104      	bne.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800689e:	f7fd fffd 	bl	800489c <HAL_RCC_GetPCLK1Freq>
 80068a2:	6378      	str	r0, [r7, #52]	@ 0x34
 80068a4:	f000 bc5e 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 80068a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068ae:	d10b      	bne.n	80068c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80068b0:	f7fd fed8 	bl	8004664 <HAL_RCC_GetSysClockFreq>
 80068b4:	6378      	str	r0, [r7, #52]	@ 0x34
 80068b6:	f000 bc55 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 80068ba:	bf00      	nop
 80068bc:	46020c00 	.word	0x46020c00
 80068c0:	00f42400 	.word	0x00f42400
 80068c4:	0800c540 	.word	0x0800c540
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 80068c8:	4ba1      	ldr	r3, [pc, #644]	@ (8006b50 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80068d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068d4:	d107      	bne.n	80068e6 <HAL_RCCEx_GetPeriphCLKFreq+0xb2a>
 80068d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068dc:	d103      	bne.n	80068e6 <HAL_RCCEx_GetPeriphCLKFreq+0xb2a>
    {
      frequency = HSI_VALUE;
 80068de:	4b9d      	ldr	r3, [pc, #628]	@ (8006b54 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 80068e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80068e2:	f000 bc3f 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 80068e6:	4b9a      	ldr	r3, [pc, #616]	@ (8006b50 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f003 0320 	and.w	r3, r3, #32
 80068ee:	2b20      	cmp	r3, #32
 80068f0:	d11c      	bne.n	800692c <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
 80068f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068f4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80068f8:	d118      	bne.n	800692c <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80068fa:	4b95      	ldr	r3, [pc, #596]	@ (8006b50 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80068fc:	689b      	ldr	r3, [r3, #8]
 80068fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006902:	2b00      	cmp	r3, #0
 8006904:	d005      	beq.n	8006912 <HAL_RCCEx_GetPeriphCLKFreq+0xb56>
 8006906:	4b92      	ldr	r3, [pc, #584]	@ (8006b50 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006908:	689b      	ldr	r3, [r3, #8]
 800690a:	0e1b      	lsrs	r3, r3, #24
 800690c:	f003 030f 	and.w	r3, r3, #15
 8006910:	e006      	b.n	8006920 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 8006912:	4b8f      	ldr	r3, [pc, #572]	@ (8006b50 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006914:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006918:	041b      	lsls	r3, r3, #16
 800691a:	0e1b      	lsrs	r3, r3, #24
 800691c:	f003 030f 	and.w	r3, r3, #15
 8006920:	4a8d      	ldr	r2, [pc, #564]	@ (8006b58 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 8006922:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006926:	637b      	str	r3, [r7, #52]	@ 0x34
 8006928:	f000 bc1c 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 800692c:	2300      	movs	r3, #0
 800692e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006930:	f000 bc18 	b.w	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 8006934:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006938:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800693c:	430b      	orrs	r3, r1
 800693e:	d151      	bne.n	80069e4 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8006940:	4b83      	ldr	r3, [pc, #524]	@ (8006b50 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006942:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006946:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800694a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800694c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800694e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006950:	d024      	beq.n	800699c <HAL_RCCEx_GetPeriphCLKFreq+0xbe0>
 8006952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006954:	2bc0      	cmp	r3, #192	@ 0xc0
 8006956:	d842      	bhi.n	80069de <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 8006958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800695a:	2b80      	cmp	r3, #128	@ 0x80
 800695c:	d00d      	beq.n	800697a <HAL_RCCEx_GetPeriphCLKFreq+0xbbe>
 800695e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006960:	2b80      	cmp	r3, #128	@ 0x80
 8006962:	d83c      	bhi.n	80069de <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 8006964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006966:	2b00      	cmp	r3, #0
 8006968:	d003      	beq.n	8006972 <HAL_RCCEx_GetPeriphCLKFreq+0xbb6>
 800696a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800696c:	2b40      	cmp	r3, #64	@ 0x40
 800696e:	d011      	beq.n	8006994 <HAL_RCCEx_GetPeriphCLKFreq+0xbd8>
 8006970:	e035      	b.n	80069de <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 8006972:	f7fd ffbb 	bl	80048ec <HAL_RCC_GetPCLK3Freq>
 8006976:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006978:	e3f4      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800697a:	4b75      	ldr	r3, [pc, #468]	@ (8006b50 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006982:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006986:	d102      	bne.n	800698e <HAL_RCCEx_GetPeriphCLKFreq+0xbd2>
        {
          frequency = HSI_VALUE;
 8006988:	4b72      	ldr	r3, [pc, #456]	@ (8006b54 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800698a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800698c:	e3ea      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800698e:	2300      	movs	r3, #0
 8006990:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006992:	e3e7      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8006994:	f7fd fe66 	bl	8004664 <HAL_RCC_GetSysClockFreq>
 8006998:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800699a:	e3e3      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800699c:	4b6c      	ldr	r3, [pc, #432]	@ (8006b50 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f003 0320 	and.w	r3, r3, #32
 80069a4:	2b20      	cmp	r3, #32
 80069a6:	d117      	bne.n	80069d8 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80069a8:	4b69      	ldr	r3, [pc, #420]	@ (8006b50 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80069aa:	689b      	ldr	r3, [r3, #8]
 80069ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d005      	beq.n	80069c0 <HAL_RCCEx_GetPeriphCLKFreq+0xc04>
 80069b4:	4b66      	ldr	r3, [pc, #408]	@ (8006b50 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80069b6:	689b      	ldr	r3, [r3, #8]
 80069b8:	0e1b      	lsrs	r3, r3, #24
 80069ba:	f003 030f 	and.w	r3, r3, #15
 80069be:	e006      	b.n	80069ce <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
 80069c0:	4b63      	ldr	r3, [pc, #396]	@ (8006b50 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80069c2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80069c6:	041b      	lsls	r3, r3, #16
 80069c8:	0e1b      	lsrs	r3, r3, #24
 80069ca:	f003 030f 	and.w	r3, r3, #15
 80069ce:	4a62      	ldr	r2, [pc, #392]	@ (8006b58 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 80069d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80069d4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80069d6:	e3c5      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 80069d8:	2300      	movs	r3, #0
 80069da:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80069dc:	e3c2      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      default:
      {
        frequency = 0U;
 80069de:	2300      	movs	r3, #0
 80069e0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80069e2:	e3bf      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 80069e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80069e8:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 80069ec:	430b      	orrs	r3, r1
 80069ee:	d147      	bne.n	8006a80 <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 80069f0:	4b57      	ldr	r3, [pc, #348]	@ (8006b50 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80069f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80069f6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80069fa:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 80069fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d103      	bne.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006a02:	f7fd ff4b 	bl	800489c <HAL_RCC_GetPCLK1Freq>
 8006a06:	6378      	str	r0, [r7, #52]	@ 0x34
 8006a08:	e3ac      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 8006a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a0c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006a10:	d103      	bne.n	8006a1a <HAL_RCCEx_GetPeriphCLKFreq+0xc5e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006a12:	f7fd fe27 	bl	8004664 <HAL_RCC_GetSysClockFreq>
 8006a16:	6378      	str	r0, [r7, #52]	@ 0x34
 8006a18:	e3a4      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8006a1a:	4b4d      	ldr	r3, [pc, #308]	@ (8006b50 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a26:	d106      	bne.n	8006a36 <HAL_RCCEx_GetPeriphCLKFreq+0xc7a>
 8006a28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a2e:	d102      	bne.n	8006a36 <HAL_RCCEx_GetPeriphCLKFreq+0xc7a>
    {
      frequency = HSI_VALUE;
 8006a30:	4b48      	ldr	r3, [pc, #288]	@ (8006b54 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 8006a32:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a34:	e396      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 8006a36:	4b46      	ldr	r3, [pc, #280]	@ (8006b50 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f003 0320 	and.w	r3, r3, #32
 8006a3e:	2b20      	cmp	r3, #32
 8006a40:	d11b      	bne.n	8006a7a <HAL_RCCEx_GetPeriphCLKFreq+0xcbe>
 8006a42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a44:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006a48:	d117      	bne.n	8006a7a <HAL_RCCEx_GetPeriphCLKFreq+0xcbe>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006a4a:	4b41      	ldr	r3, [pc, #260]	@ (8006b50 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006a4c:	689b      	ldr	r3, [r3, #8]
 8006a4e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d005      	beq.n	8006a62 <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
 8006a56:	4b3e      	ldr	r3, [pc, #248]	@ (8006b50 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006a58:	689b      	ldr	r3, [r3, #8]
 8006a5a:	0e1b      	lsrs	r3, r3, #24
 8006a5c:	f003 030f 	and.w	r3, r3, #15
 8006a60:	e006      	b.n	8006a70 <HAL_RCCEx_GetPeriphCLKFreq+0xcb4>
 8006a62:	4b3b      	ldr	r3, [pc, #236]	@ (8006b50 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006a64:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006a68:	041b      	lsls	r3, r3, #16
 8006a6a:	0e1b      	lsrs	r3, r3, #24
 8006a6c:	f003 030f 	and.w	r3, r3, #15
 8006a70:	4a39      	ldr	r2, [pc, #228]	@ (8006b58 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 8006a72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a76:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a78:	e374      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a7e:	e371      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 8006a80:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a84:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8006a88:	430b      	orrs	r3, r1
 8006a8a:	d16a      	bne.n	8006b62 <HAL_RCCEx_GetPeriphCLKFreq+0xda6>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 8006a8c:	4b30      	ldr	r3, [pc, #192]	@ (8006b50 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006a8e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006a92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a96:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 8006a98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d120      	bne.n	8006ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xd24>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006a9e:	4b2c      	ldr	r3, [pc, #176]	@ (8006b50 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f003 0320 	and.w	r3, r3, #32
 8006aa6:	2b20      	cmp	r3, #32
 8006aa8:	d117      	bne.n	8006ada <HAL_RCCEx_GetPeriphCLKFreq+0xd1e>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006aaa:	4b29      	ldr	r3, [pc, #164]	@ (8006b50 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006aac:	689b      	ldr	r3, [r3, #8]
 8006aae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d005      	beq.n	8006ac2 <HAL_RCCEx_GetPeriphCLKFreq+0xd06>
 8006ab6:	4b26      	ldr	r3, [pc, #152]	@ (8006b50 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006ab8:	689b      	ldr	r3, [r3, #8]
 8006aba:	0e1b      	lsrs	r3, r3, #24
 8006abc:	f003 030f 	and.w	r3, r3, #15
 8006ac0:	e006      	b.n	8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8006ac2:	4b23      	ldr	r3, [pc, #140]	@ (8006b50 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006ac4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006ac8:	041b      	lsls	r3, r3, #16
 8006aca:	0e1b      	lsrs	r3, r3, #24
 8006acc:	f003 030f 	and.w	r3, r3, #15
 8006ad0:	4a21      	ldr	r2, [pc, #132]	@ (8006b58 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 8006ad2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ad6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ad8:	e344      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 8006ada:	2300      	movs	r3, #0
 8006adc:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ade:	e341      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 8006ae0:	4b1b      	ldr	r3, [pc, #108]	@ (8006b50 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006ae2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006ae6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006aea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006aee:	d112      	bne.n	8006b16 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 8006af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006af2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006af6:	d10e      	bne.n	8006b16 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006af8:	4b15      	ldr	r3, [pc, #84]	@ (8006b50 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006afa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006afe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b02:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006b06:	d102      	bne.n	8006b0e <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
      {
        frequency = LSI_VALUE / 128U;
 8006b08:	23fa      	movs	r3, #250	@ 0xfa
 8006b0a:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006b0c:	e32a      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 8006b0e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006b12:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006b14:	e326      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 8006b16:	4b0e      	ldr	r3, [pc, #56]	@ (8006b50 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b22:	d106      	bne.n	8006b32 <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
 8006b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b26:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b2a:	d102      	bne.n	8006b32 <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
    {
      frequency = HSI_VALUE;
 8006b2c:	4b09      	ldr	r3, [pc, #36]	@ (8006b54 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 8006b2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b30:	e318      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 8006b32:	4b07      	ldr	r3, [pc, #28]	@ (8006b50 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006b34:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b38:	f003 0302 	and.w	r3, r3, #2
 8006b3c:	2b02      	cmp	r3, #2
 8006b3e:	d10d      	bne.n	8006b5c <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
 8006b40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b42:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006b46:	d109      	bne.n	8006b5c <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
    {
      frequency = LSE_VALUE;
 8006b48:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b4e:	e309      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8006b50:	46020c00 	.word	0x46020c00
 8006b54:	00f42400 	.word	0x00f42400
 8006b58:	0800c540 	.word	0x0800c540
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b60:	e300      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 8006b62:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b66:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8006b6a:	430b      	orrs	r3, r1
 8006b6c:	d164      	bne.n	8006c38 <HAL_RCCEx_GetPeriphCLKFreq+0xe7c>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8006b6e:	4ba2      	ldr	r3, [pc, #648]	@ (8006df8 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006b70:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006b74:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006b78:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 8006b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d120      	bne.n	8006bc2 <HAL_RCCEx_GetPeriphCLKFreq+0xe06>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006b80:	4b9d      	ldr	r3, [pc, #628]	@ (8006df8 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f003 0320 	and.w	r3, r3, #32
 8006b88:	2b20      	cmp	r3, #32
 8006b8a:	d117      	bne.n	8006bbc <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006b8c:	4b9a      	ldr	r3, [pc, #616]	@ (8006df8 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006b8e:	689b      	ldr	r3, [r3, #8]
 8006b90:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d005      	beq.n	8006ba4 <HAL_RCCEx_GetPeriphCLKFreq+0xde8>
 8006b98:	4b97      	ldr	r3, [pc, #604]	@ (8006df8 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006b9a:	689b      	ldr	r3, [r3, #8]
 8006b9c:	0e1b      	lsrs	r3, r3, #24
 8006b9e:	f003 030f 	and.w	r3, r3, #15
 8006ba2:	e006      	b.n	8006bb2 <HAL_RCCEx_GetPeriphCLKFreq+0xdf6>
 8006ba4:	4b94      	ldr	r3, [pc, #592]	@ (8006df8 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006ba6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006baa:	041b      	lsls	r3, r3, #16
 8006bac:	0e1b      	lsrs	r3, r3, #24
 8006bae:	f003 030f 	and.w	r3, r3, #15
 8006bb2:	4a92      	ldr	r2, [pc, #584]	@ (8006dfc <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 8006bb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006bb8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006bba:	e2d3      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	637b      	str	r3, [r7, #52]	@ 0x34
 8006bc0:	e2d0      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8006bc2:	4b8d      	ldr	r3, [pc, #564]	@ (8006df8 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006bc4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006bc8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006bcc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006bd0:	d112      	bne.n	8006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>
 8006bd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006bd8:	d10e      	bne.n	8006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006bda:	4b87      	ldr	r3, [pc, #540]	@ (8006df8 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006bdc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006be0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006be4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006be8:	d102      	bne.n	8006bf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe34>
      {
        frequency = LSI_VALUE / 128U;
 8006bea:	23fa      	movs	r3, #250	@ 0xfa
 8006bec:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006bee:	e2b9      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 8006bf0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006bf4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006bf6:	e2b5      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8006bf8:	4b7f      	ldr	r3, [pc, #508]	@ (8006df8 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c04:	d106      	bne.n	8006c14 <HAL_RCCEx_GetPeriphCLKFreq+0xe58>
 8006c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c08:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c0c:	d102      	bne.n	8006c14 <HAL_RCCEx_GetPeriphCLKFreq+0xe58>
    {
      frequency = HSI_VALUE;
 8006c0e:	4b7c      	ldr	r3, [pc, #496]	@ (8006e00 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 8006c10:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c12:	e2a7      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8006c14:	4b78      	ldr	r3, [pc, #480]	@ (8006df8 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006c16:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c1a:	f003 0302 	and.w	r3, r3, #2
 8006c1e:	2b02      	cmp	r3, #2
 8006c20:	d107      	bne.n	8006c32 <HAL_RCCEx_GetPeriphCLKFreq+0xe76>
 8006c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c24:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006c28:	d103      	bne.n	8006c32 <HAL_RCCEx_GetPeriphCLKFreq+0xe76>
    {
      frequency = LSE_VALUE;
 8006c2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c30:	e298      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 8006c32:	2300      	movs	r3, #0
 8006c34:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c36:	e295      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 8006c38:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006c3c:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8006c40:	430b      	orrs	r3, r1
 8006c42:	d147      	bne.n	8006cd4 <HAL_RCCEx_GetPeriphCLKFreq+0xf18>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8006c44:	4b6c      	ldr	r3, [pc, #432]	@ (8006df8 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006c46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006c4a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8006c4e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8006c50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d103      	bne.n	8006c5e <HAL_RCCEx_GetPeriphCLKFreq+0xea2>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006c56:	f7fd fe21 	bl	800489c <HAL_RCC_GetPCLK1Freq>
 8006c5a:	6378      	str	r0, [r7, #52]	@ 0x34
 8006c5c:	e282      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 8006c5e:	4b66      	ldr	r3, [pc, #408]	@ (8006df8 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006c60:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c68:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006c6c:	d112      	bne.n	8006c94 <HAL_RCCEx_GetPeriphCLKFreq+0xed8>
 8006c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c70:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006c74:	d10e      	bne.n	8006c94 <HAL_RCCEx_GetPeriphCLKFreq+0xed8>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006c76:	4b60      	ldr	r3, [pc, #384]	@ (8006df8 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006c78:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c80:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006c84:	d102      	bne.n	8006c8c <HAL_RCCEx_GetPeriphCLKFreq+0xed0>
      {
        frequency = LSI_VALUE / 128U;
 8006c86:	23fa      	movs	r3, #250	@ 0xfa
 8006c88:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006c8a:	e26b      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 8006c8c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006c90:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006c92:	e267      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8006c94:	4b58      	ldr	r3, [pc, #352]	@ (8006df8 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ca0:	d106      	bne.n	8006cb0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
 8006ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ca4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006ca8:	d102      	bne.n	8006cb0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
    {
      frequency = HSI_VALUE;
 8006caa:	4b55      	ldr	r3, [pc, #340]	@ (8006e00 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 8006cac:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cae:	e259      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8006cb0:	4b51      	ldr	r3, [pc, #324]	@ (8006df8 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006cb2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006cb6:	f003 0302 	and.w	r3, r3, #2
 8006cba:	2b02      	cmp	r3, #2
 8006cbc:	d107      	bne.n	8006cce <HAL_RCCEx_GetPeriphCLKFreq+0xf12>
 8006cbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cc0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006cc4:	d103      	bne.n	8006cce <HAL_RCCEx_GetPeriphCLKFreq+0xf12>
    {
      frequency = LSE_VALUE;
 8006cc6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006cca:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ccc:	e24a      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 8006cce:	2300      	movs	r3, #0
 8006cd0:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cd2:	e247      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 8006cd4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006cd8:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8006cdc:	430b      	orrs	r3, r1
 8006cde:	d12d      	bne.n	8006d3c <HAL_RCCEx_GetPeriphCLKFreq+0xf80>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 8006ce0:	4b45      	ldr	r3, [pc, #276]	@ (8006df8 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006ce2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006ce6:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8006cea:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 8006cec:	4b42      	ldr	r3, [pc, #264]	@ (8006df8 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cf4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006cf8:	d105      	bne.n	8006d06 <HAL_RCCEx_GetPeriphCLKFreq+0xf4a>
 8006cfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d102      	bne.n	8006d06 <HAL_RCCEx_GetPeriphCLKFreq+0xf4a>
    {
      frequency = HSE_VALUE;
 8006d00:	4b3f      	ldr	r3, [pc, #252]	@ (8006e00 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 8006d02:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d04:	e22e      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 8006d06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d08:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006d0c:	d107      	bne.n	8006d1e <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006d0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006d12:	4618      	mov	r0, r3
 8006d14:	f7fe fc44 	bl	80055a0 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 8006d18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d1c:	e222      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 8006d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d20:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006d24:	d107      	bne.n	8006d36 <HAL_RCCEx_GetPeriphCLKFreq+0xf7a>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006d26:	f107 0318 	add.w	r3, r7, #24
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	f7fe fd92 	bl	8005854 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 8006d30:	69bb      	ldr	r3, [r7, #24]
 8006d32:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d34:	e216      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 8006d36:	2300      	movs	r3, #0
 8006d38:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d3a:	e213      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 8006d3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d40:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 8006d44:	430b      	orrs	r3, r1
 8006d46:	d15d      	bne.n	8006e04 <HAL_RCCEx_GetPeriphCLKFreq+0x1048>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8006d48:	4b2b      	ldr	r3, [pc, #172]	@ (8006df8 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006d4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006d4e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8006d52:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8006d54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d56:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006d5a:	d028      	beq.n	8006dae <HAL_RCCEx_GetPeriphCLKFreq+0xff2>
 8006d5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d5e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006d62:	d845      	bhi.n	8006df0 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
 8006d64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d66:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006d6a:	d013      	beq.n	8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>
 8006d6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d6e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006d72:	d83d      	bhi.n	8006df0 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
 8006d74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d004      	beq.n	8006d84 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>
 8006d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d7c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d80:	d004      	beq.n	8006d8c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>
 8006d82:	e035      	b.n	8006df0 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 8006d84:	f7fd fd9e 	bl	80048c4 <HAL_RCC_GetPCLK2Freq>
 8006d88:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006d8a:	e1eb      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8006d8c:	f7fd fc6a 	bl	8004664 <HAL_RCC_GetSysClockFreq>
 8006d90:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006d92:	e1e7      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006d94:	4b18      	ldr	r3, [pc, #96]	@ (8006df8 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006da0:	d102      	bne.n	8006da8 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>
        {
          frequency = HSI_VALUE;
 8006da2:	4b17      	ldr	r3, [pc, #92]	@ (8006e00 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 8006da4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006da6:	e1dd      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8006da8:	2300      	movs	r3, #0
 8006daa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006dac:	e1da      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006dae:	4b12      	ldr	r3, [pc, #72]	@ (8006df8 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f003 0320 	and.w	r3, r3, #32
 8006db6:	2b20      	cmp	r3, #32
 8006db8:	d117      	bne.n	8006dea <HAL_RCCEx_GetPeriphCLKFreq+0x102e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006dba:	4b0f      	ldr	r3, [pc, #60]	@ (8006df8 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006dbc:	689b      	ldr	r3, [r3, #8]
 8006dbe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d005      	beq.n	8006dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x1016>
 8006dc6:	4b0c      	ldr	r3, [pc, #48]	@ (8006df8 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006dc8:	689b      	ldr	r3, [r3, #8]
 8006dca:	0e1b      	lsrs	r3, r3, #24
 8006dcc:	f003 030f 	and.w	r3, r3, #15
 8006dd0:	e006      	b.n	8006de0 <HAL_RCCEx_GetPeriphCLKFreq+0x1024>
 8006dd2:	4b09      	ldr	r3, [pc, #36]	@ (8006df8 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006dd4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006dd8:	041b      	lsls	r3, r3, #16
 8006dda:	0e1b      	lsrs	r3, r3, #24
 8006ddc:	f003 030f 	and.w	r3, r3, #15
 8006de0:	4a06      	ldr	r2, [pc, #24]	@ (8006dfc <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 8006de2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006de6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006de8:	e1bc      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8006dea:	2300      	movs	r3, #0
 8006dec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006dee:	e1b9      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8006df0:	2300      	movs	r3, #0
 8006df2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006df4:	e1b6      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8006df6:	bf00      	nop
 8006df8:	46020c00 	.word	0x46020c00
 8006dfc:	0800c540 	.word	0x0800c540
 8006e00:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 8006e04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e08:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 8006e0c:	430b      	orrs	r3, r1
 8006e0e:	d156      	bne.n	8006ebe <HAL_RCCEx_GetPeriphCLKFreq+0x1102>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8006e10:	4ba5      	ldr	r3, [pc, #660]	@ (80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8006e12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006e16:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006e1a:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8006e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e1e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006e22:	d028      	beq.n	8006e76 <HAL_RCCEx_GetPeriphCLKFreq+0x10ba>
 8006e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e26:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006e2a:	d845      	bhi.n	8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
 8006e2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e2e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006e32:	d013      	beq.n	8006e5c <HAL_RCCEx_GetPeriphCLKFreq+0x10a0>
 8006e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e36:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006e3a:	d83d      	bhi.n	8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
 8006e3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d004      	beq.n	8006e4c <HAL_RCCEx_GetPeriphCLKFreq+0x1090>
 8006e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e48:	d004      	beq.n	8006e54 <HAL_RCCEx_GetPeriphCLKFreq+0x1098>
 8006e4a:	e035      	b.n	8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 8006e4c:	f7fd fd26 	bl	800489c <HAL_RCC_GetPCLK1Freq>
 8006e50:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006e52:	e187      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8006e54:	f7fd fc06 	bl	8004664 <HAL_RCC_GetSysClockFreq>
 8006e58:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006e5a:	e183      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006e5c:	4b92      	ldr	r3, [pc, #584]	@ (80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e68:	d102      	bne.n	8006e70 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>
        {
          frequency = HSI_VALUE;
 8006e6a:	4b90      	ldr	r3, [pc, #576]	@ (80070ac <HAL_RCCEx_GetPeriphCLKFreq+0x12f0>)
 8006e6c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006e6e:	e179      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8006e70:	2300      	movs	r3, #0
 8006e72:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e74:	e176      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006e76:	4b8c      	ldr	r3, [pc, #560]	@ (80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f003 0320 	and.w	r3, r3, #32
 8006e7e:	2b20      	cmp	r3, #32
 8006e80:	d117      	bne.n	8006eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x10f6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006e82:	4b89      	ldr	r3, [pc, #548]	@ (80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8006e84:	689b      	ldr	r3, [r3, #8]
 8006e86:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d005      	beq.n	8006e9a <HAL_RCCEx_GetPeriphCLKFreq+0x10de>
 8006e8e:	4b86      	ldr	r3, [pc, #536]	@ (80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8006e90:	689b      	ldr	r3, [r3, #8]
 8006e92:	0e1b      	lsrs	r3, r3, #24
 8006e94:	f003 030f 	and.w	r3, r3, #15
 8006e98:	e006      	b.n	8006ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x10ec>
 8006e9a:	4b83      	ldr	r3, [pc, #524]	@ (80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8006e9c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006ea0:	041b      	lsls	r3, r3, #16
 8006ea2:	0e1b      	lsrs	r3, r3, #24
 8006ea4:	f003 030f 	and.w	r3, r3, #15
 8006ea8:	4a81      	ldr	r2, [pc, #516]	@ (80070b0 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 8006eaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006eae:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006eb0:	e158      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006eb6:	e155      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8006eb8:	2300      	movs	r3, #0
 8006eba:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006ebc:	e152      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 8006ebe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ec2:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8006ec6:	430b      	orrs	r3, r1
 8006ec8:	d177      	bne.n	8006fba <HAL_RCCEx_GetPeriphCLKFreq+0x11fe>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8006eca:	4b77      	ldr	r3, [pc, #476]	@ (80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8006ecc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006ed0:	f003 0318 	and.w	r3, r3, #24
 8006ed4:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8006ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ed8:	2b18      	cmp	r3, #24
 8006eda:	d86b      	bhi.n	8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x11f8>
 8006edc:	a201      	add	r2, pc, #4	@ (adr r2, 8006ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x1128>)
 8006ede:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ee2:	bf00      	nop
 8006ee4:	08006f49 	.word	0x08006f49
 8006ee8:	08006fb5 	.word	0x08006fb5
 8006eec:	08006fb5 	.word	0x08006fb5
 8006ef0:	08006fb5 	.word	0x08006fb5
 8006ef4:	08006fb5 	.word	0x08006fb5
 8006ef8:	08006fb5 	.word	0x08006fb5
 8006efc:	08006fb5 	.word	0x08006fb5
 8006f00:	08006fb5 	.word	0x08006fb5
 8006f04:	08006f51 	.word	0x08006f51
 8006f08:	08006fb5 	.word	0x08006fb5
 8006f0c:	08006fb5 	.word	0x08006fb5
 8006f10:	08006fb5 	.word	0x08006fb5
 8006f14:	08006fb5 	.word	0x08006fb5
 8006f18:	08006fb5 	.word	0x08006fb5
 8006f1c:	08006fb5 	.word	0x08006fb5
 8006f20:	08006fb5 	.word	0x08006fb5
 8006f24:	08006f59 	.word	0x08006f59
 8006f28:	08006fb5 	.word	0x08006fb5
 8006f2c:	08006fb5 	.word	0x08006fb5
 8006f30:	08006fb5 	.word	0x08006fb5
 8006f34:	08006fb5 	.word	0x08006fb5
 8006f38:	08006fb5 	.word	0x08006fb5
 8006f3c:	08006fb5 	.word	0x08006fb5
 8006f40:	08006fb5 	.word	0x08006fb5
 8006f44:	08006f73 	.word	0x08006f73
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 8006f48:	f7fd fcd0 	bl	80048ec <HAL_RCC_GetPCLK3Freq>
 8006f4c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006f4e:	e109      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8006f50:	f7fd fb88 	bl	8004664 <HAL_RCC_GetSysClockFreq>
 8006f54:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006f56:	e105      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006f58:	4b53      	ldr	r3, [pc, #332]	@ (80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f64:	d102      	bne.n	8006f6c <HAL_RCCEx_GetPeriphCLKFreq+0x11b0>
        {
          frequency = HSI_VALUE;
 8006f66:	4b51      	ldr	r3, [pc, #324]	@ (80070ac <HAL_RCCEx_GetPeriphCLKFreq+0x12f0>)
 8006f68:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006f6a:	e0fb      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f70:	e0f8      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006f72:	4b4d      	ldr	r3, [pc, #308]	@ (80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f003 0320 	and.w	r3, r3, #32
 8006f7a:	2b20      	cmp	r3, #32
 8006f7c:	d117      	bne.n	8006fae <HAL_RCCEx_GetPeriphCLKFreq+0x11f2>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006f7e:	4b4a      	ldr	r3, [pc, #296]	@ (80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8006f80:	689b      	ldr	r3, [r3, #8]
 8006f82:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d005      	beq.n	8006f96 <HAL_RCCEx_GetPeriphCLKFreq+0x11da>
 8006f8a:	4b47      	ldr	r3, [pc, #284]	@ (80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8006f8c:	689b      	ldr	r3, [r3, #8]
 8006f8e:	0e1b      	lsrs	r3, r3, #24
 8006f90:	f003 030f 	and.w	r3, r3, #15
 8006f94:	e006      	b.n	8006fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
 8006f96:	4b44      	ldr	r3, [pc, #272]	@ (80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8006f98:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006f9c:	041b      	lsls	r3, r3, #16
 8006f9e:	0e1b      	lsrs	r3, r3, #24
 8006fa0:	f003 030f 	and.w	r3, r3, #15
 8006fa4:	4a42      	ldr	r2, [pc, #264]	@ (80070b0 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 8006fa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006faa:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006fac:	e0da      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8006fae:	2300      	movs	r3, #0
 8006fb0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006fb2:	e0d7      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006fb8:	e0d4      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 8006fba:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006fbe:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8006fc2:	430b      	orrs	r3, r1
 8006fc4:	d155      	bne.n	8007072 <HAL_RCCEx_GetPeriphCLKFreq+0x12b6>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8006fc6:	4b38      	ldr	r3, [pc, #224]	@ (80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8006fc8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006fcc:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8006fd0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8006fd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fd4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006fd8:	d013      	beq.n	8007002 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
 8006fda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fdc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006fe0:	d844      	bhi.n	800706c <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
 8006fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fe4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006fe8:	d013      	beq.n	8007012 <HAL_RCCEx_GetPeriphCLKFreq+0x1256>
 8006fea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006ff0:	d83c      	bhi.n	800706c <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
 8006ff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d014      	beq.n	8007022 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8006ff8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ffa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ffe:	d014      	beq.n	800702a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
 8007000:	e034      	b.n	800706c <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007002:	f107 0318 	add.w	r3, r7, #24
 8007006:	4618      	mov	r0, r3
 8007008:	f7fe fc24 	bl	8005854 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 800700c:	69fb      	ldr	r3, [r7, #28]
 800700e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007010:	e0a8      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007012:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007016:	4618      	mov	r0, r3
 8007018:	f7fe fac2 	bl	80055a0 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 800701c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800701e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007020:	e0a0      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8007022:	f7fd fb1f 	bl	8004664 <HAL_RCC_GetSysClockFreq>
 8007026:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007028:	e09c      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800702a:	4b1f      	ldr	r3, [pc, #124]	@ (80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f003 0320 	and.w	r3, r3, #32
 8007032:	2b20      	cmp	r3, #32
 8007034:	d117      	bne.n	8007066 <HAL_RCCEx_GetPeriphCLKFreq+0x12aa>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007036:	4b1c      	ldr	r3, [pc, #112]	@ (80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8007038:	689b      	ldr	r3, [r3, #8]
 800703a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800703e:	2b00      	cmp	r3, #0
 8007040:	d005      	beq.n	800704e <HAL_RCCEx_GetPeriphCLKFreq+0x1292>
 8007042:	4b19      	ldr	r3, [pc, #100]	@ (80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8007044:	689b      	ldr	r3, [r3, #8]
 8007046:	0e1b      	lsrs	r3, r3, #24
 8007048:	f003 030f 	and.w	r3, r3, #15
 800704c:	e006      	b.n	800705c <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
 800704e:	4b16      	ldr	r3, [pc, #88]	@ (80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8007050:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007054:	041b      	lsls	r3, r3, #16
 8007056:	0e1b      	lsrs	r3, r3, #24
 8007058:	f003 030f 	and.w	r3, r3, #15
 800705c:	4a14      	ldr	r2, [pc, #80]	@ (80070b0 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 800705e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007062:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007064:	e07e      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8007066:	2300      	movs	r3, #0
 8007068:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800706a:	e07b      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 800706c:	2300      	movs	r3, #0
 800706e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007070:	e078      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 8007072:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007076:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 800707a:	430b      	orrs	r3, r1
 800707c:	d138      	bne.n	80070f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1334>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 800707e:	4b0a      	ldr	r3, [pc, #40]	@ (80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8007080:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007084:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007088:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 800708a:	4b07      	ldr	r3, [pc, #28]	@ (80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800708c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007090:	f003 0302 	and.w	r3, r3, #2
 8007094:	2b02      	cmp	r3, #2
 8007096:	d10d      	bne.n	80070b4 <HAL_RCCEx_GetPeriphCLKFreq+0x12f8>
 8007098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800709a:	2b00      	cmp	r3, #0
 800709c:	d10a      	bne.n	80070b4 <HAL_RCCEx_GetPeriphCLKFreq+0x12f8>
    {
      frequency = LSE_VALUE;
 800709e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80070a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80070a4:	e05e      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 80070a6:	bf00      	nop
 80070a8:	46020c00 	.word	0x46020c00
 80070ac:	00f42400 	.word	0x00f42400
 80070b0:	0800c540 	.word	0x0800c540
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 80070b4:	4b2e      	ldr	r3, [pc, #184]	@ (8007170 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 80070b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80070ba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80070be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80070c2:	d112      	bne.n	80070ea <HAL_RCCEx_GetPeriphCLKFreq+0x132e>
 80070c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80070ca:	d10e      	bne.n	80070ea <HAL_RCCEx_GetPeriphCLKFreq+0x132e>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80070cc:	4b28      	ldr	r3, [pc, #160]	@ (8007170 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 80070ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80070d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80070d6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80070da:	d102      	bne.n	80070e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1326>
      {
        frequency = LSI_VALUE / 128U;
 80070dc:	23fa      	movs	r3, #250	@ 0xfa
 80070de:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80070e0:	e040      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 80070e2:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80070e6:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80070e8:	e03c      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 80070ea:	2300      	movs	r3, #0
 80070ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80070ee:	e039      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 80070f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80070f4:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 80070f8:	430b      	orrs	r3, r1
 80070fa:	d131      	bne.n	8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x13a4>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 80070fc:	4b1c      	ldr	r3, [pc, #112]	@ (8007170 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 80070fe:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007102:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8007106:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8007108:	4b19      	ldr	r3, [pc, #100]	@ (8007170 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007110:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007114:	d105      	bne.n	8007122 <HAL_RCCEx_GetPeriphCLKFreq+0x1366>
 8007116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007118:	2b00      	cmp	r3, #0
 800711a:	d102      	bne.n	8007122 <HAL_RCCEx_GetPeriphCLKFreq+0x1366>
    {
      frequency = HSI48_VALUE;
 800711c:	4b15      	ldr	r3, [pc, #84]	@ (8007174 <HAL_RCCEx_GetPeriphCLKFreq+0x13b8>)
 800711e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007120:	e020      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 8007122:	4b13      	ldr	r3, [pc, #76]	@ (8007170 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800712a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800712e:	d106      	bne.n	800713e <HAL_RCCEx_GetPeriphCLKFreq+0x1382>
 8007130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007132:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007136:	d102      	bne.n	800713e <HAL_RCCEx_GetPeriphCLKFreq+0x1382>
    {
      frequency = HSI48_VALUE >> 1U ;
 8007138:	4b0f      	ldr	r3, [pc, #60]	@ (8007178 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>)
 800713a:	637b      	str	r3, [r7, #52]	@ 0x34
 800713c:	e012      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 800713e:	4b0c      	ldr	r3, [pc, #48]	@ (8007170 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007146:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800714a:	d106      	bne.n	800715a <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
 800714c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800714e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007152:	d102      	bne.n	800715a <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
    {
      frequency = HSI_VALUE;
 8007154:	4b09      	ldr	r3, [pc, #36]	@ (800717c <HAL_RCCEx_GetPeriphCLKFreq+0x13c0>)
 8007156:	637b      	str	r3, [r7, #52]	@ 0x34
 8007158:	e004      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 800715a:	2300      	movs	r3, #0
 800715c:	637b      	str	r3, [r7, #52]	@ 0x34
 800715e:	e001      	b.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 8007160:	2300      	movs	r3, #0
 8007162:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 8007164:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007166:	4618      	mov	r0, r3
 8007168:	3738      	adds	r7, #56	@ 0x38
 800716a:	46bd      	mov	sp, r7
 800716c:	bd80      	pop	{r7, pc}
 800716e:	bf00      	nop
 8007170:	46020c00 	.word	0x46020c00
 8007174:	02dc6c00 	.word	0x02dc6c00
 8007178:	016e3600 	.word	0x016e3600
 800717c:	00f42400 	.word	0x00f42400

08007180 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8007180:	b580      	push	{r7, lr}
 8007182:	b084      	sub	sp, #16
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8007188:	4b47      	ldr	r3, [pc, #284]	@ (80072a8 <RCCEx_PLL2_Config+0x128>)
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	4a46      	ldr	r2, [pc, #280]	@ (80072a8 <RCCEx_PLL2_Config+0x128>)
 800718e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007192:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007194:	f7fa fee8 	bl	8001f68 <HAL_GetTick>
 8007198:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800719a:	e008      	b.n	80071ae <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800719c:	f7fa fee4 	bl	8001f68 <HAL_GetTick>
 80071a0:	4602      	mov	r2, r0
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	1ad3      	subs	r3, r2, r3
 80071a6:	2b02      	cmp	r3, #2
 80071a8:	d901      	bls.n	80071ae <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80071aa:	2303      	movs	r3, #3
 80071ac:	e077      	b.n	800729e <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80071ae:	4b3e      	ldr	r3, [pc, #248]	@ (80072a8 <RCCEx_PLL2_Config+0x128>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d1f0      	bne.n	800719c <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 80071ba:	4b3b      	ldr	r3, [pc, #236]	@ (80072a8 <RCCEx_PLL2_Config+0x128>)
 80071bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071be:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80071c2:	f023 0303 	bic.w	r3, r3, #3
 80071c6:	687a      	ldr	r2, [r7, #4]
 80071c8:	6811      	ldr	r1, [r2, #0]
 80071ca:	687a      	ldr	r2, [r7, #4]
 80071cc:	6852      	ldr	r2, [r2, #4]
 80071ce:	3a01      	subs	r2, #1
 80071d0:	0212      	lsls	r2, r2, #8
 80071d2:	430a      	orrs	r2, r1
 80071d4:	4934      	ldr	r1, [pc, #208]	@ (80072a8 <RCCEx_PLL2_Config+0x128>)
 80071d6:	4313      	orrs	r3, r2
 80071d8:	62cb      	str	r3, [r1, #44]	@ 0x2c
 80071da:	4b33      	ldr	r3, [pc, #204]	@ (80072a8 <RCCEx_PLL2_Config+0x128>)
 80071dc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80071de:	4b33      	ldr	r3, [pc, #204]	@ (80072ac <RCCEx_PLL2_Config+0x12c>)
 80071e0:	4013      	ands	r3, r2
 80071e2:	687a      	ldr	r2, [r7, #4]
 80071e4:	6892      	ldr	r2, [r2, #8]
 80071e6:	3a01      	subs	r2, #1
 80071e8:	f3c2 0108 	ubfx	r1, r2, #0, #9
 80071ec:	687a      	ldr	r2, [r7, #4]
 80071ee:	68d2      	ldr	r2, [r2, #12]
 80071f0:	3a01      	subs	r2, #1
 80071f2:	0252      	lsls	r2, r2, #9
 80071f4:	b292      	uxth	r2, r2
 80071f6:	4311      	orrs	r1, r2
 80071f8:	687a      	ldr	r2, [r7, #4]
 80071fa:	6912      	ldr	r2, [r2, #16]
 80071fc:	3a01      	subs	r2, #1
 80071fe:	0412      	lsls	r2, r2, #16
 8007200:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8007204:	4311      	orrs	r1, r2
 8007206:	687a      	ldr	r2, [r7, #4]
 8007208:	6952      	ldr	r2, [r2, #20]
 800720a:	3a01      	subs	r2, #1
 800720c:	0612      	lsls	r2, r2, #24
 800720e:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8007212:	430a      	orrs	r2, r1
 8007214:	4924      	ldr	r1, [pc, #144]	@ (80072a8 <RCCEx_PLL2_Config+0x128>)
 8007216:	4313      	orrs	r3, r2
 8007218:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800721a:	4b23      	ldr	r3, [pc, #140]	@ (80072a8 <RCCEx_PLL2_Config+0x128>)
 800721c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800721e:	f023 020c 	bic.w	r2, r3, #12
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	699b      	ldr	r3, [r3, #24]
 8007226:	4920      	ldr	r1, [pc, #128]	@ (80072a8 <RCCEx_PLL2_Config+0x128>)
 8007228:	4313      	orrs	r3, r2
 800722a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800722c:	4b1e      	ldr	r3, [pc, #120]	@ (80072a8 <RCCEx_PLL2_Config+0x128>)
 800722e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	6a1b      	ldr	r3, [r3, #32]
 8007234:	491c      	ldr	r1, [pc, #112]	@ (80072a8 <RCCEx_PLL2_Config+0x128>)
 8007236:	4313      	orrs	r3, r2
 8007238:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 800723a:	4b1b      	ldr	r3, [pc, #108]	@ (80072a8 <RCCEx_PLL2_Config+0x128>)
 800723c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800723e:	4a1a      	ldr	r2, [pc, #104]	@ (80072a8 <RCCEx_PLL2_Config+0x128>)
 8007240:	f023 0310 	bic.w	r3, r3, #16
 8007244:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007246:	4b18      	ldr	r3, [pc, #96]	@ (80072a8 <RCCEx_PLL2_Config+0x128>)
 8007248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800724a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800724e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8007252:	687a      	ldr	r2, [r7, #4]
 8007254:	69d2      	ldr	r2, [r2, #28]
 8007256:	00d2      	lsls	r2, r2, #3
 8007258:	4913      	ldr	r1, [pc, #76]	@ (80072a8 <RCCEx_PLL2_Config+0x128>)
 800725a:	4313      	orrs	r3, r2
 800725c:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 800725e:	4b12      	ldr	r3, [pc, #72]	@ (80072a8 <RCCEx_PLL2_Config+0x128>)
 8007260:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007262:	4a11      	ldr	r2, [pc, #68]	@ (80072a8 <RCCEx_PLL2_Config+0x128>)
 8007264:	f043 0310 	orr.w	r3, r3, #16
 8007268:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 800726a:	4b0f      	ldr	r3, [pc, #60]	@ (80072a8 <RCCEx_PLL2_Config+0x128>)
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	4a0e      	ldr	r2, [pc, #56]	@ (80072a8 <RCCEx_PLL2_Config+0x128>)
 8007270:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007274:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007276:	f7fa fe77 	bl	8001f68 <HAL_GetTick>
 800727a:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800727c:	e008      	b.n	8007290 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800727e:	f7fa fe73 	bl	8001f68 <HAL_GetTick>
 8007282:	4602      	mov	r2, r0
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	1ad3      	subs	r3, r2, r3
 8007288:	2b02      	cmp	r3, #2
 800728a:	d901      	bls.n	8007290 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 800728c:	2303      	movs	r3, #3
 800728e:	e006      	b.n	800729e <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007290:	4b05      	ldr	r3, [pc, #20]	@ (80072a8 <RCCEx_PLL2_Config+0x128>)
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007298:	2b00      	cmp	r3, #0
 800729a:	d0f0      	beq.n	800727e <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 800729c:	2300      	movs	r3, #0

}
 800729e:	4618      	mov	r0, r3
 80072a0:	3710      	adds	r7, #16
 80072a2:	46bd      	mov	sp, r7
 80072a4:	bd80      	pop	{r7, pc}
 80072a6:	bf00      	nop
 80072a8:	46020c00 	.word	0x46020c00
 80072ac:	80800000 	.word	0x80800000

080072b0 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	b084      	sub	sp, #16
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 80072b8:	4b47      	ldr	r3, [pc, #284]	@ (80073d8 <RCCEx_PLL3_Config+0x128>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4a46      	ldr	r2, [pc, #280]	@ (80073d8 <RCCEx_PLL3_Config+0x128>)
 80072be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80072c2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80072c4:	f7fa fe50 	bl	8001f68 <HAL_GetTick>
 80072c8:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80072ca:	e008      	b.n	80072de <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80072cc:	f7fa fe4c 	bl	8001f68 <HAL_GetTick>
 80072d0:	4602      	mov	r2, r0
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	1ad3      	subs	r3, r2, r3
 80072d6:	2b02      	cmp	r3, #2
 80072d8:	d901      	bls.n	80072de <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80072da:	2303      	movs	r3, #3
 80072dc:	e077      	b.n	80073ce <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80072de:	4b3e      	ldr	r3, [pc, #248]	@ (80073d8 <RCCEx_PLL3_Config+0x128>)
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d1f0      	bne.n	80072cc <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 80072ea:	4b3b      	ldr	r3, [pc, #236]	@ (80073d8 <RCCEx_PLL3_Config+0x128>)
 80072ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072ee:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80072f2:	f023 0303 	bic.w	r3, r3, #3
 80072f6:	687a      	ldr	r2, [r7, #4]
 80072f8:	6811      	ldr	r1, [r2, #0]
 80072fa:	687a      	ldr	r2, [r7, #4]
 80072fc:	6852      	ldr	r2, [r2, #4]
 80072fe:	3a01      	subs	r2, #1
 8007300:	0212      	lsls	r2, r2, #8
 8007302:	430a      	orrs	r2, r1
 8007304:	4934      	ldr	r1, [pc, #208]	@ (80073d8 <RCCEx_PLL3_Config+0x128>)
 8007306:	4313      	orrs	r3, r2
 8007308:	630b      	str	r3, [r1, #48]	@ 0x30
 800730a:	4b33      	ldr	r3, [pc, #204]	@ (80073d8 <RCCEx_PLL3_Config+0x128>)
 800730c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800730e:	4b33      	ldr	r3, [pc, #204]	@ (80073dc <RCCEx_PLL3_Config+0x12c>)
 8007310:	4013      	ands	r3, r2
 8007312:	687a      	ldr	r2, [r7, #4]
 8007314:	6892      	ldr	r2, [r2, #8]
 8007316:	3a01      	subs	r2, #1
 8007318:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800731c:	687a      	ldr	r2, [r7, #4]
 800731e:	68d2      	ldr	r2, [r2, #12]
 8007320:	3a01      	subs	r2, #1
 8007322:	0252      	lsls	r2, r2, #9
 8007324:	b292      	uxth	r2, r2
 8007326:	4311      	orrs	r1, r2
 8007328:	687a      	ldr	r2, [r7, #4]
 800732a:	6912      	ldr	r2, [r2, #16]
 800732c:	3a01      	subs	r2, #1
 800732e:	0412      	lsls	r2, r2, #16
 8007330:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8007334:	4311      	orrs	r1, r2
 8007336:	687a      	ldr	r2, [r7, #4]
 8007338:	6952      	ldr	r2, [r2, #20]
 800733a:	3a01      	subs	r2, #1
 800733c:	0612      	lsls	r2, r2, #24
 800733e:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8007342:	430a      	orrs	r2, r1
 8007344:	4924      	ldr	r1, [pc, #144]	@ (80073d8 <RCCEx_PLL3_Config+0x128>)
 8007346:	4313      	orrs	r3, r2
 8007348:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 800734a:	4b23      	ldr	r3, [pc, #140]	@ (80073d8 <RCCEx_PLL3_Config+0x128>)
 800734c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800734e:	f023 020c 	bic.w	r2, r3, #12
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	699b      	ldr	r3, [r3, #24]
 8007356:	4920      	ldr	r1, [pc, #128]	@ (80073d8 <RCCEx_PLL3_Config+0x128>)
 8007358:	4313      	orrs	r3, r2
 800735a:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 800735c:	4b1e      	ldr	r3, [pc, #120]	@ (80073d8 <RCCEx_PLL3_Config+0x128>)
 800735e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6a1b      	ldr	r3, [r3, #32]
 8007364:	491c      	ldr	r1, [pc, #112]	@ (80073d8 <RCCEx_PLL3_Config+0x128>)
 8007366:	4313      	orrs	r3, r2
 8007368:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 800736a:	4b1b      	ldr	r3, [pc, #108]	@ (80073d8 <RCCEx_PLL3_Config+0x128>)
 800736c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800736e:	4a1a      	ldr	r2, [pc, #104]	@ (80073d8 <RCCEx_PLL3_Config+0x128>)
 8007370:	f023 0310 	bic.w	r3, r3, #16
 8007374:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007376:	4b18      	ldr	r3, [pc, #96]	@ (80073d8 <RCCEx_PLL3_Config+0x128>)
 8007378:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800737a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800737e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8007382:	687a      	ldr	r2, [r7, #4]
 8007384:	69d2      	ldr	r2, [r2, #28]
 8007386:	00d2      	lsls	r2, r2, #3
 8007388:	4913      	ldr	r1, [pc, #76]	@ (80073d8 <RCCEx_PLL3_Config+0x128>)
 800738a:	4313      	orrs	r3, r2
 800738c:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 800738e:	4b12      	ldr	r3, [pc, #72]	@ (80073d8 <RCCEx_PLL3_Config+0x128>)
 8007390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007392:	4a11      	ldr	r2, [pc, #68]	@ (80073d8 <RCCEx_PLL3_Config+0x128>)
 8007394:	f043 0310 	orr.w	r3, r3, #16
 8007398:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 800739a:	4b0f      	ldr	r3, [pc, #60]	@ (80073d8 <RCCEx_PLL3_Config+0x128>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	4a0e      	ldr	r2, [pc, #56]	@ (80073d8 <RCCEx_PLL3_Config+0x128>)
 80073a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80073a4:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80073a6:	f7fa fddf 	bl	8001f68 <HAL_GetTick>
 80073aa:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80073ac:	e008      	b.n	80073c0 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80073ae:	f7fa fddb 	bl	8001f68 <HAL_GetTick>
 80073b2:	4602      	mov	r2, r0
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	1ad3      	subs	r3, r2, r3
 80073b8:	2b02      	cmp	r3, #2
 80073ba:	d901      	bls.n	80073c0 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 80073bc:	2303      	movs	r3, #3
 80073be:	e006      	b.n	80073ce <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80073c0:	4b05      	ldr	r3, [pc, #20]	@ (80073d8 <RCCEx_PLL3_Config+0x128>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d0f0      	beq.n	80073ae <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 80073cc:	2300      	movs	r3, #0
}
 80073ce:	4618      	mov	r0, r3
 80073d0:	3710      	adds	r7, #16
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bd80      	pop	{r7, pc}
 80073d6:	bf00      	nop
 80073d8:	46020c00 	.word	0x46020c00
 80073dc:	80800000 	.word	0x80800000

080073e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b082      	sub	sp, #8
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d101      	bne.n	80073f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80073ee:	2301      	movs	r3, #1
 80073f0:	e049      	b.n	8007486 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80073f8:	b2db      	uxtb	r3, r3
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d106      	bne.n	800740c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2200      	movs	r2, #0
 8007402:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	f7fa fa26 	bl	8001858 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2202      	movs	r2, #2
 8007410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681a      	ldr	r2, [r3, #0]
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	3304      	adds	r3, #4
 800741c:	4619      	mov	r1, r3
 800741e:	4610      	mov	r0, r2
 8007420:	f000 f878 	bl	8007514 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2201      	movs	r2, #1
 8007428:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2201      	movs	r2, #1
 8007430:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2201      	movs	r2, #1
 8007438:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2201      	movs	r2, #1
 8007440:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2201      	movs	r2, #1
 8007448:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	2201      	movs	r2, #1
 8007450:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2201      	movs	r2, #1
 8007458:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2201      	movs	r2, #1
 8007460:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2201      	movs	r2, #1
 8007468:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2201      	movs	r2, #1
 8007470:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2201      	movs	r2, #1
 8007478:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2201      	movs	r2, #1
 8007480:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007484:	2300      	movs	r3, #0
}
 8007486:	4618      	mov	r0, r3
 8007488:	3708      	adds	r7, #8
 800748a:	46bd      	mov	sp, r7
 800748c:	bd80      	pop	{r7, pc}

0800748e <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800748e:	b580      	push	{r7, lr}
 8007490:	b082      	sub	sp, #8
 8007492:	af00      	add	r7, sp, #0
 8007494:	6078      	str	r0, [r7, #4]
 8007496:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800749e:	2b01      	cmp	r3, #1
 80074a0:	d101      	bne.n	80074a6 <HAL_TIM_SlaveConfigSynchro+0x18>
 80074a2:	2302      	movs	r3, #2
 80074a4:	e031      	b.n	800750a <HAL_TIM_SlaveConfigSynchro+0x7c>
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2201      	movs	r2, #1
 80074aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2202      	movs	r2, #2
 80074b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80074b6:	6839      	ldr	r1, [r7, #0]
 80074b8:	6878      	ldr	r0, [r7, #4]
 80074ba:	f000 f92b 	bl	8007714 <TIM_SlaveTimer_SetConfig>
 80074be:	4603      	mov	r3, r0
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d009      	beq.n	80074d8 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2201      	movs	r2, #1
 80074c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2200      	movs	r2, #0
 80074d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 80074d4:	2301      	movs	r3, #1
 80074d6:	e018      	b.n	800750a <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	68da      	ldr	r2, [r3, #12]
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80074e6:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	68da      	ldr	r2, [r3, #12]
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80074f6:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2201      	movs	r2, #1
 80074fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2200      	movs	r2, #0
 8007504:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007508:	2300      	movs	r3, #0
}
 800750a:	4618      	mov	r0, r3
 800750c:	3708      	adds	r7, #8
 800750e:	46bd      	mov	sp, r7
 8007510:	bd80      	pop	{r7, pc}
	...

08007514 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007514:	b480      	push	{r7}
 8007516:	b085      	sub	sp, #20
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
 800751c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	4a6b      	ldr	r2, [pc, #428]	@ (80076d4 <TIM_Base_SetConfig+0x1c0>)
 8007528:	4293      	cmp	r3, r2
 800752a:	d02b      	beq.n	8007584 <TIM_Base_SetConfig+0x70>
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	4a6a      	ldr	r2, [pc, #424]	@ (80076d8 <TIM_Base_SetConfig+0x1c4>)
 8007530:	4293      	cmp	r3, r2
 8007532:	d027      	beq.n	8007584 <TIM_Base_SetConfig+0x70>
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800753a:	d023      	beq.n	8007584 <TIM_Base_SetConfig+0x70>
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007542:	d01f      	beq.n	8007584 <TIM_Base_SetConfig+0x70>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	4a65      	ldr	r2, [pc, #404]	@ (80076dc <TIM_Base_SetConfig+0x1c8>)
 8007548:	4293      	cmp	r3, r2
 800754a:	d01b      	beq.n	8007584 <TIM_Base_SetConfig+0x70>
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	4a64      	ldr	r2, [pc, #400]	@ (80076e0 <TIM_Base_SetConfig+0x1cc>)
 8007550:	4293      	cmp	r3, r2
 8007552:	d017      	beq.n	8007584 <TIM_Base_SetConfig+0x70>
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	4a63      	ldr	r2, [pc, #396]	@ (80076e4 <TIM_Base_SetConfig+0x1d0>)
 8007558:	4293      	cmp	r3, r2
 800755a:	d013      	beq.n	8007584 <TIM_Base_SetConfig+0x70>
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	4a62      	ldr	r2, [pc, #392]	@ (80076e8 <TIM_Base_SetConfig+0x1d4>)
 8007560:	4293      	cmp	r3, r2
 8007562:	d00f      	beq.n	8007584 <TIM_Base_SetConfig+0x70>
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	4a61      	ldr	r2, [pc, #388]	@ (80076ec <TIM_Base_SetConfig+0x1d8>)
 8007568:	4293      	cmp	r3, r2
 800756a:	d00b      	beq.n	8007584 <TIM_Base_SetConfig+0x70>
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	4a60      	ldr	r2, [pc, #384]	@ (80076f0 <TIM_Base_SetConfig+0x1dc>)
 8007570:	4293      	cmp	r3, r2
 8007572:	d007      	beq.n	8007584 <TIM_Base_SetConfig+0x70>
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	4a5f      	ldr	r2, [pc, #380]	@ (80076f4 <TIM_Base_SetConfig+0x1e0>)
 8007578:	4293      	cmp	r3, r2
 800757a:	d003      	beq.n	8007584 <TIM_Base_SetConfig+0x70>
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	4a5e      	ldr	r2, [pc, #376]	@ (80076f8 <TIM_Base_SetConfig+0x1e4>)
 8007580:	4293      	cmp	r3, r2
 8007582:	d108      	bne.n	8007596 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800758a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	685b      	ldr	r3, [r3, #4]
 8007590:	68fa      	ldr	r2, [r7, #12]
 8007592:	4313      	orrs	r3, r2
 8007594:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	4a4e      	ldr	r2, [pc, #312]	@ (80076d4 <TIM_Base_SetConfig+0x1c0>)
 800759a:	4293      	cmp	r3, r2
 800759c:	d043      	beq.n	8007626 <TIM_Base_SetConfig+0x112>
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	4a4d      	ldr	r2, [pc, #308]	@ (80076d8 <TIM_Base_SetConfig+0x1c4>)
 80075a2:	4293      	cmp	r3, r2
 80075a4:	d03f      	beq.n	8007626 <TIM_Base_SetConfig+0x112>
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075ac:	d03b      	beq.n	8007626 <TIM_Base_SetConfig+0x112>
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80075b4:	d037      	beq.n	8007626 <TIM_Base_SetConfig+0x112>
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	4a48      	ldr	r2, [pc, #288]	@ (80076dc <TIM_Base_SetConfig+0x1c8>)
 80075ba:	4293      	cmp	r3, r2
 80075bc:	d033      	beq.n	8007626 <TIM_Base_SetConfig+0x112>
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	4a47      	ldr	r2, [pc, #284]	@ (80076e0 <TIM_Base_SetConfig+0x1cc>)
 80075c2:	4293      	cmp	r3, r2
 80075c4:	d02f      	beq.n	8007626 <TIM_Base_SetConfig+0x112>
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	4a46      	ldr	r2, [pc, #280]	@ (80076e4 <TIM_Base_SetConfig+0x1d0>)
 80075ca:	4293      	cmp	r3, r2
 80075cc:	d02b      	beq.n	8007626 <TIM_Base_SetConfig+0x112>
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	4a45      	ldr	r2, [pc, #276]	@ (80076e8 <TIM_Base_SetConfig+0x1d4>)
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d027      	beq.n	8007626 <TIM_Base_SetConfig+0x112>
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	4a44      	ldr	r2, [pc, #272]	@ (80076ec <TIM_Base_SetConfig+0x1d8>)
 80075da:	4293      	cmp	r3, r2
 80075dc:	d023      	beq.n	8007626 <TIM_Base_SetConfig+0x112>
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	4a43      	ldr	r2, [pc, #268]	@ (80076f0 <TIM_Base_SetConfig+0x1dc>)
 80075e2:	4293      	cmp	r3, r2
 80075e4:	d01f      	beq.n	8007626 <TIM_Base_SetConfig+0x112>
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	4a42      	ldr	r2, [pc, #264]	@ (80076f4 <TIM_Base_SetConfig+0x1e0>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d01b      	beq.n	8007626 <TIM_Base_SetConfig+0x112>
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	4a41      	ldr	r2, [pc, #260]	@ (80076f8 <TIM_Base_SetConfig+0x1e4>)
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d017      	beq.n	8007626 <TIM_Base_SetConfig+0x112>
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	4a40      	ldr	r2, [pc, #256]	@ (80076fc <TIM_Base_SetConfig+0x1e8>)
 80075fa:	4293      	cmp	r3, r2
 80075fc:	d013      	beq.n	8007626 <TIM_Base_SetConfig+0x112>
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	4a3f      	ldr	r2, [pc, #252]	@ (8007700 <TIM_Base_SetConfig+0x1ec>)
 8007602:	4293      	cmp	r3, r2
 8007604:	d00f      	beq.n	8007626 <TIM_Base_SetConfig+0x112>
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	4a3e      	ldr	r2, [pc, #248]	@ (8007704 <TIM_Base_SetConfig+0x1f0>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d00b      	beq.n	8007626 <TIM_Base_SetConfig+0x112>
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	4a3d      	ldr	r2, [pc, #244]	@ (8007708 <TIM_Base_SetConfig+0x1f4>)
 8007612:	4293      	cmp	r3, r2
 8007614:	d007      	beq.n	8007626 <TIM_Base_SetConfig+0x112>
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	4a3c      	ldr	r2, [pc, #240]	@ (800770c <TIM_Base_SetConfig+0x1f8>)
 800761a:	4293      	cmp	r3, r2
 800761c:	d003      	beq.n	8007626 <TIM_Base_SetConfig+0x112>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	4a3b      	ldr	r2, [pc, #236]	@ (8007710 <TIM_Base_SetConfig+0x1fc>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d108      	bne.n	8007638 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800762c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800762e:	683b      	ldr	r3, [r7, #0]
 8007630:	68db      	ldr	r3, [r3, #12]
 8007632:	68fa      	ldr	r2, [r7, #12]
 8007634:	4313      	orrs	r3, r2
 8007636:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800763e:	683b      	ldr	r3, [r7, #0]
 8007640:	695b      	ldr	r3, [r3, #20]
 8007642:	4313      	orrs	r3, r2
 8007644:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007646:	683b      	ldr	r3, [r7, #0]
 8007648:	689a      	ldr	r2, [r3, #8]
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	681a      	ldr	r2, [r3, #0]
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	4a1e      	ldr	r2, [pc, #120]	@ (80076d4 <TIM_Base_SetConfig+0x1c0>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d023      	beq.n	80076a6 <TIM_Base_SetConfig+0x192>
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	4a1d      	ldr	r2, [pc, #116]	@ (80076d8 <TIM_Base_SetConfig+0x1c4>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d01f      	beq.n	80076a6 <TIM_Base_SetConfig+0x192>
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	4a22      	ldr	r2, [pc, #136]	@ (80076f4 <TIM_Base_SetConfig+0x1e0>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d01b      	beq.n	80076a6 <TIM_Base_SetConfig+0x192>
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	4a21      	ldr	r2, [pc, #132]	@ (80076f8 <TIM_Base_SetConfig+0x1e4>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d017      	beq.n	80076a6 <TIM_Base_SetConfig+0x192>
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	4a20      	ldr	r2, [pc, #128]	@ (80076fc <TIM_Base_SetConfig+0x1e8>)
 800767a:	4293      	cmp	r3, r2
 800767c:	d013      	beq.n	80076a6 <TIM_Base_SetConfig+0x192>
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	4a1f      	ldr	r2, [pc, #124]	@ (8007700 <TIM_Base_SetConfig+0x1ec>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d00f      	beq.n	80076a6 <TIM_Base_SetConfig+0x192>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	4a1e      	ldr	r2, [pc, #120]	@ (8007704 <TIM_Base_SetConfig+0x1f0>)
 800768a:	4293      	cmp	r3, r2
 800768c:	d00b      	beq.n	80076a6 <TIM_Base_SetConfig+0x192>
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	4a1d      	ldr	r2, [pc, #116]	@ (8007708 <TIM_Base_SetConfig+0x1f4>)
 8007692:	4293      	cmp	r3, r2
 8007694:	d007      	beq.n	80076a6 <TIM_Base_SetConfig+0x192>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	4a1c      	ldr	r2, [pc, #112]	@ (800770c <TIM_Base_SetConfig+0x1f8>)
 800769a:	4293      	cmp	r3, r2
 800769c:	d003      	beq.n	80076a6 <TIM_Base_SetConfig+0x192>
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	4a1b      	ldr	r2, [pc, #108]	@ (8007710 <TIM_Base_SetConfig+0x1fc>)
 80076a2:	4293      	cmp	r3, r2
 80076a4:	d103      	bne.n	80076ae <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	691a      	ldr	r2, [r3, #16]
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f043 0204 	orr.w	r2, r3, #4
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	2201      	movs	r2, #1
 80076be:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	68fa      	ldr	r2, [r7, #12]
 80076c4:	601a      	str	r2, [r3, #0]
}
 80076c6:	bf00      	nop
 80076c8:	3714      	adds	r7, #20
 80076ca:	46bd      	mov	sp, r7
 80076cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d0:	4770      	bx	lr
 80076d2:	bf00      	nop
 80076d4:	40012c00 	.word	0x40012c00
 80076d8:	50012c00 	.word	0x50012c00
 80076dc:	40000400 	.word	0x40000400
 80076e0:	50000400 	.word	0x50000400
 80076e4:	40000800 	.word	0x40000800
 80076e8:	50000800 	.word	0x50000800
 80076ec:	40000c00 	.word	0x40000c00
 80076f0:	50000c00 	.word	0x50000c00
 80076f4:	40013400 	.word	0x40013400
 80076f8:	50013400 	.word	0x50013400
 80076fc:	40014000 	.word	0x40014000
 8007700:	50014000 	.word	0x50014000
 8007704:	40014400 	.word	0x40014400
 8007708:	50014400 	.word	0x50014400
 800770c:	40014800 	.word	0x40014800
 8007710:	50014800 	.word	0x50014800

08007714 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007714:	b580      	push	{r7, lr}
 8007716:	b086      	sub	sp, #24
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
 800771c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800771e:	2300      	movs	r3, #0
 8007720:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	689b      	ldr	r3, [r3, #8]
 8007728:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800772a:	693b      	ldr	r3, [r7, #16]
 800772c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8007730:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007734:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8007736:	683b      	ldr	r3, [r7, #0]
 8007738:	685b      	ldr	r3, [r3, #4]
 800773a:	693a      	ldr	r2, [r7, #16]
 800773c:	4313      	orrs	r3, r2
 800773e:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8007740:	693b      	ldr	r3, [r7, #16]
 8007742:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007746:	f023 0307 	bic.w	r3, r3, #7
 800774a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	693a      	ldr	r2, [r7, #16]
 8007752:	4313      	orrs	r3, r2
 8007754:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	693a      	ldr	r2, [r7, #16]
 800775c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	685b      	ldr	r3, [r3, #4]
 8007762:	4a4e      	ldr	r2, [pc, #312]	@ (800789c <TIM_SlaveTimer_SetConfig+0x188>)
 8007764:	4293      	cmp	r3, r2
 8007766:	f000 8092 	beq.w	800788e <TIM_SlaveTimer_SetConfig+0x17a>
 800776a:	4a4c      	ldr	r2, [pc, #304]	@ (800789c <TIM_SlaveTimer_SetConfig+0x188>)
 800776c:	4293      	cmp	r3, r2
 800776e:	f200 808b 	bhi.w	8007888 <TIM_SlaveTimer_SetConfig+0x174>
 8007772:	4a4b      	ldr	r2, [pc, #300]	@ (80078a0 <TIM_SlaveTimer_SetConfig+0x18c>)
 8007774:	4293      	cmp	r3, r2
 8007776:	f000 808a 	beq.w	800788e <TIM_SlaveTimer_SetConfig+0x17a>
 800777a:	4a49      	ldr	r2, [pc, #292]	@ (80078a0 <TIM_SlaveTimer_SetConfig+0x18c>)
 800777c:	4293      	cmp	r3, r2
 800777e:	f200 8083 	bhi.w	8007888 <TIM_SlaveTimer_SetConfig+0x174>
 8007782:	4a48      	ldr	r2, [pc, #288]	@ (80078a4 <TIM_SlaveTimer_SetConfig+0x190>)
 8007784:	4293      	cmp	r3, r2
 8007786:	f000 8082 	beq.w	800788e <TIM_SlaveTimer_SetConfig+0x17a>
 800778a:	4a46      	ldr	r2, [pc, #280]	@ (80078a4 <TIM_SlaveTimer_SetConfig+0x190>)
 800778c:	4293      	cmp	r3, r2
 800778e:	d87b      	bhi.n	8007888 <TIM_SlaveTimer_SetConfig+0x174>
 8007790:	4a45      	ldr	r2, [pc, #276]	@ (80078a8 <TIM_SlaveTimer_SetConfig+0x194>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d07b      	beq.n	800788e <TIM_SlaveTimer_SetConfig+0x17a>
 8007796:	4a44      	ldr	r2, [pc, #272]	@ (80078a8 <TIM_SlaveTimer_SetConfig+0x194>)
 8007798:	4293      	cmp	r3, r2
 800779a:	d875      	bhi.n	8007888 <TIM_SlaveTimer_SetConfig+0x174>
 800779c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80077a0:	d075      	beq.n	800788e <TIM_SlaveTimer_SetConfig+0x17a>
 80077a2:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80077a6:	d86f      	bhi.n	8007888 <TIM_SlaveTimer_SetConfig+0x174>
 80077a8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80077ac:	d06f      	beq.n	800788e <TIM_SlaveTimer_SetConfig+0x17a>
 80077ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80077b2:	d869      	bhi.n	8007888 <TIM_SlaveTimer_SetConfig+0x174>
 80077b4:	2b70      	cmp	r3, #112	@ 0x70
 80077b6:	d01a      	beq.n	80077ee <TIM_SlaveTimer_SetConfig+0xda>
 80077b8:	2b70      	cmp	r3, #112	@ 0x70
 80077ba:	d865      	bhi.n	8007888 <TIM_SlaveTimer_SetConfig+0x174>
 80077bc:	2b60      	cmp	r3, #96	@ 0x60
 80077be:	d059      	beq.n	8007874 <TIM_SlaveTimer_SetConfig+0x160>
 80077c0:	2b60      	cmp	r3, #96	@ 0x60
 80077c2:	d861      	bhi.n	8007888 <TIM_SlaveTimer_SetConfig+0x174>
 80077c4:	2b50      	cmp	r3, #80	@ 0x50
 80077c6:	d04b      	beq.n	8007860 <TIM_SlaveTimer_SetConfig+0x14c>
 80077c8:	2b50      	cmp	r3, #80	@ 0x50
 80077ca:	d85d      	bhi.n	8007888 <TIM_SlaveTimer_SetConfig+0x174>
 80077cc:	2b40      	cmp	r3, #64	@ 0x40
 80077ce:	d019      	beq.n	8007804 <TIM_SlaveTimer_SetConfig+0xf0>
 80077d0:	2b40      	cmp	r3, #64	@ 0x40
 80077d2:	d859      	bhi.n	8007888 <TIM_SlaveTimer_SetConfig+0x174>
 80077d4:	2b30      	cmp	r3, #48	@ 0x30
 80077d6:	d05a      	beq.n	800788e <TIM_SlaveTimer_SetConfig+0x17a>
 80077d8:	2b30      	cmp	r3, #48	@ 0x30
 80077da:	d855      	bhi.n	8007888 <TIM_SlaveTimer_SetConfig+0x174>
 80077dc:	2b20      	cmp	r3, #32
 80077de:	d056      	beq.n	800788e <TIM_SlaveTimer_SetConfig+0x17a>
 80077e0:	2b20      	cmp	r3, #32
 80077e2:	d851      	bhi.n	8007888 <TIM_SlaveTimer_SetConfig+0x174>
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d052      	beq.n	800788e <TIM_SlaveTimer_SetConfig+0x17a>
 80077e8:	2b10      	cmp	r3, #16
 80077ea:	d050      	beq.n	800788e <TIM_SlaveTimer_SetConfig+0x17a>
 80077ec:	e04c      	b.n	8007888 <TIM_SlaveTimer_SetConfig+0x174>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 80077fa:	683b      	ldr	r3, [r7, #0]
 80077fc:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 80077fe:	f000 f915 	bl	8007a2c <TIM_ETR_SetConfig>
      break;
 8007802:	e045      	b.n	8007890 <TIM_SlaveTimer_SetConfig+0x17c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	2b05      	cmp	r3, #5
 800780a:	d004      	beq.n	8007816 <TIM_SlaveTimer_SetConfig+0x102>
          (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	681b      	ldr	r3, [r3, #0]
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8007810:	f1b3 1f01 	cmp.w	r3, #65537	@ 0x10001
 8007814:	d101      	bne.n	800781a <TIM_SlaveTimer_SetConfig+0x106>
      {
        return HAL_ERROR;
 8007816:	2301      	movs	r3, #1
 8007818:	e03b      	b.n	8007892 <TIM_SlaveTimer_SetConfig+0x17e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	6a1b      	ldr	r3, [r3, #32]
 8007820:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	6a1a      	ldr	r2, [r3, #32]
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f022 0201 	bic.w	r2, r2, #1
 8007830:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	699b      	ldr	r3, [r3, #24]
 8007838:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800783a:	68bb      	ldr	r3, [r7, #8]
 800783c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007840:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	691b      	ldr	r3, [r3, #16]
 8007846:	011b      	lsls	r3, r3, #4
 8007848:	68ba      	ldr	r2, [r7, #8]
 800784a:	4313      	orrs	r3, r2
 800784c:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	68ba      	ldr	r2, [r7, #8]
 8007854:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	68fa      	ldr	r2, [r7, #12]
 800785c:	621a      	str	r2, [r3, #32]
      break;
 800785e:	e017      	b.n	8007890 <TIM_SlaveTimer_SetConfig+0x17c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800786c:	461a      	mov	r2, r3
 800786e:	f000 f81d 	bl	80078ac <TIM_TI1_ConfigInputStage>
      break;
 8007872:	e00d      	b.n	8007890 <TIM_SlaveTimer_SetConfig+0x17c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8007878:	683b      	ldr	r3, [r7, #0]
 800787a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007880:	461a      	mov	r2, r3
 8007882:	f000 f885 	bl	8007990 <TIM_TI2_ConfigInputStage>
      break;
 8007886:	e003      	b.n	8007890 <TIM_SlaveTimer_SetConfig+0x17c>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      status = HAL_ERROR;
 8007888:	2301      	movs	r3, #1
 800788a:	75fb      	strb	r3, [r7, #23]
      break;
 800788c:	e000      	b.n	8007890 <TIM_SlaveTimer_SetConfig+0x17c>
      break;
 800788e:	bf00      	nop
  }

  return status;
 8007890:	7dfb      	ldrb	r3, [r7, #23]
}
 8007892:	4618      	mov	r0, r3
 8007894:	3718      	adds	r7, #24
 8007896:	46bd      	mov	sp, r7
 8007898:	bd80      	pop	{r7, pc}
 800789a:	bf00      	nop
 800789c:	00100070 	.word	0x00100070
 80078a0:	00100040 	.word	0x00100040
 80078a4:	00100030 	.word	0x00100030
 80078a8:	00100020 	.word	0x00100020

080078ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80078ac:	b480      	push	{r7}
 80078ae:	b087      	sub	sp, #28
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	60f8      	str	r0, [r7, #12]
 80078b4:	60b9      	str	r1, [r7, #8]
 80078b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	6a1b      	ldr	r3, [r3, #32]
 80078bc:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	6a1b      	ldr	r3, [r3, #32]
 80078c2:	f023 0201 	bic.w	r2, r3, #1
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	4a26      	ldr	r2, [pc, #152]	@ (8007968 <TIM_TI1_ConfigInputStage+0xbc>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d023      	beq.n	800791a <TIM_TI1_ConfigInputStage+0x6e>
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	4a25      	ldr	r2, [pc, #148]	@ (800796c <TIM_TI1_ConfigInputStage+0xc0>)
 80078d6:	4293      	cmp	r3, r2
 80078d8:	d01f      	beq.n	800791a <TIM_TI1_ConfigInputStage+0x6e>
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	4a24      	ldr	r2, [pc, #144]	@ (8007970 <TIM_TI1_ConfigInputStage+0xc4>)
 80078de:	4293      	cmp	r3, r2
 80078e0:	d01b      	beq.n	800791a <TIM_TI1_ConfigInputStage+0x6e>
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	4a23      	ldr	r2, [pc, #140]	@ (8007974 <TIM_TI1_ConfigInputStage+0xc8>)
 80078e6:	4293      	cmp	r3, r2
 80078e8:	d017      	beq.n	800791a <TIM_TI1_ConfigInputStage+0x6e>
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	4a22      	ldr	r2, [pc, #136]	@ (8007978 <TIM_TI1_ConfigInputStage+0xcc>)
 80078ee:	4293      	cmp	r3, r2
 80078f0:	d013      	beq.n	800791a <TIM_TI1_ConfigInputStage+0x6e>
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	4a21      	ldr	r2, [pc, #132]	@ (800797c <TIM_TI1_ConfigInputStage+0xd0>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d00f      	beq.n	800791a <TIM_TI1_ConfigInputStage+0x6e>
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	4a20      	ldr	r2, [pc, #128]	@ (8007980 <TIM_TI1_ConfigInputStage+0xd4>)
 80078fe:	4293      	cmp	r3, r2
 8007900:	d00b      	beq.n	800791a <TIM_TI1_ConfigInputStage+0x6e>
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	4a1f      	ldr	r2, [pc, #124]	@ (8007984 <TIM_TI1_ConfigInputStage+0xd8>)
 8007906:	4293      	cmp	r3, r2
 8007908:	d007      	beq.n	800791a <TIM_TI1_ConfigInputStage+0x6e>
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	4a1e      	ldr	r2, [pc, #120]	@ (8007988 <TIM_TI1_ConfigInputStage+0xdc>)
 800790e:	4293      	cmp	r3, r2
 8007910:	d003      	beq.n	800791a <TIM_TI1_ConfigInputStage+0x6e>
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	4a1d      	ldr	r2, [pc, #116]	@ (800798c <TIM_TI1_ConfigInputStage+0xe0>)
 8007916:	4293      	cmp	r3, r2
 8007918:	d105      	bne.n	8007926 <TIM_TI1_ConfigInputStage+0x7a>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	6a1b      	ldr	r3, [r3, #32]
 800791e:	f023 0204 	bic.w	r2, r3, #4
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	699b      	ldr	r3, [r3, #24]
 800792a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800792c:	693b      	ldr	r3, [r7, #16]
 800792e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007932:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	011b      	lsls	r3, r3, #4
 8007938:	693a      	ldr	r2, [r7, #16]
 800793a:	4313      	orrs	r3, r2
 800793c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800793e:	697b      	ldr	r3, [r7, #20]
 8007940:	f023 030a 	bic.w	r3, r3, #10
 8007944:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007946:	697a      	ldr	r2, [r7, #20]
 8007948:	68bb      	ldr	r3, [r7, #8]
 800794a:	4313      	orrs	r3, r2
 800794c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	693a      	ldr	r2, [r7, #16]
 8007952:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	697a      	ldr	r2, [r7, #20]
 8007958:	621a      	str	r2, [r3, #32]
}
 800795a:	bf00      	nop
 800795c:	371c      	adds	r7, #28
 800795e:	46bd      	mov	sp, r7
 8007960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007964:	4770      	bx	lr
 8007966:	bf00      	nop
 8007968:	40012c00 	.word	0x40012c00
 800796c:	50012c00 	.word	0x50012c00
 8007970:	40013400 	.word	0x40013400
 8007974:	50013400 	.word	0x50013400
 8007978:	40014000 	.word	0x40014000
 800797c:	50014000 	.word	0x50014000
 8007980:	40014400 	.word	0x40014400
 8007984:	50014400 	.word	0x50014400
 8007988:	40014800 	.word	0x40014800
 800798c:	50014800 	.word	0x50014800

08007990 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007990:	b480      	push	{r7}
 8007992:	b087      	sub	sp, #28
 8007994:	af00      	add	r7, sp, #0
 8007996:	60f8      	str	r0, [r7, #12]
 8007998:	60b9      	str	r1, [r7, #8]
 800799a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	6a1b      	ldr	r3, [r3, #32]
 80079a0:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	6a1b      	ldr	r3, [r3, #32]
 80079a6:	f023 0210 	bic.w	r2, r3, #16
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	4a1a      	ldr	r2, [pc, #104]	@ (8007a1c <TIM_TI2_ConfigInputStage+0x8c>)
 80079b2:	4293      	cmp	r3, r2
 80079b4:	d00b      	beq.n	80079ce <TIM_TI2_ConfigInputStage+0x3e>
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	4a19      	ldr	r2, [pc, #100]	@ (8007a20 <TIM_TI2_ConfigInputStage+0x90>)
 80079ba:	4293      	cmp	r3, r2
 80079bc:	d007      	beq.n	80079ce <TIM_TI2_ConfigInputStage+0x3e>
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	4a18      	ldr	r2, [pc, #96]	@ (8007a24 <TIM_TI2_ConfigInputStage+0x94>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d003      	beq.n	80079ce <TIM_TI2_ConfigInputStage+0x3e>
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	4a17      	ldr	r2, [pc, #92]	@ (8007a28 <TIM_TI2_ConfigInputStage+0x98>)
 80079ca:	4293      	cmp	r3, r2
 80079cc:	d105      	bne.n	80079da <TIM_TI2_ConfigInputStage+0x4a>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	6a1b      	ldr	r3, [r3, #32]
 80079d2:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	699b      	ldr	r3, [r3, #24]
 80079de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80079e0:	693b      	ldr	r3, [r7, #16]
 80079e2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80079e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	031b      	lsls	r3, r3, #12
 80079ec:	693a      	ldr	r2, [r7, #16]
 80079ee:	4313      	orrs	r3, r2
 80079f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80079f2:	697b      	ldr	r3, [r7, #20]
 80079f4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80079f8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80079fa:	68bb      	ldr	r3, [r7, #8]
 80079fc:	011b      	lsls	r3, r3, #4
 80079fe:	697a      	ldr	r2, [r7, #20]
 8007a00:	4313      	orrs	r3, r2
 8007a02:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	693a      	ldr	r2, [r7, #16]
 8007a08:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	697a      	ldr	r2, [r7, #20]
 8007a0e:	621a      	str	r2, [r3, #32]
}
 8007a10:	bf00      	nop
 8007a12:	371c      	adds	r7, #28
 8007a14:	46bd      	mov	sp, r7
 8007a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1a:	4770      	bx	lr
 8007a1c:	40012c00 	.word	0x40012c00
 8007a20:	50012c00 	.word	0x50012c00
 8007a24:	40013400 	.word	0x40013400
 8007a28:	50013400 	.word	0x50013400

08007a2c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007a2c:	b480      	push	{r7}
 8007a2e:	b087      	sub	sp, #28
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	60f8      	str	r0, [r7, #12]
 8007a34:	60b9      	str	r1, [r7, #8]
 8007a36:	607a      	str	r2, [r7, #4]
 8007a38:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	689b      	ldr	r3, [r3, #8]
 8007a3e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007a40:	697b      	ldr	r3, [r7, #20]
 8007a42:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007a46:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	021a      	lsls	r2, r3, #8
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	431a      	orrs	r2, r3
 8007a50:	68bb      	ldr	r3, [r7, #8]
 8007a52:	4313      	orrs	r3, r2
 8007a54:	697a      	ldr	r2, [r7, #20]
 8007a56:	4313      	orrs	r3, r2
 8007a58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	697a      	ldr	r2, [r7, #20]
 8007a5e:	609a      	str	r2, [r3, #8]
}
 8007a60:	bf00      	nop
 8007a62:	371c      	adds	r7, #28
 8007a64:	46bd      	mov	sp, r7
 8007a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6a:	4770      	bx	lr

08007a6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	b085      	sub	sp, #20
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
 8007a74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007a7c:	2b01      	cmp	r3, #1
 8007a7e:	d101      	bne.n	8007a84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007a80:	2302      	movs	r3, #2
 8007a82:	e097      	b.n	8007bb4 <HAL_TIMEx_MasterConfigSynchronization+0x148>
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2201      	movs	r2, #1
 8007a88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2202      	movs	r2, #2
 8007a90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	685b      	ldr	r3, [r3, #4]
 8007a9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	689b      	ldr	r3, [r3, #8]
 8007aa2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	4a45      	ldr	r2, [pc, #276]	@ (8007bc0 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 8007aaa:	4293      	cmp	r3, r2
 8007aac:	d00e      	beq.n	8007acc <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	4a44      	ldr	r2, [pc, #272]	@ (8007bc4 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 8007ab4:	4293      	cmp	r3, r2
 8007ab6:	d009      	beq.n	8007acc <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	4a42      	ldr	r2, [pc, #264]	@ (8007bc8 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	d004      	beq.n	8007acc <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	4a41      	ldr	r2, [pc, #260]	@ (8007bcc <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	d108      	bne.n	8007ade <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007ad2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	685b      	ldr	r3, [r3, #4]
 8007ad8:	68fa      	ldr	r2, [r7, #12]
 8007ada:	4313      	orrs	r3, r2
 8007adc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007ae4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ae8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	68fa      	ldr	r2, [r7, #12]
 8007af0:	4313      	orrs	r3, r2
 8007af2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	68fa      	ldr	r2, [r7, #12]
 8007afa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	4a2f      	ldr	r2, [pc, #188]	@ (8007bc0 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 8007b02:	4293      	cmp	r3, r2
 8007b04:	d040      	beq.n	8007b88 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	4a2e      	ldr	r2, [pc, #184]	@ (8007bc4 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 8007b0c:	4293      	cmp	r3, r2
 8007b0e:	d03b      	beq.n	8007b88 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b18:	d036      	beq.n	8007b88 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007b22:	d031      	beq.n	8007b88 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	4a29      	ldr	r2, [pc, #164]	@ (8007bd0 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d02c      	beq.n	8007b88 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	4a28      	ldr	r2, [pc, #160]	@ (8007bd4 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8007b34:	4293      	cmp	r3, r2
 8007b36:	d027      	beq.n	8007b88 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	4a26      	ldr	r2, [pc, #152]	@ (8007bd8 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d022      	beq.n	8007b88 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	4a25      	ldr	r2, [pc, #148]	@ (8007bdc <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	d01d      	beq.n	8007b88 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	4a23      	ldr	r2, [pc, #140]	@ (8007be0 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8007b52:	4293      	cmp	r3, r2
 8007b54:	d018      	beq.n	8007b88 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	4a22      	ldr	r2, [pc, #136]	@ (8007be4 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 8007b5c:	4293      	cmp	r3, r2
 8007b5e:	d013      	beq.n	8007b88 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	4a18      	ldr	r2, [pc, #96]	@ (8007bc8 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 8007b66:	4293      	cmp	r3, r2
 8007b68:	d00e      	beq.n	8007b88 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	4a17      	ldr	r2, [pc, #92]	@ (8007bcc <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 8007b70:	4293      	cmp	r3, r2
 8007b72:	d009      	beq.n	8007b88 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	4a1b      	ldr	r2, [pc, #108]	@ (8007be8 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	d004      	beq.n	8007b88 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	4a1a      	ldr	r2, [pc, #104]	@ (8007bec <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 8007b84:	4293      	cmp	r3, r2
 8007b86:	d10c      	bne.n	8007ba2 <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007b88:	68bb      	ldr	r3, [r7, #8]
 8007b8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007b8e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007b90:	683b      	ldr	r3, [r7, #0]
 8007b92:	689b      	ldr	r3, [r3, #8]
 8007b94:	68ba      	ldr	r2, [r7, #8]
 8007b96:	4313      	orrs	r3, r2
 8007b98:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	68ba      	ldr	r2, [r7, #8]
 8007ba0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2201      	movs	r2, #1
 8007ba6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2200      	movs	r2, #0
 8007bae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007bb2:	2300      	movs	r3, #0
}
 8007bb4:	4618      	mov	r0, r3
 8007bb6:	3714      	adds	r7, #20
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bbe:	4770      	bx	lr
 8007bc0:	40012c00 	.word	0x40012c00
 8007bc4:	50012c00 	.word	0x50012c00
 8007bc8:	40013400 	.word	0x40013400
 8007bcc:	50013400 	.word	0x50013400
 8007bd0:	40000400 	.word	0x40000400
 8007bd4:	50000400 	.word	0x50000400
 8007bd8:	40000800 	.word	0x40000800
 8007bdc:	50000800 	.word	0x50000800
 8007be0:	40000c00 	.word	0x40000c00
 8007be4:	50000c00 	.word	0x50000c00
 8007be8:	40014000 	.word	0x40014000
 8007bec:	50014000 	.word	0x50014000

08007bf0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	b082      	sub	sp, #8
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d101      	bne.n	8007c02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007bfe:	2301      	movs	r3, #1
 8007c00:	e042      	b.n	8007c88 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d106      	bne.n	8007c1a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2200      	movs	r2, #0
 8007c10:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007c14:	6878      	ldr	r0, [r7, #4]
 8007c16:	f7f9 fe69 	bl	80018ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2224      	movs	r2, #36	@ 0x24
 8007c1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	681a      	ldr	r2, [r3, #0]
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	f022 0201 	bic.w	r2, r2, #1
 8007c30:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d002      	beq.n	8007c40 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007c3a:	6878      	ldr	r0, [r7, #4]
 8007c3c:	f000 fa68 	bl	8008110 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007c40:	6878      	ldr	r0, [r7, #4]
 8007c42:	f000 f8c3 	bl	8007dcc <UART_SetConfig>
 8007c46:	4603      	mov	r3, r0
 8007c48:	2b01      	cmp	r3, #1
 8007c4a:	d101      	bne.n	8007c50 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007c4c:	2301      	movs	r3, #1
 8007c4e:	e01b      	b.n	8007c88 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	685a      	ldr	r2, [r3, #4]
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007c5e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	689a      	ldr	r2, [r3, #8]
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007c6e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	681a      	ldr	r2, [r3, #0]
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f042 0201 	orr.w	r2, r2, #1
 8007c7e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007c80:	6878      	ldr	r0, [r7, #4]
 8007c82:	f000 fae7 	bl	8008254 <UART_CheckIdleState>
 8007c86:	4603      	mov	r3, r0
}
 8007c88:	4618      	mov	r0, r3
 8007c8a:	3708      	adds	r7, #8
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	bd80      	pop	{r7, pc}

08007c90 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b08a      	sub	sp, #40	@ 0x28
 8007c94:	af02      	add	r7, sp, #8
 8007c96:	60f8      	str	r0, [r7, #12]
 8007c98:	60b9      	str	r1, [r7, #8]
 8007c9a:	603b      	str	r3, [r7, #0]
 8007c9c:	4613      	mov	r3, r2
 8007c9e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ca6:	2b20      	cmp	r3, #32
 8007ca8:	f040 808b 	bne.w	8007dc2 <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 8007cac:	68bb      	ldr	r3, [r7, #8]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d002      	beq.n	8007cb8 <HAL_UART_Transmit+0x28>
 8007cb2:	88fb      	ldrh	r3, [r7, #6]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d101      	bne.n	8007cbc <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007cb8:	2301      	movs	r3, #1
 8007cba:	e083      	b.n	8007dc4 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	689b      	ldr	r3, [r3, #8]
 8007cc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cc6:	2b80      	cmp	r3, #128	@ 0x80
 8007cc8:	d107      	bne.n	8007cda <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	689a      	ldr	r2, [r3, #8]
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007cd8:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	2200      	movs	r2, #0
 8007cde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	2221      	movs	r2, #33	@ 0x21
 8007ce6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007cea:	f7fa f93d 	bl	8001f68 <HAL_GetTick>
 8007cee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	88fa      	ldrh	r2, [r7, #6]
 8007cf4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	88fa      	ldrh	r2, [r7, #6]
 8007cfc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	689b      	ldr	r3, [r3, #8]
 8007d04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d08:	d108      	bne.n	8007d1c <HAL_UART_Transmit+0x8c>
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	691b      	ldr	r3, [r3, #16]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d104      	bne.n	8007d1c <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 8007d12:	2300      	movs	r3, #0
 8007d14:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	61bb      	str	r3, [r7, #24]
 8007d1a:	e003      	b.n	8007d24 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007d20:	2300      	movs	r3, #0
 8007d22:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007d24:	e030      	b.n	8007d88 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	9300      	str	r3, [sp, #0]
 8007d2a:	697b      	ldr	r3, [r7, #20]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	2180      	movs	r1, #128	@ 0x80
 8007d30:	68f8      	ldr	r0, [r7, #12]
 8007d32:	f000 fb39 	bl	80083a8 <UART_WaitOnFlagUntilTimeout>
 8007d36:	4603      	mov	r3, r0
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d005      	beq.n	8007d48 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	2220      	movs	r2, #32
 8007d40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007d44:	2303      	movs	r3, #3
 8007d46:	e03d      	b.n	8007dc4 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 8007d48:	69fb      	ldr	r3, [r7, #28]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d10b      	bne.n	8007d66 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007d4e:	69bb      	ldr	r3, [r7, #24]
 8007d50:	881b      	ldrh	r3, [r3, #0]
 8007d52:	461a      	mov	r2, r3
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007d5c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007d5e:	69bb      	ldr	r3, [r7, #24]
 8007d60:	3302      	adds	r3, #2
 8007d62:	61bb      	str	r3, [r7, #24]
 8007d64:	e007      	b.n	8007d76 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007d66:	69fb      	ldr	r3, [r7, #28]
 8007d68:	781a      	ldrb	r2, [r3, #0]
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007d70:	69fb      	ldr	r3, [r7, #28]
 8007d72:	3301      	adds	r3, #1
 8007d74:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007d7c:	b29b      	uxth	r3, r3
 8007d7e:	3b01      	subs	r3, #1
 8007d80:	b29a      	uxth	r2, r3
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007d8e:	b29b      	uxth	r3, r3
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d1c8      	bne.n	8007d26 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	9300      	str	r3, [sp, #0]
 8007d98:	697b      	ldr	r3, [r7, #20]
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	2140      	movs	r1, #64	@ 0x40
 8007d9e:	68f8      	ldr	r0, [r7, #12]
 8007da0:	f000 fb02 	bl	80083a8 <UART_WaitOnFlagUntilTimeout>
 8007da4:	4603      	mov	r3, r0
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d005      	beq.n	8007db6 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	2220      	movs	r2, #32
 8007dae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007db2:	2303      	movs	r3, #3
 8007db4:	e006      	b.n	8007dc4 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	2220      	movs	r2, #32
 8007dba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	e000      	b.n	8007dc4 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 8007dc2:	2302      	movs	r3, #2
  }
}
 8007dc4:	4618      	mov	r0, r3
 8007dc6:	3720      	adds	r7, #32
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	bd80      	pop	{r7, pc}

08007dcc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007dcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007dd0:	b094      	sub	sp, #80	@ 0x50
 8007dd2:	af00      	add	r7, sp, #0
 8007dd4:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8007ddc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dde:	681a      	ldr	r2, [r3, #0]
 8007de0:	4b7e      	ldr	r3, [pc, #504]	@ (8007fdc <UART_SetConfig+0x210>)
 8007de2:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007de4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007de6:	689a      	ldr	r2, [r3, #8]
 8007de8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dea:	691b      	ldr	r3, [r3, #16]
 8007dec:	431a      	orrs	r2, r3
 8007dee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007df0:	695b      	ldr	r3, [r3, #20]
 8007df2:	431a      	orrs	r2, r3
 8007df4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007df6:	69db      	ldr	r3, [r3, #28]
 8007df8:	4313      	orrs	r3, r2
 8007dfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007dfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	4977      	ldr	r1, [pc, #476]	@ (8007fe0 <UART_SetConfig+0x214>)
 8007e04:	4019      	ands	r1, r3
 8007e06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e08:	681a      	ldr	r2, [r3, #0]
 8007e0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e0c:	430b      	orrs	r3, r1
 8007e0e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007e10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	685b      	ldr	r3, [r3, #4]
 8007e16:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007e1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e1c:	68d9      	ldr	r1, [r3, #12]
 8007e1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e20:	681a      	ldr	r2, [r3, #0]
 8007e22:	ea40 0301 	orr.w	r3, r0, r1
 8007e26:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007e28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e2a:	699b      	ldr	r3, [r3, #24]
 8007e2c:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007e2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e30:	681a      	ldr	r2, [r3, #0]
 8007e32:	4b6a      	ldr	r3, [pc, #424]	@ (8007fdc <UART_SetConfig+0x210>)
 8007e34:	429a      	cmp	r2, r3
 8007e36:	d009      	beq.n	8007e4c <UART_SetConfig+0x80>
 8007e38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e3a:	681a      	ldr	r2, [r3, #0]
 8007e3c:	4b69      	ldr	r3, [pc, #420]	@ (8007fe4 <UART_SetConfig+0x218>)
 8007e3e:	429a      	cmp	r2, r3
 8007e40:	d004      	beq.n	8007e4c <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007e42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e44:	6a1a      	ldr	r2, [r3, #32]
 8007e46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e48:	4313      	orrs	r3, r2
 8007e4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007e4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	689b      	ldr	r3, [r3, #8]
 8007e52:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8007e56:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8007e5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e5c:	681a      	ldr	r2, [r3, #0]
 8007e5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e60:	430b      	orrs	r3, r1
 8007e62:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007e64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e6a:	f023 000f 	bic.w	r0, r3, #15
 8007e6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e70:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007e72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e74:	681a      	ldr	r2, [r3, #0]
 8007e76:	ea40 0301 	orr.w	r3, r0, r1
 8007e7a:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007e7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e7e:	681a      	ldr	r2, [r3, #0]
 8007e80:	4b59      	ldr	r3, [pc, #356]	@ (8007fe8 <UART_SetConfig+0x21c>)
 8007e82:	429a      	cmp	r2, r3
 8007e84:	d102      	bne.n	8007e8c <UART_SetConfig+0xc0>
 8007e86:	2301      	movs	r3, #1
 8007e88:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e8a:	e029      	b.n	8007ee0 <UART_SetConfig+0x114>
 8007e8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e8e:	681a      	ldr	r2, [r3, #0]
 8007e90:	4b56      	ldr	r3, [pc, #344]	@ (8007fec <UART_SetConfig+0x220>)
 8007e92:	429a      	cmp	r2, r3
 8007e94:	d102      	bne.n	8007e9c <UART_SetConfig+0xd0>
 8007e96:	2302      	movs	r3, #2
 8007e98:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e9a:	e021      	b.n	8007ee0 <UART_SetConfig+0x114>
 8007e9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e9e:	681a      	ldr	r2, [r3, #0]
 8007ea0:	4b53      	ldr	r3, [pc, #332]	@ (8007ff0 <UART_SetConfig+0x224>)
 8007ea2:	429a      	cmp	r2, r3
 8007ea4:	d102      	bne.n	8007eac <UART_SetConfig+0xe0>
 8007ea6:	2304      	movs	r3, #4
 8007ea8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007eaa:	e019      	b.n	8007ee0 <UART_SetConfig+0x114>
 8007eac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007eae:	681a      	ldr	r2, [r3, #0]
 8007eb0:	4b50      	ldr	r3, [pc, #320]	@ (8007ff4 <UART_SetConfig+0x228>)
 8007eb2:	429a      	cmp	r2, r3
 8007eb4:	d102      	bne.n	8007ebc <UART_SetConfig+0xf0>
 8007eb6:	2308      	movs	r3, #8
 8007eb8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007eba:	e011      	b.n	8007ee0 <UART_SetConfig+0x114>
 8007ebc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ebe:	681a      	ldr	r2, [r3, #0]
 8007ec0:	4b4d      	ldr	r3, [pc, #308]	@ (8007ff8 <UART_SetConfig+0x22c>)
 8007ec2:	429a      	cmp	r2, r3
 8007ec4:	d102      	bne.n	8007ecc <UART_SetConfig+0x100>
 8007ec6:	2310      	movs	r3, #16
 8007ec8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007eca:	e009      	b.n	8007ee0 <UART_SetConfig+0x114>
 8007ecc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ece:	681a      	ldr	r2, [r3, #0]
 8007ed0:	4b42      	ldr	r3, [pc, #264]	@ (8007fdc <UART_SetConfig+0x210>)
 8007ed2:	429a      	cmp	r2, r3
 8007ed4:	d102      	bne.n	8007edc <UART_SetConfig+0x110>
 8007ed6:	2320      	movs	r3, #32
 8007ed8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007eda:	e001      	b.n	8007ee0 <UART_SetConfig+0x114>
 8007edc:	2300      	movs	r3, #0
 8007ede:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007ee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ee2:	681a      	ldr	r2, [r3, #0]
 8007ee4:	4b3d      	ldr	r3, [pc, #244]	@ (8007fdc <UART_SetConfig+0x210>)
 8007ee6:	429a      	cmp	r2, r3
 8007ee8:	d005      	beq.n	8007ef6 <UART_SetConfig+0x12a>
 8007eea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007eec:	681a      	ldr	r2, [r3, #0]
 8007eee:	4b3d      	ldr	r3, [pc, #244]	@ (8007fe4 <UART_SetConfig+0x218>)
 8007ef0:	429a      	cmp	r2, r3
 8007ef2:	f040 8085 	bne.w	8008000 <UART_SetConfig+0x234>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007ef6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ef8:	2200      	movs	r2, #0
 8007efa:	623b      	str	r3, [r7, #32]
 8007efc:	627a      	str	r2, [r7, #36]	@ 0x24
 8007efe:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8007f02:	f7fd ff5b 	bl	8005dbc <HAL_RCCEx_GetPeriphCLKFreq>
 8007f06:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8007f08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	f000 80e8 	beq.w	80080e0 <UART_SetConfig+0x314>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007f10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f14:	4a39      	ldr	r2, [pc, #228]	@ (8007ffc <UART_SetConfig+0x230>)
 8007f16:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f1a:	461a      	mov	r2, r3
 8007f1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007f1e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007f22:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007f24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f26:	685a      	ldr	r2, [r3, #4]
 8007f28:	4613      	mov	r3, r2
 8007f2a:	005b      	lsls	r3, r3, #1
 8007f2c:	4413      	add	r3, r2
 8007f2e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007f30:	429a      	cmp	r2, r3
 8007f32:	d305      	bcc.n	8007f40 <UART_SetConfig+0x174>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007f34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f36:	685b      	ldr	r3, [r3, #4]
 8007f38:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007f3a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007f3c:	429a      	cmp	r2, r3
 8007f3e:	d903      	bls.n	8007f48 <UART_SetConfig+0x17c>
      {
        ret = HAL_ERROR;
 8007f40:	2301      	movs	r3, #1
 8007f42:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8007f46:	e048      	b.n	8007fda <UART_SetConfig+0x20e>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007f48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	61bb      	str	r3, [r7, #24]
 8007f4e:	61fa      	str	r2, [r7, #28]
 8007f50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f54:	4a29      	ldr	r2, [pc, #164]	@ (8007ffc <UART_SetConfig+0x230>)
 8007f56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f5a:	b29b      	uxth	r3, r3
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	613b      	str	r3, [r7, #16]
 8007f60:	617a      	str	r2, [r7, #20]
 8007f62:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007f66:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007f6a:	f7f8 faab 	bl	80004c4 <__aeabi_uldivmod>
 8007f6e:	4602      	mov	r2, r0
 8007f70:	460b      	mov	r3, r1
 8007f72:	4610      	mov	r0, r2
 8007f74:	4619      	mov	r1, r3
 8007f76:	f04f 0200 	mov.w	r2, #0
 8007f7a:	f04f 0300 	mov.w	r3, #0
 8007f7e:	020b      	lsls	r3, r1, #8
 8007f80:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007f84:	0202      	lsls	r2, r0, #8
 8007f86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007f88:	6849      	ldr	r1, [r1, #4]
 8007f8a:	0849      	lsrs	r1, r1, #1
 8007f8c:	2000      	movs	r0, #0
 8007f8e:	460c      	mov	r4, r1
 8007f90:	4605      	mov	r5, r0
 8007f92:	eb12 0804 	adds.w	r8, r2, r4
 8007f96:	eb43 0905 	adc.w	r9, r3, r5
 8007f9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f9c:	685b      	ldr	r3, [r3, #4]
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	60bb      	str	r3, [r7, #8]
 8007fa2:	60fa      	str	r2, [r7, #12]
 8007fa4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007fa8:	4640      	mov	r0, r8
 8007faa:	4649      	mov	r1, r9
 8007fac:	f7f8 fa8a 	bl	80004c4 <__aeabi_uldivmod>
 8007fb0:	4602      	mov	r2, r0
 8007fb2:	460b      	mov	r3, r1
 8007fb4:	4613      	mov	r3, r2
 8007fb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007fb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007fba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007fbe:	d308      	bcc.n	8007fd2 <UART_SetConfig+0x206>
 8007fc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007fc2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007fc6:	d204      	bcs.n	8007fd2 <UART_SetConfig+0x206>
        {
          huart->Instance->BRR = usartdiv;
 8007fc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007fce:	60da      	str	r2, [r3, #12]
 8007fd0:	e003      	b.n	8007fda <UART_SetConfig+0x20e>
        }
        else
        {
          ret = HAL_ERROR;
 8007fd2:	2301      	movs	r3, #1
 8007fd4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 8007fd8:	e082      	b.n	80080e0 <UART_SetConfig+0x314>
 8007fda:	e081      	b.n	80080e0 <UART_SetConfig+0x314>
 8007fdc:	46002400 	.word	0x46002400
 8007fe0:	cfff69f3 	.word	0xcfff69f3
 8007fe4:	56002400 	.word	0x56002400
 8007fe8:	40013800 	.word	0x40013800
 8007fec:	40004400 	.word	0x40004400
 8007ff0:	40004800 	.word	0x40004800
 8007ff4:	40004c00 	.word	0x40004c00
 8007ff8:	40005000 	.word	0x40005000
 8007ffc:	0800c610 	.word	0x0800c610
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008000:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008002:	69db      	ldr	r3, [r3, #28]
 8008004:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008008:	d13c      	bne.n	8008084 <UART_SetConfig+0x2b8>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800800a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800800c:	2200      	movs	r2, #0
 800800e:	603b      	str	r3, [r7, #0]
 8008010:	607a      	str	r2, [r7, #4]
 8008012:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008016:	f7fd fed1 	bl	8005dbc <HAL_RCCEx_GetPeriphCLKFreq>
 800801a:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800801c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800801e:	2b00      	cmp	r3, #0
 8008020:	d05e      	beq.n	80080e0 <UART_SetConfig+0x314>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008022:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008026:	4a39      	ldr	r2, [pc, #228]	@ (800810c <UART_SetConfig+0x340>)
 8008028:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800802c:	461a      	mov	r2, r3
 800802e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008030:	fbb3 f3f2 	udiv	r3, r3, r2
 8008034:	005a      	lsls	r2, r3, #1
 8008036:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008038:	685b      	ldr	r3, [r3, #4]
 800803a:	085b      	lsrs	r3, r3, #1
 800803c:	441a      	add	r2, r3
 800803e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008040:	685b      	ldr	r3, [r3, #4]
 8008042:	fbb2 f3f3 	udiv	r3, r2, r3
 8008046:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008048:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800804a:	2b0f      	cmp	r3, #15
 800804c:	d916      	bls.n	800807c <UART_SetConfig+0x2b0>
 800804e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008050:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008054:	d212      	bcs.n	800807c <UART_SetConfig+0x2b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008056:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008058:	b29b      	uxth	r3, r3
 800805a:	f023 030f 	bic.w	r3, r3, #15
 800805e:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008060:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008062:	085b      	lsrs	r3, r3, #1
 8008064:	b29b      	uxth	r3, r3
 8008066:	f003 0307 	and.w	r3, r3, #7
 800806a:	b29a      	uxth	r2, r3
 800806c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800806e:	4313      	orrs	r3, r2
 8008070:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8008072:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8008078:	60da      	str	r2, [r3, #12]
 800807a:	e031      	b.n	80080e0 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 800807c:	2301      	movs	r3, #1
 800807e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8008082:	e02d      	b.n	80080e0 <UART_SetConfig+0x314>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8008084:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008086:	2200      	movs	r2, #0
 8008088:	469a      	mov	sl, r3
 800808a:	4693      	mov	fp, r2
 800808c:	4650      	mov	r0, sl
 800808e:	4659      	mov	r1, fp
 8008090:	f7fd fe94 	bl	8005dbc <HAL_RCCEx_GetPeriphCLKFreq>
 8008094:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8008096:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008098:	2b00      	cmp	r3, #0
 800809a:	d021      	beq.n	80080e0 <UART_SetConfig+0x314>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800809c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800809e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080a0:	4a1a      	ldr	r2, [pc, #104]	@ (800810c <UART_SetConfig+0x340>)
 80080a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080a6:	461a      	mov	r2, r3
 80080a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80080aa:	fbb3 f2f2 	udiv	r2, r3, r2
 80080ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080b0:	685b      	ldr	r3, [r3, #4]
 80080b2:	085b      	lsrs	r3, r3, #1
 80080b4:	441a      	add	r2, r3
 80080b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080b8:	685b      	ldr	r3, [r3, #4]
 80080ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80080be:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80080c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080c2:	2b0f      	cmp	r3, #15
 80080c4:	d909      	bls.n	80080da <UART_SetConfig+0x30e>
 80080c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80080cc:	d205      	bcs.n	80080da <UART_SetConfig+0x30e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80080ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080d0:	b29a      	uxth	r2, r3
 80080d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	60da      	str	r2, [r3, #12]
 80080d8:	e002      	b.n	80080e0 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 80080da:	2301      	movs	r3, #1
 80080dc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80080e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080e2:	2201      	movs	r2, #1
 80080e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80080e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080ea:	2201      	movs	r2, #1
 80080ec:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80080f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080f2:	2200      	movs	r2, #0
 80080f4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80080f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080f8:	2200      	movs	r2, #0
 80080fa:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80080fc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8008100:	4618      	mov	r0, r3
 8008102:	3750      	adds	r7, #80	@ 0x50
 8008104:	46bd      	mov	sp, r7
 8008106:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800810a:	bf00      	nop
 800810c:	0800c610 	.word	0x0800c610

08008110 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008110:	b480      	push	{r7}
 8008112:	b083      	sub	sp, #12
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800811c:	f003 0308 	and.w	r3, r3, #8
 8008120:	2b00      	cmp	r3, #0
 8008122:	d00a      	beq.n	800813a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	685b      	ldr	r3, [r3, #4]
 800812a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	430a      	orrs	r2, r1
 8008138:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800813e:	f003 0301 	and.w	r3, r3, #1
 8008142:	2b00      	cmp	r3, #0
 8008144:	d00a      	beq.n	800815c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	685b      	ldr	r3, [r3, #4]
 800814c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	430a      	orrs	r2, r1
 800815a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008160:	f003 0302 	and.w	r3, r3, #2
 8008164:	2b00      	cmp	r3, #0
 8008166:	d00a      	beq.n	800817e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	685b      	ldr	r3, [r3, #4]
 800816e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	430a      	orrs	r2, r1
 800817c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008182:	f003 0304 	and.w	r3, r3, #4
 8008186:	2b00      	cmp	r3, #0
 8008188:	d00a      	beq.n	80081a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	685b      	ldr	r3, [r3, #4]
 8008190:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	430a      	orrs	r2, r1
 800819e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081a4:	f003 0310 	and.w	r3, r3, #16
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d00a      	beq.n	80081c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	689b      	ldr	r3, [r3, #8]
 80081b2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	430a      	orrs	r2, r1
 80081c0:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081c6:	f003 0320 	and.w	r3, r3, #32
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d00a      	beq.n	80081e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	689b      	ldr	r3, [r3, #8]
 80081d4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	430a      	orrs	r2, r1
 80081e2:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d01a      	beq.n	8008226 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	685b      	ldr	r3, [r3, #4]
 80081f6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	430a      	orrs	r2, r1
 8008204:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800820a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800820e:	d10a      	bne.n	8008226 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	685b      	ldr	r3, [r3, #4]
 8008216:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	430a      	orrs	r2, r1
 8008224:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800822a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800822e:	2b00      	cmp	r3, #0
 8008230:	d00a      	beq.n	8008248 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	685b      	ldr	r3, [r3, #4]
 8008238:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	430a      	orrs	r2, r1
 8008246:	605a      	str	r2, [r3, #4]
  }
}
 8008248:	bf00      	nop
 800824a:	370c      	adds	r7, #12
 800824c:	46bd      	mov	sp, r7
 800824e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008252:	4770      	bx	lr

08008254 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008254:	b580      	push	{r7, lr}
 8008256:	b098      	sub	sp, #96	@ 0x60
 8008258:	af02      	add	r7, sp, #8
 800825a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2200      	movs	r2, #0
 8008260:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008264:	f7f9 fe80 	bl	8001f68 <HAL_GetTick>
 8008268:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f003 0308 	and.w	r3, r3, #8
 8008274:	2b08      	cmp	r3, #8
 8008276:	d12f      	bne.n	80082d8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008278:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800827c:	9300      	str	r3, [sp, #0]
 800827e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008280:	2200      	movs	r2, #0
 8008282:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	f000 f88e 	bl	80083a8 <UART_WaitOnFlagUntilTimeout>
 800828c:	4603      	mov	r3, r0
 800828e:	2b00      	cmp	r3, #0
 8008290:	d022      	beq.n	80082d8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008298:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800829a:	e853 3f00 	ldrex	r3, [r3]
 800829e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80082a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80082a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	461a      	mov	r2, r3
 80082ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80082b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80082b2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80082b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80082b8:	e841 2300 	strex	r3, r2, [r1]
 80082bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80082be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d1e6      	bne.n	8008292 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2220      	movs	r2, #32
 80082c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2200      	movs	r2, #0
 80082d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80082d4:	2303      	movs	r3, #3
 80082d6:	e063      	b.n	80083a0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	f003 0304 	and.w	r3, r3, #4
 80082e2:	2b04      	cmp	r3, #4
 80082e4:	d149      	bne.n	800837a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80082e6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80082ea:	9300      	str	r3, [sp, #0]
 80082ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80082ee:	2200      	movs	r2, #0
 80082f0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80082f4:	6878      	ldr	r0, [r7, #4]
 80082f6:	f000 f857 	bl	80083a8 <UART_WaitOnFlagUntilTimeout>
 80082fa:	4603      	mov	r3, r0
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d03c      	beq.n	800837a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008308:	e853 3f00 	ldrex	r3, [r3]
 800830c:	623b      	str	r3, [r7, #32]
   return(result);
 800830e:	6a3b      	ldr	r3, [r7, #32]
 8008310:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008314:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	461a      	mov	r2, r3
 800831c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800831e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008320:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008322:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008324:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008326:	e841 2300 	strex	r3, r2, [r1]
 800832a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800832c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800832e:	2b00      	cmp	r3, #0
 8008330:	d1e6      	bne.n	8008300 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	3308      	adds	r3, #8
 8008338:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800833a:	693b      	ldr	r3, [r7, #16]
 800833c:	e853 3f00 	ldrex	r3, [r3]
 8008340:	60fb      	str	r3, [r7, #12]
   return(result);
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	f023 0301 	bic.w	r3, r3, #1
 8008348:	64bb      	str	r3, [r7, #72]	@ 0x48
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	3308      	adds	r3, #8
 8008350:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008352:	61fa      	str	r2, [r7, #28]
 8008354:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008356:	69b9      	ldr	r1, [r7, #24]
 8008358:	69fa      	ldr	r2, [r7, #28]
 800835a:	e841 2300 	strex	r3, r2, [r1]
 800835e:	617b      	str	r3, [r7, #20]
   return(result);
 8008360:	697b      	ldr	r3, [r7, #20]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d1e5      	bne.n	8008332 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	2220      	movs	r2, #32
 800836a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	2200      	movs	r2, #0
 8008372:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008376:	2303      	movs	r3, #3
 8008378:	e012      	b.n	80083a0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2220      	movs	r2, #32
 800837e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	2220      	movs	r2, #32
 8008386:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2200      	movs	r2, #0
 800838e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2200      	movs	r2, #0
 8008394:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	2200      	movs	r2, #0
 800839a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800839e:	2300      	movs	r3, #0
}
 80083a0:	4618      	mov	r0, r3
 80083a2:	3758      	adds	r7, #88	@ 0x58
 80083a4:	46bd      	mov	sp, r7
 80083a6:	bd80      	pop	{r7, pc}

080083a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b084      	sub	sp, #16
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	60f8      	str	r0, [r7, #12]
 80083b0:	60b9      	str	r1, [r7, #8]
 80083b2:	603b      	str	r3, [r7, #0]
 80083b4:	4613      	mov	r3, r2
 80083b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80083b8:	e04f      	b.n	800845a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80083ba:	69bb      	ldr	r3, [r7, #24]
 80083bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80083c0:	d04b      	beq.n	800845a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80083c2:	f7f9 fdd1 	bl	8001f68 <HAL_GetTick>
 80083c6:	4602      	mov	r2, r0
 80083c8:	683b      	ldr	r3, [r7, #0]
 80083ca:	1ad3      	subs	r3, r2, r3
 80083cc:	69ba      	ldr	r2, [r7, #24]
 80083ce:	429a      	cmp	r2, r3
 80083d0:	d302      	bcc.n	80083d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80083d2:	69bb      	ldr	r3, [r7, #24]
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d101      	bne.n	80083dc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80083d8:	2303      	movs	r3, #3
 80083da:	e04e      	b.n	800847a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	f003 0304 	and.w	r3, r3, #4
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d037      	beq.n	800845a <UART_WaitOnFlagUntilTimeout+0xb2>
 80083ea:	68bb      	ldr	r3, [r7, #8]
 80083ec:	2b80      	cmp	r3, #128	@ 0x80
 80083ee:	d034      	beq.n	800845a <UART_WaitOnFlagUntilTimeout+0xb2>
 80083f0:	68bb      	ldr	r3, [r7, #8]
 80083f2:	2b40      	cmp	r3, #64	@ 0x40
 80083f4:	d031      	beq.n	800845a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	69db      	ldr	r3, [r3, #28]
 80083fc:	f003 0308 	and.w	r3, r3, #8
 8008400:	2b08      	cmp	r3, #8
 8008402:	d110      	bne.n	8008426 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	2208      	movs	r2, #8
 800840a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800840c:	68f8      	ldr	r0, [r7, #12]
 800840e:	f000 f838 	bl	8008482 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	2208      	movs	r2, #8
 8008416:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	2200      	movs	r2, #0
 800841e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008422:	2301      	movs	r3, #1
 8008424:	e029      	b.n	800847a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	69db      	ldr	r3, [r3, #28]
 800842c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008430:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008434:	d111      	bne.n	800845a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800843e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008440:	68f8      	ldr	r0, [r7, #12]
 8008442:	f000 f81e 	bl	8008482 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	2220      	movs	r2, #32
 800844a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	2200      	movs	r2, #0
 8008452:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008456:	2303      	movs	r3, #3
 8008458:	e00f      	b.n	800847a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	69da      	ldr	r2, [r3, #28]
 8008460:	68bb      	ldr	r3, [r7, #8]
 8008462:	4013      	ands	r3, r2
 8008464:	68ba      	ldr	r2, [r7, #8]
 8008466:	429a      	cmp	r2, r3
 8008468:	bf0c      	ite	eq
 800846a:	2301      	moveq	r3, #1
 800846c:	2300      	movne	r3, #0
 800846e:	b2db      	uxtb	r3, r3
 8008470:	461a      	mov	r2, r3
 8008472:	79fb      	ldrb	r3, [r7, #7]
 8008474:	429a      	cmp	r2, r3
 8008476:	d0a0      	beq.n	80083ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008478:	2300      	movs	r3, #0
}
 800847a:	4618      	mov	r0, r3
 800847c:	3710      	adds	r7, #16
 800847e:	46bd      	mov	sp, r7
 8008480:	bd80      	pop	{r7, pc}

08008482 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008482:	b480      	push	{r7}
 8008484:	b095      	sub	sp, #84	@ 0x54
 8008486:	af00      	add	r7, sp, #0
 8008488:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008490:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008492:	e853 3f00 	ldrex	r3, [r3]
 8008496:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800849a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800849e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	461a      	mov	r2, r3
 80084a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80084aa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80084ae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80084b0:	e841 2300 	strex	r3, r2, [r1]
 80084b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80084b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d1e6      	bne.n	800848a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	3308      	adds	r3, #8
 80084c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084c4:	6a3b      	ldr	r3, [r7, #32]
 80084c6:	e853 3f00 	ldrex	r3, [r3]
 80084ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80084cc:	69fb      	ldr	r3, [r7, #28]
 80084ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80084d2:	f023 0301 	bic.w	r3, r3, #1
 80084d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	3308      	adds	r3, #8
 80084de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80084e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80084e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80084e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80084e8:	e841 2300 	strex	r3, r2, [r1]
 80084ec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80084ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d1e3      	bne.n	80084bc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80084f8:	2b01      	cmp	r3, #1
 80084fa:	d118      	bne.n	800852e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	e853 3f00 	ldrex	r3, [r3]
 8008508:	60bb      	str	r3, [r7, #8]
   return(result);
 800850a:	68bb      	ldr	r3, [r7, #8]
 800850c:	f023 0310 	bic.w	r3, r3, #16
 8008510:	647b      	str	r3, [r7, #68]	@ 0x44
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	461a      	mov	r2, r3
 8008518:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800851a:	61bb      	str	r3, [r7, #24]
 800851c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800851e:	6979      	ldr	r1, [r7, #20]
 8008520:	69ba      	ldr	r2, [r7, #24]
 8008522:	e841 2300 	strex	r3, r2, [r1]
 8008526:	613b      	str	r3, [r7, #16]
   return(result);
 8008528:	693b      	ldr	r3, [r7, #16]
 800852a:	2b00      	cmp	r3, #0
 800852c:	d1e6      	bne.n	80084fc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	2220      	movs	r2, #32
 8008532:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	2200      	movs	r2, #0
 800853a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2200      	movs	r2, #0
 8008540:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008542:	bf00      	nop
 8008544:	3754      	adds	r7, #84	@ 0x54
 8008546:	46bd      	mov	sp, r7
 8008548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854c:	4770      	bx	lr

0800854e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800854e:	b480      	push	{r7}
 8008550:	b085      	sub	sp, #20
 8008552:	af00      	add	r7, sp, #0
 8008554:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800855c:	2b01      	cmp	r3, #1
 800855e:	d101      	bne.n	8008564 <HAL_UARTEx_DisableFifoMode+0x16>
 8008560:	2302      	movs	r3, #2
 8008562:	e027      	b.n	80085b4 <HAL_UARTEx_DisableFifoMode+0x66>
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2201      	movs	r2, #1
 8008568:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2224      	movs	r2, #36	@ 0x24
 8008570:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	681a      	ldr	r2, [r3, #0]
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	f022 0201 	bic.w	r2, r2, #1
 800858a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008592:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2200      	movs	r2, #0
 8008598:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	68fa      	ldr	r2, [r7, #12]
 80085a0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	2220      	movs	r2, #32
 80085a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	2200      	movs	r2, #0
 80085ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80085b2:	2300      	movs	r3, #0
}
 80085b4:	4618      	mov	r0, r3
 80085b6:	3714      	adds	r7, #20
 80085b8:	46bd      	mov	sp, r7
 80085ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085be:	4770      	bx	lr

080085c0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80085c0:	b580      	push	{r7, lr}
 80085c2:	b084      	sub	sp, #16
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	6078      	str	r0, [r7, #4]
 80085c8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80085d0:	2b01      	cmp	r3, #1
 80085d2:	d101      	bne.n	80085d8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80085d4:	2302      	movs	r3, #2
 80085d6:	e02d      	b.n	8008634 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	2201      	movs	r2, #1
 80085dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2224      	movs	r2, #36	@ 0x24
 80085e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	681a      	ldr	r2, [r3, #0]
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	f022 0201 	bic.w	r2, r2, #1
 80085fe:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	689b      	ldr	r3, [r3, #8]
 8008606:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	683a      	ldr	r2, [r7, #0]
 8008610:	430a      	orrs	r2, r1
 8008612:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008614:	6878      	ldr	r0, [r7, #4]
 8008616:	f000 f84f 	bl	80086b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	68fa      	ldr	r2, [r7, #12]
 8008620:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	2220      	movs	r2, #32
 8008626:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	2200      	movs	r2, #0
 800862e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008632:	2300      	movs	r3, #0
}
 8008634:	4618      	mov	r0, r3
 8008636:	3710      	adds	r7, #16
 8008638:	46bd      	mov	sp, r7
 800863a:	bd80      	pop	{r7, pc}

0800863c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800863c:	b580      	push	{r7, lr}
 800863e:	b084      	sub	sp, #16
 8008640:	af00      	add	r7, sp, #0
 8008642:	6078      	str	r0, [r7, #4]
 8008644:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800864c:	2b01      	cmp	r3, #1
 800864e:	d101      	bne.n	8008654 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008650:	2302      	movs	r3, #2
 8008652:	e02d      	b.n	80086b0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2201      	movs	r2, #1
 8008658:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	2224      	movs	r2, #36	@ 0x24
 8008660:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	681a      	ldr	r2, [r3, #0]
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	f022 0201 	bic.w	r2, r2, #1
 800867a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	689b      	ldr	r3, [r3, #8]
 8008682:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	683a      	ldr	r2, [r7, #0]
 800868c:	430a      	orrs	r2, r1
 800868e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008690:	6878      	ldr	r0, [r7, #4]
 8008692:	f000 f811 	bl	80086b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	68fa      	ldr	r2, [r7, #12]
 800869c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	2220      	movs	r2, #32
 80086a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	2200      	movs	r2, #0
 80086aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80086ae:	2300      	movs	r3, #0
}
 80086b0:	4618      	mov	r0, r3
 80086b2:	3710      	adds	r7, #16
 80086b4:	46bd      	mov	sp, r7
 80086b6:	bd80      	pop	{r7, pc}

080086b8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80086b8:	b480      	push	{r7}
 80086ba:	b085      	sub	sp, #20
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d108      	bne.n	80086da <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2201      	movs	r2, #1
 80086cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2201      	movs	r2, #1
 80086d4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80086d8:	e031      	b.n	800873e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80086da:	2308      	movs	r3, #8
 80086dc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80086de:	2308      	movs	r3, #8
 80086e0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	689b      	ldr	r3, [r3, #8]
 80086e8:	0e5b      	lsrs	r3, r3, #25
 80086ea:	b2db      	uxtb	r3, r3
 80086ec:	f003 0307 	and.w	r3, r3, #7
 80086f0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	689b      	ldr	r3, [r3, #8]
 80086f8:	0f5b      	lsrs	r3, r3, #29
 80086fa:	b2db      	uxtb	r3, r3
 80086fc:	f003 0307 	and.w	r3, r3, #7
 8008700:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008702:	7bbb      	ldrb	r3, [r7, #14]
 8008704:	7b3a      	ldrb	r2, [r7, #12]
 8008706:	4911      	ldr	r1, [pc, #68]	@ (800874c <UARTEx_SetNbDataToProcess+0x94>)
 8008708:	5c8a      	ldrb	r2, [r1, r2]
 800870a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800870e:	7b3a      	ldrb	r2, [r7, #12]
 8008710:	490f      	ldr	r1, [pc, #60]	@ (8008750 <UARTEx_SetNbDataToProcess+0x98>)
 8008712:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008714:	fb93 f3f2 	sdiv	r3, r3, r2
 8008718:	b29a      	uxth	r2, r3
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008720:	7bfb      	ldrb	r3, [r7, #15]
 8008722:	7b7a      	ldrb	r2, [r7, #13]
 8008724:	4909      	ldr	r1, [pc, #36]	@ (800874c <UARTEx_SetNbDataToProcess+0x94>)
 8008726:	5c8a      	ldrb	r2, [r1, r2]
 8008728:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800872c:	7b7a      	ldrb	r2, [r7, #13]
 800872e:	4908      	ldr	r1, [pc, #32]	@ (8008750 <UARTEx_SetNbDataToProcess+0x98>)
 8008730:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008732:	fb93 f3f2 	sdiv	r3, r3, r2
 8008736:	b29a      	uxth	r2, r3
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800873e:	bf00      	nop
 8008740:	3714      	adds	r7, #20
 8008742:	46bd      	mov	sp, r7
 8008744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008748:	4770      	bx	lr
 800874a:	bf00      	nop
 800874c:	0800c628 	.word	0x0800c628
 8008750:	0800c630 	.word	0x0800c630

08008754 <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 8008754:	b580      	push	{r7, lr}
 8008756:	b08e      	sub	sp, #56	@ 0x38
 8008758:	af00      	add	r7, sp, #0
 800875a:	60f8      	str	r0, [r7, #12]
 800875c:	60b9      	str	r1, [r7, #8]
 800875e:	607a      	str	r2, [r7, #4]
 8008760:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 8008762:	2234      	movs	r2, #52	@ 0x34
 8008764:	2100      	movs	r1, #0
 8008766:	68f8      	ldr	r0, [r7, #12]
 8008768:	f003 f982 	bl	800ba70 <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 800876c:	683b      	ldr	r3, [r7, #0]
 800876e:	f023 0303 	bic.w	r3, r3, #3
 8008772:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	68ba      	ldr	r2, [r7, #8]
 8008778:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	687a      	ldr	r2, [r7, #4]
 800877e:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	683a      	ldr	r2, [r7, #0]
 8008784:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	687a      	ldr	r2, [r7, #4]
 800878a:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	687a      	ldr	r2, [r7, #4]
 8008790:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 8008792:	683b      	ldr	r3, [r7, #0]
 8008794:	f1a3 0208 	sub.w	r2, r3, #8
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	2202      	movs	r2, #2
 80087a0:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 80087a6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	4413      	add	r3, r2
 80087ac:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 80087ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087b0:	3b04      	subs	r3, #4
 80087b2:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 80087b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  temp_ptr;
 80087bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087c0:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 80087c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087c4:	3b04      	subs	r3, #4
 80087c6:	637b      	str	r3, [r7, #52]	@ 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 80087c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80087cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087ce:	687a      	ldr	r2, [r7, #4]
 80087d0:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 80087d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  block_ptr;
 80087da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087dc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80087de:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 80087e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087e6:	3304      	adds	r3, #4
 80087e8:	637b      	str	r3, [r7, #52]	@ 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 80087ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 80087ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087f0:	4a1f      	ldr	r2, [pc, #124]	@ (8008870 <_tx_byte_pool_create+0x11c>)
 80087f2:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	2200      	movs	r2, #0
 80087f8:	621a      	str	r2, [r3, #32]
{
UINT posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80087fa:	f3ef 8310 	mrs	r3, PRIMASK
 80087fe:	61bb      	str	r3, [r7, #24]
#endif
    return(posture);
 8008800:	69bb      	ldr	r3, [r7, #24]

__attribute__( ( always_inline ) ) static inline UINT __disable_interrupts(void)
{
UINT int_posture;

    int_posture = __get_interrupt_posture();
 8008802:	617b      	str	r3, [r7, #20]

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 8008804:	b672      	cpsid	i
#endif
    return(int_posture);
 8008806:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 8008808:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	4a19      	ldr	r2, [pc, #100]	@ (8008874 <_tx_byte_pool_create+0x120>)
 800880e:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 8008810:	4b19      	ldr	r3, [pc, #100]	@ (8008878 <_tx_byte_pool_create+0x124>)
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	2b00      	cmp	r3, #0
 8008816:	d109      	bne.n	800882c <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 8008818:	4a18      	ldr	r2, [pc, #96]	@ (800887c <_tx_byte_pool_create+0x128>)
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	68fa      	ldr	r2, [r7, #12]
 8008822:	62da      	str	r2, [r3, #44]	@ 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	68fa      	ldr	r2, [r7, #12]
 8008828:	631a      	str	r2, [r3, #48]	@ 0x30
 800882a:	e011      	b.n	8008850 <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 800882c:	4b13      	ldr	r3, [pc, #76]	@ (800887c <_tx_byte_pool_create+0x128>)
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 8008832:	6a3b      	ldr	r3, [r7, #32]
 8008834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008836:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 8008838:	6a3b      	ldr	r3, [r7, #32]
 800883a:	68fa      	ldr	r2, [r7, #12]
 800883c:	631a      	str	r2, [r3, #48]	@ 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 800883e:	69fb      	ldr	r3, [r7, #28]
 8008840:	68fa      	ldr	r2, [r7, #12]
 8008842:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	69fa      	ldr	r2, [r7, #28]
 8008848:	631a      	str	r2, [r3, #48]	@ 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	6a3a      	ldr	r2, [r7, #32]
 800884e:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 8008850:	4b09      	ldr	r3, [pc, #36]	@ (8008878 <_tx_byte_pool_create+0x124>)
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	3301      	adds	r3, #1
 8008856:	4a08      	ldr	r2, [pc, #32]	@ (8008878 <_tx_byte_pool_create+0x124>)
 8008858:	6013      	str	r3, [r2, #0]
 800885a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800885c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800885e:	693b      	ldr	r3, [r7, #16]
 8008860:	f383 8810 	msr	PRIMASK, r3
}
 8008864:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8008866:	2300      	movs	r3, #0
}
 8008868:	4618      	mov	r0, r3
 800886a:	3738      	adds	r7, #56	@ 0x38
 800886c:	46bd      	mov	sp, r7
 800886e:	bd80      	pop	{r7, pc}
 8008870:	ffffeeee 	.word	0xffffeeee
 8008874:	42595445 	.word	0x42595445
 8008878:	20002374 	.word	0x20002374
 800887c:	20002370 	.word	0x20002370

08008880 <_tx_event_flags_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_event_flags_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 8008880:	b580      	push	{r7, lr}
 8008882:	b08e      	sub	sp, #56	@ 0x38
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]
 8008888:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800888a:	f3ef 8310 	mrs	r3, PRIMASK
 800888e:	61fb      	str	r3, [r7, #28]
    return(posture);
 8008890:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 8008892:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 8008894:	b672      	cpsid	i
    return(int_posture);
 8008896:	69bb      	ldr	r3, [r7, #24]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the event flags group.  */
    TX_DISABLE
 8008898:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_event_flags_cleanup))
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800889e:	4a38      	ldr	r2, [pc, #224]	@ (8008980 <_tx_event_flags_cleanup+0x100>)
 80088a0:	4293      	cmp	r3, r2
 80088a2:	d162      	bne.n	800896a <_tx_event_flags_cleanup+0xea>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80088aa:	683a      	ldr	r2, [r7, #0]
 80088ac:	429a      	cmp	r2, r3
 80088ae:	d15c      	bne.n	800896a <_tx_event_flags_cleanup+0xea>
        {

            /* Setup pointer to event flags control block.  */
            group_ptr =  TX_VOID_TO_EVENT_FLAGS_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80088b4:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for a NULL event flags control block pointer.  */
            if (group_ptr != TX_NULL)
 80088b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d056      	beq.n	800896a <_tx_event_flags_cleanup+0xea>
            {

                /* Is the group pointer ID valid?  */
                if (group_ptr -> tx_event_flags_group_id == TX_EVENT_FLAGS_ID)
 80088bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	4a30      	ldr	r2, [pc, #192]	@ (8008984 <_tx_event_flags_cleanup+0x104>)
 80088c2:	4293      	cmp	r3, r2
 80088c4:	d151      	bne.n	800896a <_tx_event_flags_cleanup+0xea>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 80088c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088c8:	695b      	ldr	r3, [r3, #20]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d04d      	beq.n	800896a <_tx_event_flags_cleanup+0xea>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	2200      	movs	r2, #0
 80088d2:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Pickup the suspended count.  */
                        suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 80088d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088d6:	695b      	ldr	r3, [r3, #20]
 80088d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Pickup the suspension head.  */
                        suspension_head =  group_ptr -> tx_event_flags_group_suspension_list;
 80088da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088dc:	691b      	ldr	r3, [r3, #16]
 80088de:	62bb      	str	r3, [r7, #40]	@ 0x28

                        /* Determine if the cleanup is being done while a set operation was interrupted.  If the
                           suspended count is non-zero and the suspension head is NULL, the list is being processed
                           and cannot be touched from here. The suspension list removal will instead take place
                           inside the event flag set code.  */
                        if (suspension_head != TX_NULL)
 80088e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d020      	beq.n	8008928 <_tx_event_flags_cleanup+0xa8>
                        {

                            /* Remove the suspended thread from the list.  */

                            /* Decrement the local suspension count.  */
                            suspended_count--;
 80088e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088e8:	3b01      	subs	r3, #1
 80088ea:	62fb      	str	r3, [r7, #44]	@ 0x2c

                            /* Store the updated suspended count.  */
                            group_ptr -> tx_event_flags_group_suspended_count =  suspended_count;
 80088ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80088f0:	615a      	str	r2, [r3, #20]

                            /* See if this is the only suspended thread on the list.  */
                            if (suspended_count == TX_NO_SUSPENSIONS)
 80088f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d103      	bne.n	8008900 <_tx_event_flags_cleanup+0x80>
                            {

                                /* Yes, the only suspended thread.  */

                                /* Update the head pointer.  */
                                group_ptr -> tx_event_flags_group_suspension_list =  TX_NULL;
 80088f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088fa:	2200      	movs	r2, #0
 80088fc:	611a      	str	r2, [r3, #16]
 80088fe:	e016      	b.n	800892e <_tx_event_flags_cleanup+0xae>
                            {

                                /* At least one more thread is on the same suspension list.  */

                                /* Update the links of the adjacent threads.  */
                                next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008904:	627b      	str	r3, [r7, #36]	@ 0x24
                                previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800890a:	623b      	str	r3, [r7, #32]
                                next_thread -> tx_thread_suspended_previous =  previous_thread;
 800890c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800890e:	6a3a      	ldr	r2, [r7, #32]
 8008910:	675a      	str	r2, [r3, #116]	@ 0x74
                                previous_thread -> tx_thread_suspended_next =  next_thread;
 8008912:	6a3b      	ldr	r3, [r7, #32]
 8008914:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008916:	671a      	str	r2, [r3, #112]	@ 0x70

                                /* Determine if we need to update the head pointer.  */
                                if (suspension_head == thread_ptr)
 8008918:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	429a      	cmp	r2, r3
 800891e:	d106      	bne.n	800892e <_tx_event_flags_cleanup+0xae>
                                {

                                    /* Update the list head pointer.  */
                                    group_ptr -> tx_event_flags_group_suspension_list =  next_thread;
 8008920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008922:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008924:	611a      	str	r2, [r3, #16]
 8008926:	e002      	b.n	800892e <_tx_event_flags_cleanup+0xae>
                        }
                        else
                        {

                            /* In this case, the search pointer in an interrupted event flag set must be reset.  */
                            group_ptr -> tx_event_flags_group_reset_search =  TX_TRUE;
 8008928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800892a:	2201      	movs	r2, #1
 800892c:	60da      	str	r2, [r3, #12]
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_EVENT_FLAG)
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008932:	2b07      	cmp	r3, #7
 8008934:	d119      	bne.n	800896a <_tx_event_flags_cleanup+0xea>
                            /* Increment the number of timeouts on this event flags group.  */
                            group_ptr -> tx_event_flags_group____performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_EVENTS;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	2207      	movs	r2, #7
 800893a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                           /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800893e:	4b12      	ldr	r3, [pc, #72]	@ (8008988 <_tx_event_flags_cleanup+0x108>)
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	3301      	adds	r3, #1
 8008944:	4a10      	ldr	r2, [pc, #64]	@ (8008988 <_tx_event_flags_cleanup+0x108>)
 8008946:	6013      	str	r3, [r2, #0]
 8008948:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800894a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	f383 8810 	msr	PRIMASK, r3
}
 8008952:	bf00      	nop
                            TX_RESTORE

                            /* Resume the thread!  Check for preemption even though we are executing
                               from the system timer thread right now which normally executes at the
                               highest priority.  */
                            _tx_thread_system_resume(thread_ptr);
 8008954:	6878      	ldr	r0, [r7, #4]
 8008956:	f001 ff0d 	bl	800a774 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800895a:	f3ef 8310 	mrs	r3, PRIMASK
 800895e:	617b      	str	r3, [r7, #20]
    return(posture);
 8008960:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 8008962:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 8008964:	b672      	cpsid	i
    return(int_posture);
 8008966:	693b      	ldr	r3, [r7, #16]

                            /* Disable interrupts.  */
                            TX_DISABLE
 8008968:	637b      	str	r3, [r7, #52]	@ 0x34
 800896a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800896c:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800896e:	68bb      	ldr	r3, [r7, #8]
 8008970:	f383 8810 	msr	PRIMASK, r3
}
 8008974:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8008976:	bf00      	nop
 8008978:	3738      	adds	r7, #56	@ 0x38
 800897a:	46bd      	mov	sp, r7
 800897c:	bd80      	pop	{r7, pc}
 800897e:	bf00      	nop
 8008980:	08008881 	.word	0x08008881
 8008984:	4456444e 	.word	0x4456444e
 8008988:	20002418 	.word	0x20002418

0800898c <_tx_event_flags_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_event_flags_create(TX_EVENT_FLAGS_GROUP *group_ptr, CHAR *name_ptr)
{
 800898c:	b580      	push	{r7, lr}
 800898e:	b088      	sub	sp, #32
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
 8008994:	6039      	str	r1, [r7, #0]
TX_EVENT_FLAGS_GROUP    *next_group;
TX_EVENT_FLAGS_GROUP    *previous_group;


    /* Initialize event flags control block to all zeros.  */
    TX_MEMSET(group_ptr, 0, (sizeof(TX_EVENT_FLAGS_GROUP)));
 8008996:	2224      	movs	r2, #36	@ 0x24
 8008998:	2100      	movs	r1, #0
 800899a:	6878      	ldr	r0, [r7, #4]
 800899c:	f003 f868 	bl	800ba70 <memset>

    /* Setup the basic event flags group fields.  */
    group_ptr -> tx_event_flags_group_name =             name_ptr;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	683a      	ldr	r2, [r7, #0]
 80089a4:	605a      	str	r2, [r3, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80089a6:	f3ef 8310 	mrs	r3, PRIMASK
 80089aa:	613b      	str	r3, [r7, #16]
    return(posture);
 80089ac:	693b      	ldr	r3, [r7, #16]
    int_posture = __get_interrupt_posture();
 80089ae:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSID i" : : : "memory");
 80089b0:	b672      	cpsid	i
    return(int_posture);
 80089b2:	68fb      	ldr	r3, [r7, #12]

    /* Disable interrupts to put the event flags group on the created list.  */
    TX_DISABLE
 80089b4:	61fb      	str	r3, [r7, #28]

    /* Setup the event flags ID to make it valid.  */
    group_ptr -> tx_event_flags_group_id =  TX_EVENT_FLAGS_ID;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	4a18      	ldr	r2, [pc, #96]	@ (8008a1c <_tx_event_flags_create+0x90>)
 80089ba:	601a      	str	r2, [r3, #0]

    /* Place the group on the list of created event flag groups.  First,
       check for an empty list.  */
    if (_tx_event_flags_created_count == TX_EMPTY)
 80089bc:	4b18      	ldr	r3, [pc, #96]	@ (8008a20 <_tx_event_flags_create+0x94>)
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d109      	bne.n	80089d8 <_tx_event_flags_create+0x4c>
    {

        /* The created event flags list is empty.  Add event flag group to empty list.  */
        _tx_event_flags_created_ptr =                         group_ptr;
 80089c4:	4a17      	ldr	r2, [pc, #92]	@ (8008a24 <_tx_event_flags_create+0x98>)
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	6013      	str	r3, [r2, #0]
        group_ptr -> tx_event_flags_group_created_next =      group_ptr;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	687a      	ldr	r2, [r7, #4]
 80089ce:	619a      	str	r2, [r3, #24]
        group_ptr -> tx_event_flags_group_created_previous =  group_ptr;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	687a      	ldr	r2, [r7, #4]
 80089d4:	61da      	str	r2, [r3, #28]
 80089d6:	e011      	b.n	80089fc <_tx_event_flags_create+0x70>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_group =      _tx_event_flags_created_ptr;
 80089d8:	4b12      	ldr	r3, [pc, #72]	@ (8008a24 <_tx_event_flags_create+0x98>)
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	61bb      	str	r3, [r7, #24]
        previous_group =  next_group -> tx_event_flags_group_created_previous;
 80089de:	69bb      	ldr	r3, [r7, #24]
 80089e0:	69db      	ldr	r3, [r3, #28]
 80089e2:	617b      	str	r3, [r7, #20]

        /* Place the new event flag group in the list.  */
        next_group -> tx_event_flags_group_created_previous =  group_ptr;
 80089e4:	69bb      	ldr	r3, [r7, #24]
 80089e6:	687a      	ldr	r2, [r7, #4]
 80089e8:	61da      	str	r2, [r3, #28]
        previous_group -> tx_event_flags_group_created_next =  group_ptr;
 80089ea:	697b      	ldr	r3, [r7, #20]
 80089ec:	687a      	ldr	r2, [r7, #4]
 80089ee:	619a      	str	r2, [r3, #24]

        /* Setup this group's created links.  */
        group_ptr -> tx_event_flags_group_created_previous =  previous_group;
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	697a      	ldr	r2, [r7, #20]
 80089f4:	61da      	str	r2, [r3, #28]
        group_ptr -> tx_event_flags_group_created_next =      next_group;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	69ba      	ldr	r2, [r7, #24]
 80089fa:	619a      	str	r2, [r3, #24]
    }

    /* Increment the number of created event flag groups.  */
    _tx_event_flags_created_count++;
 80089fc:	4b08      	ldr	r3, [pc, #32]	@ (8008a20 <_tx_event_flags_create+0x94>)
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	3301      	adds	r3, #1
 8008a02:	4a07      	ldr	r2, [pc, #28]	@ (8008a20 <_tx_event_flags_create+0x94>)
 8008a04:	6013      	str	r3, [r2, #0]
 8008a06:	69fb      	ldr	r3, [r7, #28]
 8008a08:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008a0a:	68bb      	ldr	r3, [r7, #8]
 8008a0c:	f383 8810 	msr	PRIMASK, r3
}
 8008a10:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8008a12:	2300      	movs	r3, #0
}
 8008a14:	4618      	mov	r0, r3
 8008a16:	3720      	adds	r7, #32
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	bd80      	pop	{r7, pc}
 8008a1c:	4456444e 	.word	0x4456444e
 8008a20:	2000235c 	.word	0x2000235c
 8008a24:	20002358 	.word	0x20002358

08008a28 <_tx_event_flags_get>:
/*                                            resulting in version 6.2.0  */
/*                                                                        */
/**************************************************************************/
UINT  _tx_event_flags_get(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG requested_flags,
                    UINT get_option, ULONG *actual_flags_ptr, ULONG wait_option)
{
 8008a28:	b580      	push	{r7, lr}
 8008a2a:	b096      	sub	sp, #88	@ 0x58
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	60f8      	str	r0, [r7, #12]
 8008a30:	60b9      	str	r1, [r7, #8]
 8008a32:	607a      	str	r2, [r7, #4]
 8008a34:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008a36:	f3ef 8310 	mrs	r3, PRIMASK
 8008a3a:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 8008a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 8008a3e:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8008a40:	b672      	cpsid	i
    return(int_posture);
 8008a42:	6a3b      	ldr	r3, [r7, #32]
UINT            interrupted_set_request;
#endif


    /* Disable interrupts to examine the event flags group.  */
    TX_DISABLE
 8008a44:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Log this kernel call.  */
    TX_EL_EVENT_FLAGS_GET_INSERT

    /* Pickup current flags.  */
    current_flags =  group_ptr -> tx_event_flags_group_current;
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	689b      	ldr	r3, [r3, #8]
 8008a4a:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Return the actual event flags and apply delayed clearing.  */
    *actual_flags_ptr =  current_flags & ~group_ptr -> tx_event_flags_group_delayed_clear;
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	6a1b      	ldr	r3, [r3, #32]
 8008a50:	43da      	mvns	r2, r3
 8008a52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a54:	401a      	ands	r2, r3
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	601a      	str	r2, [r3, #0]

    /* Apply the event flag option mask.  */
    and_request =  (get_option & TX_AND);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	f003 0302 	and.w	r3, r3, #2
 8008a60:	643b      	str	r3, [r7, #64]	@ 0x40
    }

#else

    /* Pickup delayed clear flags.  */
    delayed_clear_flags =  group_ptr -> tx_event_flags_group_delayed_clear;
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	6a1b      	ldr	r3, [r3, #32]
 8008a66:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Determine if there are any delayed clear operations pending.  */
    if (delayed_clear_flags != ((ULONG) 0))
 8008a68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d004      	beq.n	8008a78 <_tx_event_flags_get+0x50>
    {

        /* Yes, apply them to the current flags.  */
        current_flags =  current_flags & (~delayed_clear_flags);
 8008a6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a70:	43db      	mvns	r3, r3
 8008a72:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008a74:	4013      	ands	r3, r2
 8008a76:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }

    /* Check for AND condition. All flags must be present to satisfy request.  */
    if (and_request == TX_AND)
 8008a78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a7a:	2b02      	cmp	r3, #2
 8008a7c:	d10a      	bne.n	8008a94 <_tx_event_flags_get+0x6c>
    {

        /* AND request is present.  */

        /* Calculate the flags present.  */
        flags_satisfied =  (current_flags & requested_flags);
 8008a7e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008a80:	68bb      	ldr	r3, [r7, #8]
 8008a82:	4013      	ands	r3, r2
 8008a84:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* Determine if they satisfy the AND request.  */
        if (flags_satisfied != requested_flags)
 8008a86:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008a88:	68bb      	ldr	r3, [r7, #8]
 8008a8a:	429a      	cmp	r2, r3
 8008a8c:	d006      	beq.n	8008a9c <_tx_event_flags_get+0x74>
        {

            /* No, not all the requested flags are present. Clear the flags present variable.  */
            flags_satisfied =  ((ULONG) 0);
 8008a8e:	2300      	movs	r3, #0
 8008a90:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008a92:	e003      	b.n	8008a9c <_tx_event_flags_get+0x74>
    else
    {

        /* OR request is present. Simply AND together the requested flags and the current flags
           to see if any are present.  */
        flags_satisfied =  (current_flags & requested_flags);
 8008a94:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008a96:	68bb      	ldr	r3, [r7, #8]
 8008a98:	4013      	ands	r3, r2
 8008a9a:	64bb      	str	r3, [r7, #72]	@ 0x48
    }

    /* Determine if the request is satisfied.  */
    if (flags_satisfied != ((ULONG) 0))
 8008a9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d026      	beq.n	8008af0 <_tx_event_flags_get+0xc8>
    {

        /* Yes, this request can be handled immediately.  */

        /* Pickup the clear bit.  */
        clear_request =  (get_option & TX_EVENT_FLAGS_CLEAR_MASK);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	f003 0301 	and.w	r3, r3, #1
 8008aa8:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Determine whether or not clearing needs to take place.  */
        if (clear_request == TX_TRUE)
 8008aaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008aac:	2b01      	cmp	r3, #1
 8008aae:	d11c      	bne.n	8008aea <_tx_event_flags_get+0xc2>
        {

            /* Set interrupted set request flag to false.  */
            interrupted_set_request =  TX_FALSE;
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if the suspension list is being processed by an interrupted
               set request.  */
            if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	695b      	ldr	r3, [r3, #20]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d005      	beq.n	8008ac8 <_tx_event_flags_get+0xa0>
            {

                if (group_ptr -> tx_event_flags_group_suspension_list == TX_NULL)
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	691b      	ldr	r3, [r3, #16]
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d101      	bne.n	8008ac8 <_tx_event_flags_get+0xa0>
                {

                    /* Set the interrupted set request flag.  */
                    interrupted_set_request =  TX_TRUE;
 8008ac4:	2301      	movs	r3, #1
 8008ac6:	647b      	str	r3, [r7, #68]	@ 0x44
                }
            }

            /* Was a set request interrupted?  */
            if (interrupted_set_request == TX_TRUE)
 8008ac8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008aca:	2b01      	cmp	r3, #1
 8008acc:	d106      	bne.n	8008adc <_tx_event_flags_get+0xb4>
                /* A previous set operation is was interrupted, we need to defer the
                   event clearing until the set operation is complete.  */

                /* Remember the events to clear.  */
                group_ptr -> tx_event_flags_group_delayed_clear =
                                        group_ptr -> tx_event_flags_group_delayed_clear | requested_flags;
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	6a1a      	ldr	r2, [r3, #32]
 8008ad2:	68bb      	ldr	r3, [r7, #8]
 8008ad4:	431a      	orrs	r2, r3
                group_ptr -> tx_event_flags_group_delayed_clear =
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	621a      	str	r2, [r3, #32]
 8008ada:	e006      	b.n	8008aea <_tx_event_flags_get+0xc2>
            else
            {

                /* Yes, clear the flags that satisfied this request.  */
                group_ptr -> tx_event_flags_group_current =
                                        group_ptr -> tx_event_flags_group_current & ~requested_flags;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	689a      	ldr	r2, [r3, #8]
 8008ae0:	68bb      	ldr	r3, [r7, #8]
 8008ae2:	43db      	mvns	r3, r3
 8008ae4:	401a      	ands	r2, r3
                group_ptr -> tx_event_flags_group_current =
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	609a      	str	r2, [r3, #8]
            }
        }

        /* Set status to success.  */
        status =  TX_SUCCESS;
 8008aea:	2300      	movs	r3, #0
 8008aec:	653b      	str	r3, [r7, #80]	@ 0x50
 8008aee:	e073      	b.n	8008bd8 <_tx_event_flags_get+0x1b0>
#endif
    else
    {
        /* flags_satisfied is 0.  */
        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 8008af0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d06e      	beq.n	8008bd4 <_tx_event_flags_get+0x1ac>
        {

            /* Determine if the preempt disable flag is non-zero OR the requested events is 0.  */
            if ((_tx_thread_preempt_disable != ((UINT) 0)) || (requested_flags == (UINT) 0))
 8008af6:	4b3e      	ldr	r3, [pc, #248]	@ (8008bf0 <_tx_event_flags_get+0x1c8>)
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d102      	bne.n	8008b04 <_tx_event_flags_get+0xdc>
 8008afe:	68bb      	ldr	r3, [r7, #8]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d102      	bne.n	8008b0a <_tx_event_flags_get+0xe2>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point,
                   or if requested_flags is 0, return error completion.  */
                status =  TX_NO_EVENTS;
 8008b04:	2307      	movs	r3, #7
 8008b06:	653b      	str	r3, [r7, #80]	@ 0x50
 8008b08:	e066      	b.n	8008bd8 <_tx_event_flags_get+0x1b0>
                /* Increment the number of event flags suspensions on this semaphore.  */
                group_ptr -> tx_event_flags_group___performance_suspension_count++;
#endif

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(thread_ptr)
 8008b0a:	4b3a      	ldr	r3, [pc, #232]	@ (8008bf4 <_tx_event_flags_get+0x1cc>)
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_event_flags_cleanup);
 8008b10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b12:	4a39      	ldr	r2, [pc, #228]	@ (8008bf8 <_tx_event_flags_get+0x1d0>)
 8008b14:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Remember which event flags we are looking for.  */
                thread_ptr -> tx_thread_suspend_info =  requested_flags;
 8008b16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b18:	68ba      	ldr	r2, [r7, #8]
 8008b1a:	679a      	str	r2, [r3, #120]	@ 0x78

                /* Save the get option as well.  */
                thread_ptr -> tx_thread_suspend_option =  get_option;
 8008b1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b1e:	687a      	ldr	r2, [r7, #4]
 8008b20:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

                /* Save the destination for the current events.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) actual_flags_ptr;
 8008b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b26:	683a      	ldr	r2, [r7, #0]
 8008b28:	67da      	str	r2, [r3, #124]	@ 0x7c

                /* Setup cleanup information, i.e. this event flags group control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) group_ptr;
 8008b2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b2c:	68fa      	ldr	r2, [r7, #12]
 8008b2e:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 8008b30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b32:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008b36:	1c5a      	adds	r2, r3, #1
 8008b38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b3a:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

                /* Pickup the suspended count.  */
                suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	695b      	ldr	r3, [r3, #20]
 8008b42:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 8008b44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d109      	bne.n	8008b5e <_tx_event_flags_get+0x136>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    group_ptr -> tx_event_flags_group_suspension_list =   thread_ptr;
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008b4e:	611a      	str	r2, [r3, #16]
                    thread_ptr -> tx_thread_suspended_next =              thread_ptr;
 8008b50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b52:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008b54:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =          thread_ptr;
 8008b56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b58:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008b5a:	675a      	str	r2, [r3, #116]	@ 0x74
 8008b5c:	e011      	b.n	8008b82 <_tx_event_flags_get+0x15a>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   group_ptr -> tx_event_flags_group_suspension_list;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	691b      	ldr	r3, [r3, #16]
 8008b62:	633b      	str	r3, [r7, #48]	@ 0x30
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 8008b64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008b68:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8008b6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008b6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8008b70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b74:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8008b76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b78:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008b7a:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8008b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b7e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008b80:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Increment the number of threads suspended.  */
                group_ptr -> tx_event_flags_group_suspended_count++;
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	695b      	ldr	r3, [r3, #20]
 8008b86:	1c5a      	adds	r2, r3, #1
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	615a      	str	r2, [r3, #20]

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =    TX_EVENT_FLAG;
 8008b8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b8e:	2207      	movs	r2, #7
 8008b90:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8008b92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b94:	2201      	movs	r2, #1
 8008b96:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8008b98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b9a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008b9c:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 8008b9e:	4b14      	ldr	r3, [pc, #80]	@ (8008bf0 <_tx_event_flags_get+0x1c8>)
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	3301      	adds	r3, #1
 8008ba4:	4a12      	ldr	r2, [pc, #72]	@ (8008bf0 <_tx_event_flags_get+0x1c8>)
 8008ba6:	6013      	str	r3, [r2, #0]
 8008ba8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008baa:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008bac:	697b      	ldr	r3, [r7, #20]
 8008bae:	f383 8810 	msr	PRIMASK, r3
}
 8008bb2:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8008bb4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008bb6:	f001 fedd 	bl	800a974 <_tx_thread_system_suspend>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008bba:	f3ef 8310 	mrs	r3, PRIMASK
 8008bbe:	61fb      	str	r3, [r7, #28]
    return(posture);
 8008bc0:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 8008bc2:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 8008bc4:	b672      	cpsid	i
    return(int_posture);
 8008bc6:	69bb      	ldr	r3, [r7, #24]

                /* Disable interrupts.  */
                TX_DISABLE
 8008bc8:	657b      	str	r3, [r7, #84]	@ 0x54

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 8008bca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bcc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008bd0:	653b      	str	r3, [r7, #80]	@ 0x50
 8008bd2:	e001      	b.n	8008bd8 <_tx_event_flags_get+0x1b0>
        }
        else
        {

            /* Immediate return, return error completion.  */
            status =  TX_NO_EVENTS;
 8008bd4:	2307      	movs	r3, #7
 8008bd6:	653b      	str	r3, [r7, #80]	@ 0x50
 8008bd8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008bda:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008bdc:	693b      	ldr	r3, [r7, #16]
 8008bde:	f383 8810 	msr	PRIMASK, r3
}
 8008be2:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return completion status.  */
    return(status);
 8008be4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 8008be6:	4618      	mov	r0, r3
 8008be8:	3758      	adds	r7, #88	@ 0x58
 8008bea:	46bd      	mov	sp, r7
 8008bec:	bd80      	pop	{r7, pc}
 8008bee:	bf00      	nop
 8008bf0:	20002418 	.word	0x20002418
 8008bf4:	20002380 	.word	0x20002380
 8008bf8:	08008881 	.word	0x08008881

08008bfc <_tx_event_flags_set>:
/*                                            check logic, resulting in   */
/*                                            version 6.1.11              */
/*                                                                        */
/**************************************************************************/
UINT  _tx_event_flags_set(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG flags_to_set, UINT set_option)
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b0a6      	sub	sp, #152	@ 0x98
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	60f8      	str	r0, [r7, #12]
 8008c04:	60b9      	str	r1, [r7, #8]
 8008c06:	607a      	str	r2, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008c08:	f3ef 8310 	mrs	r3, PRIMASK
 8008c0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    return(posture);
 8008c0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    int_posture = __get_interrupt_posture();
 8008c10:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("CPSID i" : : : "memory");
 8008c12:	b672      	cpsid	i
    return(int_posture);
 8008c14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
VOID            (*events_set_notify)(struct TX_EVENT_FLAGS_GROUP_STRUCT *notify_group_ptr);
#endif


    /* Disable interrupts to remove the semaphore from the created list.  */
    TX_DISABLE
 8008c16:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    /* Log this kernel call.  */
    TX_EL_EVENT_FLAGS_SET_INSERT

    /* Determine how to set this group's event flags.  */
    if ((set_option & TX_EVENT_FLAGS_AND_MASK) == TX_AND)
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	f003 0302 	and.w	r3, r3, #2
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d023      	beq.n	8008c6c <_tx_event_flags_set+0x70>
    {

#ifndef TX_NOT_INTERRUPTABLE

        /* Set interrupted set request flag to false.  */
        interrupted_set_request =  TX_FALSE;
 8008c24:	2300      	movs	r3, #0
 8008c26:	673b      	str	r3, [r7, #112]	@ 0x70

        /* Determine if the suspension list is being processed by an interrupted
           set request.  */
        if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	695b      	ldr	r3, [r3, #20]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d005      	beq.n	8008c3c <_tx_event_flags_set+0x40>
        {

            if (group_ptr -> tx_event_flags_group_suspension_list == TX_NULL)
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	691b      	ldr	r3, [r3, #16]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d101      	bne.n	8008c3c <_tx_event_flags_set+0x40>
            {

                /* Set the interrupted set request flag.  */
                interrupted_set_request =  TX_TRUE;
 8008c38:	2301      	movs	r3, #1
 8008c3a:	673b      	str	r3, [r7, #112]	@ 0x70
            }
        }

        /* Was a set request interrupted?  */
        if (interrupted_set_request == TX_TRUE)
 8008c3c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008c3e:	2b01      	cmp	r3, #1
 8008c40:	d107      	bne.n	8008c52 <_tx_event_flags_set+0x56>
            /* A previous set operation was interrupted, we need to defer the
               event clearing until the set operation is complete.  */

            /* Remember the events to clear.  */
            group_ptr -> tx_event_flags_group_delayed_clear =
                                        group_ptr -> tx_event_flags_group_delayed_clear | ~flags_to_set;
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	6a1a      	ldr	r2, [r3, #32]
 8008c46:	68bb      	ldr	r3, [r7, #8]
 8008c48:	43db      	mvns	r3, r3
 8008c4a:	431a      	orrs	r2, r3
            group_ptr -> tx_event_flags_group_delayed_clear =
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	621a      	str	r2, [r3, #32]
 8008c50:	e005      	b.n	8008c5e <_tx_event_flags_set+0x62>

            /* Previous set operation was not interrupted, simply clear the
               specified flags by "ANDing" the flags into the current events
               of the group.  */
            group_ptr -> tx_event_flags_group_current =
                group_ptr -> tx_event_flags_group_current & flags_to_set;
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	689a      	ldr	r2, [r3, #8]
 8008c56:	68bb      	ldr	r3, [r7, #8]
 8008c58:	401a      	ands	r2, r3
            group_ptr -> tx_event_flags_group_current =
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	609a      	str	r2, [r3, #8]
 8008c5e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008c62:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008c64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008c66:	f383 8810 	msr	PRIMASK, r3
}
 8008c6a:	e1d2      	b.n	8009012 <_tx_event_flags_set+0x416>
        events_set_notify =  group_ptr -> tx_event_flags_group_set_notify;
#endif

        /* "OR" the flags into the current events of the group.  */
        group_ptr -> tx_event_flags_group_current =
            group_ptr -> tx_event_flags_group_current | flags_to_set;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	689a      	ldr	r2, [r3, #8]
 8008c70:	68bb      	ldr	r3, [r7, #8]
 8008c72:	431a      	orrs	r2, r3
        group_ptr -> tx_event_flags_group_current =
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	609a      	str	r2, [r3, #8]

#ifndef TX_NOT_INTERRUPTABLE

        /* Determine if there are any delayed flags to clear.  */
        if (group_ptr -> tx_event_flags_group_delayed_clear != ((ULONG) 0))
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	6a1b      	ldr	r3, [r3, #32]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d006      	beq.n	8008c8e <_tx_event_flags_set+0x92>
        {

            /* Yes, we need to neutralize the delayed clearing as well.  */
            group_ptr -> tx_event_flags_group_delayed_clear =
                                        group_ptr -> tx_event_flags_group_delayed_clear & ~flags_to_set;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	6a1a      	ldr	r2, [r3, #32]
 8008c84:	68bb      	ldr	r3, [r7, #8]
 8008c86:	43db      	mvns	r3, r3
 8008c88:	401a      	ands	r2, r3
            group_ptr -> tx_event_flags_group_delayed_clear =
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	621a      	str	r2, [r3, #32]
        }
#endif

        /* Clear the preempt check flag.  */
        preempt_check =  TX_FALSE;
 8008c8e:	2300      	movs	r3, #0
 8008c90:	677b      	str	r3, [r7, #116]	@ 0x74

        /* Pickup the thread suspended count.  */
        suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	695b      	ldr	r3, [r3, #20]
 8008c96:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

        /* Determine if there are any threads suspended on the event flag group.  */
        if (group_ptr -> tx_event_flags_group_suspension_list != TX_NULL)
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	691b      	ldr	r3, [r3, #16]
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	f000 81a4 	beq.w	8008fec <_tx_event_flags_set+0x3f0>
        {

            /* Determine if there is just a single thread waiting on the event
               flag group.  */
            if (suspended_count == ((UINT) 1))
 8008ca4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008ca8:	2b01      	cmp	r3, #1
 8008caa:	d167      	bne.n	8008d7c <_tx_event_flags_set+0x180>

                /* Single thread waiting for event flags.  Bypass the multiple thread
                   logic.  */

                /* Setup thread pointer.  */
                thread_ptr =  group_ptr -> tx_event_flags_group_suspension_list;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	691b      	ldr	r3, [r3, #16]
 8008cb0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                /* Pickup the current event flags.  */
                current_event_flags =  group_ptr -> tx_event_flags_group_current;
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	689b      	ldr	r3, [r3, #8]
 8008cb8:	67fb      	str	r3, [r7, #124]	@ 0x7c

                /* Pickup the suspend information.  */
                requested_flags =  thread_ptr -> tx_thread_suspend_info;
 8008cba:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008cbe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008cc0:	66bb      	str	r3, [r7, #104]	@ 0x68

                /* Pickup the suspend option.  */
                get_option =  thread_ptr -> tx_thread_suspend_option;
 8008cc2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008cc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008cca:	667b      	str	r3, [r7, #100]	@ 0x64

                /* Isolate the AND selection.  */
                and_request =  (get_option & TX_AND);
 8008ccc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008cce:	f003 0302 	and.w	r3, r3, #2
 8008cd2:	663b      	str	r3, [r7, #96]	@ 0x60

                /* Check for AND condition. All flags must be present to satisfy request.  */
                if (and_request == TX_AND)
 8008cd4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008cd6:	2b02      	cmp	r3, #2
 8008cd8:	d10a      	bne.n	8008cf0 <_tx_event_flags_set+0xf4>
                {

                    /* AND request is present.  */

                    /* Calculate the flags present.  */
                    flags_satisfied =  (current_event_flags & requested_flags);
 8008cda:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008cdc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008cde:	4013      	ands	r3, r2
 8008ce0:	67bb      	str	r3, [r7, #120]	@ 0x78

                    /* Determine if they satisfy the AND request.  */
                    if (flags_satisfied != requested_flags)
 8008ce2:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8008ce4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008ce6:	429a      	cmp	r2, r3
 8008ce8:	d006      	beq.n	8008cf8 <_tx_event_flags_set+0xfc>
                    {

                        /* No, not all the requested flags are present. Clear the flags present variable.  */
                        flags_satisfied =  ((ULONG) 0);
 8008cea:	2300      	movs	r3, #0
 8008cec:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008cee:	e003      	b.n	8008cf8 <_tx_event_flags_set+0xfc>
                }
                else
                {

                    /* OR request is present. Simply or the requested flags and the current flags.  */
                    flags_satisfied =  (current_event_flags & requested_flags);
 8008cf0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008cf2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008cf4:	4013      	ands	r3, r2
 8008cf6:	67bb      	str	r3, [r7, #120]	@ 0x78
                }

                /* Determine if the request is satisfied.  */
                if (flags_satisfied != ((ULONG) 0))
 8008cf8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	f000 817d 	beq.w	8008ffa <_tx_event_flags_set+0x3fe>

                    /* Yes, resume the thread and apply any event flag
                       clearing.  */

                    /* Return the actual event flags that satisfied the request.  */
                    suspend_info_ptr =   TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 8008d00:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008d04:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008d06:	65fb      	str	r3, [r7, #92]	@ 0x5c
                    *suspend_info_ptr =  current_event_flags;
 8008d08:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008d0a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008d0c:	601a      	str	r2, [r3, #0]

                    /* Pickup the clear bit.  */
                    clear_request =  (get_option & TX_EVENT_FLAGS_CLEAR_MASK);
 8008d0e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008d10:	f003 0301 	and.w	r3, r3, #1
 8008d14:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Determine whether or not clearing needs to take place.  */
                    if (clear_request == TX_TRUE)
 8008d16:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008d18:	2b01      	cmp	r3, #1
 8008d1a:	d106      	bne.n	8008d2a <_tx_event_flags_set+0x12e>
                    {

                        /* Yes, clear the flags that satisfied this request.  */
                        group_ptr -> tx_event_flags_group_current =  group_ptr -> tx_event_flags_group_current & (~requested_flags);
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	689a      	ldr	r2, [r3, #8]
 8008d20:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008d22:	43db      	mvns	r3, r3
 8008d24:	401a      	ands	r2, r3
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	609a      	str	r2, [r3, #8]
                    }

                    /* Clear the suspension information in the event flag group.  */
                    group_ptr -> tx_event_flags_group_suspension_list =  TX_NULL;
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	2200      	movs	r2, #0
 8008d2e:	611a      	str	r2, [r3, #16]
                    group_ptr -> tx_event_flags_group_suspended_count =  TX_NO_SUSPENSIONS;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	2200      	movs	r2, #0
 8008d34:	615a      	str	r2, [r3, #20]

                    /* Clear cleanup routine to avoid timeout.  */
                    thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8008d36:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008d3a:	2200      	movs	r2, #0
 8008d3c:	669a      	str	r2, [r3, #104]	@ 0x68

                    /* Put return status into the thread control block.  */
                    thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8008d3e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008d42:	2200      	movs	r2, #0
 8008d44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                    /* Resume the thread!  */
                    _tx_thread_system_ni_resume(thread_ptr);
#else

                    /* Temporarily disable preemption.  */
                    _tx_thread_preempt_disable++;
 8008d48:	4ba7      	ldr	r3, [pc, #668]	@ (8008fe8 <_tx_event_flags_set+0x3ec>)
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	3301      	adds	r3, #1
 8008d4e:	4aa6      	ldr	r2, [pc, #664]	@ (8008fe8 <_tx_event_flags_set+0x3ec>)
 8008d50:	6013      	str	r3, [r2, #0]
 8008d52:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008d56:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008d58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d5a:	f383 8810 	msr	PRIMASK, r3
}
 8008d5e:	bf00      	nop

                    /* Restore interrupts.  */
                    TX_RESTORE

                    /* Resume thread.  */
                    _tx_thread_system_resume(thread_ptr);
 8008d60:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 8008d64:	f001 fd06 	bl	800a774 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008d68:	f3ef 8310 	mrs	r3, PRIMASK
 8008d6c:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 8008d6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 8008d70:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 8008d72:	b672      	cpsid	i
    return(int_posture);
 8008d74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c

                    /* Disable interrupts to remove the semaphore from the created list.  */
                    TX_DISABLE
 8008d76:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008d7a:	e13e      	b.n	8008ffa <_tx_event_flags_set+0x3fe>

                /* Otherwise, the event flag requests of multiple threads must be
                   examined.  */

                /* Setup thread pointer, keep a local copy of the head pointer.  */
                suspended_list =  group_ptr -> tx_event_flags_group_suspension_list;
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	691b      	ldr	r3, [r3, #16]
 8008d80:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                thread_ptr =      suspended_list;
 8008d84:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008d88:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                /* Clear the suspended list head pointer to thwart manipulation of
                   the list in ISR's while we are processing here.  */
                group_ptr -> tx_event_flags_group_suspension_list =  TX_NULL;
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	2200      	movs	r2, #0
 8008d90:	611a      	str	r2, [r3, #16]

                /* Setup the satisfied thread pointers.  */
                satisfied_list =  TX_NULL;
 8008d92:	2300      	movs	r3, #0
 8008d94:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                last_satisfied =  TX_NULL;
 8008d98:	2300      	movs	r3, #0
 8008d9a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

                /* Pickup the current event flags.  */
                current_event_flags =  group_ptr -> tx_event_flags_group_current;
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	689b      	ldr	r3, [r3, #8]
 8008da2:	67fb      	str	r3, [r7, #124]	@ 0x7c

                /* Disable preemption while we process the suspended list.  */
                _tx_thread_preempt_disable++;
 8008da4:	4b90      	ldr	r3, [pc, #576]	@ (8008fe8 <_tx_event_flags_set+0x3ec>)
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	3301      	adds	r3, #1
 8008daa:	4a8f      	ldr	r2, [pc, #572]	@ (8008fe8 <_tx_event_flags_set+0x3ec>)
 8008dac:	6013      	str	r3, [r2, #0]

                /* Since we have temporarily disabled preemption globally, set the preempt 
                   check flag to check for any preemption condition - including from 
                   unrelated ISR processing.  */
                preempt_check =  TX_TRUE;
 8008dae:	2301      	movs	r3, #1
 8008db0:	677b      	str	r3, [r7, #116]	@ 0x74
 8008db2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008db6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008db8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dba:	f383 8810 	msr	PRIMASK, r3
}
 8008dbe:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008dc0:	f3ef 8310 	mrs	r3, PRIMASK
 8008dc4:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 8008dc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 8008dc8:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 8008dca:	b672      	cpsid	i
    return(int_posture);
 8008dcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

                    /* Restore interrupts temporarily.  */
                    TX_RESTORE

                    /* Disable interrupts again.  */
                    TX_DISABLE
 8008dce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
#endif

                    /* Determine if we need to reset the search.  */
                    if (group_ptr -> tx_event_flags_group_reset_search != TX_FALSE)
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	68db      	ldr	r3, [r3, #12]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d00f      	beq.n	8008dfa <_tx_event_flags_set+0x1fe>
                    {

                        /* Clear the reset search flag.  */
                        group_ptr -> tx_event_flags_group_reset_search =  TX_FALSE;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	2200      	movs	r2, #0
 8008dde:	60da      	str	r2, [r3, #12]

                        /* Move the thread pointer to the beginning of the search list.  */
                        thread_ptr =  suspended_list;
 8008de0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008de4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                        /* Reset the suspended count.  */
                        suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	695b      	ldr	r3, [r3, #20]
 8008dec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                        /* Update the current events with any new ones that might
                           have been set in a nested set events call from an ISR.  */
                        current_event_flags =  current_event_flags | group_ptr -> tx_event_flags_group_current;
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	689b      	ldr	r3, [r3, #8]
 8008df4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008df6:	4313      	orrs	r3, r2
 8008df8:	67fb      	str	r3, [r7, #124]	@ 0x7c
                    }

                    /* Save next thread pointer.  */
                    next_thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 8008dfa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008dfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008e00:	66fb      	str	r3, [r7, #108]	@ 0x6c

                    /* Pickup the suspend information.  */
                    requested_flags =  thread_ptr -> tx_thread_suspend_info;
 8008e02:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008e06:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008e08:	66bb      	str	r3, [r7, #104]	@ 0x68

                    /* Pickup this thread's suspension get option.  */
                    get_option =  thread_ptr -> tx_thread_suspend_option;
 8008e0a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008e0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e12:	667b      	str	r3, [r7, #100]	@ 0x64

                    /* Isolate the AND selection.  */
                    and_request =  (get_option & TX_AND);
 8008e14:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008e16:	f003 0302 	and.w	r3, r3, #2
 8008e1a:	663b      	str	r3, [r7, #96]	@ 0x60

                    /* Check for AND condition. All flags must be present to satisfy request.  */
                    if (and_request == TX_AND)
 8008e1c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008e1e:	2b02      	cmp	r3, #2
 8008e20:	d10a      	bne.n	8008e38 <_tx_event_flags_set+0x23c>
                    {

                        /* AND request is present.  */

                        /* Calculate the flags present.  */
                        flags_satisfied =  (current_event_flags & requested_flags);
 8008e22:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008e24:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008e26:	4013      	ands	r3, r2
 8008e28:	67bb      	str	r3, [r7, #120]	@ 0x78

                        /* Determine if they satisfy the AND request.  */
                        if (flags_satisfied != requested_flags)
 8008e2a:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8008e2c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008e2e:	429a      	cmp	r2, r3
 8008e30:	d006      	beq.n	8008e40 <_tx_event_flags_set+0x244>
                        {

                            /* No, not all the requested flags are present. Clear the flags present variable.  */
                            flags_satisfied =  ((ULONG) 0);
 8008e32:	2300      	movs	r3, #0
 8008e34:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008e36:	e003      	b.n	8008e40 <_tx_event_flags_set+0x244>
                    }
                    else
                    {

                        /* OR request is present. Simply or the requested flags and the current flags.  */
                        flags_satisfied =  (current_event_flags & requested_flags);
 8008e38:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008e3a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008e3c:	4013      	ands	r3, r2
 8008e3e:	67bb      	str	r3, [r7, #120]	@ 0x78
                    }

                    /* Check to see if the thread had a timeout or wait abort during the event search processing.
                       If so, just set the flags satisfied to ensure the processing here removes the thread from
                       the suspension list.  */
                    if (thread_ptr -> tx_thread_state != TX_EVENT_FLAG)
 8008e40:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e46:	2b07      	cmp	r3, #7
 8008e48:	d001      	beq.n	8008e4e <_tx_event_flags_set+0x252>
                    {

                       /* Simply set the satisfied flags to 1 in order to remove the thread from the suspension list.  */
                        flags_satisfied =  ((ULONG) 1);
 8008e4a:	2301      	movs	r3, #1
 8008e4c:	67bb      	str	r3, [r7, #120]	@ 0x78
                    }

                    /* Determine if the request is satisfied.  */
                    if (flags_satisfied != ((ULONG) 0))
 8008e4e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d069      	beq.n	8008f28 <_tx_event_flags_set+0x32c>

                        /* Yes, this request can be handled now.  */

                        /* Determine if the thread is still suspended on the event flag group. If not, a wait
                           abort must have been done from an ISR.  */
                        if (thread_ptr -> tx_thread_state == TX_EVENT_FLAG)
 8008e54:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e5a:	2b07      	cmp	r3, #7
 8008e5c:	d11d      	bne.n	8008e9a <_tx_event_flags_set+0x29e>
                        {

                            /* Return the actual event flags that satisfied the request.  */
                            suspend_info_ptr =   TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 8008e5e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008e62:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008e64:	65fb      	str	r3, [r7, #92]	@ 0x5c
                            *suspend_info_ptr =  current_event_flags;
 8008e66:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008e68:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008e6a:	601a      	str	r2, [r3, #0]

                            /* Pickup the clear bit.  */
                            clear_request =  (get_option & TX_EVENT_FLAGS_CLEAR_MASK);
 8008e6c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008e6e:	f003 0301 	and.w	r3, r3, #1
 8008e72:	65bb      	str	r3, [r7, #88]	@ 0x58

                            /* Determine whether or not clearing needs to take place.  */
                            if (clear_request == TX_TRUE)
 8008e74:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008e76:	2b01      	cmp	r3, #1
 8008e78:	d106      	bne.n	8008e88 <_tx_event_flags_set+0x28c>
                            {

                                /* Yes, clear the flags that satisfied this request.  */
                                group_ptr -> tx_event_flags_group_current =  group_ptr -> tx_event_flags_group_current & ~requested_flags;
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	689a      	ldr	r2, [r3, #8]
 8008e7e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008e80:	43db      	mvns	r3, r3
 8008e82:	401a      	ands	r2, r3
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	609a      	str	r2, [r3, #8]
                            }

                            /* Prepare for resumption of the first thread.  */

                            /* Clear cleanup routine to avoid timeout.  */
                            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8008e88:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	669a      	str	r2, [r3, #104]	@ 0x68

                            /* Put return status into the thread control block.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8008e90:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008e94:	2200      	movs	r2, #0
 8008e96:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

                        /* We need to remove the thread from the suspension list and place it in the
                           expired list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (thread_ptr == thread_ptr -> tx_thread_suspended_next)
 8008e9a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008e9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008ea0:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8008ea4:	429a      	cmp	r2, r3
 8008ea6:	d103      	bne.n	8008eb0 <_tx_event_flags_set+0x2b4>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            suspended_list =  TX_NULL;
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008eae:	e018      	b.n	8008ee2 <_tx_event_flags_set+0x2e6>
                        {

                            /* At least one more thread is on the same expiration list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 8008eb0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008eb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008eb6:	657b      	str	r3, [r7, #84]	@ 0x54
                            previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 8008eb8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008ebc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ebe:	653b      	str	r3, [r7, #80]	@ 0x50
                            next_thread -> tx_thread_suspended_previous =  previous_thread;
 8008ec0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008ec2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008ec4:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =  next_thread;
 8008ec6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008ec8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008eca:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Update the list head pointer, if removing the head of the
                               list.  */
                            if (suspended_list == thread_ptr)
 8008ecc:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008ed0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008ed4:	429a      	cmp	r2, r3
 8008ed6:	d104      	bne.n	8008ee2 <_tx_event_flags_set+0x2e6>
                            {

                                /* Yes, head pointer needs to be updated.  */
                                suspended_list =  thread_ptr -> tx_thread_suspended_next;
 8008ed8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008edc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008ede:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                            }
                        }

                        /* Decrement the suspension count.  */
                        group_ptr -> tx_event_flags_group_suspended_count--;
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	695b      	ldr	r3, [r3, #20]
 8008ee6:	1e5a      	subs	r2, r3, #1
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	615a      	str	r2, [r3, #20]

                        /* Place this thread on the expired list.  */
                        if (satisfied_list == TX_NULL)
 8008eec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d10c      	bne.n	8008f0e <_tx_event_flags_set+0x312>
                        {

                            /* First thread on the satisfied list.  */
                            satisfied_list =  thread_ptr;
 8008ef4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008ef8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                            last_satisfied =  thread_ptr;
 8008efc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008f00:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

                            /* Setup initial next pointer.  */
                            thread_ptr -> tx_thread_suspended_next =  TX_NULL;
 8008f04:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008f08:	2200      	movs	r2, #0
 8008f0a:	671a      	str	r2, [r3, #112]	@ 0x70
 8008f0c:	e00c      	b.n	8008f28 <_tx_event_flags_set+0x32c>
                        {

                            /* Not the first thread on the satisfied list.  */

                            /* Link it up at the end.  */
                            last_satisfied -> tx_thread_suspended_next =  thread_ptr;
 8008f0e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008f12:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8008f16:	671a      	str	r2, [r3, #112]	@ 0x70
                            thread_ptr -> tx_thread_suspended_next =      TX_NULL;
 8008f18:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	671a      	str	r2, [r3, #112]	@ 0x70
                            last_satisfied =                              thread_ptr;
 8008f20:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008f24:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                        }
                    }

                    /* Copy next thread pointer to working thread ptr.  */
                    thread_ptr =  next_thread_ptr;
 8008f28:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008f2a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                    /* Decrement the suspension count.  */
                    suspended_count--;
 8008f2e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008f32:	3b01      	subs	r3, #1
 8008f34:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                } while (suspended_count != TX_NO_SUSPENSIONS);
 8008f38:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	f47f af38 	bne.w	8008db2 <_tx_event_flags_set+0x1b6>

                /* Setup the group's suspension list head again.  */
                group_ptr -> tx_event_flags_group_suspension_list =  suspended_list;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008f48:	611a      	str	r2, [r3, #16]

#ifndef TX_NOT_INTERRUPTABLE

                /* Determine if there is any delayed event clearing to perform.  */
                if (group_ptr -> tx_event_flags_group_delayed_clear != ((ULONG) 0))
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	6a1b      	ldr	r3, [r3, #32]
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d00a      	beq.n	8008f68 <_tx_event_flags_set+0x36c>
                {

                    /* Perform the delayed event clearing.  */
                    group_ptr -> tx_event_flags_group_current =
                        group_ptr -> tx_event_flags_group_current & ~(group_ptr -> tx_event_flags_group_delayed_clear);
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	689a      	ldr	r2, [r3, #8]
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	6a1b      	ldr	r3, [r3, #32]
 8008f5a:	43db      	mvns	r3, r3
 8008f5c:	401a      	ands	r2, r3
                    group_ptr -> tx_event_flags_group_current =
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	609a      	str	r2, [r3, #8]

                    /* Clear the delayed event flag clear value.  */
                    group_ptr -> tx_event_flags_group_delayed_clear =  ((ULONG) 0);
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	2200      	movs	r2, #0
 8008f66:	621a      	str	r2, [r3, #32]
 8008f68:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008f6c:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008f6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f70:	f383 8810 	msr	PRIMASK, r3
}
 8008f74:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Walk through the satisfied list, setup initial thread pointer. */
                thread_ptr =  satisfied_list;
 8008f76:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008f7a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                while(thread_ptr != TX_NULL)
 8008f7e:	e01f      	b.n	8008fc0 <_tx_event_flags_set+0x3c4>
                {

                    /* Get next pointer first.  */
                    next_thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 8008f80:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008f84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f86:	66fb      	str	r3, [r7, #108]	@ 0x6c
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008f88:	f3ef 8310 	mrs	r3, PRIMASK
 8008f8c:	623b      	str	r3, [r7, #32]
    return(posture);
 8008f8e:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8008f90:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8008f92:	b672      	cpsid	i
    return(int_posture);
 8008f94:	69fb      	ldr	r3, [r7, #28]

                    /* Disable interrupts.  */
                    TX_DISABLE
 8008f96:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                    /* Restore interrupts.  */
                    TX_RESTORE
#else

                    /* Disable preemption again.  */
                    _tx_thread_preempt_disable++;
 8008f9a:	4b13      	ldr	r3, [pc, #76]	@ (8008fe8 <_tx_event_flags_set+0x3ec>)
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	3301      	adds	r3, #1
 8008fa0:	4a11      	ldr	r2, [pc, #68]	@ (8008fe8 <_tx_event_flags_set+0x3ec>)
 8008fa2:	6013      	str	r3, [r2, #0]
 8008fa4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008fa8:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fac:	f383 8810 	msr	PRIMASK, r3
}
 8008fb0:	bf00      	nop

                    /* Restore interrupt posture.  */
                    TX_RESTORE

                    /* Resume the thread.  */
                    _tx_thread_system_resume(thread_ptr);
 8008fb2:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 8008fb6:	f001 fbdd 	bl	800a774 <_tx_thread_system_resume>
#endif

                    /* Move next thread to current.  */
                    thread_ptr =  next_thread_ptr;
 8008fba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008fbc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                while(thread_ptr != TX_NULL)
 8008fc0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d1db      	bne.n	8008f80 <_tx_event_flags_set+0x384>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008fc8:	f3ef 8310 	mrs	r3, PRIMASK
 8008fcc:	61bb      	str	r3, [r7, #24]
    return(posture);
 8008fce:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8008fd0:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8008fd2:	b672      	cpsid	i
    return(int_posture);
 8008fd4:	697b      	ldr	r3, [r7, #20]
                }

                /* Disable interrupts.  */
                TX_DISABLE
 8008fd6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                /* Release thread preemption disable.  */
                _tx_thread_preempt_disable--;
 8008fda:	4b03      	ldr	r3, [pc, #12]	@ (8008fe8 <_tx_event_flags_set+0x3ec>)
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	3b01      	subs	r3, #1
 8008fe0:	4a01      	ldr	r2, [pc, #4]	@ (8008fe8 <_tx_event_flags_set+0x3ec>)
 8008fe2:	6013      	str	r3, [r2, #0]
 8008fe4:	e009      	b.n	8008ffa <_tx_event_flags_set+0x3fe>
 8008fe6:	bf00      	nop
 8008fe8:	20002418 	.word	0x20002418
        }
        else
        {

            /* Determine if we need to set the reset search field.  */
            if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	695b      	ldr	r3, [r3, #20]
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d002      	beq.n	8008ffa <_tx_event_flags_set+0x3fe>
            {

                /* We interrupted a search of an event flag group suspension
                   list.  Make sure we reset the search.  */
                group_ptr -> tx_event_flags_group_reset_search =  TX_TRUE;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	2201      	movs	r2, #1
 8008ff8:	60da      	str	r2, [r3, #12]
 8008ffa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008ffe:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009000:	693b      	ldr	r3, [r7, #16]
 8009002:	f383 8810 	msr	PRIMASK, r3
}
 8009006:	bf00      	nop
            (events_set_notify)(group_ptr);
        }
#endif

        /* Determine if a check for preemption is necessary.  */
        if (preempt_check == TX_TRUE)
 8009008:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800900a:	2b01      	cmp	r3, #1
 800900c:	d101      	bne.n	8009012 <_tx_event_flags_set+0x416>
        {

            /* Yes, one or more threads were resumed, check for preemption.  */
            _tx_thread_system_preempt_check();
 800900e:	f001 fb77 	bl	800a700 <_tx_thread_system_preempt_check>
        }
    }

    /* Return completion status.  */
    return(TX_SUCCESS);
 8009012:	2300      	movs	r3, #0
}
 8009014:	4618      	mov	r0, r3
 8009016:	3798      	adds	r7, #152	@ 0x98
 8009018:	46bd      	mov	sp, r7
 800901a:	bd80      	pop	{r7, pc}

0800901c <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 800901c:	b580      	push	{r7, lr}
 800901e:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 8009020:	f001 fa66 	bl	800a4f0 <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 8009024:	f001 fe6e 	bl	800ad04 <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 8009028:	4b12      	ldr	r3, [pc, #72]	@ (8009074 <_tx_initialize_high_level+0x58>)
 800902a:	2200      	movs	r2, #0
 800902c:	601a      	str	r2, [r3, #0]
 800902e:	4b12      	ldr	r3, [pc, #72]	@ (8009078 <_tx_initialize_high_level+0x5c>)
 8009030:	2200      	movs	r2, #0
 8009032:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 8009034:	4b11      	ldr	r3, [pc, #68]	@ (800907c <_tx_initialize_high_level+0x60>)
 8009036:	2200      	movs	r2, #0
 8009038:	601a      	str	r2, [r3, #0]
 800903a:	4b11      	ldr	r3, [pc, #68]	@ (8009080 <_tx_initialize_high_level+0x64>)
 800903c:	2200      	movs	r2, #0
 800903e:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 8009040:	4b10      	ldr	r3, [pc, #64]	@ (8009084 <_tx_initialize_high_level+0x68>)
 8009042:	2200      	movs	r2, #0
 8009044:	601a      	str	r2, [r3, #0]
 8009046:	4b10      	ldr	r3, [pc, #64]	@ (8009088 <_tx_initialize_high_level+0x6c>)
 8009048:	2200      	movs	r2, #0
 800904a:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 800904c:	4b0f      	ldr	r3, [pc, #60]	@ (800908c <_tx_initialize_high_level+0x70>)
 800904e:	2200      	movs	r2, #0
 8009050:	601a      	str	r2, [r3, #0]
 8009052:	4b0f      	ldr	r3, [pc, #60]	@ (8009090 <_tx_initialize_high_level+0x74>)
 8009054:	2200      	movs	r2, #0
 8009056:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 8009058:	4b0e      	ldr	r3, [pc, #56]	@ (8009094 <_tx_initialize_high_level+0x78>)
 800905a:	2200      	movs	r2, #0
 800905c:	601a      	str	r2, [r3, #0]
 800905e:	4b0e      	ldr	r3, [pc, #56]	@ (8009098 <_tx_initialize_high_level+0x7c>)
 8009060:	2200      	movs	r2, #0
 8009062:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 8009064:	4b0d      	ldr	r3, [pc, #52]	@ (800909c <_tx_initialize_high_level+0x80>)
 8009066:	2200      	movs	r2, #0
 8009068:	601a      	str	r2, [r3, #0]
 800906a:	4b0d      	ldr	r3, [pc, #52]	@ (80090a0 <_tx_initialize_high_level+0x84>)
 800906c:	2200      	movs	r2, #0
 800906e:	601a      	str	r2, [r3, #0]
#endif
}
 8009070:	bf00      	nop
 8009072:	bd80      	pop	{r7, pc}
 8009074:	20002348 	.word	0x20002348
 8009078:	2000234c 	.word	0x2000234c
 800907c:	20002350 	.word	0x20002350
 8009080:	20002354 	.word	0x20002354
 8009084:	20002358 	.word	0x20002358
 8009088:	2000235c 	.word	0x2000235c
 800908c:	20002368 	.word	0x20002368
 8009090:	2000236c 	.word	0x2000236c
 8009094:	20002370 	.word	0x20002370
 8009098:	20002374 	.word	0x20002374
 800909c:	20002360 	.word	0x20002360
 80090a0:	20002364 	.word	0x20002364

080090a4 <_tx_initialize_kernel_enter>:
/*                                            initialization,             */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 80090a8:	4b10      	ldr	r3, [pc, #64]	@ (80090ec <_tx_initialize_kernel_enter+0x48>)
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	f113 3f0f 	cmn.w	r3, #252645135	@ 0xf0f0f0f
 80090b0:	d00c      	beq.n	80090cc <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 80090b2:	4b0e      	ldr	r3, [pc, #56]	@ (80090ec <_tx_initialize_kernel_enter+0x48>)
 80090b4:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 80090b8:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 80090ba:	f7f7 f8dd 	bl	8000278 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 80090be:	f7ff ffad 	bl	800901c <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 80090c2:	4b0b      	ldr	r3, [pc, #44]	@ (80090f0 <_tx_initialize_kernel_enter+0x4c>)
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	3301      	adds	r3, #1
 80090c8:	4a09      	ldr	r2, [pc, #36]	@ (80090f0 <_tx_initialize_kernel_enter+0x4c>)
 80090ca:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 80090cc:	4b07      	ldr	r3, [pc, #28]	@ (80090ec <_tx_initialize_kernel_enter+0x48>)
 80090ce:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 80090d2:	601a      	str	r2, [r3, #0]
    /* Optional random number generator initialization.  */
    TX_INITIALIZE_RANDOM_GENERATOR_INITIALIZATION

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 80090d4:	4b07      	ldr	r3, [pc, #28]	@ (80090f4 <_tx_initialize_kernel_enter+0x50>)
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	4618      	mov	r0, r3
 80090da:	f7f7 fbb1 	bl	8000840 <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 80090de:	4b03      	ldr	r3, [pc, #12]	@ (80090ec <_tx_initialize_kernel_enter+0x48>)
 80090e0:	2200      	movs	r2, #0
 80090e2:	601a      	str	r2, [r3, #0]
    /* Initialize Execution Profile Kit.  */
    _tx_execution_initialize();
#endif

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 80090e4:	f7f7 f904 	bl	80002f0 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 80090e8:	bf00      	nop
 80090ea:	bd80      	pop	{r7, pc}
 80090ec:	20000010 	.word	0x20000010
 80090f0:	20002418 	.word	0x20002418
 80090f4:	20002378 	.word	0x20002378

080090f8 <_tx_mutex_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 80090f8:	b580      	push	{r7, lr}
 80090fa:	b08e      	sub	sp, #56	@ 0x38
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	6078      	str	r0, [r7, #4]
 8009100:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009102:	f3ef 8310 	mrs	r3, PRIMASK
 8009106:	623b      	str	r3, [r7, #32]
    return(posture);
 8009108:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800910a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800910c:	b672      	cpsid	i
    return(int_posture);
 800910e:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the mutex.  */
    TX_DISABLE
 8009110:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_mutex_cleanup))
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009116:	4a33      	ldr	r2, [pc, #204]	@ (80091e4 <_tx_mutex_cleanup+0xec>)
 8009118:	4293      	cmp	r3, r2
 800911a:	d158      	bne.n	80091ce <_tx_mutex_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009122:	683a      	ldr	r2, [r7, #0]
 8009124:	429a      	cmp	r2, r3
 8009126:	d152      	bne.n	80091ce <_tx_mutex_cleanup+0xd6>
        {

            /* Setup pointer to mutex control block.  */
            mutex_ptr =  TX_VOID_TO_MUTEX_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800912c:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for NULL mutex pointer.  */
            if (mutex_ptr != TX_NULL)
 800912e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009130:	2b00      	cmp	r3, #0
 8009132:	d04c      	beq.n	80091ce <_tx_mutex_cleanup+0xd6>
            {

                /* Determine if the mutex ID is valid.  */
                if (mutex_ptr -> tx_mutex_id == TX_MUTEX_ID)
 8009134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	4a2b      	ldr	r2, [pc, #172]	@ (80091e8 <_tx_mutex_cleanup+0xf0>)
 800913a:	4293      	cmp	r3, r2
 800913c:	d147      	bne.n	80091ce <_tx_mutex_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 800913e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009140:	69db      	ldr	r3, [r3, #28]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d043      	beq.n	80091ce <_tx_mutex_cleanup+0xd6>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	2200      	movs	r2, #0
 800914a:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspension count.  */
                        mutex_ptr -> tx_mutex_suspended_count--;
 800914c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800914e:	69db      	ldr	r3, [r3, #28]
 8009150:	1e5a      	subs	r2, r3, #1
 8009152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009154:	61da      	str	r2, [r3, #28]

                        /* Pickup the suspended count.  */
                        suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 8009156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009158:	69db      	ldr	r3, [r3, #28]
 800915a:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800915c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800915e:	2b00      	cmp	r3, #0
 8009160:	d103      	bne.n	800916a <_tx_mutex_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 8009162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009164:	2200      	movs	r2, #0
 8009166:	619a      	str	r2, [r3, #24]
 8009168:	e013      	b.n	8009192 <_tx_mutex_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800916e:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009174:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 8009176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009178:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800917a:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800917c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800917e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009180:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (mutex_ptr -> tx_mutex_suspension_list == thread_ptr)
 8009182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009184:	699b      	ldr	r3, [r3, #24]
 8009186:	687a      	ldr	r2, [r7, #4]
 8009188:	429a      	cmp	r2, r3
 800918a:	d102      	bne.n	8009192 <_tx_mutex_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                mutex_ptr -> tx_mutex_suspension_list =         next_thread;
 800918c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800918e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009190:	619a      	str	r2, [r3, #24]
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_MUTEX_SUSP)
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009196:	2b0d      	cmp	r3, #13
 8009198:	d119      	bne.n	80091ce <_tx_mutex_cleanup+0xd6>
                            /* Increment the number of timeouts on this semaphore.  */
                            mutex_ptr -> tx_mutex_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NOT_AVAILABLE;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	221d      	movs	r2, #29
 800919e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 80091a2:	4b12      	ldr	r3, [pc, #72]	@ (80091ec <_tx_mutex_cleanup+0xf4>)
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	3301      	adds	r3, #1
 80091a8:	4a10      	ldr	r2, [pc, #64]	@ (80091ec <_tx_mutex_cleanup+0xf4>)
 80091aa:	6013      	str	r3, [r2, #0]
 80091ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091ae:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80091b0:	693b      	ldr	r3, [r7, #16]
 80091b2:	f383 8810 	msr	PRIMASK, r3
}
 80091b6:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 80091b8:	6878      	ldr	r0, [r7, #4]
 80091ba:	f001 fadb 	bl	800a774 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80091be:	f3ef 8310 	mrs	r3, PRIMASK
 80091c2:	61bb      	str	r3, [r7, #24]
    return(posture);
 80091c4:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 80091c6:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 80091c8:	b672      	cpsid	i
    return(int_posture);
 80091ca:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 80091cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80091ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091d0:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	f383 8810 	msr	PRIMASK, r3
}
 80091d8:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 80091da:	bf00      	nop
 80091dc:	3738      	adds	r7, #56	@ 0x38
 80091de:	46bd      	mov	sp, r7
 80091e0:	bd80      	pop	{r7, pc}
 80091e2:	bf00      	nop
 80091e4:	080090f9 	.word	0x080090f9
 80091e8:	4d555445 	.word	0x4d555445
 80091ec:	20002418 	.word	0x20002418

080091f0 <_tx_mutex_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option)
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b092      	sub	sp, #72	@ 0x48
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
 80091f8:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80091fa:	f3ef 8310 	mrs	r3, PRIMASK
 80091fe:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 8009200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 8009202:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009204:	b672      	cpsid	i
    return(int_posture);
 8009206:	6a3b      	ldr	r3, [r7, #32]
TX_THREAD       *previous_thread;
UINT            status;


    /* Disable interrupts to get an instance from the mutex.  */
    TX_DISABLE
 8009208:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Log this kernel call.  */
    TX_EL_MUTEX_GET_INSERT

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800920a:	4b7a      	ldr	r3, [pc, #488]	@ (80093f4 <_tx_mutex_get+0x204>)
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Determine if this mutex is available.  */
    if (mutex_ptr -> tx_mutex_ownership_count == ((UINT) 0))
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	689b      	ldr	r3, [r3, #8]
 8009214:	2b00      	cmp	r3, #0
 8009216:	d144      	bne.n	80092a2 <_tx_mutex_get+0xb2>
    {

        /* Set the ownership count to 1.  */
        mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	2201      	movs	r2, #1
 800921c:	609a      	str	r2, [r3, #8]

        /* Remember that the calling thread owns the mutex.  */
        mutex_ptr -> tx_mutex_owner =  thread_ptr;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009222:	60da      	str	r2, [r3, #12]

        /* Determine if the thread pointer is valid.  */
        if (thread_ptr != TX_NULL)
 8009224:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009226:	2b00      	cmp	r3, #0
 8009228:	d032      	beq.n	8009290 <_tx_mutex_get+0xa0>
        {

            /* Determine if priority inheritance is required.  */
            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	691b      	ldr	r3, [r3, #16]
 800922e:	2b01      	cmp	r3, #1
 8009230:	d106      	bne.n	8009240 <_tx_mutex_get+0x50>
            {

                /* Remember the current priority of thread.  */
                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 8009232:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009234:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	615a      	str	r2, [r3, #20]

                /* Setup the highest priority waiting thread.  */
                mutex_ptr -> tx_mutex_highest_priority_waiting =  ((UINT) TX_MAX_PRIORITIES);
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	2220      	movs	r2, #32
 800923e:	629a      	str	r2, [r3, #40]	@ 0x28
            }

            /* Pickup next mutex pointer, which is the head of the list.  */
            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 8009240:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009242:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009246:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
            if (next_mutex != TX_NULL)
 8009248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800924a:	2b00      	cmp	r3, #0
 800924c:	d00f      	beq.n	800926e <_tx_mutex_get+0x7e>
            {

                /* Non-empty list. Link up the mutex.  */

                /* Pickup the next and previous mutex pointer.  */
                previous_mutex =  next_mutex -> tx_mutex_owned_previous;
 800924e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009252:	62bb      	str	r3, [r7, #40]	@ 0x28

                /* Place the owned mutex in the list.  */
                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 8009254:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009256:	687a      	ldr	r2, [r7, #4]
 8009258:	631a      	str	r2, [r3, #48]	@ 0x30
                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 800925a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800925c:	687a      	ldr	r2, [r7, #4]
 800925e:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Setup this mutex's next and previous created links.  */
                mutex_ptr -> tx_mutex_owned_previous =  previous_mutex;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009264:	631a      	str	r2, [r3, #48]	@ 0x30
                mutex_ptr -> tx_mutex_owned_next =      next_mutex;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800926a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800926c:	e009      	b.n	8009282 <_tx_mutex_get+0x92>
            }
            else
            {

                /* The owned mutex list is empty.  Add mutex to empty list.  */
                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 800926e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009270:	687a      	ldr	r2, [r7, #4]
 8009272:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	687a      	ldr	r2, [r7, #4]
 800927a:	62da      	str	r2, [r3, #44]	@ 0x2c
                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	687a      	ldr	r2, [r7, #4]
 8009280:	631a      	str	r2, [r3, #48]	@ 0x30
            }

            /* Increment the number of mutexes owned counter.  */
            thread_ptr -> tx_thread_owned_mutex_count++;
 8009282:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009284:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009288:	1c5a      	adds	r2, r3, #1
 800928a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800928c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 8009290:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009292:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009294:	69fb      	ldr	r3, [r7, #28]
 8009296:	f383 8810 	msr	PRIMASK, r3
}
 800929a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success.  */
        status =  TX_SUCCESS;
 800929c:	2300      	movs	r3, #0
 800929e:	647b      	str	r3, [r7, #68]	@ 0x44
 80092a0:	e0a2      	b.n	80093e8 <_tx_mutex_get+0x1f8>
    }

    /* Otherwise, see if the owning thread is trying to obtain the same mutex.  */
    else if (mutex_ptr -> tx_mutex_owner == thread_ptr)
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	68db      	ldr	r3, [r3, #12]
 80092a6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80092a8:	429a      	cmp	r2, r3
 80092aa:	d10d      	bne.n	80092c8 <_tx_mutex_get+0xd8>
    {

        /* The owning thread is requesting the mutex again, just
           increment the ownership count.  */
        mutex_ptr -> tx_mutex_ownership_count++;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	689b      	ldr	r3, [r3, #8]
 80092b0:	1c5a      	adds	r2, r3, #1
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	609a      	str	r2, [r3, #8]
 80092b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80092b8:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80092ba:	69bb      	ldr	r3, [r7, #24]
 80092bc:	f383 8810 	msr	PRIMASK, r3
}
 80092c0:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success.  */
        status =  TX_SUCCESS;
 80092c2:	2300      	movs	r3, #0
 80092c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80092c6:	e08f      	b.n	80093e8 <_tx_mutex_get+0x1f8>
    }
    else
    {

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 80092c8:	683b      	ldr	r3, [r7, #0]
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	f000 8084 	beq.w	80093d8 <_tx_mutex_get+0x1e8>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 80092d0:	4b49      	ldr	r3, [pc, #292]	@ (80093f8 <_tx_mutex_get+0x208>)
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d008      	beq.n	80092ea <_tx_mutex_get+0xfa>
 80092d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80092da:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80092dc:	697b      	ldr	r3, [r7, #20]
 80092de:	f383 8810 	msr	PRIMASK, r3
}
 80092e2:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NOT_AVAILABLE;
 80092e4:	231d      	movs	r3, #29
 80092e6:	647b      	str	r3, [r7, #68]	@ 0x44
 80092e8:	e07e      	b.n	80093e8 <_tx_mutex_get+0x1f8>
            {

                /* Prepare for suspension of this thread.  */

                /* Pickup the mutex owner.  */
                mutex_owner =  mutex_ptr -> tx_mutex_owner;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	68db      	ldr	r3, [r3, #12]
 80092ee:	63bb      	str	r3, [r7, #56]	@ 0x38
#endif
                }
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_mutex_cleanup);
 80092f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092f2:	4a42      	ldr	r2, [pc, #264]	@ (80093fc <_tx_mutex_get+0x20c>)
 80092f4:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Setup cleanup information, i.e. this mutex control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) mutex_ptr;
 80092f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092f8:	687a      	ldr	r2, [r7, #4]
 80092fa:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 80092fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092fe:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009302:	1c5a      	adds	r2, r3, #1
 8009304:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009306:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

                /* Setup suspension list.  */
                if (mutex_ptr -> tx_mutex_suspended_count == TX_NO_SUSPENSIONS)
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	69db      	ldr	r3, [r3, #28]
 800930e:	2b00      	cmp	r3, #0
 8009310:	d109      	bne.n	8009326 <_tx_mutex_get+0x136>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    mutex_ptr -> tx_mutex_suspension_list =         thread_ptr;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009316:	619a      	str	r2, [r3, #24]
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 8009318:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800931a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800931c:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 800931e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009320:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009322:	675a      	str	r2, [r3, #116]	@ 0x74
 8009324:	e011      	b.n	800934a <_tx_mutex_get+0x15a>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   mutex_ptr -> tx_mutex_suspension_list;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	699b      	ldr	r3, [r3, #24]
 800932a:	637b      	str	r3, [r7, #52]	@ 0x34
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 800932c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800932e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009330:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8009332:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009334:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009336:	633b      	str	r3, [r7, #48]	@ 0x30
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8009338:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800933a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800933c:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800933e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009340:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009342:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8009344:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009346:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009348:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Increment the suspension count.  */
                mutex_ptr -> tx_mutex_suspended_count++;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	69db      	ldr	r3, [r3, #28]
 800934e:	1c5a      	adds	r2, r3, #1
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	61da      	str	r2, [r3, #28]

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =    TX_MUTEX_SUSP;
 8009354:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009356:	220d      	movs	r2, #13
 8009358:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800935a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800935c:	2201      	movs	r2, #1
 800935e:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8009360:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009362:	683a      	ldr	r2, [r7, #0]
 8009364:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 8009366:	4b24      	ldr	r3, [pc, #144]	@ (80093f8 <_tx_mutex_get+0x208>)
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	3301      	adds	r3, #1
 800936c:	4a22      	ldr	r2, [pc, #136]	@ (80093f8 <_tx_mutex_get+0x208>)
 800936e:	6013      	str	r3, [r2, #0]
 8009370:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009372:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009374:	693b      	ldr	r3, [r7, #16]
 8009376:	f383 8810 	msr	PRIMASK, r3
}
 800937a:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if we need to raise the priority of the thread
                   owning the mutex.  */
                if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	691b      	ldr	r3, [r3, #16]
 8009380:	2b01      	cmp	r3, #1
 8009382:	d121      	bne.n	80093c8 <_tx_mutex_get+0x1d8>
                {

                    /* Determine if this is the highest priority to raise for this mutex.  */
                    if (mutex_ptr -> tx_mutex_highest_priority_waiting > thread_ptr -> tx_thread_priority)
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009388:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800938a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800938c:	429a      	cmp	r2, r3
 800938e:	d903      	bls.n	8009398 <_tx_mutex_get+0x1a8>
                    {

                        /* Remember this priority.  */
                        mutex_ptr -> tx_mutex_highest_priority_waiting =  thread_ptr -> tx_thread_priority;
 8009390:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009392:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	629a      	str	r2, [r3, #40]	@ 0x28
                    }

                    /* Determine if we have to update inherit priority level of the mutex owner.  */
                    if (thread_ptr -> tx_thread_priority < mutex_owner -> tx_thread_inherit_priority)
 8009398:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800939a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800939c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800939e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80093a2:	429a      	cmp	r2, r3
 80093a4:	d204      	bcs.n	80093b0 <_tx_mutex_get+0x1c0>
                    {

                        /* Remember the new priority inheritance priority.  */
                        mutex_owner -> tx_thread_inherit_priority =  thread_ptr -> tx_thread_priority;
 80093a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093ac:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
                    }

                    /* Priority inheritance is requested, check to see if the thread that owns the mutex is lower priority.  */
                    if (mutex_owner -> tx_thread_priority > thread_ptr -> tx_thread_priority)
 80093b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093b8:	429a      	cmp	r2, r3
 80093ba:	d905      	bls.n	80093c8 <_tx_mutex_get+0x1d8>
                    {

                        /* Yes, raise the suspended, owning thread's priority to that
                           of the current thread.  */
                        _tx_mutex_priority_change(mutex_owner, thread_ptr -> tx_thread_priority);
 80093bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093c0:	4619      	mov	r1, r3
 80093c2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80093c4:	f000 f8ce 	bl	8009564 <_tx_mutex_priority_change>
#endif
                    }
                }

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 80093c8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80093ca:	f001 fad3 	bl	800a974 <_tx_thread_system_suspend>
#endif
                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 80093ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80093d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80093d6:	e007      	b.n	80093e8 <_tx_mutex_get+0x1f8>
 80093d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80093da:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	f383 8810 	msr	PRIMASK, r3
}
 80093e2:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NOT_AVAILABLE;
 80093e4:	231d      	movs	r3, #29
 80093e6:	647b      	str	r3, [r7, #68]	@ 0x44
        }
    }

    /* Return completion status.  */
    return(status);
 80093e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 80093ea:	4618      	mov	r0, r3
 80093ec:	3748      	adds	r7, #72	@ 0x48
 80093ee:	46bd      	mov	sp, r7
 80093f0:	bd80      	pop	{r7, pc}
 80093f2:	bf00      	nop
 80093f4:	20002380 	.word	0x20002380
 80093f8:	20002418 	.word	0x20002418
 80093fc:	080090f9 	.word	0x080090f9

08009400 <_tx_mutex_prioritize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_prioritize(TX_MUTEX *mutex_ptr)
{
 8009400:	b580      	push	{r7, lr}
 8009402:	b092      	sub	sp, #72	@ 0x48
 8009404:	af00      	add	r7, sp, #0
 8009406:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009408:	f3ef 8310 	mrs	r3, PRIMASK
 800940c:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800940e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 8009410:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009412:	b672      	cpsid	i
    return(int_posture);
 8009414:	6a3b      	ldr	r3, [r7, #32]
UINT            status;
#endif


    /* Disable interrupts.  */
    TX_DISABLE
 8009416:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Log this kernel call.  */
    TX_EL_MUTEX_PRIORITIZE_INSERT

    /* Pickup the suspended count.  */
    suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	69db      	ldr	r3, [r3, #28]
 800941c:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if there are fewer than 2 suspended threads.  */
    if (suspended_count < ((UINT) 2))
 800941e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009420:	2b01      	cmp	r3, #1
 8009422:	d805      	bhi.n	8009430 <_tx_mutex_prioritize+0x30>
 8009424:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009426:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009428:	69fb      	ldr	r3, [r7, #28]
 800942a:	f383 8810 	msr	PRIMASK, r3
}
 800942e:	e092      	b.n	8009556 <_tx_mutex_prioritize+0x156>
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Determine if there how many threads are suspended on this mutex.  */
    else if (suspended_count == ((UINT) 2))
 8009430:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009432:	2b02      	cmp	r3, #2
 8009434:	d114      	bne.n	8009460 <_tx_mutex_prioritize+0x60>
    {

        /* Pickup the head pointer and the next pointer.  */
        head_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	699b      	ldr	r3, [r3, #24]
 800943a:	63bb      	str	r3, [r7, #56]	@ 0x38
        next_thread =  head_ptr -> tx_thread_suspended_next;
 800943c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800943e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009440:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Determine if the next suspended thread has a higher priority.  */
        if ((next_thread -> tx_thread_priority) < (head_ptr -> tx_thread_priority))
 8009442:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009444:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009446:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800944a:	429a      	cmp	r2, r3
 800944c:	d202      	bcs.n	8009454 <_tx_mutex_prioritize+0x54>
        {

            /* Yes, move the list head to the next thread.  */
            mutex_ptr -> tx_mutex_suspension_list =  next_thread;
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009452:	619a      	str	r2, [r3, #24]
 8009454:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009456:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009458:	69bb      	ldr	r3, [r7, #24]
 800945a:	f383 8810 	msr	PRIMASK, r3
}
 800945e:	e07a      	b.n	8009556 <_tx_mutex_prioritize+0x156>
    }
    else
    {

        /* Remember the suspension count and head pointer.  */
        head_ptr =   mutex_ptr -> tx_mutex_suspension_list;
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	699b      	ldr	r3, [r3, #24]
 8009464:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Default the highest priority thread to the thread at the front of the list.  */
        priority_thread_ptr =  head_ptr;
 8009466:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009468:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Setup search pointer.  */
        thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 800946a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800946c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800946e:	643b      	str	r3, [r7, #64]	@ 0x40

        /* Disable preemption.  */
        _tx_thread_preempt_disable++;
 8009470:	4b3b      	ldr	r3, [pc, #236]	@ (8009560 <_tx_mutex_prioritize+0x160>)
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	3301      	adds	r3, #1
 8009476:	4a3a      	ldr	r2, [pc, #232]	@ (8009560 <_tx_mutex_prioritize+0x160>)
 8009478:	6013      	str	r3, [r2, #0]

        /* Set the list changed flag to false.  */
        list_changed =  TX_FALSE;
 800947a:	2300      	movs	r3, #0
 800947c:	633b      	str	r3, [r7, #48]	@ 0x30
        /* Search through the list to find the highest priority thread.  */
        do
        {

            /* Is the current thread higher priority?  */
            if (thread_ptr -> tx_thread_priority < priority_thread_ptr -> tx_thread_priority)
 800947e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009480:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009482:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009486:	429a      	cmp	r2, r3
 8009488:	d201      	bcs.n	800948e <_tx_mutex_prioritize+0x8e>
            {

                /* Yes, remember that this thread is the highest priority.  */
                priority_thread_ptr =  thread_ptr;
 800948a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800948c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800948e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009490:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	f383 8810 	msr	PRIMASK, r3
}
 8009498:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800949a:	f3ef 8310 	mrs	r3, PRIMASK
 800949e:	617b      	str	r3, [r7, #20]
    return(posture);
 80094a0:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 80094a2:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 80094a4:	b672      	cpsid	i
    return(int_posture);
 80094a6:	693b      	ldr	r3, [r7, #16]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 80094a8:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if any changes to the list have occurred while
               interrupts were enabled.  */

            /* Is the list head the same?  */
            if (head_ptr != mutex_ptr -> tx_mutex_suspension_list)
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	699b      	ldr	r3, [r3, #24]
 80094ae:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80094b0:	429a      	cmp	r2, r3
 80094b2:	d002      	beq.n	80094ba <_tx_mutex_prioritize+0xba>
            {

                /* The list head has changed, set the list changed flag.  */
                list_changed =  TX_TRUE;
 80094b4:	2301      	movs	r3, #1
 80094b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80094b8:	e006      	b.n	80094c8 <_tx_mutex_prioritize+0xc8>
            }
            else
            {

                /* Is the suspended count the same?  */
                if (suspended_count != mutex_ptr -> tx_mutex_suspended_count)
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	69db      	ldr	r3, [r3, #28]
 80094be:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80094c0:	429a      	cmp	r2, r3
 80094c2:	d001      	beq.n	80094c8 <_tx_mutex_prioritize+0xc8>
                {

                    /* The list head has changed, set the list changed flag.  */
                    list_changed =  TX_TRUE;
 80094c4:	2301      	movs	r3, #1
 80094c6:	633b      	str	r3, [r7, #48]	@ 0x30
                }
            }

            /* Determine if the list has changed.  */
            if (list_changed == TX_FALSE)
 80094c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d103      	bne.n	80094d6 <_tx_mutex_prioritize+0xd6>
            {

                /* Move the thread pointer to the next thread.  */
                thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 80094ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094d2:	643b      	str	r3, [r7, #64]	@ 0x40
 80094d4:	e00c      	b.n	80094f0 <_tx_mutex_prioritize+0xf0>
            }
            else
            {

                /* Remember the suspension count and head pointer.  */
                head_ptr =   mutex_ptr -> tx_mutex_suspension_list;
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	699b      	ldr	r3, [r3, #24]
 80094da:	63bb      	str	r3, [r7, #56]	@ 0x38
                suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	69db      	ldr	r3, [r3, #28]
 80094e0:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Default the highest priority thread to the thread at the front of the list.  */
                priority_thread_ptr =  head_ptr;
 80094e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094e4:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* Setup search pointer.  */
                thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 80094e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094ea:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Reset the list changed flag.  */
                list_changed =  TX_FALSE;
 80094ec:	2300      	movs	r3, #0
 80094ee:	633b      	str	r3, [r7, #48]	@ 0x30
            }

        } while (thread_ptr != head_ptr);
 80094f0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80094f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094f4:	429a      	cmp	r2, r3
 80094f6:	d1c2      	bne.n	800947e <_tx_mutex_prioritize+0x7e>

        /* Release preemption.  */
        _tx_thread_preempt_disable--;
 80094f8:	4b19      	ldr	r3, [pc, #100]	@ (8009560 <_tx_mutex_prioritize+0x160>)
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	3b01      	subs	r3, #1
 80094fe:	4a18      	ldr	r2, [pc, #96]	@ (8009560 <_tx_mutex_prioritize+0x160>)
 8009500:	6013      	str	r3, [r2, #0]

        /* Now determine if the highest priority thread is at the front
           of the list.  */
        if (priority_thread_ptr != head_ptr)
 8009502:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009504:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009506:	429a      	cmp	r2, r3
 8009508:	d01d      	beq.n	8009546 <_tx_mutex_prioritize+0x146>
            /* No, we need to move the highest priority suspended thread to the
               front of the list.  */

            /* First, remove the highest priority thread by updating the
               adjacent suspended threads.  */
            next_thread =                                  priority_thread_ptr -> tx_thread_suspended_next;
 800950a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800950c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800950e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            previous_thread =                              priority_thread_ptr -> tx_thread_suspended_previous;
 8009510:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009512:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009514:	62bb      	str	r3, [r7, #40]	@ 0x28
            next_thread -> tx_thread_suspended_previous =  previous_thread;
 8009516:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009518:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800951a:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =  next_thread;
 800951c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800951e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009520:	671a      	str	r2, [r3, #112]	@ 0x70

            /* Now, link the highest priority thread at the front of the list.  */
            previous_thread =                                      head_ptr -> tx_thread_suspended_previous;
 8009522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009524:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009526:	62bb      	str	r3, [r7, #40]	@ 0x28
            priority_thread_ptr -> tx_thread_suspended_next =      head_ptr;
 8009528:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800952a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800952c:	671a      	str	r2, [r3, #112]	@ 0x70
            priority_thread_ptr -> tx_thread_suspended_previous =  previous_thread;
 800952e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009530:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009532:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =          priority_thread_ptr;
 8009534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009536:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009538:	671a      	str	r2, [r3, #112]	@ 0x70
            head_ptr -> tx_thread_suspended_previous =             priority_thread_ptr;
 800953a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800953c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800953e:	675a      	str	r2, [r3, #116]	@ 0x74

            /* Move the list head pointer to the highest priority suspended thread.  */
            mutex_ptr -> tx_mutex_suspension_list =  priority_thread_ptr;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009544:	619a      	str	r2, [r3, #24]
 8009546:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009548:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800954a:	68bb      	ldr	r3, [r7, #8]
 800954c:	f383 8810 	msr	PRIMASK, r3
}
 8009550:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8009552:	f001 f8d5 	bl	800a700 <_tx_thread_system_preempt_check>
    /* Return completion status.  */
    return(status);
#else

    /* Return successful completion.  */
    return(TX_SUCCESS);
 8009556:	2300      	movs	r3, #0
#endif
}
 8009558:	4618      	mov	r0, r3
 800955a:	3748      	adds	r7, #72	@ 0x48
 800955c:	46bd      	mov	sp, r7
 800955e:	bd80      	pop	{r7, pc}
 8009560:	20002418 	.word	0x20002418

08009564 <_tx_mutex_priority_change>:
/*                                            priority rather than next,  */
/*                                            resulting in version 6.1.6  */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_priority_change(TX_THREAD *thread_ptr, UINT new_priority)
{
 8009564:	b580      	push	{r7, lr}
 8009566:	b090      	sub	sp, #64	@ 0x40
 8009568:	af00      	add	r7, sp, #0
 800956a:	6078      	str	r0, [r7, #4]
 800956c:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800956e:	f3ef 8310 	mrs	r3, PRIMASK
 8009572:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8009574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8009576:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8009578:	b672      	cpsid	i
    return(int_posture);
 800957a:	6abb      	ldr	r3, [r7, #40]	@ 0x28


#ifndef TX_NOT_INTERRUPTABLE

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 800957c:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif

    /* Determine if this thread is currently ready.  */
    if (thread_ptr -> tx_thread_state != TX_READY)
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009582:	2b00      	cmp	r3, #0
 8009584:	d017      	beq.n	80095b6 <_tx_mutex_priority_change+0x52>
    {

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	683a      	ldr	r2, [r7, #0]
 800958a:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Determine how to setup the thread's preemption-threshold.  */
        if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority)
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009592:	683a      	ldr	r2, [r7, #0]
 8009594:	429a      	cmp	r2, r3
 8009596:	d905      	bls.n	80095a4 <_tx_mutex_priority_change+0x40>
        {

            /* Change thread preemption-threshold to the user's preemption-threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80095a2:	e002      	b.n	80095aa <_tx_mutex_priority_change+0x46>
        }
        else
        {

            /* Change the thread preemption-threshold to the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	683a      	ldr	r2, [r7, #0]
 80095a8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80095aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095ac:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80095ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095b0:	f383 8810 	msr	PRIMASK, r3
}
 80095b4:	e089      	b.n	80096ca <_tx_mutex_priority_change+0x166>
    }
    else
    {

        /* Pickup the next thread to execute.  */
        execute_ptr =  _tx_thread_execute_ptr;
 80095b6:	4b47      	ldr	r3, [pc, #284]	@ (80096d4 <_tx_mutex_priority_change+0x170>)
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Save the original priority.  */
        original_priority =  thread_ptr -> tx_thread_priority;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095c0:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
#else

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable =  _tx_thread_preempt_disable + ((UINT) 2);
 80095c2:	4b45      	ldr	r3, [pc, #276]	@ (80096d8 <_tx_mutex_priority_change+0x174>)
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	3302      	adds	r3, #2
 80095c8:	4a43      	ldr	r2, [pc, #268]	@ (80096d8 <_tx_mutex_priority_change+0x174>)
 80095ca:	6013      	str	r3, [r2, #0]

        /* Set the state to priority change.  */
        thread_ptr -> tx_thread_state =    TX_PRIORITY_CHANGE;
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	220e      	movs	r2, #14
 80095d0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the suspending flag. */
        thread_ptr -> tx_thread_suspending =  TX_TRUE;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	2201      	movs	r2, #1
 80095d6:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Setup the timeout period.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	2200      	movs	r2, #0
 80095dc:	64da      	str	r2, [r3, #76]	@ 0x4c
 80095de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095e0:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80095e2:	69bb      	ldr	r3, [r7, #24]
 80095e4:	f383 8810 	msr	PRIMASK, r3
}
 80095e8:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* The thread is ready and must first be removed from the list.  Call the
           system suspend function to accomplish this.  */
        _tx_thread_system_suspend(thread_ptr);
 80095ea:	6878      	ldr	r0, [r7, #4]
 80095ec:	f001 f9c2 	bl	800a974 <_tx_thread_system_suspend>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80095f0:	f3ef 8310 	mrs	r3, PRIMASK
 80095f4:	623b      	str	r3, [r7, #32]
    return(posture);
 80095f6:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 80095f8:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 80095fa:	b672      	cpsid	i
    return(int_posture);
 80095fc:	69fb      	ldr	r3, [r7, #28]

        /* Disable interrupts.  */
        TX_DISABLE
 80095fe:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* At this point, the preempt disable flag is still set, so we still have
           protection against all preemption.  */

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	683a      	ldr	r2, [r7, #0]
 8009604:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Determine how to setup the thread's preemption-threshold.  */
        if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority)
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800960c:	683a      	ldr	r2, [r7, #0]
 800960e:	429a      	cmp	r2, r3
 8009610:	d905      	bls.n	800961e <_tx_mutex_priority_change+0xba>
        {

            /* Change thread preemption-threshold to the user's preemption-threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800961c:	e002      	b.n	8009624 <_tx_mutex_priority_change+0xc0>
        }
        else
        {

            /* Change the thread preemption-threshold to the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	683a      	ldr	r2, [r7, #0]
 8009622:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009624:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009626:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	f383 8810 	msr	PRIMASK, r3
}
 800962e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume the thread with the new priority.  */
        _tx_thread_system_resume(thread_ptr);
 8009630:	6878      	ldr	r0, [r7, #4]
 8009632:	f001 f89f 	bl	800a774 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009636:	f3ef 8310 	mrs	r3, PRIMASK
 800963a:	617b      	str	r3, [r7, #20]
    return(posture);
 800963c:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800963e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009640:	b672      	cpsid	i
    return(int_posture);
 8009642:	693b      	ldr	r3, [r7, #16]
        TX_MUTEX_PRIORITY_CHANGE_EXTENSION

#ifndef TX_NOT_INTERRUPTABLE

        /* Disable interrupts.  */
        TX_DISABLE
 8009644:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif

        /* Pickup the next thread to execute.  */
        next_execute_ptr =  _tx_thread_execute_ptr;
 8009646:	4b23      	ldr	r3, [pc, #140]	@ (80096d4 <_tx_mutex_priority_change+0x170>)
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Determine if this thread is not the next thread to execute.  */
        if (thread_ptr != next_execute_ptr)
 800964c:	687a      	ldr	r2, [r7, #4]
 800964e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009650:	429a      	cmp	r2, r3
 8009652:	d034      	beq.n	80096be <_tx_mutex_priority_change+0x15a>
        {

            /* Make sure the thread is still ready.  */
            if (thread_ptr -> tx_thread_state == TX_READY)
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009658:	2b00      	cmp	r3, #0
 800965a:	d130      	bne.n	80096be <_tx_mutex_priority_change+0x15a>
            {

                /* Now check and see if this thread has an equal or higher priority.  */
                if (thread_ptr -> tx_thread_priority <= next_execute_ptr -> tx_thread_priority)
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009662:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009664:	429a      	cmp	r2, r3
 8009666:	d811      	bhi.n	800968c <_tx_mutex_priority_change+0x128>
                {

                    /* Now determine if this thread was the previously executing thread.  */
                    if (thread_ptr == execute_ptr)
 8009668:	687a      	ldr	r2, [r7, #4]
 800966a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800966c:	429a      	cmp	r2, r3
 800966e:	d126      	bne.n	80096be <_tx_mutex_priority_change+0x15a>

                        /* Yes, this thread was previously executing before we temporarily suspended and resumed
                           it in order to change the priority. A lower or same priority thread cannot be the next thread
                           to execute in this case since this thread really didn't suspend.  Simply reset the execute
                           pointer to this thread.  */
                        _tx_thread_execute_ptr =  thread_ptr;
 8009670:	4a18      	ldr	r2, [pc, #96]	@ (80096d4 <_tx_mutex_priority_change+0x170>)
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	6013      	str	r3, [r2, #0]

                        /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                        if (original_priority < new_priority)
 8009676:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009678:	683b      	ldr	r3, [r7, #0]
 800967a:	429a      	cmp	r2, r3
 800967c:	d21f      	bcs.n	80096be <_tx_mutex_priority_change+0x15a>
                        {

                            /* Ensure that this thread is placed at the front of the priority list.  */
                            _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009682:	4916      	ldr	r1, [pc, #88]	@ (80096dc <_tx_mutex_priority_change+0x178>)
 8009684:	687a      	ldr	r2, [r7, #4]
 8009686:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800968a:	e018      	b.n	80096be <_tx_mutex_priority_change+0x15a>
                }
                else
                {

                    /* Now determine if this thread's preemption-threshold needs to be enforced.  */
                    if (thread_ptr -> tx_thread_preempt_threshold < thread_ptr -> tx_thread_priority)
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009694:	429a      	cmp	r2, r3
 8009696:	d212      	bcs.n	80096be <_tx_mutex_priority_change+0x15a>
                    {

                        /* Yes, preemption-threshold is in force for this thread. */

                        /* Compare the next thread to execute thread's priority against the thread's preemption-threshold.  */
                        if (thread_ptr -> tx_thread_preempt_threshold <= next_execute_ptr -> tx_thread_priority)
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800969c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800969e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096a0:	429a      	cmp	r2, r3
 80096a2:	d80c      	bhi.n	80096be <_tx_mutex_priority_change+0x15a>
                        {

                            /* We must swap execute pointers to enforce the preemption-threshold of a thread coming out of
                               priority inheritance.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 80096a4:	4a0b      	ldr	r2, [pc, #44]	@ (80096d4 <_tx_mutex_priority_change+0x170>)
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	6013      	str	r3, [r2, #0]

                            /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                            if (original_priority < new_priority)
 80096aa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80096ac:	683b      	ldr	r3, [r7, #0]
 80096ae:	429a      	cmp	r2, r3
 80096b0:	d205      	bcs.n	80096be <_tx_mutex_priority_change+0x15a>
                            {

                                /* Ensure that this thread is placed at the front of the priority list.  */
                                _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096b6:	4909      	ldr	r1, [pc, #36]	@ (80096dc <_tx_mutex_priority_change+0x178>)
 80096b8:	687a      	ldr	r2, [r7, #4]
 80096ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80096be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096c0:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80096c2:	68bb      	ldr	r3, [r7, #8]
 80096c4:	f383 8810 	msr	PRIMASK, r3
}
 80096c8:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 80096ca:	bf00      	nop
 80096cc:	3740      	adds	r7, #64	@ 0x40
 80096ce:	46bd      	mov	sp, r7
 80096d0:	bd80      	pop	{r7, pc}
 80096d2:	bf00      	nop
 80096d4:	20002384 	.word	0x20002384
 80096d8:	20002418 	.word	0x20002418
 80096dc:	20002398 	.word	0x20002398

080096e0 <_tx_mutex_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_put(TX_MUTEX *mutex_ptr)
{
 80096e0:	b580      	push	{r7, lr}
 80096e2:	b0a6      	sub	sp, #152	@ 0x98
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	6078      	str	r0, [r7, #4]
TX_THREAD       *suspended_thread;
UINT            inheritance_priority;


    /* Setup status to indicate the processing is not complete.  */
    status =  TX_NOT_DONE;
 80096e8:	2320      	movs	r3, #32
 80096ea:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80096ee:	f3ef 8310 	mrs	r3, PRIMASK
 80096f2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    return(posture);
 80096f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
    int_posture = __get_interrupt_posture();
 80096f6:	65bb      	str	r3, [r7, #88]	@ 0x58
    __asm__ volatile ("CPSID i" : : : "memory");
 80096f8:	b672      	cpsid	i
    return(int_posture);
 80096fa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58

    /* Disable interrupts to put an instance back to the mutex.  */
    TX_DISABLE
 80096fc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    /* Log this kernel call.  */
    TX_EL_MUTEX_PUT_INSERT

    /* Determine if this mutex is owned.  */
    if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	689b      	ldr	r3, [r3, #8]
 8009704:	2b00      	cmp	r3, #0
 8009706:	f000 81ff 	beq.w	8009b08 <_tx_mutex_put+0x428>
    {

        /* Pickup the owning thread pointer.  */
        thread_ptr =  mutex_ptr -> tx_mutex_owner;
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	68db      	ldr	r3, [r3, #12]
 800970e:	67fb      	str	r3, [r7, #124]	@ 0x7c

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 8009710:	4ba3      	ldr	r3, [pc, #652]	@ (80099a0 <_tx_mutex_put+0x2c0>)
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	67bb      	str	r3, [r7, #120]	@ 0x78

        /* Check to see if the mutex is owned by the calling thread.  */
        if (mutex_ptr -> tx_mutex_owner != current_thread)
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	68db      	ldr	r3, [r3, #12]
 800971a:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800971c:	429a      	cmp	r2, r3
 800971e:	d00d      	beq.n	800973c <_tx_mutex_put+0x5c>
        {

            /* Determine if the preempt disable flag is set, indicating that
               the caller is not the application but from ThreadX. In such
               cases, the thread mutex owner does not need to match.  */
            if (_tx_thread_preempt_disable == ((UINT) 0))
 8009720:	4ba0      	ldr	r3, [pc, #640]	@ (80099a4 <_tx_mutex_put+0x2c4>)
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	2b00      	cmp	r3, #0
 8009726:	d109      	bne.n	800973c <_tx_mutex_put+0x5c>
 8009728:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800972c:	657b      	str	r3, [r7, #84]	@ 0x54
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800972e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009730:	f383 8810 	msr	PRIMASK, r3
}
 8009734:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Caller does not own the mutex.  */
                status =  TX_NOT_OWNED;
 8009736:	231e      	movs	r3, #30
 8009738:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
            }
        }

        /* Determine if we should continue.  */
        if (status == TX_NOT_DONE)
 800973c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009740:	2b20      	cmp	r3, #32
 8009742:	f040 81eb 	bne.w	8009b1c <_tx_mutex_put+0x43c>
        {

            /* Decrement the mutex ownership count.  */
            mutex_ptr -> tx_mutex_ownership_count--;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	689b      	ldr	r3, [r3, #8]
 800974a:	1e5a      	subs	r2, r3, #1
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	609a      	str	r2, [r3, #8]

            /* Determine if the mutex is still owned by the current thread.  */
            if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	689b      	ldr	r3, [r3, #8]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d00a      	beq.n	800976e <_tx_mutex_put+0x8e>
 8009758:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800975c:	653b      	str	r3, [r7, #80]	@ 0x50
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800975e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009760:	f383 8810 	msr	PRIMASK, r3
}
 8009764:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Mutex is still owned, just return successful status.  */
                status =  TX_SUCCESS;
 8009766:	2300      	movs	r3, #0
 8009768:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800976c:	e1d6      	b.n	8009b1c <_tx_mutex_put+0x43c>
            }
            else
            {

                /* Check for a NULL thread pointer, which can only happen during initialization.   */
                if (thread_ptr == TX_NULL)
 800976e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009770:	2b00      	cmp	r3, #0
 8009772:	d10a      	bne.n	800978a <_tx_mutex_put+0xaa>
 8009774:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009778:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800977a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800977c:	f383 8810 	msr	PRIMASK, r3
}
 8009780:	bf00      	nop

                    /* Restore interrupts.  */
                    TX_RESTORE

                    /* Mutex is now available, return successful status.  */
                    status =  TX_SUCCESS;
 8009782:	2300      	movs	r3, #0
 8009784:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009788:	e1c8      	b.n	8009b1c <_tx_mutex_put+0x43c>
                    /* The mutex is now available.   */

                    /* Remove this mutex from the owned mutex list.  */

                    /* Decrement the ownership count.  */
                    thread_ptr -> tx_thread_owned_mutex_count--;
 800978a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800978c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009790:	1e5a      	subs	r2, r3, #1
 8009792:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009794:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

                    /* Determine if this mutex was the only one on the list.  */
                    if (thread_ptr -> tx_thread_owned_mutex_count == ((UINT) 0))
 8009798:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800979a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d104      	bne.n	80097ac <_tx_mutex_put+0xcc>
                    {

                        /* Yes, the list is empty.  Simply set the head pointer to NULL.  */
                        thread_ptr -> tx_thread_owned_mutex_list =  TX_NULL;
 80097a2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80097a4:	2200      	movs	r2, #0
 80097a6:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 80097aa:	e019      	b.n	80097e0 <_tx_mutex_put+0x100>
                    {

                        /* No, there are more mutexes on the list.  */

                        /* Link-up the neighbors.  */
                        next_mutex =                             mutex_ptr -> tx_mutex_owned_next;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                        previous_mutex =                         mutex_ptr -> tx_mutex_owned_previous;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097b8:	677b      	str	r3, [r7, #116]	@ 0x74
                        next_mutex -> tx_mutex_owned_previous =  previous_mutex;
 80097ba:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80097be:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80097c0:	631a      	str	r2, [r3, #48]	@ 0x30
                        previous_mutex -> tx_mutex_owned_next =  next_mutex;
 80097c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80097c4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80097c8:	62da      	str	r2, [r3, #44]	@ 0x2c

                        /* See if we have to update the created list head pointer.  */
                        if (thread_ptr -> tx_thread_owned_mutex_list == mutex_ptr)
 80097ca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80097cc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80097d0:	687a      	ldr	r2, [r7, #4]
 80097d2:	429a      	cmp	r2, r3
 80097d4:	d104      	bne.n	80097e0 <_tx_mutex_put+0x100>
                        {

                            /* Yes, move the head pointer to the next link. */
                            thread_ptr -> tx_thread_owned_mutex_list =  next_mutex;
 80097d6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80097d8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80097dc:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                        }
                    }

                    /* Determine if the simple, non-suspension, non-priority inheritance case is present.  */
                    if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	699b      	ldr	r3, [r3, #24]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d110      	bne.n	800980a <_tx_mutex_put+0x12a>
                    {

                        /* Is this a priority inheritance mutex?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_FALSE)
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	691b      	ldr	r3, [r3, #16]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d10c      	bne.n	800980a <_tx_mutex_put+0x12a>
                        {

                            /* Yes, we are done - set the mutex owner to NULL.   */
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	2200      	movs	r2, #0
 80097f4:	60da      	str	r2, [r3, #12]
 80097f6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80097fa:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80097fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80097fe:	f383 8810 	msr	PRIMASK, r3
}
 8009802:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Mutex is now available, return successful status.  */
                            status =  TX_SUCCESS;
 8009804:	2300      	movs	r3, #0
 8009806:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                        }
                    }

                    /* Determine if the processing is complete.  */
                    if (status == TX_NOT_DONE)
 800980a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800980e:	2b20      	cmp	r3, #32
 8009810:	f040 8184 	bne.w	8009b1c <_tx_mutex_put+0x43c>
                    {

                        /* Initialize original owner and thread priority.  */
                        old_owner =      TX_NULL;
 8009814:	2300      	movs	r3, #0
 8009816:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                        old_priority =   thread_ptr -> tx_thread_user_priority;
 800981a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800981c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009820:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

                        /* Does this mutex support priority inheritance?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	691b      	ldr	r3, [r3, #16]
 8009828:	2b01      	cmp	r3, #1
 800982a:	d155      	bne.n	80098d8 <_tx_mutex_put+0x1f8>
                        {

#ifndef TX_NOT_INTERRUPTABLE

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800982c:	4b5d      	ldr	r3, [pc, #372]	@ (80099a4 <_tx_mutex_put+0x2c4>)
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	3301      	adds	r3, #1
 8009832:	4a5c      	ldr	r2, [pc, #368]	@ (80099a4 <_tx_mutex_put+0x2c4>)
 8009834:	6013      	str	r3, [r2, #0]
 8009836:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800983a:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800983c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800983e:	f383 8810 	msr	PRIMASK, r3
}
 8009842:	bf00      	nop
                            /* Restore interrupts.  */
                            TX_RESTORE
#endif

                            /* Default the inheritance priority to disabled.  */
                            inheritance_priority =  ((UINT) TX_MAX_PRIORITIES);
 8009844:	2320      	movs	r3, #32
 8009846:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                            /* Search the owned mutexes for this thread to determine the highest priority for this
                               former mutex owner to return to.  */
                            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 800984a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800984c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009850:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                            while (next_mutex != TX_NULL)
 8009854:	e01f      	b.n	8009896 <_tx_mutex_put+0x1b6>
                            {

                                /* Does this mutex support priority inheritance?  */
                                if (next_mutex -> tx_mutex_inherit == TX_TRUE)
 8009856:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800985a:	691b      	ldr	r3, [r3, #16]
 800985c:	2b01      	cmp	r3, #1
 800985e:	d10b      	bne.n	8009878 <_tx_mutex_put+0x198>
                                {

                                    /* Determine if highest priority field of the mutex is higher than the priority to
                                       restore.  */
                                    if (next_mutex -> tx_mutex_highest_priority_waiting < inheritance_priority)
 8009860:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009864:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009866:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800986a:	429a      	cmp	r2, r3
 800986c:	d904      	bls.n	8009878 <_tx_mutex_put+0x198>
                                    {

                                        /* Use this priority to return releasing thread to.  */
                                        inheritance_priority =   next_mutex -> tx_mutex_highest_priority_waiting;
 800986e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009872:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009874:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                                    }
                                }

                                /* Move mutex pointer to the next mutex in the list.  */
                                next_mutex =  next_mutex -> tx_mutex_owned_next;
 8009878:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800987c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800987e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

                                /* Are we at the end of the list?  */
                                if (next_mutex == thread_ptr -> tx_thread_owned_mutex_list)
 8009882:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009884:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009888:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800988c:	429a      	cmp	r2, r3
 800988e:	d102      	bne.n	8009896 <_tx_mutex_put+0x1b6>
                                {

                                    /* Yes, set the next mutex to NULL.  */
                                    next_mutex =  TX_NULL;
 8009890:	2300      	movs	r3, #0
 8009892:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                            while (next_mutex != TX_NULL)
 8009896:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800989a:	2b00      	cmp	r3, #0
 800989c:	d1db      	bne.n	8009856 <_tx_mutex_put+0x176>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800989e:	f3ef 8310 	mrs	r3, PRIMASK
 80098a2:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 80098a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 80098a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 80098a8:	b672      	cpsid	i
    return(int_posture);
 80098aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
                            }

#ifndef TX_NOT_INTERRUPTABLE

                            /* Disable interrupts.  */
                            TX_DISABLE
 80098ac:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                            /* Undo the temporarily preemption disable.  */
                            _tx_thread_preempt_disable--;
 80098b0:	4b3c      	ldr	r3, [pc, #240]	@ (80099a4 <_tx_mutex_put+0x2c4>)
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	3b01      	subs	r3, #1
 80098b6:	4a3b      	ldr	r2, [pc, #236]	@ (80099a4 <_tx_mutex_put+0x2c4>)
 80098b8:	6013      	str	r3, [r2, #0]
#endif

                            /* Set the inherit priority to that of the highest priority thread waiting on the mutex.  */
                            thread_ptr -> tx_thread_inherit_priority =  inheritance_priority;
 80098ba:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80098bc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80098c0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

                            /* Determine if the inheritance priority is less than the default old priority.  */
                            if (inheritance_priority < old_priority)
 80098c4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80098c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80098cc:	429a      	cmp	r2, r3
 80098ce:	d203      	bcs.n	80098d8 <_tx_mutex_put+0x1f8>
                            {

                                /* Yes, update the old priority.  */
                                old_priority =  inheritance_priority;
 80098d0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80098d4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                            }
                        }

                        /* Determine if priority inheritance is in effect and there are one or more
                           threads suspended on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspended_count > ((UINT) 1))
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	69db      	ldr	r3, [r3, #28]
 80098dc:	2b01      	cmp	r3, #1
 80098de:	d920      	bls.n	8009922 <_tx_mutex_put+0x242>
                        {

                            /* Is priority inheritance in effect?  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	691b      	ldr	r3, [r3, #16]
 80098e4:	2b01      	cmp	r3, #1
 80098e6:	d11c      	bne.n	8009922 <_tx_mutex_put+0x242>
                                   at the front of the suspension list.  */

#ifndef TX_NOT_INTERRUPTABLE

                                /* Temporarily disable preemption.  */
                                _tx_thread_preempt_disable++;
 80098e8:	4b2e      	ldr	r3, [pc, #184]	@ (80099a4 <_tx_mutex_put+0x2c4>)
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	3301      	adds	r3, #1
 80098ee:	4a2d      	ldr	r2, [pc, #180]	@ (80099a4 <_tx_mutex_put+0x2c4>)
 80098f0:	6013      	str	r3, [r2, #0]
 80098f2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80098f6:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80098f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098fa:	f383 8810 	msr	PRIMASK, r3
}
 80098fe:	bf00      	nop
                                do
                                {
                                    status =  _tx_mutex_prioritize(mutex_ptr);
                                } while (status != TX_SUCCESS);
#else
                                _tx_mutex_prioritize(mutex_ptr);
 8009900:	6878      	ldr	r0, [r7, #4]
 8009902:	f7ff fd7d 	bl	8009400 <_tx_mutex_prioritize>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009906:	f3ef 8310 	mrs	r3, PRIMASK
 800990a:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 800990c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 800990e:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 8009910:	b672      	cpsid	i
    return(int_posture);
 8009912:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
                                TX_MUTEX_PUT_EXTENSION_1

#ifndef TX_NOT_INTERRUPTABLE

                                /* Disable interrupts.  */
                                TX_DISABLE
 8009914:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                                /* Back off the preemption disable.  */
                                _tx_thread_preempt_disable--;
 8009918:	4b22      	ldr	r3, [pc, #136]	@ (80099a4 <_tx_mutex_put+0x2c4>)
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	3b01      	subs	r3, #1
 800991e:	4a21      	ldr	r2, [pc, #132]	@ (80099a4 <_tx_mutex_put+0x2c4>)
 8009920:	6013      	str	r3, [r2, #0]
#endif
                            }
                        }

                        /* Now determine if there are any threads still waiting on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	699b      	ldr	r3, [r3, #24]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d13e      	bne.n	80099a8 <_tx_mutex_put+0x2c8>
                            /* No, there are no longer any threads waiting on the mutex.  */

#ifndef TX_NOT_INTERRUPTABLE

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800992a:	4b1e      	ldr	r3, [pc, #120]	@ (80099a4 <_tx_mutex_put+0x2c4>)
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	3301      	adds	r3, #1
 8009930:	4a1c      	ldr	r2, [pc, #112]	@ (80099a4 <_tx_mutex_put+0x2c4>)
 8009932:	6013      	str	r3, [r2, #0]
 8009934:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009938:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800993a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800993c:	f383 8810 	msr	PRIMASK, r3
}
 8009940:	bf00      	nop
                            /* Mutex is not owned, but it is possible that a thread that
                               caused a priority inheritance to occur is no longer waiting
                               on the mutex.  */

                            /* Setup the highest priority waiting thread.  */
                            mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	2220      	movs	r2, #32
 8009946:	629a      	str	r2, [r3, #40]	@ 0x28

                            /* Determine if we need to restore priority.  */
                            if ((mutex_ptr -> tx_mutex_owner) -> tx_thread_priority != old_priority)
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	68db      	ldr	r3, [r3, #12]
 800994c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800994e:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8009952:	429a      	cmp	r2, r3
 8009954:	d006      	beq.n	8009964 <_tx_mutex_put+0x284>
                            {

                                /* Yes, restore the priority of thread.  */
                                _tx_mutex_priority_change(mutex_ptr -> tx_mutex_owner, old_priority);
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	68db      	ldr	r3, [r3, #12]
 800995a:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 800995e:	4618      	mov	r0, r3
 8009960:	f7ff fe00 	bl	8009564 <_tx_mutex_priority_change>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009964:	f3ef 8310 	mrs	r3, PRIMASK
 8009968:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800996a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800996c:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800996e:	b672      	cpsid	i
    return(int_posture);
 8009970:	6a3b      	ldr	r3, [r7, #32]
                            }

#ifndef TX_NOT_INTERRUPTABLE

                            /* Disable interrupts again.  */
                            TX_DISABLE
 8009972:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                            /* Back off the preemption disable.  */
                            _tx_thread_preempt_disable--;
 8009976:	4b0b      	ldr	r3, [pc, #44]	@ (80099a4 <_tx_mutex_put+0x2c4>)
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	3b01      	subs	r3, #1
 800997c:	4a09      	ldr	r2, [pc, #36]	@ (80099a4 <_tx_mutex_put+0x2c4>)
 800997e:	6013      	str	r3, [r2, #0]
#endif

                            /* Set the mutex owner to NULL.  */
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	2200      	movs	r2, #0
 8009984:	60da      	str	r2, [r3, #12]
 8009986:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800998a:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800998c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800998e:	f383 8810 	msr	PRIMASK, r3
}
 8009992:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Check for preemption.  */
                            _tx_thread_system_preempt_check();
 8009994:	f000 feb4 	bl	800a700 <_tx_thread_system_preempt_check>

                            /* Set status to success.  */
                            status =  TX_SUCCESS;
 8009998:	2300      	movs	r3, #0
 800999a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800999e:	e0bd      	b.n	8009b1c <_tx_mutex_put+0x43c>
 80099a0:	20002380 	.word	0x20002380
 80099a4:	20002418 	.word	0x20002418
                        }
                        else
                        {

                            /* Pickup the thread at the front of the suspension list.  */
                            thread_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	699b      	ldr	r3, [r3, #24]
 80099ac:	67fb      	str	r3, [r7, #124]	@ 0x7c

                            /* Save the previous ownership information, if inheritance is
                               in effect.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	691b      	ldr	r3, [r3, #16]
 80099b2:	2b01      	cmp	r3, #1
 80099b4:	d10a      	bne.n	80099cc <_tx_mutex_put+0x2ec>
                            {

                                /* Remember the old mutex owner.  */
                                old_owner =  mutex_ptr -> tx_mutex_owner;
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	68db      	ldr	r3, [r3, #12]
 80099ba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                                /* Setup owner thread priority information.  */
                                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 80099be:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80099c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	615a      	str	r2, [r3, #20]

                                /* Setup the highest priority waiting thread.  */
                                mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	2220      	movs	r2, #32
 80099ca:	629a      	str	r2, [r3, #40]	@ 0x28
                            }

                            /* Determine how many mutexes are owned by this thread.  */
                            owned_count =  thread_ptr -> tx_thread_owned_mutex_count;
 80099cc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80099ce:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80099d2:	673b      	str	r3, [r7, #112]	@ 0x70

                            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
                            if (owned_count == ((UINT) 0))
 80099d4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d10a      	bne.n	80099f0 <_tx_mutex_put+0x310>
                            {

                                /* The owned mutex list is empty.  Add mutex to empty list.  */
                                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 80099da:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80099dc:	687a      	ldr	r2, [r7, #4]
 80099de:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	687a      	ldr	r2, [r7, #4]
 80099e6:	62da      	str	r2, [r3, #44]	@ 0x2c
                                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	687a      	ldr	r2, [r7, #4]
 80099ec:	631a      	str	r2, [r3, #48]	@ 0x30
 80099ee:	e016      	b.n	8009a1e <_tx_mutex_put+0x33e>
                            {

                                /* Non-empty list. Link up the mutex.  */

                                /* Pickup tail pointer.  */
                                next_mutex =                            thread_ptr -> tx_thread_owned_mutex_list;
 80099f0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80099f2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80099f6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                                previous_mutex =                        next_mutex -> tx_mutex_owned_previous;
 80099fa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80099fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a00:	677b      	str	r3, [r7, #116]	@ 0x74

                                /* Place the owned mutex in the list.  */
                                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 8009a02:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009a06:	687a      	ldr	r2, [r7, #4]
 8009a08:	631a      	str	r2, [r3, #48]	@ 0x30
                                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 8009a0a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009a0c:	687a      	ldr	r2, [r7, #4]
 8009a0e:	62da      	str	r2, [r3, #44]	@ 0x2c

                                /* Setup this mutex's next and previous created links.  */
                                mutex_ptr -> tx_mutex_owned_previous =   previous_mutex;
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8009a14:	631a      	str	r2, [r3, #48]	@ 0x30
                                mutex_ptr -> tx_mutex_owned_next =       next_mutex;
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009a1c:	62da      	str	r2, [r3, #44]	@ 0x2c
                            }

                            /* Increment the number of mutexes owned counter.  */
                            thread_ptr -> tx_thread_owned_mutex_count =  owned_count + ((UINT) 1);
 8009a1e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009a20:	1c5a      	adds	r2, r3, #1
 8009a22:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009a24:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

                            /* Mark the Mutex as owned and fill in the corresponding information.  */
                            mutex_ptr -> tx_mutex_ownership_count =  (UINT) 1;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	2201      	movs	r2, #1
 8009a2c:	609a      	str	r2, [r3, #8]
                            mutex_ptr -> tx_mutex_owner =            thread_ptr;
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009a32:	60da      	str	r2, [r3, #12]

                            /* Remove the suspended thread from the list.  */

                            /* Decrement the suspension count.  */
                            mutex_ptr -> tx_mutex_suspended_count--;
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	69db      	ldr	r3, [r3, #28]
 8009a38:	1e5a      	subs	r2, r3, #1
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	61da      	str	r2, [r3, #28]

                            /* Pickup the suspended count.  */
                            suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	69db      	ldr	r3, [r3, #28]
 8009a42:	66fb      	str	r3, [r7, #108]	@ 0x6c

                            /* See if this is the only suspended thread on the list.  */
                            if (suspended_count == TX_NO_SUSPENSIONS)
 8009a44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d103      	bne.n	8009a52 <_tx_mutex_put+0x372>
                            {

                                /* Yes, the only suspended thread.  */

                                /* Update the head pointer.  */
                                mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	619a      	str	r2, [r3, #24]
 8009a50:	e00e      	b.n	8009a70 <_tx_mutex_put+0x390>
                            {

                                /* At least one more thread is on the same expiration list.  */

                                /* Update the list head pointer.  */
                                next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 8009a52:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009a54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a56:	66bb      	str	r3, [r7, #104]	@ 0x68
                                mutex_ptr -> tx_mutex_suspension_list =        next_thread;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009a5c:	619a      	str	r2, [r3, #24]

                                /* Update the links of the adjacent threads.  */
                                previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 8009a5e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009a60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009a62:	667b      	str	r3, [r7, #100]	@ 0x64
                                next_thread -> tx_thread_suspended_previous =  previous_thread;
 8009a64:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009a66:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009a68:	675a      	str	r2, [r3, #116]	@ 0x74
                                previous_thread -> tx_thread_suspended_next =  next_thread;
 8009a6a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009a6c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009a6e:	671a      	str	r2, [r3, #112]	@ 0x70
                            }

                            /* Prepare for resumption of the first thread.  */

                            /* Clear cleanup routine to avoid timeout.  */
                            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8009a70:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009a72:	2200      	movs	r2, #0
 8009a74:	669a      	str	r2, [r3, #104]	@ 0x68

                            /* Put return status into the thread control block.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8009a76:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009a78:	2200      	movs	r2, #0
 8009a7a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Restore interrupts.  */
                            TX_RESTORE
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8009a7e:	4b2a      	ldr	r3, [pc, #168]	@ (8009b28 <_tx_mutex_put+0x448>)
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	3301      	adds	r3, #1
 8009a84:	4a28      	ldr	r2, [pc, #160]	@ (8009b28 <_tx_mutex_put+0x448>)
 8009a86:	6013      	str	r3, [r2, #0]
 8009a88:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009a8c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009a8e:	69fb      	ldr	r3, [r7, #28]
 8009a90:	f383 8810 	msr	PRIMASK, r3
}
 8009a94:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Determine if priority inheritance is enabled for this mutex.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	691b      	ldr	r3, [r3, #16]
 8009a9a:	2b01      	cmp	r3, #1
 8009a9c:	d12d      	bne.n	8009afa <_tx_mutex_put+0x41a>
                            {

                                /* Yes, priority inheritance is requested.  */

                                /* Determine if there are any more threads still suspended on the mutex.  */
                                if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	69db      	ldr	r3, [r3, #28]
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d01c      	beq.n	8009ae0 <_tx_mutex_put+0x400>
                                    do
                                    {
                                        status =  _tx_mutex_prioritize(mutex_ptr);
                                    } while (status != TX_SUCCESS);
#else
                                    _tx_mutex_prioritize(mutex_ptr);
 8009aa6:	6878      	ldr	r0, [r7, #4]
 8009aa8:	f7ff fcaa 	bl	8009400 <_tx_mutex_prioritize>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009aac:	f3ef 8310 	mrs	r3, PRIMASK
 8009ab0:	61bb      	str	r3, [r7, #24]
    return(posture);
 8009ab2:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8009ab4:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009ab6:	b672      	cpsid	i
    return(int_posture);
 8009ab8:	697b      	ldr	r3, [r7, #20]

                                    /* Optional processing extension.  */
                                    TX_MUTEX_PUT_EXTENSION_2

                                    /* Disable interrupts.  */
                                    TX_DISABLE
 8009aba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                                    /* Determine if there still are threads suspended for this mutex.  */
                                    suspended_thread =  mutex_ptr -> tx_mutex_suspension_list;
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	699b      	ldr	r3, [r3, #24]
 8009ac2:	663b      	str	r3, [r7, #96]	@ 0x60
                                    if (suspended_thread != TX_NULL)
 8009ac4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d003      	beq.n	8009ad2 <_tx_mutex_put+0x3f2>
                                    {

                                        /* Setup the highest priority thread waiting on this mutex.  */
                                        mutex_ptr -> tx_mutex_highest_priority_waiting =  suspended_thread -> tx_thread_priority;
 8009aca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009acc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	629a      	str	r2, [r3, #40]	@ 0x28
 8009ad2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009ad6:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009ad8:	693b      	ldr	r3, [r7, #16]
 8009ada:	f383 8810 	msr	PRIMASK, r3
}
 8009ade:	bf00      	nop

                                /* Restore previous priority needs to be restored after priority
                                   inheritance.  */

                                /* Is the priority different?  */
                                if (old_owner -> tx_thread_priority != old_priority)
 8009ae0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ae6:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8009aea:	429a      	cmp	r2, r3
 8009aec:	d005      	beq.n	8009afa <_tx_mutex_put+0x41a>
                                {

                                    /* Restore the priority of thread.  */
                                    _tx_mutex_priority_change(old_owner, old_priority);
 8009aee:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 8009af2:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 8009af6:	f7ff fd35 	bl	8009564 <_tx_mutex_priority_change>
                                }
                            }

                            /* Resume thread.  */
                            _tx_thread_system_resume(thread_ptr);
 8009afa:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8009afc:	f000 fe3a 	bl	800a774 <_tx_thread_system_resume>
#endif

                            /* Return a successful status.  */
                            status =  TX_SUCCESS;
 8009b00:	2300      	movs	r3, #0
 8009b02:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009b06:	e009      	b.n	8009b1c <_tx_mutex_put+0x43c>
 8009b08:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009b0c:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	f383 8810 	msr	PRIMASK, r3
}
 8009b14:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Caller does not own the mutex.  */
        status =  TX_NOT_OWNED;
 8009b16:	231e      	movs	r3, #30
 8009b18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    }

    /* Return the completion status.  */
    return(status);
 8009b1c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
}
 8009b20:	4618      	mov	r0, r3
 8009b22:	3798      	adds	r7, #152	@ 0x98
 8009b24:	46bd      	mov	sp, r7
 8009b26:	bd80      	pop	{r7, pc}
 8009b28:	20002418 	.word	0x20002418

08009b2c <_tx_queue_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_queue_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	b08e      	sub	sp, #56	@ 0x38
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
 8009b34:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009b36:	f3ef 8310 	mrs	r3, PRIMASK
 8009b3a:	623b      	str	r3, [r7, #32]
    return(posture);
 8009b3c:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8009b3e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009b40:	b672      	cpsid	i
    return(int_posture);
 8009b42:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the queue.  */
    TX_DISABLE
 8009b44:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_queue_cleanup))
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009b4a:	4a37      	ldr	r2, [pc, #220]	@ (8009c28 <_tx_queue_cleanup+0xfc>)
 8009b4c:	4293      	cmp	r3, r2
 8009b4e:	d161      	bne.n	8009c14 <_tx_queue_cleanup+0xe8>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009b56:	683a      	ldr	r2, [r7, #0]
 8009b58:	429a      	cmp	r2, r3
 8009b5a:	d15b      	bne.n	8009c14 <_tx_queue_cleanup+0xe8>
        {

            /* Setup pointer to queue control block.  */
            queue_ptr =  TX_VOID_TO_QUEUE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b60:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for NULL queue pointer.  */
            if (queue_ptr != TX_NULL)
 8009b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d055      	beq.n	8009c14 <_tx_queue_cleanup+0xe8>
            {

                /* Is the queue ID valid?  */
                if (queue_ptr -> tx_queue_id == TX_QUEUE_ID)
 8009b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	4a2f      	ldr	r2, [pc, #188]	@ (8009c2c <_tx_queue_cleanup+0x100>)
 8009b6e:	4293      	cmp	r3, r2
 8009b70:	d150      	bne.n	8009c14 <_tx_queue_cleanup+0xe8>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (queue_ptr -> tx_queue_suspended_count != TX_NO_SUSPENSIONS)
 8009b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d04c      	beq.n	8009c14 <_tx_queue_cleanup+0xe8>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspended count.  */
                        queue_ptr -> tx_queue_suspended_count--;
 8009b80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b84:	1e5a      	subs	r2, r3, #1
 8009b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b88:	62da      	str	r2, [r3, #44]	@ 0x2c

                        /* Pickup the suspended count.  */
                        suspended_count =  queue_ptr -> tx_queue_suspended_count;
 8009b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b8e:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 8009b90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d103      	bne.n	8009b9e <_tx_queue_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 8009b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b98:	2200      	movs	r2, #0
 8009b9a:	629a      	str	r2, [r3, #40]	@ 0x28
 8009b9c:	e013      	b.n	8009bc6 <_tx_queue_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009ba2:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009ba8:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 8009baa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009bae:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 8009bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bb2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009bb4:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (queue_ptr -> tx_queue_suspension_list == thread_ptr)
 8009bb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bba:	687a      	ldr	r2, [r7, #4]
 8009bbc:	429a      	cmp	r2, r3
 8009bbe:	d102      	bne.n	8009bc6 <_tx_queue_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                queue_ptr -> tx_queue_suspension_list =         next_thread;
 8009bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bc2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009bc4:	629a      	str	r2, [r3, #40]	@ 0x28
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_QUEUE_SUSP)
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009bca:	2b05      	cmp	r3, #5
 8009bcc:	d122      	bne.n	8009c14 <_tx_queue_cleanup+0xe8>
                            /* Increment the number of timeouts on this queue.  */
                            queue_ptr -> tx_queue_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES)
 8009bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bd0:	691b      	ldr	r3, [r3, #16]
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d004      	beq.n	8009be0 <_tx_queue_cleanup+0xb4>
                            {

                                /* Queue full timeout!  */
                                thread_ptr -> tx_thread_suspend_status =  TX_QUEUE_FULL;
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	220b      	movs	r2, #11
 8009bda:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8009bde:	e003      	b.n	8009be8 <_tx_queue_cleanup+0xbc>
                            }
                            else
                            {

                                /* Queue empty timeout!  */
                                thread_ptr -> tx_thread_suspend_status =  TX_QUEUE_EMPTY;
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	220a      	movs	r2, #10
 8009be4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8009be8:	4b11      	ldr	r3, [pc, #68]	@ (8009c30 <_tx_queue_cleanup+0x104>)
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	3301      	adds	r3, #1
 8009bee:	4a10      	ldr	r2, [pc, #64]	@ (8009c30 <_tx_queue_cleanup+0x104>)
 8009bf0:	6013      	str	r3, [r2, #0]
 8009bf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009bf4:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009bf6:	693b      	ldr	r3, [r7, #16]
 8009bf8:	f383 8810 	msr	PRIMASK, r3
}
 8009bfc:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 8009bfe:	6878      	ldr	r0, [r7, #4]
 8009c00:	f000 fdb8 	bl	800a774 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009c04:	f3ef 8310 	mrs	r3, PRIMASK
 8009c08:	61bb      	str	r3, [r7, #24]
    return(posture);
 8009c0a:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8009c0c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009c0e:	b672      	cpsid	i
    return(int_posture);
 8009c10:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 8009c12:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c16:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	f383 8810 	msr	PRIMASK, r3
}
 8009c1e:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8009c20:	bf00      	nop
 8009c22:	3738      	adds	r7, #56	@ 0x38
 8009c24:	46bd      	mov	sp, r7
 8009c26:	bd80      	pop	{r7, pc}
 8009c28:	08009b2d 	.word	0x08009b2d
 8009c2c:	51554555 	.word	0x51554555
 8009c30:	20002418 	.word	0x20002418

08009c34 <_tx_queue_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size,
                        VOID *queue_start, ULONG queue_size)
{
 8009c34:	b580      	push	{r7, lr}
 8009c36:	b08c      	sub	sp, #48	@ 0x30
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	60f8      	str	r0, [r7, #12]
 8009c3c:	60b9      	str	r1, [r7, #8]
 8009c3e:	607a      	str	r2, [r7, #4]
 8009c40:	603b      	str	r3, [r7, #0]
TX_QUEUE        *next_queue;
TX_QUEUE        *previous_queue;


    /* Initialize queue control block to all zeros.  */
    TX_MEMSET(queue_ptr, 0, (sizeof(TX_QUEUE)));
 8009c42:	2238      	movs	r2, #56	@ 0x38
 8009c44:	2100      	movs	r1, #0
 8009c46:	68f8      	ldr	r0, [r7, #12]
 8009c48:	f001 ff12 	bl	800ba70 <memset>

    /* Setup the basic queue fields.  */
    queue_ptr -> tx_queue_name =             name_ptr;
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	68ba      	ldr	r2, [r7, #8]
 8009c50:	605a      	str	r2, [r3, #4]

    /* Save the message size in the control block.  */
    queue_ptr -> tx_queue_message_size =  message_size;
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	687a      	ldr	r2, [r7, #4]
 8009c56:	609a      	str	r2, [r3, #8]

    /* Determine how many messages will fit in the queue area and the number
       of ULONGs used.  */
    capacity =    (UINT) (queue_size / ((ULONG) (((ULONG) message_size) * (sizeof(ULONG)))));
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	009b      	lsls	r3, r3, #2
 8009c5c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009c5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    used_words =  capacity * message_size;
 8009c64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c66:	687a      	ldr	r2, [r7, #4]
 8009c68:	fb02 f303 	mul.w	r3, r2, r3
 8009c6c:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Save the starting address and calculate the ending address of
       the queue.  Note that the ending address is really one past the
       end!  */
    queue_ptr -> tx_queue_start =  TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	683a      	ldr	r2, [r7, #0]
 8009c72:	619a      	str	r2, [r3, #24]
    queue_ptr -> tx_queue_end =    TX_ULONG_POINTER_ADD(queue_ptr -> tx_queue_start, used_words);
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	699a      	ldr	r2, [r3, #24]
 8009c78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c7a:	009b      	lsls	r3, r3, #2
 8009c7c:	441a      	add	r2, r3
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	61da      	str	r2, [r3, #28]

    /* Set the read and write pointers to the beginning of the queue
       area.  */
    queue_ptr -> tx_queue_read =   TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	683a      	ldr	r2, [r7, #0]
 8009c86:	621a      	str	r2, [r3, #32]
    queue_ptr -> tx_queue_write =  TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	683a      	ldr	r2, [r7, #0]
 8009c8c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Setup the number of enqueued messages and the number of message
       slots available in the queue.  */
    queue_ptr -> tx_queue_available_storage =  (UINT) capacity;
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c92:	615a      	str	r2, [r3, #20]
    queue_ptr -> tx_queue_capacity =           (UINT) capacity;
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c98:	60da      	str	r2, [r3, #12]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009c9a:	f3ef 8310 	mrs	r3, PRIMASK
 8009c9e:	61bb      	str	r3, [r7, #24]
    return(posture);
 8009ca0:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8009ca2:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009ca4:	b672      	cpsid	i
    return(int_posture);
 8009ca6:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to put the queue on the created list.  */
    TX_DISABLE
 8009ca8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the queue ID to make it valid.  */
    queue_ptr -> tx_queue_id =  TX_QUEUE_ID;
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	4a18      	ldr	r2, [pc, #96]	@ (8009d10 <_tx_queue_create+0xdc>)
 8009cae:	601a      	str	r2, [r3, #0]

    /* Place the queue on the list of created queues.  First,
       check for an empty list.  */
    if (_tx_queue_created_count == TX_EMPTY)
 8009cb0:	4b18      	ldr	r3, [pc, #96]	@ (8009d14 <_tx_queue_create+0xe0>)
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d109      	bne.n	8009ccc <_tx_queue_create+0x98>
    {

        /* The created queue list is empty.  Add queue to empty list.  */
        _tx_queue_created_ptr =                   queue_ptr;
 8009cb8:	4a17      	ldr	r2, [pc, #92]	@ (8009d18 <_tx_queue_create+0xe4>)
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	6013      	str	r3, [r2, #0]
        queue_ptr -> tx_queue_created_next =      queue_ptr;
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	68fa      	ldr	r2, [r7, #12]
 8009cc2:	631a      	str	r2, [r3, #48]	@ 0x30
        queue_ptr -> tx_queue_created_previous =  queue_ptr;
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	68fa      	ldr	r2, [r7, #12]
 8009cc8:	635a      	str	r2, [r3, #52]	@ 0x34
 8009cca:	e011      	b.n	8009cf0 <_tx_queue_create+0xbc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_queue =      _tx_queue_created_ptr;
 8009ccc:	4b12      	ldr	r3, [pc, #72]	@ (8009d18 <_tx_queue_create+0xe4>)
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	623b      	str	r3, [r7, #32]
        previous_queue =  next_queue -> tx_queue_created_previous;
 8009cd2:	6a3b      	ldr	r3, [r7, #32]
 8009cd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009cd6:	61fb      	str	r3, [r7, #28]

        /* Place the new queue in the list.  */
        next_queue -> tx_queue_created_previous =  queue_ptr;
 8009cd8:	6a3b      	ldr	r3, [r7, #32]
 8009cda:	68fa      	ldr	r2, [r7, #12]
 8009cdc:	635a      	str	r2, [r3, #52]	@ 0x34
        previous_queue -> tx_queue_created_next =  queue_ptr;
 8009cde:	69fb      	ldr	r3, [r7, #28]
 8009ce0:	68fa      	ldr	r2, [r7, #12]
 8009ce2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Setup this queues's created links.  */
        queue_ptr -> tx_queue_created_previous =  previous_queue;
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	69fa      	ldr	r2, [r7, #28]
 8009ce8:	635a      	str	r2, [r3, #52]	@ 0x34
        queue_ptr -> tx_queue_created_next =      next_queue;
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	6a3a      	ldr	r2, [r7, #32]
 8009cee:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Increment the created queue count.  */
    _tx_queue_created_count++;
 8009cf0:	4b08      	ldr	r3, [pc, #32]	@ (8009d14 <_tx_queue_create+0xe0>)
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	3301      	adds	r3, #1
 8009cf6:	4a07      	ldr	r2, [pc, #28]	@ (8009d14 <_tx_queue_create+0xe0>)
 8009cf8:	6013      	str	r3, [r2, #0]
 8009cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cfc:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009cfe:	693b      	ldr	r3, [r7, #16]
 8009d00:	f383 8810 	msr	PRIMASK, r3
}
 8009d04:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8009d06:	2300      	movs	r3, #0
}
 8009d08:	4618      	mov	r0, r3
 8009d0a:	3730      	adds	r7, #48	@ 0x30
 8009d0c:	46bd      	mov	sp, r7
 8009d0e:	bd80      	pop	{r7, pc}
 8009d10:	51554555 	.word	0x51554555
 8009d14:	20002354 	.word	0x20002354
 8009d18:	20002350 	.word	0x20002350

08009d1c <_tx_queue_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option)
{
 8009d1c:	b580      	push	{r7, lr}
 8009d1e:	b096      	sub	sp, #88	@ 0x58
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	60f8      	str	r0, [r7, #12]
 8009d24:	60b9      	str	r1, [r7, #8]
 8009d26:	607a      	str	r2, [r7, #4]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 8009d28:	2300      	movs	r3, #0
 8009d2a:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009d2c:	f3ef 8310 	mrs	r3, PRIMASK
 8009d30:	633b      	str	r3, [r7, #48]	@ 0x30
    return(posture);
 8009d32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    int_posture = __get_interrupt_posture();
 8009d34:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("CPSID i" : : : "memory");
 8009d36:	b672      	cpsid	i
    return(int_posture);
 8009d38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    /* Disable interrupts to receive message from queue.  */
    TX_DISABLE
 8009d3a:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Log this kernel call.  */
    TX_EL_QUEUE_RECEIVE_INSERT

    /* Pickup the thread suspension count.  */
    suspended_count =  queue_ptr -> tx_queue_suspended_count;
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d40:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Determine if there is anything in the queue.  */
    if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES)
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	691b      	ldr	r3, [r3, #16]
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	f000 8136 	beq.w	8009fb8 <_tx_queue_receive+0x29c>
    {

        /* Determine if there are any suspensions.  */
        if (suspended_count == TX_NO_SUSPENSIONS)
 8009d4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d13c      	bne.n	8009dcc <_tx_queue_receive+0xb0>
        {

            /* There is a message waiting in the queue and there are no suspensi.  */

            /* Setup source and destination pointers.  */
            source =       queue_ptr -> tx_queue_read;
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	6a1b      	ldr	r3, [r3, #32]
 8009d56:	657b      	str	r3, [r7, #84]	@ 0x54
            destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 8009d58:	68bb      	ldr	r3, [r7, #8]
 8009d5a:	653b      	str	r3, [r7, #80]	@ 0x50
            size =         queue_ptr -> tx_queue_message_size;
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	689b      	ldr	r3, [r3, #8]
 8009d60:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 8009d62:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009d64:	1d13      	adds	r3, r2, #4
 8009d66:	657b      	str	r3, [r7, #84]	@ 0x54
 8009d68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009d6a:	1d19      	adds	r1, r3, #4
 8009d6c:	6539      	str	r1, [r7, #80]	@ 0x50
 8009d6e:	6812      	ldr	r2, [r2, #0]
 8009d70:	601a      	str	r2, [r3, #0]
 8009d72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d74:	2b01      	cmp	r3, #1
 8009d76:	d90e      	bls.n	8009d96 <_tx_queue_receive+0x7a>
 8009d78:	e007      	b.n	8009d8a <_tx_queue_receive+0x6e>
 8009d7a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009d7c:	1d13      	adds	r3, r2, #4
 8009d7e:	657b      	str	r3, [r7, #84]	@ 0x54
 8009d80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009d82:	1d19      	adds	r1, r3, #4
 8009d84:	6539      	str	r1, [r7, #80]	@ 0x50
 8009d86:	6812      	ldr	r2, [r2, #0]
 8009d88:	601a      	str	r2, [r3, #0]
 8009d8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d8c:	3b01      	subs	r3, #1
 8009d8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009d90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d1f1      	bne.n	8009d7a <_tx_queue_receive+0x5e>

            /* Determine if we are at the end.  */
            if (source == queue_ptr -> tx_queue_end)
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	69db      	ldr	r3, [r3, #28]
 8009d9a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009d9c:	429a      	cmp	r2, r3
 8009d9e:	d102      	bne.n	8009da6 <_tx_queue_receive+0x8a>
            {

                /* Yes, wrap around to the beginning.  */
                source =  queue_ptr -> tx_queue_start;
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	699b      	ldr	r3, [r3, #24]
 8009da4:	657b      	str	r3, [r7, #84]	@ 0x54
            }

            /* Setup the queue read pointer.   */
            queue_ptr -> tx_queue_read =  source;
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009daa:	621a      	str	r2, [r3, #32]

            /* Increase the amount of available storage.  */
            queue_ptr -> tx_queue_available_storage++;
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	695b      	ldr	r3, [r3, #20]
 8009db0:	1c5a      	adds	r2, r3, #1
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	615a      	str	r2, [r3, #20]

            /* Decrease the enqueued count.  */
            queue_ptr -> tx_queue_enqueued--;
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	691b      	ldr	r3, [r3, #16]
 8009dba:	1e5a      	subs	r2, r3, #1
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	611a      	str	r2, [r3, #16]
 8009dc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009dc2:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009dc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dc6:	f383 8810 	msr	PRIMASK, r3
}
 8009dca:	e163      	b.n	800a094 <_tx_queue_receive+0x378>
        {

            /* At this point we know the queue is full.  */

            /* Pickup thread suspension list head pointer.  */
            thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dd0:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Now determine if there is a queue front suspension active.   */

            /* Is the front suspension flag set?  */
            if (thread_ptr -> tx_thread_suspend_option == TX_TRUE)
 8009dd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009dd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009dd8:	2b01      	cmp	r3, #1
 8009dda:	d153      	bne.n	8009e84 <_tx_queue_receive+0x168>
                /* Yes, a queue front suspension is present.  */

                /* Return the message associated with this suspension.  */

                /* Setup source and destination pointers.  */
                source =       TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 8009ddc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009dde:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009de0:	657b      	str	r3, [r7, #84]	@ 0x54
                destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 8009de2:	68bb      	ldr	r3, [r7, #8]
 8009de4:	653b      	str	r3, [r7, #80]	@ 0x50
                size =         queue_ptr -> tx_queue_message_size;
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	689b      	ldr	r3, [r3, #8]
 8009dea:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 8009dec:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009dee:	1d13      	adds	r3, r2, #4
 8009df0:	657b      	str	r3, [r7, #84]	@ 0x54
 8009df2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009df4:	1d19      	adds	r1, r3, #4
 8009df6:	6539      	str	r1, [r7, #80]	@ 0x50
 8009df8:	6812      	ldr	r2, [r2, #0]
 8009dfa:	601a      	str	r2, [r3, #0]
 8009dfc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009dfe:	2b01      	cmp	r3, #1
 8009e00:	d90e      	bls.n	8009e20 <_tx_queue_receive+0x104>
 8009e02:	e007      	b.n	8009e14 <_tx_queue_receive+0xf8>
 8009e04:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009e06:	1d13      	adds	r3, r2, #4
 8009e08:	657b      	str	r3, [r7, #84]	@ 0x54
 8009e0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e0c:	1d19      	adds	r1, r3, #4
 8009e0e:	6539      	str	r1, [r7, #80]	@ 0x50
 8009e10:	6812      	ldr	r2, [r2, #0]
 8009e12:	601a      	str	r2, [r3, #0]
 8009e14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e16:	3b01      	subs	r3, #1
 8009e18:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009e1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d1f1      	bne.n	8009e04 <_tx_queue_receive+0xe8>

                /* Message is now in the caller's destination. See if this is the only suspended thread
                   on the list.  */
                suspended_count--;
 8009e20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e22:	3b01      	subs	r3, #1
 8009e24:	643b      	str	r3, [r7, #64]	@ 0x40
                if (suspended_count == TX_NO_SUSPENSIONS)
 8009e26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d103      	bne.n	8009e34 <_tx_queue_receive+0x118>
                {

                    /* Yes, the only suspended thread.  */

                    /* Update the head pointer.  */
                    queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	2200      	movs	r2, #0
 8009e30:	629a      	str	r2, [r3, #40]	@ 0x28
 8009e32:	e00e      	b.n	8009e52 <_tx_queue_receive+0x136>
                {

                    /* At least one more thread is on the same expiration list.  */

                    /* Update the list head pointer.  */
                    next_thread =                            thread_ptr -> tx_thread_suspended_next;
 8009e34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e38:	63bb      	str	r3, [r7, #56]	@ 0x38
                    queue_ptr -> tx_queue_suspension_list =  next_thread;
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009e3e:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Update the links of the adjacent threads.  */
                    previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 8009e40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009e44:	637b      	str	r3, [r7, #52]	@ 0x34
                    next_thread -> tx_thread_suspended_previous =  previous_thread;
 8009e46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e48:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009e4a:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =  next_thread;
 8009e4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e4e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009e50:	671a      	str	r2, [r3, #112]	@ 0x70
                }

                /* Decrement the suspension count.  */
                queue_ptr -> tx_queue_suspended_count =  suspended_count;
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009e56:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Prepare for resumption of the first thread.  */

                /* Clear cleanup routine to avoid timeout.  */
                thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8009e58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e5a:	2200      	movs	r2, #0
 8009e5c:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Put return status into the thread control block.  */
                thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8009e5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e60:	2200      	movs	r2, #0
 8009e62:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 8009e66:	4b8e      	ldr	r3, [pc, #568]	@ (800a0a0 <_tx_queue_receive+0x384>)
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	3301      	adds	r3, #1
 8009e6c:	4a8c      	ldr	r2, [pc, #560]	@ (800a0a0 <_tx_queue_receive+0x384>)
 8009e6e:	6013      	str	r3, [r2, #0]
 8009e70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e72:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e76:	f383 8810 	msr	PRIMASK, r3
}
 8009e7a:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Resume thread.  */
                _tx_thread_system_resume(thread_ptr);
 8009e7c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8009e7e:	f000 fc79 	bl	800a774 <_tx_thread_system_resume>
 8009e82:	e107      	b.n	800a094 <_tx_queue_receive+0x378>
                /* At this point, we know that the queue is full and there
                   are one or more threads suspended trying to send another
                   message to this queue.  */

                /* Setup source and destination pointers.  */
                source =       queue_ptr -> tx_queue_read;
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	6a1b      	ldr	r3, [r3, #32]
 8009e88:	657b      	str	r3, [r7, #84]	@ 0x54
                destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 8009e8a:	68bb      	ldr	r3, [r7, #8]
 8009e8c:	653b      	str	r3, [r7, #80]	@ 0x50
                size =         queue_ptr -> tx_queue_message_size;
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	689b      	ldr	r3, [r3, #8]
 8009e92:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 8009e94:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009e96:	1d13      	adds	r3, r2, #4
 8009e98:	657b      	str	r3, [r7, #84]	@ 0x54
 8009e9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e9c:	1d19      	adds	r1, r3, #4
 8009e9e:	6539      	str	r1, [r7, #80]	@ 0x50
 8009ea0:	6812      	ldr	r2, [r2, #0]
 8009ea2:	601a      	str	r2, [r3, #0]
 8009ea4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009ea6:	2b01      	cmp	r3, #1
 8009ea8:	d90e      	bls.n	8009ec8 <_tx_queue_receive+0x1ac>
 8009eaa:	e007      	b.n	8009ebc <_tx_queue_receive+0x1a0>
 8009eac:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009eae:	1d13      	adds	r3, r2, #4
 8009eb0:	657b      	str	r3, [r7, #84]	@ 0x54
 8009eb2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009eb4:	1d19      	adds	r1, r3, #4
 8009eb6:	6539      	str	r1, [r7, #80]	@ 0x50
 8009eb8:	6812      	ldr	r2, [r2, #0]
 8009eba:	601a      	str	r2, [r3, #0]
 8009ebc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009ebe:	3b01      	subs	r3, #1
 8009ec0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009ec2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d1f1      	bne.n	8009eac <_tx_queue_receive+0x190>

                /* Determine if we are at the end.  */
                if (source == queue_ptr -> tx_queue_end)
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	69db      	ldr	r3, [r3, #28]
 8009ecc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009ece:	429a      	cmp	r2, r3
 8009ed0:	d102      	bne.n	8009ed8 <_tx_queue_receive+0x1bc>
                {

                    /* Yes, wrap around to the beginning.  */
                    source =  queue_ptr -> tx_queue_start;
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	699b      	ldr	r3, [r3, #24]
 8009ed6:	657b      	str	r3, [r7, #84]	@ 0x54
                }

                /* Setup the queue read pointer.   */
                queue_ptr -> tx_queue_read =  source;
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009edc:	621a      	str	r2, [r3, #32]

                /* Disable preemption.  */
                _tx_thread_preempt_disable++;
 8009ede:	4b70      	ldr	r3, [pc, #448]	@ (800a0a0 <_tx_queue_receive+0x384>)
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	3301      	adds	r3, #1
 8009ee4:	4a6e      	ldr	r2, [pc, #440]	@ (800a0a0 <_tx_queue_receive+0x384>)
 8009ee6:	6013      	str	r3, [r2, #0]
                /* Disable interrupts again.  */
                TX_DISABLE
#endif

                /* Decrement the preemption disable variable.  */
                _tx_thread_preempt_disable--;
 8009ee8:	4b6d      	ldr	r3, [pc, #436]	@ (800a0a0 <_tx_queue_receive+0x384>)
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	3b01      	subs	r3, #1
 8009eee:	4a6c      	ldr	r2, [pc, #432]	@ (800a0a0 <_tx_queue_receive+0x384>)
 8009ef0:	6013      	str	r3, [r2, #0]

                /* Setup source and destination pointers.  */
                source =       TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 8009ef2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ef4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009ef6:	657b      	str	r3, [r7, #84]	@ 0x54
                destination =  queue_ptr -> tx_queue_write;
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009efc:	653b      	str	r3, [r7, #80]	@ 0x50
                size =         queue_ptr -> tx_queue_message_size;
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	689b      	ldr	r3, [r3, #8]
 8009f02:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 8009f04:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009f06:	1d13      	adds	r3, r2, #4
 8009f08:	657b      	str	r3, [r7, #84]	@ 0x54
 8009f0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009f0c:	1d19      	adds	r1, r3, #4
 8009f0e:	6539      	str	r1, [r7, #80]	@ 0x50
 8009f10:	6812      	ldr	r2, [r2, #0]
 8009f12:	601a      	str	r2, [r3, #0]
 8009f14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009f16:	2b01      	cmp	r3, #1
 8009f18:	d90e      	bls.n	8009f38 <_tx_queue_receive+0x21c>
 8009f1a:	e007      	b.n	8009f2c <_tx_queue_receive+0x210>
 8009f1c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009f1e:	1d13      	adds	r3, r2, #4
 8009f20:	657b      	str	r3, [r7, #84]	@ 0x54
 8009f22:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009f24:	1d19      	adds	r1, r3, #4
 8009f26:	6539      	str	r1, [r7, #80]	@ 0x50
 8009f28:	6812      	ldr	r2, [r2, #0]
 8009f2a:	601a      	str	r2, [r3, #0]
 8009f2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009f2e:	3b01      	subs	r3, #1
 8009f30:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009f32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d1f1      	bne.n	8009f1c <_tx_queue_receive+0x200>

                /* Determine if we are at the end.  */
                if (destination == queue_ptr -> tx_queue_end)
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	69db      	ldr	r3, [r3, #28]
 8009f3c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009f3e:	429a      	cmp	r2, r3
 8009f40:	d102      	bne.n	8009f48 <_tx_queue_receive+0x22c>
                {

                    /* Yes, wrap around to the beginning.  */
                    destination =  queue_ptr -> tx_queue_start;
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	699b      	ldr	r3, [r3, #24]
 8009f46:	653b      	str	r3, [r7, #80]	@ 0x50
                }

                /* Adjust the write pointer.  */
                queue_ptr -> tx_queue_write =  destination;
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009f4c:	625a      	str	r2, [r3, #36]	@ 0x24

                /* Pickup thread pointer.  */
                thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f52:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* Message is now in the queue.  See if this is the only suspended thread
                   on the list.  */
                suspended_count--;
 8009f54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009f56:	3b01      	subs	r3, #1
 8009f58:	643b      	str	r3, [r7, #64]	@ 0x40
                if (suspended_count == TX_NO_SUSPENSIONS)
 8009f5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d103      	bne.n	8009f68 <_tx_queue_receive+0x24c>
                {

                  /* Yes, the only suspended thread.  */

                    /* Update the head pointer.  */
                    queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	2200      	movs	r2, #0
 8009f64:	629a      	str	r2, [r3, #40]	@ 0x28
 8009f66:	e00e      	b.n	8009f86 <_tx_queue_receive+0x26a>
                {

                    /* At least one more thread is on the same expiration list.  */

                    /* Update the list head pointer.  */
                    next_thread =                            thread_ptr -> tx_thread_suspended_next;
 8009f68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009f6c:	63bb      	str	r3, [r7, #56]	@ 0x38
                    queue_ptr -> tx_queue_suspension_list =  next_thread;
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009f72:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Update the links of the adjacent threads.  */
                    previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8009f74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009f78:	637b      	str	r3, [r7, #52]	@ 0x34
                    next_thread -> tx_thread_suspended_previous =   previous_thread;
 8009f7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f7c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009f7e:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   next_thread;
 8009f80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f82:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009f84:	671a      	str	r2, [r3, #112]	@ 0x70
                }

                /* Decrement the suspension count.  */
                queue_ptr -> tx_queue_suspended_count =  suspended_count;
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009f8a:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Prepare for resumption of the first thread.  */

                /* Clear cleanup routine to avoid timeout.  */
                thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8009f8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f8e:	2200      	movs	r2, #0
 8009f90:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Put return status into the thread control block.  */
                thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8009f92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f94:	2200      	movs	r2, #0
 8009f96:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 8009f9a:	4b41      	ldr	r3, [pc, #260]	@ (800a0a0 <_tx_queue_receive+0x384>)
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	3301      	adds	r3, #1
 8009fa0:	4a3f      	ldr	r2, [pc, #252]	@ (800a0a0 <_tx_queue_receive+0x384>)
 8009fa2:	6013      	str	r3, [r2, #0]
 8009fa4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009fa6:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009fa8:	6a3b      	ldr	r3, [r7, #32]
 8009faa:	f383 8810 	msr	PRIMASK, r3
}
 8009fae:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Resume thread.  */
                _tx_thread_system_resume(thread_ptr);
 8009fb0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8009fb2:	f000 fbdf 	bl	800a774 <_tx_thread_system_resume>
 8009fb6:	e06d      	b.n	800a094 <_tx_queue_receive+0x378>
            }
        }
    }

    /* Determine if the request specifies suspension.  */
    else if (wait_option != TX_NO_WAIT)
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d062      	beq.n	800a084 <_tx_queue_receive+0x368>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 8009fbe:	4b38      	ldr	r3, [pc, #224]	@ (800a0a0 <_tx_queue_receive+0x384>)
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d008      	beq.n	8009fd8 <_tx_queue_receive+0x2bc>
 8009fc6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009fc8:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009fca:	69fb      	ldr	r3, [r7, #28]
 8009fcc:	f383 8810 	msr	PRIMASK, r3
}
 8009fd0:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_QUEUE_EMPTY;
 8009fd2:	230a      	movs	r3, #10
 8009fd4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009fd6:	e05d      	b.n	800a094 <_tx_queue_receive+0x378>
            /* Increment the number of empty suspensions on this queue.  */
            queue_ptr -> tx_queue_performance_empty_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8009fd8:	4b32      	ldr	r3, [pc, #200]	@ (800a0a4 <_tx_queue_receive+0x388>)
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_queue_cleanup);
 8009fde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009fe0:	4a31      	ldr	r2, [pc, #196]	@ (800a0a8 <_tx_queue_receive+0x38c>)
 8009fe2:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this queue control
               block and the source pointer.  */
            thread_ptr -> tx_thread_suspend_control_block =    (VOID *) queue_ptr;
 8009fe4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009fe6:	68fa      	ldr	r2, [r7, #12]
 8009fe8:	66da      	str	r2, [r3, #108]	@ 0x6c
            thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) destination_ptr;
 8009fea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009fec:	68ba      	ldr	r2, [r7, #8]
 8009fee:	67da      	str	r2, [r3, #124]	@ 0x7c
            thread_ptr -> tx_thread_suspend_option =           TX_FALSE;
 8009ff0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 8009ff8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ffa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009ffe:	1c5a      	adds	r2, r3, #1
 800a000:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a002:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

            /* Setup suspension list.  */
            if (suspended_count == TX_NO_SUSPENSIONS)
 800a006:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d109      	bne.n	800a020 <_tx_queue_receive+0x304>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                queue_ptr -> tx_queue_suspension_list =         thread_ptr;
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a010:	629a      	str	r2, [r3, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 800a012:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a014:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a016:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 800a018:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a01a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a01c:	675a      	str	r2, [r3, #116]	@ 0x74
 800a01e:	e011      	b.n	800a044 <_tx_queue_receive+0x328>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   queue_ptr -> tx_queue_suspension_list;
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a024:	63bb      	str	r3, [r7, #56]	@ 0x38
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 800a026:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a028:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a02a:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800a02c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a02e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a030:	637b      	str	r3, [r7, #52]	@ 0x34
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800a032:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a034:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a036:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800a038:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a03a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a03c:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800a03e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a040:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a042:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the suspended thread count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count + ((UINT) 1);
 800a044:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a046:	1c5a      	adds	r2, r3, #1
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_QUEUE_SUSP;
 800a04c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a04e:	2205      	movs	r2, #5
 800a050:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800a052:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a054:	2201      	movs	r2, #1
 800a056:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800a058:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a05a:	687a      	ldr	r2, [r7, #4]
 800a05c:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800a05e:	4b10      	ldr	r3, [pc, #64]	@ (800a0a0 <_tx_queue_receive+0x384>)
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	3301      	adds	r3, #1
 800a064:	4a0e      	ldr	r2, [pc, #56]	@ (800a0a0 <_tx_queue_receive+0x384>)
 800a066:	6013      	str	r3, [r2, #0]
 800a068:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a06a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a06c:	69bb      	ldr	r3, [r7, #24]
 800a06e:	f383 8810 	msr	PRIMASK, r3
}
 800a072:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800a074:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800a076:	f000 fc7d 	bl	800a974 <_tx_thread_system_suspend>
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800a07a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a07c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a080:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a082:	e007      	b.n	800a094 <_tx_queue_receive+0x378>
 800a084:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a086:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a088:	697b      	ldr	r3, [r7, #20]
 800a08a:	f383 8810 	msr	PRIMASK, r3
}
 800a08e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Immediate return, return error completion.  */
        status =  TX_QUEUE_EMPTY;
 800a090:	230a      	movs	r3, #10
 800a092:	64bb      	str	r3, [r7, #72]	@ 0x48
    }

    /* Return completion status.  */
    return(status);
 800a094:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800a096:	4618      	mov	r0, r3
 800a098:	3758      	adds	r7, #88	@ 0x58
 800a09a:	46bd      	mov	sp, r7
 800a09c:	bd80      	pop	{r7, pc}
 800a09e:	bf00      	nop
 800a0a0:	20002418 	.word	0x20002418
 800a0a4:	20002380 	.word	0x20002380
 800a0a8:	08009b2d 	.word	0x08009b2d

0800a0ac <_tx_queue_send>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option)
{
 800a0ac:	b580      	push	{r7, lr}
 800a0ae:	b094      	sub	sp, #80	@ 0x50
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	60f8      	str	r0, [r7, #12]
 800a0b4:	60b9      	str	r1, [r7, #8]
 800a0b6:	607a      	str	r2, [r7, #4]
VOID            (*queue_send_notify)(struct TX_QUEUE_STRUCT *notify_queue_ptr);
#endif


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 800a0b8:	2300      	movs	r3, #0
 800a0ba:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a0bc:	f3ef 8310 	mrs	r3, PRIMASK
 800a0c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800a0c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800a0c4:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800a0c6:	b672      	cpsid	i
    return(int_posture);
 800a0c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    /* Disable interrupts to place message in the queue.  */
    TX_DISABLE
 800a0ca:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Log this kernel call.  */
    TX_EL_QUEUE_SEND_INSERT

    /* Pickup the thread suspension count.  */
    suspended_count =  queue_ptr -> tx_queue_suspended_count;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0d0:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Determine if there is room in the queue.  */
    if (queue_ptr -> tx_queue_available_storage != TX_NO_MESSAGES)
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	695b      	ldr	r3, [r3, #20]
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	f000 809b 	beq.w	800a212 <_tx_queue_send+0x166>
    {

        /* There is room for the message in the queue.  */

        /* Determine if there are suspended on this queue.  */
        if (suspended_count == TX_NO_SUSPENSIONS)
 800a0dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d13c      	bne.n	800a15c <_tx_queue_send+0xb0>
        {

            /* No suspended threads, simply place the message in the queue.  */

            /* Reduce the amount of available storage.  */
            queue_ptr -> tx_queue_available_storage--;
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	695b      	ldr	r3, [r3, #20]
 800a0e6:	1e5a      	subs	r2, r3, #1
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	615a      	str	r2, [r3, #20]

            /* Increase the enqueued count.  */
            queue_ptr -> tx_queue_enqueued++;
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	691b      	ldr	r3, [r3, #16]
 800a0f0:	1c5a      	adds	r2, r3, #1
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	611a      	str	r2, [r3, #16]

            /* Setup source and destination pointers.  */
            source =       TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr);
 800a0f6:	68bb      	ldr	r3, [r7, #8]
 800a0f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
            destination =  queue_ptr -> tx_queue_write;
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0fe:	64bb      	str	r3, [r7, #72]	@ 0x48
            size =         queue_ptr -> tx_queue_message_size;
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	689b      	ldr	r3, [r3, #8]
 800a104:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800a106:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a108:	1d13      	adds	r3, r2, #4
 800a10a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a10c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a10e:	1d19      	adds	r1, r3, #4
 800a110:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a112:	6812      	ldr	r2, [r2, #0]
 800a114:	601a      	str	r2, [r3, #0]
 800a116:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a118:	2b01      	cmp	r3, #1
 800a11a:	d90e      	bls.n	800a13a <_tx_queue_send+0x8e>
 800a11c:	e007      	b.n	800a12e <_tx_queue_send+0x82>
 800a11e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a120:	1d13      	adds	r3, r2, #4
 800a122:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a124:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a126:	1d19      	adds	r1, r3, #4
 800a128:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a12a:	6812      	ldr	r2, [r2, #0]
 800a12c:	601a      	str	r2, [r3, #0]
 800a12e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a130:	3b01      	subs	r3, #1
 800a132:	647b      	str	r3, [r7, #68]	@ 0x44
 800a134:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a136:	2b00      	cmp	r3, #0
 800a138:	d1f1      	bne.n	800a11e <_tx_queue_send+0x72>

            /* Determine if we are at the end.  */
            if (destination == queue_ptr -> tx_queue_end)
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	69db      	ldr	r3, [r3, #28]
 800a13e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a140:	429a      	cmp	r2, r3
 800a142:	d102      	bne.n	800a14a <_tx_queue_send+0x9e>
            {

                /* Yes, wrap around to the beginning.  */
                destination =  queue_ptr -> tx_queue_start;
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	699b      	ldr	r3, [r3, #24]
 800a148:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Adjust the write pointer.  */
            queue_ptr -> tx_queue_write =  destination;
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a14e:	625a      	str	r2, [r3, #36]	@ 0x24
 800a150:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a152:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a154:	6a3b      	ldr	r3, [r7, #32]
 800a156:	f383 8810 	msr	PRIMASK, r3
}
 800a15a:	e0c8      	b.n	800a2ee <_tx_queue_send+0x242>
            /* There is a thread suspended on an empty queue. Simply
               copy the message to the suspended thread's destination
               pointer.  */

            /* Pickup the head of the suspension list.  */
            thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a160:	637b      	str	r3, [r7, #52]	@ 0x34

            /* See if this is the only suspended thread on the list.  */
            suspended_count--;
 800a162:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a164:	3b01      	subs	r3, #1
 800a166:	63bb      	str	r3, [r7, #56]	@ 0x38
            if (suspended_count == TX_NO_SUSPENSIONS)
 800a168:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d103      	bne.n	800a176 <_tx_queue_send+0xca>
            {

                /* Yes, the only suspended thread.  */

                /* Update the head pointer.  */
                queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	2200      	movs	r2, #0
 800a172:	629a      	str	r2, [r3, #40]	@ 0x28
 800a174:	e012      	b.n	800a19c <_tx_queue_send+0xf0>
            {

                /* At least one more thread is on the same expiration list.  */

                /* Update the list head pointer.  */
                queue_ptr -> tx_queue_suspension_list =  thread_ptr -> tx_thread_suspended_next;
 800a176:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a178:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Update the links of the adjacent threads.  */
                next_thread =                            thread_ptr -> tx_thread_suspended_next;
 800a17e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a180:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a182:	633b      	str	r3, [r7, #48]	@ 0x30
                queue_ptr -> tx_queue_suspension_list =  next_thread;
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a188:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Update the links of the adjacent threads.  */
                previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800a18a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a18c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a18e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                next_thread -> tx_thread_suspended_previous =   previous_thread;
 800a190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a192:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a194:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   next_thread;
 800a196:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a198:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a19a:	671a      	str	r2, [r3, #112]	@ 0x70
            }

            /* Decrement the suspension count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count;
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a1a0:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Prepare for resumption of the thread.  */

            /* Clear cleanup routine to avoid timeout.  */
            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800a1a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup source and destination pointers.  */
            source =       TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr);
 800a1a8:	68bb      	ldr	r3, [r7, #8]
 800a1aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
            destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 800a1ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1ae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a1b0:	64bb      	str	r3, [r7, #72]	@ 0x48
            size =         queue_ptr -> tx_queue_message_size;
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	689b      	ldr	r3, [r3, #8]
 800a1b6:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800a1b8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a1ba:	1d13      	adds	r3, r2, #4
 800a1bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a1be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a1c0:	1d19      	adds	r1, r3, #4
 800a1c2:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a1c4:	6812      	ldr	r2, [r2, #0]
 800a1c6:	601a      	str	r2, [r3, #0]
 800a1c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a1ca:	2b01      	cmp	r3, #1
 800a1cc:	d90e      	bls.n	800a1ec <_tx_queue_send+0x140>
 800a1ce:	e007      	b.n	800a1e0 <_tx_queue_send+0x134>
 800a1d0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a1d2:	1d13      	adds	r3, r2, #4
 800a1d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a1d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a1d8:	1d19      	adds	r1, r3, #4
 800a1da:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a1dc:	6812      	ldr	r2, [r2, #0]
 800a1de:	601a      	str	r2, [r3, #0]
 800a1e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a1e2:	3b01      	subs	r3, #1
 800a1e4:	647b      	str	r3, [r7, #68]	@ 0x44
 800a1e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d1f1      	bne.n	800a1d0 <_tx_queue_send+0x124>

            /* Put return status into the thread control block.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800a1ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1ee:	2200      	movs	r2, #0
 800a1f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800a1f4:	4b40      	ldr	r3, [pc, #256]	@ (800a2f8 <_tx_queue_send+0x24c>)
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	3301      	adds	r3, #1
 800a1fa:	4a3f      	ldr	r2, [pc, #252]	@ (800a2f8 <_tx_queue_send+0x24c>)
 800a1fc:	6013      	str	r3, [r2, #0]
 800a1fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a200:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a202:	69fb      	ldr	r3, [r7, #28]
 800a204:	f383 8810 	msr	PRIMASK, r3
}
 800a208:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Resume thread.  */
            _tx_thread_system_resume(thread_ptr);
 800a20a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800a20c:	f000 fab2 	bl	800a774 <_tx_thread_system_resume>
 800a210:	e06d      	b.n	800a2ee <_tx_queue_send+0x242>
#endif
        }
    }

    /* At this point, the queue is full. Determine if suspension is requested.  */
    else if (wait_option != TX_NO_WAIT)
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	2b00      	cmp	r3, #0
 800a216:	d062      	beq.n	800a2de <_tx_queue_send+0x232>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800a218:	4b37      	ldr	r3, [pc, #220]	@ (800a2f8 <_tx_queue_send+0x24c>)
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d008      	beq.n	800a232 <_tx_queue_send+0x186>
 800a220:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a222:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a224:	69bb      	ldr	r3, [r7, #24]
 800a226:	f383 8810 	msr	PRIMASK, r3
}
 800a22a:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_QUEUE_FULL;
 800a22c:	230b      	movs	r3, #11
 800a22e:	643b      	str	r3, [r7, #64]	@ 0x40
 800a230:	e05d      	b.n	800a2ee <_tx_queue_send+0x242>
            /* Increment the number of full suspensions on this queue.  */
            queue_ptr -> tx_queue_performance_full_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800a232:	4b32      	ldr	r3, [pc, #200]	@ (800a2fc <_tx_queue_send+0x250>)
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_queue_cleanup);
 800a238:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a23a:	4a31      	ldr	r2, [pc, #196]	@ (800a300 <_tx_queue_send+0x254>)
 800a23c:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this queue control
               block and the source pointer.  */
            thread_ptr -> tx_thread_suspend_control_block =    (VOID *) queue_ptr;
 800a23e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a240:	68fa      	ldr	r2, [r7, #12]
 800a242:	66da      	str	r2, [r3, #108]	@ 0x6c
            thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) source_ptr;
 800a244:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a246:	68ba      	ldr	r2, [r7, #8]
 800a248:	67da      	str	r2, [r3, #124]	@ 0x7c
            thread_ptr -> tx_thread_suspend_option =           TX_FALSE;
 800a24a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a24c:	2200      	movs	r2, #0
 800a24e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 800a252:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a254:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800a258:	1c5a      	adds	r2, r3, #1
 800a25a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a25c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

            /* Setup suspension list.  */
            if (suspended_count == TX_NO_SUSPENSIONS)
 800a260:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a262:	2b00      	cmp	r3, #0
 800a264:	d109      	bne.n	800a27a <_tx_queue_send+0x1ce>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                queue_ptr -> tx_queue_suspension_list =         thread_ptr;
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a26a:	629a      	str	r2, [r3, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 800a26c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a26e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a270:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 800a272:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a274:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a276:	675a      	str	r2, [r3, #116]	@ 0x74
 800a278:	e011      	b.n	800a29e <_tx_queue_send+0x1f2>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   queue_ptr -> tx_queue_suspension_list;
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a27e:	633b      	str	r3, [r7, #48]	@ 0x30
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 800a280:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a282:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a284:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800a286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a288:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a28a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800a28c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a28e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a290:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800a292:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a294:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a296:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800a298:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a29a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a29c:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the suspended thread count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count + ((UINT) 1);
 800a29e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2a0:	1c5a      	adds	r2, r3, #1
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_QUEUE_SUSP;
 800a2a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2a8:	2205      	movs	r2, #5
 800a2aa:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800a2ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2ae:	2201      	movs	r2, #1
 800a2b0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800a2b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2b4:	687a      	ldr	r2, [r7, #4]
 800a2b6:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800a2b8:	4b0f      	ldr	r3, [pc, #60]	@ (800a2f8 <_tx_queue_send+0x24c>)
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	3301      	adds	r3, #1
 800a2be:	4a0e      	ldr	r2, [pc, #56]	@ (800a2f8 <_tx_queue_send+0x24c>)
 800a2c0:	6013      	str	r3, [r2, #0]
 800a2c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a2c4:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a2c6:	697b      	ldr	r3, [r7, #20]
 800a2c8:	f383 8810 	msr	PRIMASK, r3
}
 800a2cc:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800a2ce:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800a2d0:	f000 fb50 	bl	800a974 <_tx_thread_system_suspend>
                }
            }
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800a2d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a2da:	643b      	str	r3, [r7, #64]	@ 0x40
 800a2dc:	e007      	b.n	800a2ee <_tx_queue_send+0x242>
 800a2de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a2e0:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a2e2:	693b      	ldr	r3, [r7, #16]
 800a2e4:	f383 8810 	msr	PRIMASK, r3
}
 800a2e8:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return error completion.  */
        status =  TX_QUEUE_FULL;
 800a2ea:	230b      	movs	r3, #11
 800a2ec:	643b      	str	r3, [r7, #64]	@ 0x40
    }

    /* Return completion status.  */
    return(status);
 800a2ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 800a2f0:	4618      	mov	r0, r3
 800a2f2:	3750      	adds	r7, #80	@ 0x50
 800a2f4:	46bd      	mov	sp, r7
 800a2f6:	bd80      	pop	{r7, pc}
 800a2f8:	20002418 	.word	0x20002418
 800a2fc:	20002380 	.word	0x20002380
 800a300:	08009b2d 	.word	0x08009b2d

0800a304 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 800a304:	b580      	push	{r7, lr}
 800a306:	b092      	sub	sp, #72	@ 0x48
 800a308:	af00      	add	r7, sp, #0
 800a30a:	60f8      	str	r0, [r7, #12]
 800a30c:	60b9      	str	r1, [r7, #8]
 800a30e:	607a      	str	r2, [r7, #4]
 800a310:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 800a312:	2300      	movs	r3, #0
 800a314:	643b      	str	r3, [r7, #64]	@ 0x40
#endif

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 800a316:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a318:	21ef      	movs	r1, #239	@ 0xef
 800a31a:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800a31c:	f001 fba8 	bl	800ba70 <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 800a320:	22b0      	movs	r2, #176	@ 0xb0
 800a322:	2100      	movs	r1, #0
 800a324:	68f8      	ldr	r0, [r7, #12]
 800a326:	f001 fba3 	bl	800ba70 <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	68ba      	ldr	r2, [r7, #8]
 800a32e:	629a      	str	r2, [r3, #40]	@ 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	687a      	ldr	r2, [r7, #4]
 800a334:	645a      	str	r2, [r3, #68]	@ 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	683a      	ldr	r2, [r7, #0]
 800a33a:	649a      	str	r2, [r3, #72]	@ 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a340:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a346:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a34c:	62da      	str	r2, [r3, #44]	@ 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a352:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a35a:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a360:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	2220      	movs	r2, #32
 800a366:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 800a36a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a36c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 800a36e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a370:	3b01      	subs	r3, #1
 800a372:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a374:	4413      	add	r3, r2
 800a376:	63fb      	str	r3, [r7, #60]	@ 0x3c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a37c:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 800a37e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a380:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a382:	429a      	cmp	r2, r3
 800a384:	d007      	beq.n	800a396 <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	2200      	movs	r2, #0
 800a38a:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	2200      	movs	r2, #0
 800a390:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800a394:	e006      	b.n	800a3a4 <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a39a:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a3a0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	2203      	movs	r2, #3
 800a3a8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	4a48      	ldr	r2, [pc, #288]	@ (800a4d0 <_tx_thread_create+0x1cc>)
 800a3ae:	655a      	str	r2, [r3, #84]	@ 0x54
 800a3b0:	68fa      	ldr	r2, [r7, #12]
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	659a      	str	r2, [r3, #88]	@ 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 800a3b6:	4947      	ldr	r1, [pc, #284]	@ (800a4d4 <_tx_thread_create+0x1d0>)
 800a3b8:	68f8      	ldr	r0, [r7, #12]
 800a3ba:	f7f5 ffff 	bl	80003bc <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a3be:	f3ef 8310 	mrs	r3, PRIMASK
 800a3c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800a3c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800a3c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800a3c8:	b672      	cpsid	i
    return(int_posture);
 800a3ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 800a3cc:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	4a41      	ldr	r2, [pc, #260]	@ (800a4d8 <_tx_thread_create+0x1d4>)
 800a3d2:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 800a3d4:	4b41      	ldr	r3, [pc, #260]	@ (800a4dc <_tx_thread_create+0x1d8>)
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d10b      	bne.n	800a3f4 <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 800a3dc:	4a40      	ldr	r2, [pc, #256]	@ (800a4e0 <_tx_thread_create+0x1dc>)
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	68fa      	ldr	r2, [r7, #12]
 800a3e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	68fa      	ldr	r2, [r7, #12]
 800a3ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 800a3f2:	e016      	b.n	800a422 <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 800a3f4:	4b3a      	ldr	r3, [pc, #232]	@ (800a4e0 <_tx_thread_create+0x1dc>)
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	637b      	str	r3, [r7, #52]	@ 0x34
        previous_thread =  next_thread -> tx_thread_created_previous;
 800a3fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a400:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 800a402:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a404:	68fa      	ldr	r2, [r7, #12]
 800a406:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 800a40a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a40c:	68fa      	ldr	r2, [r7, #12]
 800a40e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a416:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a41e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 800a422:	4b2e      	ldr	r3, [pc, #184]	@ (800a4dc <_tx_thread_create+0x1d8>)
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	3301      	adds	r3, #1
 800a428:	4a2c      	ldr	r2, [pc, #176]	@ (800a4dc <_tx_thread_create+0x1d8>)
 800a42a:	6013      	str	r3, [r2, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800a42c:	4b2d      	ldr	r3, [pc, #180]	@ (800a4e4 <_tx_thread_create+0x1e0>)
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	3301      	adds	r3, #1
 800a432:	4a2c      	ldr	r2, [pc, #176]	@ (800a4e4 <_tx_thread_create+0x1e0>)
 800a434:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 800a436:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a438:	2b01      	cmp	r3, #1
 800a43a:	d129      	bne.n	800a490 <_tx_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800a43c:	f3ef 8305 	mrs	r3, IPSR
 800a440:	627b      	str	r3, [r7, #36]	@ 0x24
    return(ipsr_value);
 800a442:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 800a444:	4b28      	ldr	r3, [pc, #160]	@ (800a4e8 <_tx_thread_create+0x1e4>)
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	4313      	orrs	r3, r2
 800a44a:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800a44e:	d30d      	bcc.n	800a46c <_tx_thread_create+0x168>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 800a450:	4b26      	ldr	r3, [pc, #152]	@ (800a4ec <_tx_thread_create+0x1e8>)
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 800a456:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d009      	beq.n	800a470 <_tx_thread_create+0x16c>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 800a45c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a45e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a460:	643b      	str	r3, [r7, #64]	@ 0x40

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 800a462:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a464:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a466:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a468:	63da      	str	r2, [r3, #60]	@ 0x3c
 800a46a:	e001      	b.n	800a470 <_tx_thread_create+0x16c>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 800a46c:	2300      	movs	r3, #0
 800a46e:	647b      	str	r3, [r7, #68]	@ 0x44
 800a470:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a472:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a474:	6a3b      	ldr	r3, [r7, #32]
 800a476:	f383 8810 	msr	PRIMASK, r3
}
 800a47a:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 800a47c:	68f8      	ldr	r0, [r7, #12]
 800a47e:	f000 f979 	bl	800a774 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 800a482:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a484:	2b00      	cmp	r3, #0
 800a486:	d01e      	beq.n	800a4c6 <_tx_thread_create+0x1c2>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 800a488:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a48a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a48c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800a48e:	e01a      	b.n	800a4c6 <_tx_thread_create+0x1c2>
 800a490:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a492:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a494:	693b      	ldr	r3, [r7, #16]
 800a496:	f383 8810 	msr	PRIMASK, r3
}
 800a49a:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a49c:	f3ef 8310 	mrs	r3, PRIMASK
 800a4a0:	61bb      	str	r3, [r7, #24]
    return(posture);
 800a4a2:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800a4a4:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800a4a6:	b672      	cpsid	i
    return(int_posture);
 800a4a8:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 800a4aa:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 800a4ac:	4b0d      	ldr	r3, [pc, #52]	@ (800a4e4 <_tx_thread_create+0x1e0>)
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	3b01      	subs	r3, #1
 800a4b2:	4a0c      	ldr	r2, [pc, #48]	@ (800a4e4 <_tx_thread_create+0x1e0>)
 800a4b4:	6013      	str	r3, [r2, #0]
 800a4b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4b8:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a4ba:	69fb      	ldr	r3, [r7, #28]
 800a4bc:	f383 8810 	msr	PRIMASK, r3
}
 800a4c0:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800a4c2:	f000 f91d 	bl	800a700 <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 800a4c6:	2300      	movs	r3, #0
}
 800a4c8:	4618      	mov	r0, r3
 800a4ca:	3748      	adds	r7, #72	@ 0x48
 800a4cc:	46bd      	mov	sp, r7
 800a4ce:	bd80      	pop	{r7, pc}
 800a4d0:	0800ac49 	.word	0x0800ac49
 800a4d4:	0800a569 	.word	0x0800a569
 800a4d8:	54485244 	.word	0x54485244
 800a4dc:	2000238c 	.word	0x2000238c
 800a4e0:	20002388 	.word	0x20002388
 800a4e4:	20002418 	.word	0x20002418
 800a4e8:	20000010 	.word	0x20000010
 800a4ec:	20002384 	.word	0x20002384

0800a4f0 <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 800a4f0:	b580      	push	{r7, lr}
 800a4f2:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 800a4f4:	4b12      	ldr	r3, [pc, #72]	@ (800a540 <_tx_thread_initialize+0x50>)
 800a4f6:	2200      	movs	r2, #0
 800a4f8:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 800a4fa:	4b12      	ldr	r3, [pc, #72]	@ (800a544 <_tx_thread_initialize+0x54>)
 800a4fc:	2200      	movs	r2, #0
 800a4fe:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 800a500:	4b11      	ldr	r3, [pc, #68]	@ (800a548 <_tx_thread_initialize+0x58>)
 800a502:	2200      	movs	r2, #0
 800a504:	601a      	str	r2, [r3, #0]
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 800a506:	4b11      	ldr	r3, [pc, #68]	@ (800a54c <_tx_thread_initialize+0x5c>)
 800a508:	2220      	movs	r2, #32
 800a50a:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 800a50c:	2280      	movs	r2, #128	@ 0x80
 800a50e:	2100      	movs	r1, #0
 800a510:	480f      	ldr	r0, [pc, #60]	@ (800a550 <_tx_thread_initialize+0x60>)
 800a512:	f001 faad 	bl	800ba70 <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 800a516:	4b0f      	ldr	r3, [pc, #60]	@ (800a554 <_tx_thread_initialize+0x64>)
 800a518:	2200      	movs	r2, #0
 800a51a:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 800a51c:	4b0e      	ldr	r3, [pc, #56]	@ (800a558 <_tx_thread_initialize+0x68>)
 800a51e:	2200      	movs	r2, #0
 800a520:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 800a522:	4b0e      	ldr	r3, [pc, #56]	@ (800a55c <_tx_thread_initialize+0x6c>)
 800a524:	2200      	movs	r2, #0
 800a526:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 800a528:	4b0d      	ldr	r3, [pc, #52]	@ (800a560 <_tx_thread_initialize+0x70>)
 800a52a:	2200      	movs	r2, #0
 800a52c:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 800a52e:	4b0d      	ldr	r3, [pc, #52]	@ (800a564 <_tx_thread_initialize+0x74>)
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	f043 7385 	orr.w	r3, r3, #17432576	@ 0x10a0000
    _tx_build_options =  _tx_build_options 
 800a536:	4a0b      	ldr	r2, [pc, #44]	@ (800a564 <_tx_thread_initialize+0x74>)
 800a538:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 800a53a:	bf00      	nop
 800a53c:	bd80      	pop	{r7, pc}
 800a53e:	bf00      	nop
 800a540:	20002380 	.word	0x20002380
 800a544:	20002384 	.word	0x20002384
 800a548:	20002390 	.word	0x20002390
 800a54c:	20002394 	.word	0x20002394
 800a550:	20002398 	.word	0x20002398
 800a554:	20002388 	.word	0x20002388
 800a558:	2000238c 	.word	0x2000238c
 800a55c:	20002418 	.word	0x20002418
 800a560:	2000241c 	.word	0x2000241c
 800a564:	20002420 	.word	0x20002420

0800a568 <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 800a568:	b580      	push	{r7, lr}
 800a56a:	b088      	sub	sp, #32
 800a56c:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800a56e:	4b21      	ldr	r3, [pc, #132]	@ (800a5f4 <_tx_thread_shell_entry+0x8c>)
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 800a574:	69fb      	ldr	r3, [r7, #28]
 800a576:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a578:	69fa      	ldr	r2, [r7, #28]
 800a57a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800a57c:	4610      	mov	r0, r2
 800a57e:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 800a580:	4b1d      	ldr	r3, [pc, #116]	@ (800a5f8 <_tx_thread_shell_entry+0x90>)
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	2b00      	cmp	r3, #0
 800a586:	d003      	beq.n	800a590 <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 800a588:	4b1b      	ldr	r3, [pc, #108]	@ (800a5f8 <_tx_thread_shell_entry+0x90>)
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	69f8      	ldr	r0, [r7, #28]
 800a58e:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a590:	f3ef 8310 	mrs	r3, PRIMASK
 800a594:	607b      	str	r3, [r7, #4]
    return(posture);
 800a596:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 800a598:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 800a59a:	b672      	cpsid	i
    return(int_posture);
 800a59c:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 800a59e:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 800a5a0:	69fb      	ldr	r3, [r7, #28]
 800a5a2:	2201      	movs	r2, #1
 800a5a4:	631a      	str	r2, [r3, #48]	@ 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800a5a6:	69fb      	ldr	r3, [r7, #28]
 800a5a8:	2201      	movs	r2, #1
 800a5aa:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800a5ac:	69fb      	ldr	r3, [r7, #28]
 800a5ae:	2200      	movs	r2, #0
 800a5b0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800a5b2:	4b12      	ldr	r3, [pc, #72]	@ (800a5fc <_tx_thread_shell_entry+0x94>)
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	3301      	adds	r3, #1
 800a5b8:	4a10      	ldr	r2, [pc, #64]	@ (800a5fc <_tx_thread_shell_entry+0x94>)
 800a5ba:	6013      	str	r3, [r2, #0]
 800a5bc:	69bb      	ldr	r3, [r7, #24]
 800a5be:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a5c0:	68bb      	ldr	r3, [r7, #8]
 800a5c2:	f383 8810 	msr	PRIMASK, r3
}
 800a5c6:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800a5c8:	f3ef 8314 	mrs	r3, CONTROL
 800a5cc:	60fb      	str	r3, [r7, #12]
    return(control_value);
 800a5ce:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 800a5d0:	617b      	str	r3, [r7, #20]
 800a5d2:	697b      	ldr	r3, [r7, #20]
 800a5d4:	f023 0304 	bic.w	r3, r3, #4
 800a5d8:	617b      	str	r3, [r7, #20]
 800a5da:	697b      	ldr	r3, [r7, #20]
 800a5dc:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800a5de:	693b      	ldr	r3, [r7, #16]
 800a5e0:	f383 8814 	msr	CONTROL, r3
}
 800a5e4:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 800a5e6:	69f8      	ldr	r0, [r7, #28]
 800a5e8:	f000 f9c4 	bl	800a974 <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 800a5ec:	bf00      	nop
 800a5ee:	3720      	adds	r7, #32
 800a5f0:	46bd      	mov	sp, r7
 800a5f2:	bd80      	pop	{r7, pc}
 800a5f4:	20002380 	.word	0x20002380
 800a5f8:	2000241c 	.word	0x2000241c
 800a5fc:	20002418 	.word	0x20002418

0800a600 <_tx_thread_sleep>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_sleep(ULONG timer_ticks)
{
 800a600:	b580      	push	{r7, lr}
 800a602:	b08e      	sub	sp, #56	@ 0x38
 800a604:	af00      	add	r7, sp, #0
 800a606:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a608:	f3ef 8310 	mrs	r3, PRIMASK
 800a60c:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800a60e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800a610:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800a612:	b672      	cpsid	i
    return(int_posture);
 800a614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
UINT            status;
TX_THREAD       *thread_ptr;


    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800a616:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800a618:	4b35      	ldr	r3, [pc, #212]	@ (800a6f0 <_tx_thread_sleep+0xf0>)
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if this is a legal request.  */

    /* Is there a current thread?  */
    if (thread_ptr == TX_NULL)
 800a61e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a620:	2b00      	cmp	r3, #0
 800a622:	d108      	bne.n	800a636 <_tx_thread_sleep+0x36>
 800a624:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a626:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a628:	6a3b      	ldr	r3, [r7, #32]
 800a62a:	f383 8810 	msr	PRIMASK, r3
}
 800a62e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800a630:	2313      	movs	r3, #19
 800a632:	637b      	str	r3, [r7, #52]	@ 0x34
 800a634:	e056      	b.n	800a6e4 <_tx_thread_sleep+0xe4>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800a636:	f3ef 8305 	mrs	r3, IPSR
 800a63a:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 800a63c:	69fa      	ldr	r2, [r7, #28]
    }

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800a63e:	4b2d      	ldr	r3, [pc, #180]	@ (800a6f4 <_tx_thread_sleep+0xf4>)
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	4313      	orrs	r3, r2
 800a644:	2b00      	cmp	r3, #0
 800a646:	d008      	beq.n	800a65a <_tx_thread_sleep+0x5a>
 800a648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a64a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a64c:	69bb      	ldr	r3, [r7, #24]
 800a64e:	f383 8810 	msr	PRIMASK, r3
}
 800a652:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800a654:	2313      	movs	r3, #19
 800a656:	637b      	str	r3, [r7, #52]	@ 0x34
 800a658:	e044      	b.n	800a6e4 <_tx_thread_sleep+0xe4>
    }

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Is the caller the system timer thread?  */
    else if (thread_ptr == &_tx_timer_thread)
 800a65a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a65c:	4a26      	ldr	r2, [pc, #152]	@ (800a6f8 <_tx_thread_sleep+0xf8>)
 800a65e:	4293      	cmp	r3, r2
 800a660:	d108      	bne.n	800a674 <_tx_thread_sleep+0x74>
 800a662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a664:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a666:	697b      	ldr	r3, [r7, #20]
 800a668:	f383 8810 	msr	PRIMASK, r3
}
 800a66c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800a66e:	2313      	movs	r3, #19
 800a670:	637b      	str	r3, [r7, #52]	@ 0x34
 800a672:	e037      	b.n	800a6e4 <_tx_thread_sleep+0xe4>
    }
#endif

    /* Determine if the requested number of ticks is zero.  */
    else if (timer_ticks == ((ULONG) 0))
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	2b00      	cmp	r3, #0
 800a678:	d108      	bne.n	800a68c <_tx_thread_sleep+0x8c>
 800a67a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a67c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a67e:	693b      	ldr	r3, [r7, #16]
 800a680:	f383 8810 	msr	PRIMASK, r3
}
 800a684:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Just return with a successful status.  */
        status =  TX_SUCCESS;
 800a686:	2300      	movs	r3, #0
 800a688:	637b      	str	r3, [r7, #52]	@ 0x34
 800a68a:	e02b      	b.n	800a6e4 <_tx_thread_sleep+0xe4>
    }
    else
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800a68c:	4b1b      	ldr	r3, [pc, #108]	@ (800a6fc <_tx_thread_sleep+0xfc>)
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	2b00      	cmp	r3, #0
 800a692:	d008      	beq.n	800a6a6 <_tx_thread_sleep+0xa6>
 800a694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a696:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	f383 8810 	msr	PRIMASK, r3
}
 800a69e:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_CALLER_ERROR;
 800a6a0:	2313      	movs	r3, #19
 800a6a2:	637b      	str	r3, [r7, #52]	@ 0x34
 800a6a4:	e01e      	b.n	800a6e4 <_tx_thread_sleep+0xe4>
            TX_EL_THREAD_SLEEP_INSERT

            /* Suspend the current thread.  */

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SLEEP;
 800a6a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a6a8:	2204      	movs	r2, #4
 800a6aa:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800a6ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a6ae:	2201      	movs	r2, #1
 800a6b0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Initialize the status to successful.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800a6b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a6b4:	2200      	movs	r2, #0
 800a6b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  timer_ticks;
 800a6ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a6bc:	687a      	ldr	r2, [r7, #4]
 800a6be:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800a6c0:	4b0e      	ldr	r3, [pc, #56]	@ (800a6fc <_tx_thread_sleep+0xfc>)
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	3301      	adds	r3, #1
 800a6c6:	4a0d      	ldr	r2, [pc, #52]	@ (800a6fc <_tx_thread_sleep+0xfc>)
 800a6c8:	6013      	str	r3, [r2, #0]
 800a6ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6cc:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a6ce:	68bb      	ldr	r3, [r7, #8]
 800a6d0:	f383 8810 	msr	PRIMASK, r3
}
 800a6d4:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800a6d6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a6d8:	f000 f94c 	bl	800a974 <_tx_thread_system_suspend>
#endif

            /* Return status to the caller.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800a6dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a6de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a6e2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
    }

    /* Return completion status.  */
    return(status);
 800a6e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800a6e6:	4618      	mov	r0, r3
 800a6e8:	3738      	adds	r7, #56	@ 0x38
 800a6ea:	46bd      	mov	sp, r7
 800a6ec:	bd80      	pop	{r7, pc}
 800a6ee:	bf00      	nop
 800a6f0:	20002380 	.word	0x20002380
 800a6f4:	20000010 	.word	0x20000010
 800a6f8:	200024c8 	.word	0x200024c8
 800a6fc:	20002418 	.word	0x20002418

0800a700 <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 800a700:	b480      	push	{r7}
 800a702:	b089      	sub	sp, #36	@ 0x24
 800a704:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800a706:	4b17      	ldr	r3, [pc, #92]	@ (800a764 <_tx_thread_system_preempt_check+0x64>)
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 800a70c:	69fb      	ldr	r3, [r7, #28]
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d121      	bne.n	800a756 <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 800a712:	4b15      	ldr	r3, [pc, #84]	@ (800a768 <_tx_thread_system_preempt_check+0x68>)
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 800a718:	4b14      	ldr	r3, [pc, #80]	@ (800a76c <_tx_thread_system_preempt_check+0x6c>)
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 800a71e:	69ba      	ldr	r2, [r7, #24]
 800a720:	697b      	ldr	r3, [r7, #20]
 800a722:	429a      	cmp	r2, r3
 800a724:	d017      	beq.n	800a756 <_tx_thread_system_preempt_check+0x56>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
UINT interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800a726:	4b12      	ldr	r3, [pc, #72]	@ (800a770 <_tx_thread_system_preempt_check+0x70>)
 800a728:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a72c:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800a72e:	f3ef 8305 	mrs	r3, IPSR
 800a732:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800a734:	693b      	ldr	r3, [r7, #16]
    if (_tx_ipsr_get() == 0)
 800a736:	2b00      	cmp	r3, #0
 800a738:	d10c      	bne.n	800a754 <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a73a:	f3ef 8310 	mrs	r3, PRIMASK
 800a73e:	60fb      	str	r3, [r7, #12]
    return(posture);
 800a740:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_interrupt_posture();
 800a742:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800a744:	b662      	cpsie	i
}
 800a746:	bf00      	nop
 800a748:	68bb      	ldr	r3, [r7, #8]
 800a74a:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	f383 8810 	msr	PRIMASK, r3
}
 800a752:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 800a754:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 800a756:	bf00      	nop
 800a758:	3724      	adds	r7, #36	@ 0x24
 800a75a:	46bd      	mov	sp, r7
 800a75c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a760:	4770      	bx	lr
 800a762:	bf00      	nop
 800a764:	20002418 	.word	0x20002418
 800a768:	20002380 	.word	0x20002380
 800a76c:	20002384 	.word	0x20002384
 800a770:	e000ed04 	.word	0xe000ed04

0800a774 <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 800a774:	b580      	push	{r7, lr}
 800a776:	b096      	sub	sp, #88	@ 0x58
 800a778:	af00      	add	r7, sp, #0
 800a77a:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a77c:	f3ef 8310 	mrs	r3, PRIMASK
 800a780:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 800a782:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 800a784:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 800a786:	b672      	cpsid	i
    return(int_posture);
 800a788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800a78a:	657b      	str	r3, [r7, #84]	@ 0x54

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a790:	2b00      	cmp	r3, #0
 800a792:	d005      	beq.n	800a7a0 <_tx_thread_system_resume+0x2c>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	334c      	adds	r3, #76	@ 0x4c
 800a798:	4618      	mov	r0, r3
 800a79a:	f000 fb91 	bl	800aec0 <_tx_timer_system_deactivate>
 800a79e:	e002      	b.n	800a7a6 <_tx_thread_system_resume+0x32>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	2200      	movs	r2, #0
 800a7a4:	64da      	str	r2, [r3, #76]	@ 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 800a7a6:	4b6c      	ldr	r3, [pc, #432]	@ (800a958 <_tx_thread_system_resume+0x1e4>)
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	3b01      	subs	r3, #1
 800a7ac:	4a6a      	ldr	r2, [pc, #424]	@ (800a958 <_tx_thread_system_resume+0x1e4>)
 800a7ae:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	f040 8083 	bne.w	800a8c0 <_tx_thread_system_resume+0x14c>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	f000 8097 	beq.w	800a8f2 <_tx_thread_system_resume+0x17e>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d172      	bne.n	800a8b2 <_tx_thread_system_resume+0x13e>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	2200      	movs	r2, #0
 800a7d0:	631a      	str	r2, [r3, #48]	@ 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7d6:	653b      	str	r3, [r7, #80]	@ 0x50
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 800a7d8:	4a60      	ldr	r2, [pc, #384]	@ (800a95c <_tx_thread_system_resume+0x1e8>)
 800a7da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a7dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a7e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (head_ptr == TX_NULL)
 800a7e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d154      	bne.n	800a892 <_tx_thread_system_resume+0x11e>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 800a7e8:	495c      	ldr	r1, [pc, #368]	@ (800a95c <_tx_thread_system_resume+0x1e8>)
 800a7ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a7ec:	687a      	ldr	r2, [r7, #4]
 800a7ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	687a      	ldr	r2, [r7, #4]
 800a7f6:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	687a      	ldr	r2, [r7, #4]
 800a7fc:	625a      	str	r2, [r3, #36]	@ 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 800a7fe:	2201      	movs	r2, #1
 800a800:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a802:	fa02 f303 	lsl.w	r3, r2, r3
 800a806:	647b      	str	r3, [r7, #68]	@ 0x44
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 800a808:	4b55      	ldr	r3, [pc, #340]	@ (800a960 <_tx_thread_system_resume+0x1ec>)
 800a80a:	681a      	ldr	r2, [r3, #0]
 800a80c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a80e:	4313      	orrs	r3, r2
 800a810:	4a53      	ldr	r2, [pc, #332]	@ (800a960 <_tx_thread_system_resume+0x1ec>)
 800a812:	6013      	str	r3, [r2, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 800a814:	4b53      	ldr	r3, [pc, #332]	@ (800a964 <_tx_thread_system_resume+0x1f0>)
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a81a:	429a      	cmp	r2, r3
 800a81c:	d269      	bcs.n	800a8f2 <_tx_thread_system_resume+0x17e>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 800a81e:	4a51      	ldr	r2, [pc, #324]	@ (800a964 <_tx_thread_system_resume+0x1f0>)
 800a820:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a822:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 800a824:	4b50      	ldr	r3, [pc, #320]	@ (800a968 <_tx_thread_system_resume+0x1f4>)
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	643b      	str	r3, [r7, #64]	@ 0x40

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 800a82a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d103      	bne.n	800a838 <_tx_thread_system_resume+0xc4>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 800a830:	4a4d      	ldr	r2, [pc, #308]	@ (800a968 <_tx_thread_system_resume+0x1f4>)
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	6013      	str	r3, [r2, #0]
 800a836:	e05c      	b.n	800a8f2 <_tx_thread_system_resume+0x17e>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 800a838:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a83a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a83c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a83e:	429a      	cmp	r2, r3
 800a840:	d257      	bcs.n	800a8f2 <_tx_thread_system_resume+0x17e>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 800a842:	4a49      	ldr	r2, [pc, #292]	@ (800a968 <_tx_thread_system_resume+0x1f4>)
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	6013      	str	r3, [r2, #0]
 800a848:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a84a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a84c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a84e:	f383 8810 	msr	PRIMASK, r3
}
 800a852:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800a854:	4b40      	ldr	r3, [pc, #256]	@ (800a958 <_tx_thread_system_resume+0x1e4>)
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                if (combined_flags == ((ULONG) 0))
 800a85a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d174      	bne.n	800a94a <_tx_thread_system_resume+0x1d6>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800a860:	4b42      	ldr	r3, [pc, #264]	@ (800a96c <_tx_thread_system_resume+0x1f8>)
 800a862:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a866:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800a868:	f3ef 8305 	mrs	r3, IPSR
 800a86c:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(ipsr_value);
 800a86e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    if (_tx_ipsr_get() == 0)
 800a870:	2b00      	cmp	r3, #0
 800a872:	d10c      	bne.n	800a88e <_tx_thread_system_resume+0x11a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a874:	f3ef 8310 	mrs	r3, PRIMASK
 800a878:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800a87a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        interrupt_save = __get_interrupt_posture();
 800a87c:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800a87e:	b662      	cpsie	i
}
 800a880:	bf00      	nop
 800a882:	6a3b      	ldr	r3, [r7, #32]
 800a884:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a886:	69fb      	ldr	r3, [r7, #28]
 800a888:	f383 8810 	msr	PRIMASK, r3
}
 800a88c:	bf00      	nop
}
 800a88e:	bf00      	nop
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 800a890:	e05b      	b.n	800a94a <_tx_thread_system_resume+0x1d6>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 800a892:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a894:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a896:	64bb      	str	r3, [r7, #72]	@ 0x48
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 800a898:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a89a:	687a      	ldr	r2, [r7, #4]
 800a89c:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 800a89e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a8a0:	687a      	ldr	r2, [r7, #4]
 800a8a2:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a8a8:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a8ae:	621a      	str	r2, [r3, #32]
 800a8b0:	e01f      	b.n	800a8f2 <_tx_thread_system_resume+0x17e>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	2200      	movs	r2, #0
 800a8b6:	635a      	str	r2, [r3, #52]	@ 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	2203      	movs	r2, #3
 800a8bc:	631a      	str	r2, [r3, #48]	@ 0x30
 800a8be:	e018      	b.n	800a8f2 <_tx_thread_system_resume+0x17e>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a8c4:	2b01      	cmp	r3, #1
 800a8c6:	d014      	beq.n	800a8f2 <_tx_thread_system_resume+0x17e>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a8cc:	2b02      	cmp	r3, #2
 800a8ce:	d010      	beq.n	800a8f2 <_tx_thread_system_resume+0x17e>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d106      	bne.n	800a8e6 <_tx_thread_system_resume+0x172>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	2200      	movs	r2, #0
 800a8dc:	639a      	str	r2, [r3, #56]	@ 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	2200      	movs	r2, #0
 800a8e2:	631a      	str	r2, [r3, #48]	@ 0x30
 800a8e4:	e005      	b.n	800a8f2 <_tx_thread_system_resume+0x17e>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	2200      	movs	r2, #0
 800a8ea:	635a      	str	r2, [r3, #52]	@ 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	2203      	movs	r2, #3
 800a8f0:	631a      	str	r2, [r3, #48]	@ 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800a8f2:	4b1f      	ldr	r3, [pc, #124]	@ (800a970 <_tx_thread_system_resume+0x1fc>)
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a8f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a8fa:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a8fc:	69bb      	ldr	r3, [r7, #24]
 800a8fe:	f383 8810 	msr	PRIMASK, r3
}
 800a902:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 800a904:	4b18      	ldr	r3, [pc, #96]	@ (800a968 <_tx_thread_system_resume+0x1f4>)
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a90a:	429a      	cmp	r2, r3
 800a90c:	d020      	beq.n	800a950 <_tx_thread_system_resume+0x1dc>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800a90e:	4b12      	ldr	r3, [pc, #72]	@ (800a958 <_tx_thread_system_resume+0x1e4>)
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (combined_flags == ((ULONG) 0))
 800a914:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a916:	2b00      	cmp	r3, #0
 800a918:	d11a      	bne.n	800a950 <_tx_thread_system_resume+0x1dc>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800a91a:	4b14      	ldr	r3, [pc, #80]	@ (800a96c <_tx_thread_system_resume+0x1f8>)
 800a91c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a920:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800a922:	f3ef 8305 	mrs	r3, IPSR
 800a926:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800a928:	697b      	ldr	r3, [r7, #20]
    if (_tx_ipsr_get() == 0)
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d10f      	bne.n	800a94e <_tx_thread_system_resume+0x1da>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a92e:	f3ef 8310 	mrs	r3, PRIMASK
 800a932:	613b      	str	r3, [r7, #16]
    return(posture);
 800a934:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_interrupt_posture();
 800a936:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800a938:	b662      	cpsie	i
}
 800a93a:	bf00      	nop
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a940:	68bb      	ldr	r3, [r7, #8]
 800a942:	f383 8810 	msr	PRIMASK, r3
}
 800a946:	bf00      	nop
}
 800a948:	e001      	b.n	800a94e <_tx_thread_system_resume+0x1da>
                                return;
 800a94a:	bf00      	nop
 800a94c:	e000      	b.n	800a950 <_tx_thread_system_resume+0x1dc>
 800a94e:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 800a950:	3758      	adds	r7, #88	@ 0x58
 800a952:	46bd      	mov	sp, r7
 800a954:	bd80      	pop	{r7, pc}
 800a956:	bf00      	nop
 800a958:	20002418 	.word	0x20002418
 800a95c:	20002398 	.word	0x20002398
 800a960:	20002390 	.word	0x20002390
 800a964:	20002394 	.word	0x20002394
 800a968:	20002384 	.word	0x20002384
 800a96c:	e000ed04 	.word	0xe000ed04
 800a970:	20002380 	.word	0x20002380

0800a974 <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 800a974:	b580      	push	{r7, lr}
 800a976:	b09e      	sub	sp, #120	@ 0x78
 800a978:	af00      	add	r7, sp, #0
 800a97a:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800a97c:	4b81      	ldr	r3, [pc, #516]	@ (800ab84 <_tx_thread_system_suspend+0x210>)
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	677b      	str	r3, [r7, #116]	@ 0x74
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a982:	f3ef 8310 	mrs	r3, PRIMASK
 800a986:	64fb      	str	r3, [r7, #76]	@ 0x4c
    return(posture);
 800a988:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    int_posture = __get_interrupt_posture();
 800a98a:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("CPSID i" : : : "memory");
 800a98c:	b672      	cpsid	i
    return(int_posture);
 800a98e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 800a990:	673b      	str	r3, [r7, #112]	@ 0x70

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 800a992:	687a      	ldr	r2, [r7, #4]
 800a994:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a996:	429a      	cmp	r2, r3
 800a998:	d112      	bne.n	800a9c0 <_tx_thread_system_suspend+0x4c>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a99e:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 800a9a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d008      	beq.n	800a9b8 <_tx_thread_system_suspend+0x44>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 800a9a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a9a8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a9ac:	d004      	beq.n	800a9b8 <_tx_thread_system_suspend+0x44>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	334c      	adds	r3, #76	@ 0x4c
 800a9b2:	4618      	mov	r0, r3
 800a9b4:	f000 fa22 	bl	800adfc <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	69db      	ldr	r3, [r3, #28]
 800a9bc:	4a72      	ldr	r2, [pc, #456]	@ (800ab88 <_tx_thread_system_suspend+0x214>)
 800a9be:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 800a9c0:	4b72      	ldr	r3, [pc, #456]	@ (800ab8c <_tx_thread_system_suspend+0x218>)
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	3b01      	subs	r3, #1
 800a9c6:	4a71      	ldr	r2, [pc, #452]	@ (800ab8c <_tx_thread_system_suspend+0x218>)
 800a9c8:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a9ce:	2b01      	cmp	r3, #1
 800a9d0:	f040 80a6 	bne.w	800ab20 <_tx_thread_system_suspend+0x1ac>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	2200      	movs	r2, #0
 800a9d8:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9de:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	6a1b      	ldr	r3, [r3, #32]
 800a9e4:	667b      	str	r3, [r7, #100]	@ 0x64

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 800a9e6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	429a      	cmp	r2, r3
 800a9ec:	d015      	beq.n	800aa1a <_tx_thread_system_suspend+0xa6>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9f2:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 800a9f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a9f6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a9f8:	625a      	str	r2, [r3, #36]	@ 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 800a9fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a9fc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a9fe:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 800aa00:	4a63      	ldr	r2, [pc, #396]	@ (800ab90 <_tx_thread_system_suspend+0x21c>)
 800aa02:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800aa04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aa08:	687a      	ldr	r2, [r7, #4]
 800aa0a:	429a      	cmp	r2, r3
 800aa0c:	d157      	bne.n	800aabe <_tx_thread_system_suspend+0x14a>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 800aa0e:	4960      	ldr	r1, [pc, #384]	@ (800ab90 <_tx_thread_system_suspend+0x21c>)
 800aa10:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800aa12:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800aa14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800aa18:	e051      	b.n	800aabe <_tx_thread_system_suspend+0x14a>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 800aa1a:	4a5d      	ldr	r2, [pc, #372]	@ (800ab90 <_tx_thread_system_suspend+0x21c>)
 800aa1c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800aa1e:	2100      	movs	r1, #0
 800aa20:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 800aa24:	2201      	movs	r2, #1
 800aa26:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800aa28:	fa02 f303 	lsl.w	r3, r2, r3
 800aa2c:	663b      	str	r3, [r7, #96]	@ 0x60
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 800aa2e:	4b59      	ldr	r3, [pc, #356]	@ (800ab94 <_tx_thread_system_suspend+0x220>)
 800aa30:	681a      	ldr	r2, [r3, #0]
 800aa32:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aa34:	43db      	mvns	r3, r3
 800aa36:	4013      	ands	r3, r2
 800aa38:	4a56      	ldr	r2, [pc, #344]	@ (800ab94 <_tx_thread_system_suspend+0x220>)
 800aa3a:	6013      	str	r3, [r2, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 800aa3c:	2300      	movs	r3, #0
 800aa3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 800aa40:	4b54      	ldr	r3, [pc, #336]	@ (800ab94 <_tx_thread_system_suspend+0x220>)
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 800aa46:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d12b      	bne.n	800aaa4 <_tx_thread_system_suspend+0x130>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 800aa4c:	4b52      	ldr	r3, [pc, #328]	@ (800ab98 <_tx_thread_system_suspend+0x224>)
 800aa4e:	2220      	movs	r2, #32
 800aa50:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 800aa52:	4b52      	ldr	r3, [pc, #328]	@ (800ab9c <_tx_thread_system_suspend+0x228>)
 800aa54:	2200      	movs	r2, #0
 800aa56:	601a      	str	r2, [r3, #0]
 800aa58:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aa5a:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800aa5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aa5e:	f383 8810 	msr	PRIMASK, r3
}
 800aa62:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800aa64:	4b49      	ldr	r3, [pc, #292]	@ (800ab8c <_tx_thread_system_suspend+0x218>)
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	657b      	str	r3, [r7, #84]	@ 0x54
                if (combined_flags == ((ULONG) 0))
 800aa6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	f040 8081 	bne.w	800ab74 <_tx_thread_system_suspend+0x200>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800aa72:	4b4b      	ldr	r3, [pc, #300]	@ (800aba0 <_tx_thread_system_suspend+0x22c>)
 800aa74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aa78:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800aa7a:	f3ef 8305 	mrs	r3, IPSR
 800aa7e:	643b      	str	r3, [r7, #64]	@ 0x40
    return(ipsr_value);
 800aa80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    if (_tx_ipsr_get() == 0)
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d10c      	bne.n	800aaa0 <_tx_thread_system_suspend+0x12c>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800aa86:	f3ef 8310 	mrs	r3, PRIMASK
 800aa8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return(posture);
 800aa8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        interrupt_save = __get_interrupt_posture();
 800aa8e:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("CPSIE  i": : : "memory");
 800aa90:	b662      	cpsie	i
}
 800aa92:	bf00      	nop
 800aa94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa96:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800aa98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa9a:	f383 8810 	msr	PRIMASK, r3
}
 800aa9e:	bf00      	nop
}
 800aaa0:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 800aaa2:	e067      	b.n	800ab74 <_tx_thread_system_suspend+0x200>
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 800aaa4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800aaa6:	fa93 f3a3 	rbit	r3, r3
 800aaaa:	65bb      	str	r3, [r7, #88]	@ 0x58
 800aaac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800aaae:	fab3 f383 	clz	r3, r3
 800aab2:	663b      	str	r3, [r7, #96]	@ 0x60

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 800aab4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800aab6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aab8:	4413      	add	r3, r2
 800aaba:	4a37      	ldr	r2, [pc, #220]	@ (800ab98 <_tx_thread_system_suspend+0x224>)
 800aabc:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 800aabe:	4b37      	ldr	r3, [pc, #220]	@ (800ab9c <_tx_thread_system_suspend+0x228>)
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	687a      	ldr	r2, [r7, #4]
 800aac4:	429a      	cmp	r2, r3
 800aac6:	d12b      	bne.n	800ab20 <_tx_thread_system_suspend+0x1ac>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800aac8:	4b33      	ldr	r3, [pc, #204]	@ (800ab98 <_tx_thread_system_suspend+0x224>)
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	4a30      	ldr	r2, [pc, #192]	@ (800ab90 <_tx_thread_system_suspend+0x21c>)
 800aace:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aad2:	4a32      	ldr	r2, [pc, #200]	@ (800ab9c <_tx_thread_system_suspend+0x228>)
 800aad4:	6013      	str	r3, [r2, #0]
 800aad6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aad8:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800aada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aadc:	f383 8810 	msr	PRIMASK, r3
}
 800aae0:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800aae2:	4b2a      	ldr	r3, [pc, #168]	@ (800ab8c <_tx_thread_system_suspend+0x218>)
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	657b      	str	r3, [r7, #84]	@ 0x54
            if (combined_flags == ((ULONG) 0))
 800aae8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d144      	bne.n	800ab78 <_tx_thread_system_suspend+0x204>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800aaee:	4b2c      	ldr	r3, [pc, #176]	@ (800aba0 <_tx_thread_system_suspend+0x22c>)
 800aaf0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aaf4:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800aaf6:	f3ef 8305 	mrs	r3, IPSR
 800aafa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(ipsr_value);
 800aafc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    if (_tx_ipsr_get() == 0)
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d10c      	bne.n	800ab1c <_tx_thread_system_suspend+0x1a8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ab02:	f3ef 8310 	mrs	r3, PRIMASK
 800ab06:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800ab08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        interrupt_save = __get_interrupt_posture();
 800ab0a:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 800ab0c:	b662      	cpsie	i
}
 800ab0e:	bf00      	nop
 800ab10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab12:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ab14:	6a3b      	ldr	r3, [r7, #32]
 800ab16:	f383 8810 	msr	PRIMASK, r3
}
 800ab1a:	bf00      	nop
}
 800ab1c:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 800ab1e:	e02b      	b.n	800ab78 <_tx_thread_system_suspend+0x204>
 800ab20:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ab22:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ab24:	69fb      	ldr	r3, [r7, #28]
 800ab26:	f383 8810 	msr	PRIMASK, r3
}
 800ab2a:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 800ab2c:	4b1b      	ldr	r3, [pc, #108]	@ (800ab9c <_tx_thread_system_suspend+0x228>)
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800ab32:	429a      	cmp	r2, r3
 800ab34:	d022      	beq.n	800ab7c <_tx_thread_system_suspend+0x208>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800ab36:	4b15      	ldr	r3, [pc, #84]	@ (800ab8c <_tx_thread_system_suspend+0x218>)
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	657b      	str	r3, [r7, #84]	@ 0x54
        if (combined_flags == ((ULONG) 0))
 800ab3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d11c      	bne.n	800ab7c <_tx_thread_system_suspend+0x208>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800ab42:	4b17      	ldr	r3, [pc, #92]	@ (800aba0 <_tx_thread_system_suspend+0x22c>)
 800ab44:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab48:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ab4a:	f3ef 8305 	mrs	r3, IPSR
 800ab4e:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800ab50:	69bb      	ldr	r3, [r7, #24]
    if (_tx_ipsr_get() == 0)
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d10c      	bne.n	800ab70 <_tx_thread_system_suspend+0x1fc>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ab56:	f3ef 8310 	mrs	r3, PRIMASK
 800ab5a:	617b      	str	r3, [r7, #20]
    return(posture);
 800ab5c:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 800ab5e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800ab60:	b662      	cpsie	i
}
 800ab62:	bf00      	nop
 800ab64:	693b      	ldr	r3, [r7, #16]
 800ab66:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	f383 8810 	msr	PRIMASK, r3
}
 800ab6e:	bf00      	nop
}
 800ab70:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 800ab72:	e003      	b.n	800ab7c <_tx_thread_system_suspend+0x208>
                return;
 800ab74:	bf00      	nop
 800ab76:	e002      	b.n	800ab7e <_tx_thread_system_suspend+0x20a>
            return;
 800ab78:	bf00      	nop
 800ab7a:	e000      	b.n	800ab7e <_tx_thread_system_suspend+0x20a>
    return;
 800ab7c:	bf00      	nop
}
 800ab7e:	3778      	adds	r7, #120	@ 0x78
 800ab80:	46bd      	mov	sp, r7
 800ab82:	bd80      	pop	{r7, pc}
 800ab84:	20002380 	.word	0x20002380
 800ab88:	20002984 	.word	0x20002984
 800ab8c:	20002418 	.word	0x20002418
 800ab90:	20002398 	.word	0x20002398
 800ab94:	20002390 	.word	0x20002390
 800ab98:	20002394 	.word	0x20002394
 800ab9c:	20002384 	.word	0x20002384
 800aba0:	e000ed04 	.word	0xe000ed04

0800aba4 <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 800aba4:	b480      	push	{r7}
 800aba6:	b087      	sub	sp, #28
 800aba8:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800abaa:	4b21      	ldr	r3, [pc, #132]	@ (800ac30 <_tx_thread_time_slice+0x8c>)
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800abb0:	f3ef 8310 	mrs	r3, PRIMASK
 800abb4:	60fb      	str	r3, [r7, #12]
    return(posture);
 800abb6:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 800abb8:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 800abba:	b672      	cpsid	i
    return(int_posture);
 800abbc:	68bb      	ldr	r3, [r7, #8]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 800abbe:	613b      	str	r3, [r7, #16]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 800abc0:	4b1c      	ldr	r3, [pc, #112]	@ (800ac34 <_tx_thread_time_slice+0x90>)
 800abc2:	2200      	movs	r2, #0
 800abc4:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 800abc6:	697b      	ldr	r3, [r7, #20]
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d024      	beq.n	800ac16 <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 800abcc:	697b      	ldr	r3, [r7, #20]
 800abce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d120      	bne.n	800ac16 <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800abd4:	697b      	ldr	r3, [r7, #20]
 800abd6:	69da      	ldr	r2, [r3, #28]
 800abd8:	697b      	ldr	r3, [r7, #20]
 800abda:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 800abdc:	697b      	ldr	r3, [r7, #20]
 800abde:	699b      	ldr	r3, [r3, #24]
 800abe0:	4a15      	ldr	r2, [pc, #84]	@ (800ac38 <_tx_thread_time_slice+0x94>)
 800abe2:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 800abe4:	697b      	ldr	r3, [r7, #20]
 800abe6:	6a1b      	ldr	r3, [r3, #32]
 800abe8:	697a      	ldr	r2, [r7, #20]
 800abea:	429a      	cmp	r2, r3
 800abec:	d013      	beq.n	800ac16 <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 800abee:	697b      	ldr	r3, [r7, #20]
 800abf0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abf2:	697b      	ldr	r3, [r7, #20]
 800abf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abf6:	429a      	cmp	r2, r3
 800abf8:	d10d      	bne.n	800ac16 <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 800abfa:	697b      	ldr	r3, [r7, #20]
 800abfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abfe:	697a      	ldr	r2, [r7, #20]
 800ac00:	6a12      	ldr	r2, [r2, #32]
 800ac02:	490e      	ldr	r1, [pc, #56]	@ (800ac3c <_tx_thread_time_slice+0x98>)
 800ac04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800ac08:	4b0d      	ldr	r3, [pc, #52]	@ (800ac40 <_tx_thread_time_slice+0x9c>)
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	4a0b      	ldr	r2, [pc, #44]	@ (800ac3c <_tx_thread_time_slice+0x98>)
 800ac0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ac12:	4a0c      	ldr	r2, [pc, #48]	@ (800ac44 <_tx_thread_time_slice+0xa0>)
 800ac14:	6013      	str	r3, [r2, #0]
 800ac16:	693b      	ldr	r3, [r7, #16]
 800ac18:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	f383 8810 	msr	PRIMASK, r3
}
 800ac20:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 800ac22:	bf00      	nop
 800ac24:	371c      	adds	r7, #28
 800ac26:	46bd      	mov	sp, r7
 800ac28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac2c:	4770      	bx	lr
 800ac2e:	bf00      	nop
 800ac30:	20002380 	.word	0x20002380
 800ac34:	20002428 	.word	0x20002428
 800ac38:	20002984 	.word	0x20002984
 800ac3c:	20002398 	.word	0x20002398
 800ac40:	20002394 	.word	0x20002394
 800ac44:	20002384 	.word	0x20002384

0800ac48 <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	b08a      	sub	sp, #40	@ 0x28
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ac54:	f3ef 8310 	mrs	r3, PRIMASK
 800ac58:	617b      	str	r3, [r7, #20]
    return(posture);
 800ac5a:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800ac5c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ac5e:	b672      	cpsid	i
    return(int_posture);
 800ac60:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 800ac62:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 800ac64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac68:	2b04      	cmp	r3, #4
 800ac6a:	d10e      	bne.n	800ac8a <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 800ac6c:	4b13      	ldr	r3, [pc, #76]	@ (800acbc <_tx_thread_timeout+0x74>)
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	3301      	adds	r3, #1
 800ac72:	4a12      	ldr	r2, [pc, #72]	@ (800acbc <_tx_thread_timeout+0x74>)
 800ac74:	6013      	str	r3, [r2, #0]
 800ac76:	6a3b      	ldr	r3, [r7, #32]
 800ac78:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	f383 8810 	msr	PRIMASK, r3
}
 800ac80:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 800ac82:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ac84:	f7ff fd76 	bl	800a774 <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 800ac88:	e013      	b.n	800acb2 <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 800ac8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac8c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ac8e:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 800ac90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac92:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800ac96:	61bb      	str	r3, [r7, #24]
 800ac98:	6a3b      	ldr	r3, [r7, #32]
 800ac9a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ac9c:	68bb      	ldr	r3, [r7, #8]
 800ac9e:	f383 8810 	msr	PRIMASK, r3
}
 800aca2:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 800aca4:	69fb      	ldr	r3, [r7, #28]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d003      	beq.n	800acb2 <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 800acaa:	69fb      	ldr	r3, [r7, #28]
 800acac:	69b9      	ldr	r1, [r7, #24]
 800acae:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800acb0:	4798      	blx	r3
}
 800acb2:	bf00      	nop
 800acb4:	3728      	adds	r7, #40	@ 0x28
 800acb6:	46bd      	mov	sp, r7
 800acb8:	bd80      	pop	{r7, pc}
 800acba:	bf00      	nop
 800acbc:	20002418 	.word	0x20002418

0800acc0 <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 800acc0:	b580      	push	{r7, lr}
 800acc2:	b084      	sub	sp, #16
 800acc4:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800acc6:	f3ef 8310 	mrs	r3, PRIMASK
 800acca:	607b      	str	r3, [r7, #4]
    return(posture);
 800accc:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 800acce:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 800acd0:	b672      	cpsid	i
    return(int_posture);
 800acd2:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 800acd4:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 800acd6:	4b09      	ldr	r3, [pc, #36]	@ (800acfc <_tx_timer_expiration_process+0x3c>)
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	3301      	adds	r3, #1
 800acdc:	4a07      	ldr	r2, [pc, #28]	@ (800acfc <_tx_timer_expiration_process+0x3c>)
 800acde:	6013      	str	r3, [r2, #0]
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ace4:	68bb      	ldr	r3, [r7, #8]
 800ace6:	f383 8810 	msr	PRIMASK, r3
}
 800acea:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 800acec:	4804      	ldr	r0, [pc, #16]	@ (800ad00 <_tx_timer_expiration_process+0x40>)
 800acee:	f7ff fd41 	bl	800a774 <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800acf2:	bf00      	nop
 800acf4:	3710      	adds	r7, #16
 800acf6:	46bd      	mov	sp, r7
 800acf8:	bd80      	pop	{r7, pc}
 800acfa:	bf00      	nop
 800acfc:	20002418 	.word	0x20002418
 800ad00:	200024c8 	.word	0x200024c8

0800ad04 <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 800ad04:	b590      	push	{r4, r7, lr}
 800ad06:	b089      	sub	sp, #36	@ 0x24
 800ad08:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 800ad0a:	4b28      	ldr	r3, [pc, #160]	@ (800adac <_tx_timer_initialize+0xa8>)
 800ad0c:	2200      	movs	r2, #0
 800ad0e:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 800ad10:	4b27      	ldr	r3, [pc, #156]	@ (800adb0 <_tx_timer_initialize+0xac>)
 800ad12:	2200      	movs	r2, #0
 800ad14:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 800ad16:	4b27      	ldr	r3, [pc, #156]	@ (800adb4 <_tx_timer_initialize+0xb0>)
 800ad18:	2200      	movs	r2, #0
 800ad1a:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 800ad1c:	4b26      	ldr	r3, [pc, #152]	@ (800adb8 <_tx_timer_initialize+0xb4>)
 800ad1e:	2200      	movs	r2, #0
 800ad20:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 800ad22:	4b26      	ldr	r3, [pc, #152]	@ (800adbc <_tx_timer_initialize+0xb8>)
 800ad24:	2200      	movs	r2, #0
 800ad26:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 800ad28:	2280      	movs	r2, #128	@ 0x80
 800ad2a:	2100      	movs	r1, #0
 800ad2c:	4824      	ldr	r0, [pc, #144]	@ (800adc0 <_tx_timer_initialize+0xbc>)
 800ad2e:	f000 fe9f 	bl	800ba70 <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 800ad32:	4b24      	ldr	r3, [pc, #144]	@ (800adc4 <_tx_timer_initialize+0xc0>)
 800ad34:	4a22      	ldr	r2, [pc, #136]	@ (800adc0 <_tx_timer_initialize+0xbc>)
 800ad36:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 800ad38:	4b23      	ldr	r3, [pc, #140]	@ (800adc8 <_tx_timer_initialize+0xc4>)
 800ad3a:	4a21      	ldr	r2, [pc, #132]	@ (800adc0 <_tx_timer_initialize+0xbc>)
 800ad3c:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 800ad3e:	4b23      	ldr	r3, [pc, #140]	@ (800adcc <_tx_timer_initialize+0xc8>)
 800ad40:	4a23      	ldr	r2, [pc, #140]	@ (800add0 <_tx_timer_initialize+0xcc>)
 800ad42:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 800ad44:	4b21      	ldr	r3, [pc, #132]	@ (800adcc <_tx_timer_initialize+0xc8>)
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	3304      	adds	r3, #4
 800ad4a:	4a20      	ldr	r2, [pc, #128]	@ (800adcc <_tx_timer_initialize+0xc8>)
 800ad4c:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 800ad4e:	4b21      	ldr	r3, [pc, #132]	@ (800add4 <_tx_timer_initialize+0xd0>)
 800ad50:	4a21      	ldr	r2, [pc, #132]	@ (800add8 <_tx_timer_initialize+0xd4>)
 800ad52:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 800ad54:	4b21      	ldr	r3, [pc, #132]	@ (800addc <_tx_timer_initialize+0xd8>)
 800ad56:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800ad5a:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 800ad5c:	4b20      	ldr	r3, [pc, #128]	@ (800ade0 <_tx_timer_initialize+0xdc>)
 800ad5e:	2200      	movs	r2, #0
 800ad60:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 800ad62:	4b1c      	ldr	r3, [pc, #112]	@ (800add4 <_tx_timer_initialize+0xd0>)
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	4a1d      	ldr	r2, [pc, #116]	@ (800addc <_tx_timer_initialize+0xd8>)
 800ad68:	6812      	ldr	r2, [r2, #0]
 800ad6a:	491d      	ldr	r1, [pc, #116]	@ (800ade0 <_tx_timer_initialize+0xdc>)
 800ad6c:	6809      	ldr	r1, [r1, #0]
 800ad6e:	481c      	ldr	r0, [pc, #112]	@ (800ade0 <_tx_timer_initialize+0xdc>)
 800ad70:	6800      	ldr	r0, [r0, #0]
 800ad72:	2400      	movs	r4, #0
 800ad74:	9405      	str	r4, [sp, #20]
 800ad76:	2400      	movs	r4, #0
 800ad78:	9404      	str	r4, [sp, #16]
 800ad7a:	9003      	str	r0, [sp, #12]
 800ad7c:	9102      	str	r1, [sp, #8]
 800ad7e:	9201      	str	r2, [sp, #4]
 800ad80:	9300      	str	r3, [sp, #0]
 800ad82:	4b18      	ldr	r3, [pc, #96]	@ (800ade4 <_tx_timer_initialize+0xe0>)
 800ad84:	4a18      	ldr	r2, [pc, #96]	@ (800ade8 <_tx_timer_initialize+0xe4>)
 800ad86:	4919      	ldr	r1, [pc, #100]	@ (800adec <_tx_timer_initialize+0xe8>)
 800ad88:	4819      	ldr	r0, [pc, #100]	@ (800adf0 <_tx_timer_initialize+0xec>)
 800ad8a:	f7ff fabb 	bl	800a304 <_tx_thread_create>
 800ad8e:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d1e5      	bne.n	800ad62 <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 800ad96:	4b17      	ldr	r3, [pc, #92]	@ (800adf4 <_tx_timer_initialize+0xf0>)
 800ad98:	2200      	movs	r2, #0
 800ad9a:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 800ad9c:	4b16      	ldr	r3, [pc, #88]	@ (800adf8 <_tx_timer_initialize+0xf4>)
 800ad9e:	2200      	movs	r2, #0
 800ada0:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 800ada2:	bf00      	nop
 800ada4:	370c      	adds	r7, #12
 800ada6:	46bd      	mov	sp, r7
 800ada8:	bd90      	pop	{r4, r7, pc}
 800adaa:	bf00      	nop
 800adac:	20002424 	.word	0x20002424
 800adb0:	20002984 	.word	0x20002984
 800adb4:	20002428 	.word	0x20002428
 800adb8:	200024b8 	.word	0x200024b8
 800adbc:	200024c4 	.word	0x200024c4
 800adc0:	2000242c 	.word	0x2000242c
 800adc4:	200024ac 	.word	0x200024ac
 800adc8:	200024b4 	.word	0x200024b4
 800adcc:	200024b0 	.word	0x200024b0
 800add0:	200024a8 	.word	0x200024a8
 800add4:	20002578 	.word	0x20002578
 800add8:	20002584 	.word	0x20002584
 800addc:	2000257c 	.word	0x2000257c
 800ade0:	20002580 	.word	0x20002580
 800ade4:	4154494d 	.word	0x4154494d
 800ade8:	0800af31 	.word	0x0800af31
 800adec:	0800c514 	.word	0x0800c514
 800adf0:	200024c8 	.word	0x200024c8
 800adf4:	200024bc 	.word	0x200024bc
 800adf8:	200024c0 	.word	0x200024c0

0800adfc <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 800adfc:	b480      	push	{r7}
 800adfe:	b089      	sub	sp, #36	@ 0x24
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 800ae0a:	697b      	ldr	r3, [r7, #20]
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d04a      	beq.n	800aea6 <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 800ae10:	697b      	ldr	r3, [r7, #20]
 800ae12:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ae16:	d046      	beq.n	800aea6 <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	699b      	ldr	r3, [r3, #24]
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d142      	bne.n	800aea6 <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 800ae20:	697b      	ldr	r3, [r7, #20]
 800ae22:	2b20      	cmp	r3, #32
 800ae24:	d902      	bls.n	800ae2c <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 800ae26:	231f      	movs	r3, #31
 800ae28:	61bb      	str	r3, [r7, #24]
 800ae2a:	e002      	b.n	800ae32 <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 800ae2c:	697b      	ldr	r3, [r7, #20]
 800ae2e:	3b01      	subs	r3, #1
 800ae30:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 800ae32:	4b20      	ldr	r3, [pc, #128]	@ (800aeb4 <_tx_timer_system_activate+0xb8>)
 800ae34:	681a      	ldr	r2, [r3, #0]
 800ae36:	69bb      	ldr	r3, [r7, #24]
 800ae38:	009b      	lsls	r3, r3, #2
 800ae3a:	4413      	add	r3, r2
 800ae3c:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 800ae3e:	4b1e      	ldr	r3, [pc, #120]	@ (800aeb8 <_tx_timer_system_activate+0xbc>)
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	69fa      	ldr	r2, [r7, #28]
 800ae44:	429a      	cmp	r2, r3
 800ae46:	d30b      	bcc.n	800ae60 <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 800ae48:	4b1b      	ldr	r3, [pc, #108]	@ (800aeb8 <_tx_timer_system_activate+0xbc>)
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	69fa      	ldr	r2, [r7, #28]
 800ae4e:	1ad3      	subs	r3, r2, r3
 800ae50:	109b      	asrs	r3, r3, #2
 800ae52:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 800ae54:	4b19      	ldr	r3, [pc, #100]	@ (800aebc <_tx_timer_system_activate+0xc0>)
 800ae56:	681a      	ldr	r2, [r3, #0]
 800ae58:	693b      	ldr	r3, [r7, #16]
 800ae5a:	009b      	lsls	r3, r3, #2
 800ae5c:	4413      	add	r3, r2
 800ae5e:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 800ae60:	69fb      	ldr	r3, [r7, #28]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d109      	bne.n	800ae7c <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	687a      	ldr	r2, [r7, #4]
 800ae6c:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	687a      	ldr	r2, [r7, #4]
 800ae72:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 800ae74:	69fb      	ldr	r3, [r7, #28]
 800ae76:	687a      	ldr	r2, [r7, #4]
 800ae78:	601a      	str	r2, [r3, #0]
 800ae7a:	e011      	b.n	800aea0 <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 800ae7c:	69fb      	ldr	r3, [r7, #28]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	695b      	ldr	r3, [r3, #20]
 800ae86:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 800ae88:	68bb      	ldr	r3, [r7, #8]
 800ae8a:	687a      	ldr	r2, [r7, #4]
 800ae8c:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	687a      	ldr	r2, [r7, #4]
 800ae92:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	68fa      	ldr	r2, [r7, #12]
 800ae98:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	68ba      	ldr	r2, [r7, #8]
 800ae9e:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	69fa      	ldr	r2, [r7, #28]
 800aea4:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 800aea6:	bf00      	nop
 800aea8:	3724      	adds	r7, #36	@ 0x24
 800aeaa:	46bd      	mov	sp, r7
 800aeac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb0:	4770      	bx	lr
 800aeb2:	bf00      	nop
 800aeb4:	200024b4 	.word	0x200024b4
 800aeb8:	200024b0 	.word	0x200024b0
 800aebc:	200024ac 	.word	0x200024ac

0800aec0 <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 800aec0:	b480      	push	{r7}
 800aec2:	b087      	sub	sp, #28
 800aec4:	af00      	add	r7, sp, #0
 800aec6:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	699b      	ldr	r3, [r3, #24]
 800aecc:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 800aece:	697b      	ldr	r3, [r7, #20]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d026      	beq.n	800af22 <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	691b      	ldr	r3, [r3, #16]
 800aed8:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 800aeda:	687a      	ldr	r2, [r7, #4]
 800aedc:	693b      	ldr	r3, [r7, #16]
 800aede:	429a      	cmp	r2, r3
 800aee0:	d108      	bne.n	800aef4 <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 800aee2:	697b      	ldr	r3, [r7, #20]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	687a      	ldr	r2, [r7, #4]
 800aee8:	429a      	cmp	r2, r3
 800aeea:	d117      	bne.n	800af1c <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 800aeec:	697b      	ldr	r3, [r7, #20]
 800aeee:	2200      	movs	r2, #0
 800aef0:	601a      	str	r2, [r3, #0]
 800aef2:	e013      	b.n	800af1c <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	695b      	ldr	r3, [r3, #20]
 800aef8:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 800aefa:	693b      	ldr	r3, [r7, #16]
 800aefc:	68fa      	ldr	r2, [r7, #12]
 800aefe:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	693a      	ldr	r2, [r7, #16]
 800af04:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 800af06:	697b      	ldr	r3, [r7, #20]
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	687a      	ldr	r2, [r7, #4]
 800af0c:	429a      	cmp	r2, r3
 800af0e:	d105      	bne.n	800af1c <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 800af10:	693b      	ldr	r3, [r7, #16]
 800af12:	697a      	ldr	r2, [r7, #20]
 800af14:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 800af16:	697b      	ldr	r3, [r7, #20]
 800af18:	693a      	ldr	r2, [r7, #16]
 800af1a:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	2200      	movs	r2, #0
 800af20:	619a      	str	r2, [r3, #24]
    }
}
 800af22:	bf00      	nop
 800af24:	371c      	adds	r7, #28
 800af26:	46bd      	mov	sp, r7
 800af28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af2c:	4770      	bx	lr
	...

0800af30 <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 800af30:	b580      	push	{r7, lr}
 800af32:	b098      	sub	sp, #96	@ 0x60
 800af34:	af00      	add	r7, sp, #0
 800af36:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 800af38:	2300      	movs	r3, #0
 800af3a:	657b      	str	r3, [r7, #84]	@ 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	4a73      	ldr	r2, [pc, #460]	@ (800b10c <_tx_timer_thread_entry+0x1dc>)
 800af40:	4293      	cmp	r3, r2
 800af42:	f040 80de 	bne.w	800b102 <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800af46:	f3ef 8310 	mrs	r3, PRIMASK
 800af4a:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 800af4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 800af4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 800af50:	b672      	cpsid	i
    return(int_posture);
 800af52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 800af54:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 800af56:	4b6e      	ldr	r3, [pc, #440]	@ (800b110 <_tx_timer_thread_entry+0x1e0>)
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	2b00      	cmp	r3, #0
 800af62:	d003      	beq.n	800af6c <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	f107 020c 	add.w	r2, r7, #12
 800af6a:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 800af6c:	4b68      	ldr	r3, [pc, #416]	@ (800b110 <_tx_timer_thread_entry+0x1e0>)
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	2200      	movs	r2, #0
 800af72:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 800af74:	4b66      	ldr	r3, [pc, #408]	@ (800b110 <_tx_timer_thread_entry+0x1e0>)
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	3304      	adds	r3, #4
 800af7a:	4a65      	ldr	r2, [pc, #404]	@ (800b110 <_tx_timer_thread_entry+0x1e0>)
 800af7c:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 800af7e:	4b64      	ldr	r3, [pc, #400]	@ (800b110 <_tx_timer_thread_entry+0x1e0>)
 800af80:	681a      	ldr	r2, [r3, #0]
 800af82:	4b64      	ldr	r3, [pc, #400]	@ (800b114 <_tx_timer_thread_entry+0x1e4>)
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	429a      	cmp	r2, r3
 800af88:	d103      	bne.n	800af92 <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 800af8a:	4b63      	ldr	r3, [pc, #396]	@ (800b118 <_tx_timer_thread_entry+0x1e8>)
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	4a60      	ldr	r2, [pc, #384]	@ (800b110 <_tx_timer_thread_entry+0x1e0>)
 800af90:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 800af92:	4b62      	ldr	r3, [pc, #392]	@ (800b11c <_tx_timer_thread_entry+0x1ec>)
 800af94:	2200      	movs	r2, #0
 800af96:	601a      	str	r2, [r3, #0]
 800af98:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800af9a:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800af9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af9e:	f383 8810 	msr	PRIMASK, r3
}
 800afa2:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800afa4:	f3ef 8310 	mrs	r3, PRIMASK
 800afa8:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 800afaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 800afac:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 800afae:	b672      	cpsid	i
    return(int_posture);
 800afb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 800afb2:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 800afb4:	e07f      	b.n	800b0b6 <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	691b      	ldr	r3, [r3, #16]
 800afbe:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 800afc0:	2300      	movs	r3, #0
 800afc2:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 800afc4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800afc6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800afc8:	429a      	cmp	r2, r3
 800afca:	d102      	bne.n	800afd2 <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 800afcc:	2300      	movs	r3, #0
 800afce:	60fb      	str	r3, [r7, #12]
 800afd0:	e00e      	b.n	800aff0 <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 800afd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800afd4:	695b      	ldr	r3, [r3, #20]
 800afd6:	647b      	str	r3, [r7, #68]	@ 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 800afd8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800afda:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800afdc:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 800afde:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800afe0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800afe2:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 800afe4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800afe6:	f107 020c 	add.w	r2, r7, #12
 800afea:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 800afec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800afee:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 800aff0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	2b20      	cmp	r3, #32
 800aff6:	d911      	bls.n	800b01c <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 800aff8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 800b000:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b002:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 800b004:	2300      	movs	r3, #0
 800b006:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 800b008:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b00a:	f107 0208 	add.w	r2, r7, #8
 800b00e:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 800b010:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b012:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b014:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 800b016:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b018:	60bb      	str	r3, [r7, #8]
 800b01a:	e01a      	b.n	800b052 <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 800b01c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b01e:	689b      	ldr	r3, [r3, #8]
 800b020:	65bb      	str	r3, [r7, #88]	@ 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 800b022:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b024:	68db      	ldr	r3, [r3, #12]
 800b026:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 800b028:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b02a:	685a      	ldr	r2, [r3, #4]
 800b02c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b02e:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 800b030:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	2b00      	cmp	r3, #0
 800b036:	d009      	beq.n	800b04c <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 800b038:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b03a:	f107 0208 	add.w	r2, r7, #8
 800b03e:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 800b040:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b042:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b044:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 800b046:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b048:	60bb      	str	r3, [r7, #8]
 800b04a:	e002      	b.n	800b052 <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 800b04c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b04e:	2200      	movs	r2, #0
 800b050:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 800b052:	4a33      	ldr	r2, [pc, #204]	@ (800b120 <_tx_timer_thread_entry+0x1f0>)
 800b054:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b056:	6013      	str	r3, [r2, #0]
 800b058:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b05a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b05c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b05e:	f383 8810 	msr	PRIMASK, r3
}
 800b062:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 800b064:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b066:	2b00      	cmp	r3, #0
 800b068:	d002      	beq.n	800b070 <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 800b06a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b06c:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800b06e:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b070:	f3ef 8310 	mrs	r3, PRIMASK
 800b074:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800b076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800b078:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800b07a:	b672      	cpsid	i
    return(int_posture);
 800b07c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 800b07e:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 800b080:	4b27      	ldr	r3, [pc, #156]	@ (800b120 <_tx_timer_thread_entry+0x1f0>)
 800b082:	2200      	movs	r2, #0
 800b084:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 800b086:	68bb      	ldr	r3, [r7, #8]
 800b088:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b08a:	429a      	cmp	r2, r3
 800b08c:	d105      	bne.n	800b09a <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 800b08e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b090:	2200      	movs	r2, #0
 800b092:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 800b094:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800b096:	f7ff feb1 	bl	800adfc <_tx_timer_system_activate>
 800b09a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b09c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b09e:	69bb      	ldr	r3, [r7, #24]
 800b0a0:	f383 8810 	msr	PRIMASK, r3
}
 800b0a4:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b0a6:	f3ef 8310 	mrs	r3, PRIMASK
 800b0aa:	623b      	str	r3, [r7, #32]
    return(posture);
 800b0ac:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800b0ae:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b0b0:	b672      	cpsid	i
    return(int_posture);
 800b0b2:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 800b0b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
            while (expired_timers != TX_NULL)
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	f47f af7c 	bne.w	800afb6 <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 800b0be:	4b17      	ldr	r3, [pc, #92]	@ (800b11c <_tx_timer_thread_entry+0x1ec>)
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d116      	bne.n	800b0f4 <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 800b0c6:	4b17      	ldr	r3, [pc, #92]	@ (800b124 <_tx_timer_thread_entry+0x1f4>)
 800b0c8:	653b      	str	r3, [r7, #80]	@ 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 800b0ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b0cc:	2203      	movs	r2, #3
 800b0ce:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800b0d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b0d2:	2201      	movs	r2, #1
 800b0d4:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 800b0d6:	4b14      	ldr	r3, [pc, #80]	@ (800b128 <_tx_timer_thread_entry+0x1f8>)
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	3301      	adds	r3, #1
 800b0dc:	4a12      	ldr	r2, [pc, #72]	@ (800b128 <_tx_timer_thread_entry+0x1f8>)
 800b0de:	6013      	str	r3, [r2, #0]
 800b0e0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b0e2:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b0e4:	697b      	ldr	r3, [r7, #20]
 800b0e6:	f383 8810 	msr	PRIMASK, r3
}
 800b0ea:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800b0ec:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800b0ee:	f7ff fc41 	bl	800a974 <_tx_thread_system_suspend>
 800b0f2:	e728      	b.n	800af46 <_tx_timer_thread_entry+0x16>
 800b0f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b0f6:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b0f8:	693b      	ldr	r3, [r7, #16]
 800b0fa:	f383 8810 	msr	PRIMASK, r3
}
 800b0fe:	bf00      	nop
            TX_DISABLE
 800b100:	e721      	b.n	800af46 <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 800b102:	bf00      	nop
 800b104:	3760      	adds	r7, #96	@ 0x60
 800b106:	46bd      	mov	sp, r7
 800b108:	bd80      	pop	{r7, pc}
 800b10a:	bf00      	nop
 800b10c:	4154494d 	.word	0x4154494d
 800b110:	200024b4 	.word	0x200024b4
 800b114:	200024b0 	.word	0x200024b0
 800b118:	200024ac 	.word	0x200024ac
 800b11c:	200024b8 	.word	0x200024b8
 800b120:	200024c4 	.word	0x200024c4
 800b124:	200024c8 	.word	0x200024c8
 800b128:	20002418 	.word	0x20002418

0800b12c <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 800b12c:	b580      	push	{r7, lr}
 800b12e:	b092      	sub	sp, #72	@ 0x48
 800b130:	af00      	add	r7, sp, #0
 800b132:	60f8      	str	r0, [r7, #12]
 800b134:	60b9      	str	r1, [r7, #8]
 800b136:	607a      	str	r2, [r7, #4]
 800b138:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800b13a:	2300      	movs	r3, #0
 800b13c:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	2b00      	cmp	r3, #0
 800b142:	d102      	bne.n	800b14a <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800b144:	2302      	movs	r3, #2
 800b146:	647b      	str	r3, [r7, #68]	@ 0x44
 800b148:	e075      	b.n	800b236 <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 800b14a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b14c:	2b34      	cmp	r3, #52	@ 0x34
 800b14e:	d002      	beq.n	800b156 <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800b150:	2302      	movs	r3, #2
 800b152:	647b      	str	r3, [r7, #68]	@ 0x44
 800b154:	e06f      	b.n	800b236 <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b156:	f3ef 8310 	mrs	r3, PRIMASK
 800b15a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800b15c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800b15e:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800b160:	b672      	cpsid	i
    return(int_posture);
 800b162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800b164:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800b166:	4b3b      	ldr	r3, [pc, #236]	@ (800b254 <_txe_byte_pool_create+0x128>)
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	3301      	adds	r3, #1
 800b16c:	4a39      	ldr	r2, [pc, #228]	@ (800b254 <_txe_byte_pool_create+0x128>)
 800b16e:	6013      	str	r3, [r2, #0]
 800b170:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b172:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b176:	f383 8810 	msr	PRIMASK, r3
}
 800b17a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 800b17c:	4b36      	ldr	r3, [pc, #216]	@ (800b258 <_txe_byte_pool_create+0x12c>)
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800b182:	2300      	movs	r3, #0
 800b184:	643b      	str	r3, [r7, #64]	@ 0x40
 800b186:	e009      	b.n	800b19c <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 800b188:	68fa      	ldr	r2, [r7, #12]
 800b18a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b18c:	429a      	cmp	r2, r3
 800b18e:	d00b      	beq.n	800b1a8 <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 800b190:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b194:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800b196:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b198:	3301      	adds	r3, #1
 800b19a:	643b      	str	r3, [r7, #64]	@ 0x40
 800b19c:	4b2f      	ldr	r3, [pc, #188]	@ (800b25c <_txe_byte_pool_create+0x130>)
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b1a2:	429a      	cmp	r2, r3
 800b1a4:	d3f0      	bcc.n	800b188 <_txe_byte_pool_create+0x5c>
 800b1a6:	e000      	b.n	800b1aa <_txe_byte_pool_create+0x7e>
                break;
 800b1a8:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b1aa:	f3ef 8310 	mrs	r3, PRIMASK
 800b1ae:	623b      	str	r3, [r7, #32]
    return(posture);
 800b1b0:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800b1b2:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b1b4:	b672      	cpsid	i
    return(int_posture);
 800b1b6:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800b1b8:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800b1ba:	4b26      	ldr	r3, [pc, #152]	@ (800b254 <_txe_byte_pool_create+0x128>)
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	3b01      	subs	r3, #1
 800b1c0:	4a24      	ldr	r2, [pc, #144]	@ (800b254 <_txe_byte_pool_create+0x128>)
 800b1c2:	6013      	str	r3, [r2, #0]
 800b1c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1c6:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b1c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1ca:	f383 8810 	msr	PRIMASK, r3
}
 800b1ce:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800b1d0:	f7ff fa96 	bl	800a700 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 800b1d4:	68fa      	ldr	r2, [r7, #12]
 800b1d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1d8:	429a      	cmp	r2, r3
 800b1da:	d102      	bne.n	800b1e2 <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 800b1dc:	2302      	movs	r3, #2
 800b1de:	647b      	str	r3, [r7, #68]	@ 0x44
 800b1e0:	e029      	b.n	800b236 <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d102      	bne.n	800b1ee <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 800b1e8:	2303      	movs	r3, #3
 800b1ea:	647b      	str	r3, [r7, #68]	@ 0x44
 800b1ec:	e023      	b.n	800b236 <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 800b1ee:	683b      	ldr	r3, [r7, #0]
 800b1f0:	2b63      	cmp	r3, #99	@ 0x63
 800b1f2:	d802      	bhi.n	800b1fa <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 800b1f4:	2305      	movs	r3, #5
 800b1f6:	647b      	str	r3, [r7, #68]	@ 0x44
 800b1f8:	e01d      	b.n	800b236 <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800b1fa:	4b19      	ldr	r3, [pc, #100]	@ (800b260 <_txe_byte_pool_create+0x134>)
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800b200:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b202:	4a18      	ldr	r2, [pc, #96]	@ (800b264 <_txe_byte_pool_create+0x138>)
 800b204:	4293      	cmp	r3, r2
 800b206:	d101      	bne.n	800b20c <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800b208:	2313      	movs	r3, #19
 800b20a:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b20c:	f3ef 8305 	mrs	r3, IPSR
 800b210:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800b212:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800b214:	4b14      	ldr	r3, [pc, #80]	@ (800b268 <_txe_byte_pool_create+0x13c>)
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	4313      	orrs	r3, r2
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d00b      	beq.n	800b236 <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b21e:	f3ef 8305 	mrs	r3, IPSR
 800b222:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800b224:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800b226:	4b10      	ldr	r3, [pc, #64]	@ (800b268 <_txe_byte_pool_create+0x13c>)
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	4313      	orrs	r3, r2
 800b22c:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800b230:	d201      	bcs.n	800b236 <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800b232:	2313      	movs	r3, #19
 800b234:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800b236:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d106      	bne.n	800b24a <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 800b23c:	683b      	ldr	r3, [r7, #0]
 800b23e:	687a      	ldr	r2, [r7, #4]
 800b240:	68b9      	ldr	r1, [r7, #8]
 800b242:	68f8      	ldr	r0, [r7, #12]
 800b244:	f7fd fa86 	bl	8008754 <_tx_byte_pool_create>
 800b248:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800b24a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800b24c:	4618      	mov	r0, r3
 800b24e:	3748      	adds	r7, #72	@ 0x48
 800b250:	46bd      	mov	sp, r7
 800b252:	bd80      	pop	{r7, pc}
 800b254:	20002418 	.word	0x20002418
 800b258:	20002370 	.word	0x20002370
 800b25c:	20002374 	.word	0x20002374
 800b260:	20002380 	.word	0x20002380
 800b264:	200024c8 	.word	0x200024c8
 800b268:	20000010 	.word	0x20000010

0800b26c <_txe_event_flags_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_event_flags_create(TX_EVENT_FLAGS_GROUP *group_ptr, CHAR *name_ptr, UINT event_control_block_size)
{
 800b26c:	b580      	push	{r7, lr}
 800b26e:	b092      	sub	sp, #72	@ 0x48
 800b270:	af00      	add	r7, sp, #0
 800b272:	60f8      	str	r0, [r7, #12]
 800b274:	60b9      	str	r1, [r7, #8]
 800b276:	607a      	str	r2, [r7, #4]
TX_THREAD                   *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800b278:	2300      	movs	r3, #0
 800b27a:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid event flags group pointer.  */
    if (group_ptr == TX_NULL)
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d102      	bne.n	800b288 <_txe_event_flags_create+0x1c>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 800b282:	2306      	movs	r3, #6
 800b284:	647b      	str	r3, [r7, #68]	@ 0x44
 800b286:	e069      	b.n	800b35c <_txe_event_flags_create+0xf0>
    }

    /* Now check for proper control block size.  */
    else if (event_control_block_size != (sizeof(TX_EVENT_FLAGS_GROUP)))
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	2b24      	cmp	r3, #36	@ 0x24
 800b28c:	d002      	beq.n	800b294 <_txe_event_flags_create+0x28>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 800b28e:	2306      	movs	r3, #6
 800b290:	647b      	str	r3, [r7, #68]	@ 0x44
 800b292:	e063      	b.n	800b35c <_txe_event_flags_create+0xf0>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b294:	f3ef 8310 	mrs	r3, PRIMASK
 800b298:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800b29a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800b29c:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800b29e:	b672      	cpsid	i
    return(int_posture);
 800b2a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800b2a2:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800b2a4:	4b34      	ldr	r3, [pc, #208]	@ (800b378 <_txe_event_flags_create+0x10c>)
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	3301      	adds	r3, #1
 800b2aa:	4a33      	ldr	r2, [pc, #204]	@ (800b378 <_txe_event_flags_create+0x10c>)
 800b2ac:	6013      	str	r3, [r2, #0]
 800b2ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2b0:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b2b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2b4:	f383 8810 	msr	PRIMASK, r3
}
 800b2b8:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_group =   _tx_event_flags_created_ptr;
 800b2ba:	4b30      	ldr	r3, [pc, #192]	@ (800b37c <_txe_event_flags_create+0x110>)
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_event_flags_created_count; i++)
 800b2c0:	2300      	movs	r3, #0
 800b2c2:	643b      	str	r3, [r7, #64]	@ 0x40
 800b2c4:	e009      	b.n	800b2da <_txe_event_flags_create+0x6e>
        {

            /* Determine if this group matches the event flags group in the list.  */
            if (group_ptr == next_group)
 800b2c6:	68fa      	ldr	r2, [r7, #12]
 800b2c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b2ca:	429a      	cmp	r2, r3
 800b2cc:	d00b      	beq.n	800b2e6 <_txe_event_flags_create+0x7a>
            }
            else
            {

                /* Move to the next group.  */
                next_group =  next_group -> tx_event_flags_group_created_next;
 800b2ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b2d0:	699b      	ldr	r3, [r3, #24]
 800b2d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_event_flags_created_count; i++)
 800b2d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b2d6:	3301      	adds	r3, #1
 800b2d8:	643b      	str	r3, [r7, #64]	@ 0x40
 800b2da:	4b29      	ldr	r3, [pc, #164]	@ (800b380 <_txe_event_flags_create+0x114>)
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b2e0:	429a      	cmp	r2, r3
 800b2e2:	d3f0      	bcc.n	800b2c6 <_txe_event_flags_create+0x5a>
 800b2e4:	e000      	b.n	800b2e8 <_txe_event_flags_create+0x7c>
                break;
 800b2e6:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b2e8:	f3ef 8310 	mrs	r3, PRIMASK
 800b2ec:	623b      	str	r3, [r7, #32]
    return(posture);
 800b2ee:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800b2f0:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b2f2:	b672      	cpsid	i
    return(int_posture);
 800b2f4:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800b2f6:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800b2f8:	4b1f      	ldr	r3, [pc, #124]	@ (800b378 <_txe_event_flags_create+0x10c>)
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	3b01      	subs	r3, #1
 800b2fe:	4a1e      	ldr	r2, [pc, #120]	@ (800b378 <_txe_event_flags_create+0x10c>)
 800b300:	6013      	str	r3, [r2, #0]
 800b302:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b304:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b308:	f383 8810 	msr	PRIMASK, r3
}
 800b30c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800b30e:	f7ff f9f7 	bl	800a700 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate event flag group.  */
        if (group_ptr == next_group)
 800b312:	68fa      	ldr	r2, [r7, #12]
 800b314:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b316:	429a      	cmp	r2, r3
 800b318:	d102      	bne.n	800b320 <_txe_event_flags_create+0xb4>
        {

            /* Group is already created, return appropriate error code.  */
            status =  TX_GROUP_ERROR;
 800b31a:	2306      	movs	r3, #6
 800b31c:	647b      	str	r3, [r7, #68]	@ 0x44
 800b31e:	e01d      	b.n	800b35c <_txe_event_flags_create+0xf0>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800b320:	4b18      	ldr	r3, [pc, #96]	@ (800b384 <_txe_event_flags_create+0x118>)
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800b326:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b328:	4a17      	ldr	r2, [pc, #92]	@ (800b388 <_txe_event_flags_create+0x11c>)
 800b32a:	4293      	cmp	r3, r2
 800b32c:	d101      	bne.n	800b332 <_txe_event_flags_create+0xc6>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800b32e:	2313      	movs	r3, #19
 800b330:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b332:	f3ef 8305 	mrs	r3, IPSR
 800b336:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800b338:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800b33a:	4b14      	ldr	r3, [pc, #80]	@ (800b38c <_txe_event_flags_create+0x120>)
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	4313      	orrs	r3, r2
 800b340:	2b00      	cmp	r3, #0
 800b342:	d00b      	beq.n	800b35c <_txe_event_flags_create+0xf0>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b344:	f3ef 8305 	mrs	r3, IPSR
 800b348:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800b34a:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800b34c:	4b0f      	ldr	r3, [pc, #60]	@ (800b38c <_txe_event_flags_create+0x120>)
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	4313      	orrs	r3, r2
 800b352:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800b356:	d201      	bcs.n	800b35c <_txe_event_flags_create+0xf0>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800b358:	2313      	movs	r3, #19
 800b35a:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800b35c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d104      	bne.n	800b36c <_txe_event_flags_create+0x100>
    {

        /* Call actual event flags create function.  */
        status =  _tx_event_flags_create(group_ptr, name_ptr);
 800b362:	68b9      	ldr	r1, [r7, #8]
 800b364:	68f8      	ldr	r0, [r7, #12]
 800b366:	f7fd fb11 	bl	800898c <_tx_event_flags_create>
 800b36a:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800b36c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800b36e:	4618      	mov	r0, r3
 800b370:	3748      	adds	r7, #72	@ 0x48
 800b372:	46bd      	mov	sp, r7
 800b374:	bd80      	pop	{r7, pc}
 800b376:	bf00      	nop
 800b378:	20002418 	.word	0x20002418
 800b37c:	20002358 	.word	0x20002358
 800b380:	2000235c 	.word	0x2000235c
 800b384:	20002380 	.word	0x20002380
 800b388:	200024c8 	.word	0x200024c8
 800b38c:	20000010 	.word	0x20000010

0800b390 <_txe_event_flags_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_event_flags_get(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG requested_flags,
                    UINT get_option, ULONG *actual_flags_ptr, ULONG wait_option)
{
 800b390:	b580      	push	{r7, lr}
 800b392:	b08a      	sub	sp, #40	@ 0x28
 800b394:	af02      	add	r7, sp, #8
 800b396:	60f8      	str	r0, [r7, #12]
 800b398:	60b9      	str	r1, [r7, #8]
 800b39a:	607a      	str	r2, [r7, #4]
 800b39c:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800b39e:	2300      	movs	r3, #0
 800b3a0:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid event flag group pointer.  */
    if (group_ptr == TX_NULL)
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d102      	bne.n	800b3ae <_txe_event_flags_get+0x1e>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 800b3a8:	2306      	movs	r3, #6
 800b3aa:	61fb      	str	r3, [r7, #28]
 800b3ac:	e025      	b.n	800b3fa <_txe_event_flags_get+0x6a>
    }

    /* Now check for invalid event group ID.  */
    else if (group_ptr -> tx_event_flags_group_id != TX_EVENT_FLAGS_ID)
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	4a1e      	ldr	r2, [pc, #120]	@ (800b42c <_txe_event_flags_get+0x9c>)
 800b3b4:	4293      	cmp	r3, r2
 800b3b6:	d002      	beq.n	800b3be <_txe_event_flags_get+0x2e>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 800b3b8:	2306      	movs	r3, #6
 800b3ba:	61fb      	str	r3, [r7, #28]
 800b3bc:	e01d      	b.n	800b3fa <_txe_event_flags_get+0x6a>
    }

    /* Check for an invalid destination for actual flags.  */
    else if (actual_flags_ptr == TX_NULL)
 800b3be:	683b      	ldr	r3, [r7, #0]
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d102      	bne.n	800b3ca <_txe_event_flags_get+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800b3c4:	2303      	movs	r3, #3
 800b3c6:	61fb      	str	r3, [r7, #28]
 800b3c8:	e017      	b.n	800b3fa <_txe_event_flags_get+0x6a>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800b3ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d014      	beq.n	800b3fa <_txe_event_flags_get+0x6a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b3d0:	f3ef 8305 	mrs	r3, IPSR
 800b3d4:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800b3d6:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800b3d8:	4b15      	ldr	r3, [pc, #84]	@ (800b430 <_txe_event_flags_get+0xa0>)
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	4313      	orrs	r3, r2
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d002      	beq.n	800b3e8 <_txe_event_flags_get+0x58>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800b3e2:	2304      	movs	r3, #4
 800b3e4:	61fb      	str	r3, [r7, #28]
 800b3e6:	e008      	b.n	800b3fa <_txe_event_flags_get+0x6a>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800b3e8:	4b12      	ldr	r3, [pc, #72]	@ (800b434 <_txe_event_flags_get+0xa4>)
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800b3ee:	69bb      	ldr	r3, [r7, #24]
 800b3f0:	4a11      	ldr	r2, [pc, #68]	@ (800b438 <_txe_event_flags_get+0xa8>)
 800b3f2:	4293      	cmp	r3, r2
 800b3f4:	d101      	bne.n	800b3fa <_txe_event_flags_get+0x6a>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800b3f6:	2304      	movs	r3, #4
 800b3f8:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 800b3fa:	69fb      	ldr	r3, [r7, #28]
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d104      	bne.n	800b40a <_txe_event_flags_get+0x7a>
    {

        /* Check for invalid get option.  */
        if (get_option > TX_AND_CLEAR)
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	2b03      	cmp	r3, #3
 800b404:	d901      	bls.n	800b40a <_txe_event_flags_get+0x7a>
        {

            /* Invalid get events option, return appropriate error.  */
            status =  TX_OPTION_ERROR;
 800b406:	2308      	movs	r3, #8
 800b408:	61fb      	str	r3, [r7, #28]
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800b40a:	69fb      	ldr	r3, [r7, #28]
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d108      	bne.n	800b422 <_txe_event_flags_get+0x92>
    {

        /* Call actual event flags get function.  */
        status =  _tx_event_flags_get(group_ptr, requested_flags, get_option, actual_flags_ptr, wait_option);
 800b410:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b412:	9300      	str	r3, [sp, #0]
 800b414:	683b      	ldr	r3, [r7, #0]
 800b416:	687a      	ldr	r2, [r7, #4]
 800b418:	68b9      	ldr	r1, [r7, #8]
 800b41a:	68f8      	ldr	r0, [r7, #12]
 800b41c:	f7fd fb04 	bl	8008a28 <_tx_event_flags_get>
 800b420:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 800b422:	69fb      	ldr	r3, [r7, #28]
}
 800b424:	4618      	mov	r0, r3
 800b426:	3720      	adds	r7, #32
 800b428:	46bd      	mov	sp, r7
 800b42a:	bd80      	pop	{r7, pc}
 800b42c:	4456444e 	.word	0x4456444e
 800b430:	20000010 	.word	0x20000010
 800b434:	20002380 	.word	0x20002380
 800b438:	200024c8 	.word	0x200024c8

0800b43c <_txe_event_flags_set>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_event_flags_set(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG flags_to_set, UINT set_option)
{
 800b43c:	b580      	push	{r7, lr}
 800b43e:	b086      	sub	sp, #24
 800b440:	af00      	add	r7, sp, #0
 800b442:	60f8      	str	r0, [r7, #12]
 800b444:	60b9      	str	r1, [r7, #8]
 800b446:	607a      	str	r2, [r7, #4]

UINT        status;


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800b448:	2300      	movs	r3, #0
 800b44a:	617b      	str	r3, [r7, #20]

    /* Check for an invalid event flag group pointer.  */
    if (group_ptr == TX_NULL)
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d102      	bne.n	800b458 <_txe_event_flags_set+0x1c>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 800b452:	2306      	movs	r3, #6
 800b454:	617b      	str	r3, [r7, #20]
 800b456:	e00f      	b.n	800b478 <_txe_event_flags_set+0x3c>
    }

    /* Now check for invalid event flag group ID.  */
    else if (group_ptr -> tx_event_flags_group_id != TX_EVENT_FLAGS_ID)
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	4a0d      	ldr	r2, [pc, #52]	@ (800b494 <_txe_event_flags_set+0x58>)
 800b45e:	4293      	cmp	r3, r2
 800b460:	d002      	beq.n	800b468 <_txe_event_flags_set+0x2c>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 800b462:	2306      	movs	r3, #6
 800b464:	617b      	str	r3, [r7, #20]
 800b466:	e007      	b.n	800b478 <_txe_event_flags_set+0x3c>
    }
    else
    {

        /* Check for invalid set option.  */
        if (set_option != TX_AND)
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	2b02      	cmp	r3, #2
 800b46c:	d004      	beq.n	800b478 <_txe_event_flags_set+0x3c>
        {

            if (set_option != TX_OR)
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	2b00      	cmp	r3, #0
 800b472:	d001      	beq.n	800b478 <_txe_event_flags_set+0x3c>
            {

                /* Invalid set events option, return appropriate error.  */
                status =  TX_OPTION_ERROR;
 800b474:	2308      	movs	r3, #8
 800b476:	617b      	str	r3, [r7, #20]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800b478:	697b      	ldr	r3, [r7, #20]
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d105      	bne.n	800b48a <_txe_event_flags_set+0x4e>
    {

        /* Call actual event flags set function.  */
        status =  _tx_event_flags_set(group_ptr, flags_to_set, set_option);
 800b47e:	687a      	ldr	r2, [r7, #4]
 800b480:	68b9      	ldr	r1, [r7, #8]
 800b482:	68f8      	ldr	r0, [r7, #12]
 800b484:	f7fd fbba 	bl	8008bfc <_tx_event_flags_set>
 800b488:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800b48a:	697b      	ldr	r3, [r7, #20]
}
 800b48c:	4618      	mov	r0, r3
 800b48e:	3718      	adds	r7, #24
 800b490:	46bd      	mov	sp, r7
 800b492:	bd80      	pop	{r7, pc}
 800b494:	4456444e 	.word	0x4456444e

0800b498 <_txe_mutex_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option)
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b088      	sub	sp, #32
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	6078      	str	r0, [r7, #4]
 800b4a0:	6039      	str	r1, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800b4a2:	2300      	movs	r3, #0
 800b4a4:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d102      	bne.n	800b4b2 <_txe_mutex_get+0x1a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800b4ac:	231c      	movs	r3, #28
 800b4ae:	61fb      	str	r3, [r7, #28]
 800b4b0:	e01f      	b.n	800b4f2 <_txe_mutex_get+0x5a>
    }

    /* Now check for a valid mutex ID.  */
    else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID)
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	4a21      	ldr	r2, [pc, #132]	@ (800b53c <_txe_mutex_get+0xa4>)
 800b4b8:	4293      	cmp	r3, r2
 800b4ba:	d002      	beq.n	800b4c2 <_txe_mutex_get+0x2a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800b4bc:	231c      	movs	r3, #28
 800b4be:	61fb      	str	r3, [r7, #28]
 800b4c0:	e017      	b.n	800b4f2 <_txe_mutex_get+0x5a>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800b4c2:	683b      	ldr	r3, [r7, #0]
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d014      	beq.n	800b4f2 <_txe_mutex_get+0x5a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b4c8:	f3ef 8305 	mrs	r3, IPSR
 800b4cc:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800b4ce:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800b4d0:	4b1b      	ldr	r3, [pc, #108]	@ (800b540 <_txe_mutex_get+0xa8>)
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	4313      	orrs	r3, r2
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d002      	beq.n	800b4e0 <_txe_mutex_get+0x48>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800b4da:	2304      	movs	r3, #4
 800b4dc:	61fb      	str	r3, [r7, #28]
 800b4de:	e008      	b.n	800b4f2 <_txe_mutex_get+0x5a>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800b4e0:	4b18      	ldr	r3, [pc, #96]	@ (800b544 <_txe_mutex_get+0xac>)
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800b4e6:	69bb      	ldr	r3, [r7, #24]
 800b4e8:	4a17      	ldr	r2, [pc, #92]	@ (800b548 <_txe_mutex_get+0xb0>)
 800b4ea:	4293      	cmp	r3, r2
 800b4ec:	d101      	bne.n	800b4f2 <_txe_mutex_get+0x5a>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800b4ee:	2304      	movs	r3, #4
 800b4f0:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800b4f2:	69fb      	ldr	r3, [r7, #28]
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d114      	bne.n	800b522 <_txe_mutex_get+0x8a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b4f8:	f3ef 8305 	mrs	r3, IPSR
 800b4fc:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800b4fe:	693a      	ldr	r2, [r7, #16]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800b500:	4b0f      	ldr	r3, [pc, #60]	@ (800b540 <_txe_mutex_get+0xa8>)
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	4313      	orrs	r3, r2
 800b506:	2b00      	cmp	r3, #0
 800b508:	d00b      	beq.n	800b522 <_txe_mutex_get+0x8a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b50a:	f3ef 8305 	mrs	r3, IPSR
 800b50e:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800b510:	68fa      	ldr	r2, [r7, #12]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800b512:	4b0b      	ldr	r3, [pc, #44]	@ (800b540 <_txe_mutex_get+0xa8>)
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	4313      	orrs	r3, r2
 800b518:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800b51c:	d201      	bcs.n	800b522 <_txe_mutex_get+0x8a>
            {

                /* Yes, invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800b51e:	2313      	movs	r3, #19
 800b520:	61fb      	str	r3, [r7, #28]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800b522:	69fb      	ldr	r3, [r7, #28]
 800b524:	2b00      	cmp	r3, #0
 800b526:	d104      	bne.n	800b532 <_txe_mutex_get+0x9a>
    {

        /* Call actual get mutex function.  */
        status =  _tx_mutex_get(mutex_ptr, wait_option);
 800b528:	6839      	ldr	r1, [r7, #0]
 800b52a:	6878      	ldr	r0, [r7, #4]
 800b52c:	f7fd fe60 	bl	80091f0 <_tx_mutex_get>
 800b530:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 800b532:	69fb      	ldr	r3, [r7, #28]
}
 800b534:	4618      	mov	r0, r3
 800b536:	3720      	adds	r7, #32
 800b538:	46bd      	mov	sp, r7
 800b53a:	bd80      	pop	{r7, pc}
 800b53c:	4d555445 	.word	0x4d555445
 800b540:	20000010 	.word	0x20000010
 800b544:	20002380 	.word	0x20002380
 800b548:	200024c8 	.word	0x200024c8

0800b54c <_txe_mutex_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_put(TX_MUTEX *mutex_ptr)
{
 800b54c:	b580      	push	{r7, lr}
 800b54e:	b086      	sub	sp, #24
 800b550:	af00      	add	r7, sp, #0
 800b552:	6078      	str	r0, [r7, #4]

UINT            status;


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800b554:	2300      	movs	r3, #0
 800b556:	617b      	str	r3, [r7, #20]

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d102      	bne.n	800b564 <_txe_mutex_put+0x18>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800b55e:	231c      	movs	r3, #28
 800b560:	617b      	str	r3, [r7, #20]
 800b562:	e01c      	b.n	800b59e <_txe_mutex_put+0x52>
    }

    /* Now check for invalid mutex ID.  */
    else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID)
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	4a13      	ldr	r2, [pc, #76]	@ (800b5b8 <_txe_mutex_put+0x6c>)
 800b56a:	4293      	cmp	r3, r2
 800b56c:	d002      	beq.n	800b574 <_txe_mutex_put+0x28>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800b56e:	231c      	movs	r3, #28
 800b570:	617b      	str	r3, [r7, #20]
 800b572:	e014      	b.n	800b59e <_txe_mutex_put+0x52>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b574:	f3ef 8305 	mrs	r3, IPSR
 800b578:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800b57a:	693a      	ldr	r2, [r7, #16]
    }
    else
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800b57c:	4b0f      	ldr	r3, [pc, #60]	@ (800b5bc <_txe_mutex_put+0x70>)
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	4313      	orrs	r3, r2
 800b582:	2b00      	cmp	r3, #0
 800b584:	d00b      	beq.n	800b59e <_txe_mutex_put+0x52>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b586:	f3ef 8305 	mrs	r3, IPSR
 800b58a:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800b58c:	68fa      	ldr	r2, [r7, #12]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800b58e:	4b0b      	ldr	r3, [pc, #44]	@ (800b5bc <_txe_mutex_put+0x70>)
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	4313      	orrs	r3, r2
 800b594:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800b598:	d201      	bcs.n	800b59e <_txe_mutex_put+0x52>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800b59a:	2313      	movs	r3, #19
 800b59c:	617b      	str	r3, [r7, #20]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800b59e:	697b      	ldr	r3, [r7, #20]
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d103      	bne.n	800b5ac <_txe_mutex_put+0x60>
    {

        /* Call actual put mutex function.  */
        status =  _tx_mutex_put(mutex_ptr);
 800b5a4:	6878      	ldr	r0, [r7, #4]
 800b5a6:	f7fe f89b 	bl	80096e0 <_tx_mutex_put>
 800b5aa:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800b5ac:	697b      	ldr	r3, [r7, #20]
}
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	3718      	adds	r7, #24
 800b5b2:	46bd      	mov	sp, r7
 800b5b4:	bd80      	pop	{r7, pc}
 800b5b6:	bf00      	nop
 800b5b8:	4d555445 	.word	0x4d555445
 800b5bc:	20000010 	.word	0x20000010

0800b5c0 <_txe_queue_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size,
                        VOID *queue_start, ULONG queue_size, UINT queue_control_block_size)
{
 800b5c0:	b580      	push	{r7, lr}
 800b5c2:	b094      	sub	sp, #80	@ 0x50
 800b5c4:	af02      	add	r7, sp, #8
 800b5c6:	60f8      	str	r0, [r7, #12]
 800b5c8:	60b9      	str	r1, [r7, #8]
 800b5ca:	607a      	str	r2, [r7, #4]
 800b5cc:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800b5ce:	2300      	movs	r3, #0
 800b5d0:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d102      	bne.n	800b5de <_txe_queue_create+0x1e>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800b5d8:	2309      	movs	r3, #9
 800b5da:	647b      	str	r3, [r7, #68]	@ 0x44
 800b5dc:	e083      	b.n	800b6e6 <_txe_queue_create+0x126>
    }

    /* Now check for a valid control block size.  */
    else if (queue_control_block_size != (sizeof(TX_QUEUE)))
 800b5de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b5e0:	2b38      	cmp	r3, #56	@ 0x38
 800b5e2:	d002      	beq.n	800b5ea <_txe_queue_create+0x2a>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800b5e4:	2309      	movs	r3, #9
 800b5e6:	647b      	str	r3, [r7, #68]	@ 0x44
 800b5e8:	e07d      	b.n	800b6e6 <_txe_queue_create+0x126>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b5ea:	f3ef 8310 	mrs	r3, PRIMASK
 800b5ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800b5f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800b5f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800b5f4:	b672      	cpsid	i
    return(int_posture);
 800b5f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800b5f8:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800b5fa:	4b43      	ldr	r3, [pc, #268]	@ (800b708 <_txe_queue_create+0x148>)
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	3301      	adds	r3, #1
 800b600:	4a41      	ldr	r2, [pc, #260]	@ (800b708 <_txe_queue_create+0x148>)
 800b602:	6013      	str	r3, [r2, #0]
 800b604:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b606:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b608:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b60a:	f383 8810 	msr	PRIMASK, r3
}
 800b60e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_queue =   _tx_queue_created_ptr;
 800b610:	4b3e      	ldr	r3, [pc, #248]	@ (800b70c <_txe_queue_create+0x14c>)
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_queue_created_count; i++)
 800b616:	2300      	movs	r3, #0
 800b618:	643b      	str	r3, [r7, #64]	@ 0x40
 800b61a:	e009      	b.n	800b630 <_txe_queue_create+0x70>
        {

            /* Determine if this queue matches the queue in the list.  */
            if (queue_ptr == next_queue)
 800b61c:	68fa      	ldr	r2, [r7, #12]
 800b61e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b620:	429a      	cmp	r2, r3
 800b622:	d00b      	beq.n	800b63c <_txe_queue_create+0x7c>
            }
            else
            {

                /* Move to the next queue.  */
                next_queue =  next_queue -> tx_queue_created_next;
 800b624:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b626:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b628:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_queue_created_count; i++)
 800b62a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b62c:	3301      	adds	r3, #1
 800b62e:	643b      	str	r3, [r7, #64]	@ 0x40
 800b630:	4b37      	ldr	r3, [pc, #220]	@ (800b710 <_txe_queue_create+0x150>)
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b636:	429a      	cmp	r2, r3
 800b638:	d3f0      	bcc.n	800b61c <_txe_queue_create+0x5c>
 800b63a:	e000      	b.n	800b63e <_txe_queue_create+0x7e>
                break;
 800b63c:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b63e:	f3ef 8310 	mrs	r3, PRIMASK
 800b642:	623b      	str	r3, [r7, #32]
    return(posture);
 800b644:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800b646:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b648:	b672      	cpsid	i
    return(int_posture);
 800b64a:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800b64c:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800b64e:	4b2e      	ldr	r3, [pc, #184]	@ (800b708 <_txe_queue_create+0x148>)
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	3b01      	subs	r3, #1
 800b654:	4a2c      	ldr	r2, [pc, #176]	@ (800b708 <_txe_queue_create+0x148>)
 800b656:	6013      	str	r3, [r2, #0]
 800b658:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b65a:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b65c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b65e:	f383 8810 	msr	PRIMASK, r3
}
 800b662:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800b664:	f7ff f84c 	bl	800a700 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate queue.  */
        if (queue_ptr == next_queue)
 800b668:	68fa      	ldr	r2, [r7, #12]
 800b66a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b66c:	429a      	cmp	r2, r3
 800b66e:	d102      	bne.n	800b676 <_txe_queue_create+0xb6>
        {

            /* Queue is already created, return appropriate error code.  */
            status =  TX_QUEUE_ERROR;
 800b670:	2309      	movs	r3, #9
 800b672:	647b      	str	r3, [r7, #68]	@ 0x44
 800b674:	e037      	b.n	800b6e6 <_txe_queue_create+0x126>
        }

        /* Check the starting address of the queue.  */
        else if (queue_start == TX_NULL)
 800b676:	683b      	ldr	r3, [r7, #0]
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d102      	bne.n	800b682 <_txe_queue_create+0xc2>
        {

            /* Invalid starting address of queue.  */
            status =  TX_PTR_ERROR;
 800b67c:	2303      	movs	r3, #3
 800b67e:	647b      	str	r3, [r7, #68]	@ 0x44
 800b680:	e031      	b.n	800b6e6 <_txe_queue_create+0x126>
        }

        /* Check for an invalid message size - less than 1.  */
        else if (message_size < TX_1_ULONG)
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	2b00      	cmp	r3, #0
 800b686:	d102      	bne.n	800b68e <_txe_queue_create+0xce>
        {

            /* Invalid message size specified.  */
            status =  TX_SIZE_ERROR;
 800b688:	2305      	movs	r3, #5
 800b68a:	647b      	str	r3, [r7, #68]	@ 0x44
 800b68c:	e02b      	b.n	800b6e6 <_txe_queue_create+0x126>
        }

        /* Check for an invalid message size - greater than 16.  */
        else if (message_size > TX_16_ULONG)
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	2b10      	cmp	r3, #16
 800b692:	d902      	bls.n	800b69a <_txe_queue_create+0xda>
        {

            /* Invalid message size specified.  */
            status =  TX_SIZE_ERROR;
 800b694:	2305      	movs	r3, #5
 800b696:	647b      	str	r3, [r7, #68]	@ 0x44
 800b698:	e025      	b.n	800b6e6 <_txe_queue_create+0x126>
        }

        /* Check on the queue size.  */
        else if ((queue_size/(sizeof(ULONG))) < message_size)
 800b69a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b69c:	089b      	lsrs	r3, r3, #2
 800b69e:	687a      	ldr	r2, [r7, #4]
 800b6a0:	429a      	cmp	r2, r3
 800b6a2:	d902      	bls.n	800b6aa <_txe_queue_create+0xea>
        {

            /* Invalid queue size specified.  */
            status =  TX_SIZE_ERROR;
 800b6a4:	2305      	movs	r3, #5
 800b6a6:	647b      	str	r3, [r7, #68]	@ 0x44
 800b6a8:	e01d      	b.n	800b6e6 <_txe_queue_create+0x126>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800b6aa:	4b1a      	ldr	r3, [pc, #104]	@ (800b714 <_txe_queue_create+0x154>)
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800b6b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b6b2:	4a19      	ldr	r2, [pc, #100]	@ (800b718 <_txe_queue_create+0x158>)
 800b6b4:	4293      	cmp	r3, r2
 800b6b6:	d101      	bne.n	800b6bc <_txe_queue_create+0xfc>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800b6b8:	2313      	movs	r3, #19
 800b6ba:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b6bc:	f3ef 8305 	mrs	r3, IPSR
 800b6c0:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800b6c2:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800b6c4:	4b15      	ldr	r3, [pc, #84]	@ (800b71c <_txe_queue_create+0x15c>)
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	4313      	orrs	r3, r2
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d00b      	beq.n	800b6e6 <_txe_queue_create+0x126>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b6ce:	f3ef 8305 	mrs	r3, IPSR
 800b6d2:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800b6d4:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800b6d6:	4b11      	ldr	r3, [pc, #68]	@ (800b71c <_txe_queue_create+0x15c>)
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	4313      	orrs	r3, r2
 800b6dc:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800b6e0:	d201      	bcs.n	800b6e6 <_txe_queue_create+0x126>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800b6e2:	2313      	movs	r3, #19
 800b6e4:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800b6e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d108      	bne.n	800b6fe <_txe_queue_create+0x13e>
    {

        /* Call actual queue create function.  */
        status =  _tx_queue_create(queue_ptr, name_ptr, message_size, queue_start, queue_size);
 800b6ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b6ee:	9300      	str	r3, [sp, #0]
 800b6f0:	683b      	ldr	r3, [r7, #0]
 800b6f2:	687a      	ldr	r2, [r7, #4]
 800b6f4:	68b9      	ldr	r1, [r7, #8]
 800b6f6:	68f8      	ldr	r0, [r7, #12]
 800b6f8:	f7fe fa9c 	bl	8009c34 <_tx_queue_create>
 800b6fc:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800b6fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800b700:	4618      	mov	r0, r3
 800b702:	3748      	adds	r7, #72	@ 0x48
 800b704:	46bd      	mov	sp, r7
 800b706:	bd80      	pop	{r7, pc}
 800b708:	20002418 	.word	0x20002418
 800b70c:	20002350 	.word	0x20002350
 800b710:	20002354 	.word	0x20002354
 800b714:	20002380 	.word	0x20002380
 800b718:	200024c8 	.word	0x200024c8
 800b71c:	20000010 	.word	0x20000010

0800b720 <_txe_queue_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option)
{
 800b720:	b580      	push	{r7, lr}
 800b722:	b088      	sub	sp, #32
 800b724:	af00      	add	r7, sp, #0
 800b726:	60f8      	str	r0, [r7, #12]
 800b728:	60b9      	str	r1, [r7, #8]
 800b72a:	607a      	str	r2, [r7, #4]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800b72c:	2300      	movs	r3, #0
 800b72e:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	2b00      	cmp	r3, #0
 800b734:	d102      	bne.n	800b73c <_txe_queue_receive+0x1c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800b736:	2309      	movs	r3, #9
 800b738:	61fb      	str	r3, [r7, #28]
 800b73a:	e025      	b.n	800b788 <_txe_queue_receive+0x68>
    }

    /* Now check for invalid queue ID.  */
    else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID)
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	4a18      	ldr	r2, [pc, #96]	@ (800b7a4 <_txe_queue_receive+0x84>)
 800b742:	4293      	cmp	r3, r2
 800b744:	d002      	beq.n	800b74c <_txe_queue_receive+0x2c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800b746:	2309      	movs	r3, #9
 800b748:	61fb      	str	r3, [r7, #28]
 800b74a:	e01d      	b.n	800b788 <_txe_queue_receive+0x68>
    }

    /* Check for an invalid destination for message.  */
    else if (destination_ptr == TX_NULL)
 800b74c:	68bb      	ldr	r3, [r7, #8]
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d102      	bne.n	800b758 <_txe_queue_receive+0x38>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800b752:	2303      	movs	r3, #3
 800b754:	61fb      	str	r3, [r7, #28]
 800b756:	e017      	b.n	800b788 <_txe_queue_receive+0x68>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d014      	beq.n	800b788 <_txe_queue_receive+0x68>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b75e:	f3ef 8305 	mrs	r3, IPSR
 800b762:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800b764:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800b766:	4b10      	ldr	r3, [pc, #64]	@ (800b7a8 <_txe_queue_receive+0x88>)
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	4313      	orrs	r3, r2
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d002      	beq.n	800b776 <_txe_queue_receive+0x56>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800b770:	2304      	movs	r3, #4
 800b772:	61fb      	str	r3, [r7, #28]
 800b774:	e008      	b.n	800b788 <_txe_queue_receive+0x68>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800b776:	4b0d      	ldr	r3, [pc, #52]	@ (800b7ac <_txe_queue_receive+0x8c>)
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800b77c:	69bb      	ldr	r3, [r7, #24]
 800b77e:	4a0c      	ldr	r2, [pc, #48]	@ (800b7b0 <_txe_queue_receive+0x90>)
 800b780:	4293      	cmp	r3, r2
 800b782:	d101      	bne.n	800b788 <_txe_queue_receive+0x68>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800b784:	2304      	movs	r3, #4
 800b786:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800b788:	69fb      	ldr	r3, [r7, #28]
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d105      	bne.n	800b79a <_txe_queue_receive+0x7a>
    {

        /* Call actual queue receive function.  */
        status =  _tx_queue_receive(queue_ptr, destination_ptr, wait_option);
 800b78e:	687a      	ldr	r2, [r7, #4]
 800b790:	68b9      	ldr	r1, [r7, #8]
 800b792:	68f8      	ldr	r0, [r7, #12]
 800b794:	f7fe fac2 	bl	8009d1c <_tx_queue_receive>
 800b798:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 800b79a:	69fb      	ldr	r3, [r7, #28]
}
 800b79c:	4618      	mov	r0, r3
 800b79e:	3720      	adds	r7, #32
 800b7a0:	46bd      	mov	sp, r7
 800b7a2:	bd80      	pop	{r7, pc}
 800b7a4:	51554555 	.word	0x51554555
 800b7a8:	20000010 	.word	0x20000010
 800b7ac:	20002380 	.word	0x20002380
 800b7b0:	200024c8 	.word	0x200024c8

0800b7b4 <_txe_queue_send>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option)
{
 800b7b4:	b580      	push	{r7, lr}
 800b7b6:	b088      	sub	sp, #32
 800b7b8:	af00      	add	r7, sp, #0
 800b7ba:	60f8      	str	r0, [r7, #12]
 800b7bc:	60b9      	str	r1, [r7, #8]
 800b7be:	607a      	str	r2, [r7, #4]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800b7c0:	2300      	movs	r3, #0
 800b7c2:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d102      	bne.n	800b7d0 <_txe_queue_send+0x1c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800b7ca:	2309      	movs	r3, #9
 800b7cc:	61fb      	str	r3, [r7, #28]
 800b7ce:	e025      	b.n	800b81c <_txe_queue_send+0x68>
    }

    /* Now check for invalid queue ID.  */
    else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID)
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	4a18      	ldr	r2, [pc, #96]	@ (800b838 <_txe_queue_send+0x84>)
 800b7d6:	4293      	cmp	r3, r2
 800b7d8:	d002      	beq.n	800b7e0 <_txe_queue_send+0x2c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800b7da:	2309      	movs	r3, #9
 800b7dc:	61fb      	str	r3, [r7, #28]
 800b7de:	e01d      	b.n	800b81c <_txe_queue_send+0x68>
    }

    /* Check for an invalid source for message.  */
    else if (source_ptr == TX_NULL)
 800b7e0:	68bb      	ldr	r3, [r7, #8]
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d102      	bne.n	800b7ec <_txe_queue_send+0x38>
    {

        /* Null source pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800b7e6:	2303      	movs	r3, #3
 800b7e8:	61fb      	str	r3, [r7, #28]
 800b7ea:	e017      	b.n	800b81c <_txe_queue_send+0x68>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d014      	beq.n	800b81c <_txe_queue_send+0x68>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b7f2:	f3ef 8305 	mrs	r3, IPSR
 800b7f6:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800b7f8:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800b7fa:	4b10      	ldr	r3, [pc, #64]	@ (800b83c <_txe_queue_send+0x88>)
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	4313      	orrs	r3, r2
 800b800:	2b00      	cmp	r3, #0
 800b802:	d002      	beq.n	800b80a <_txe_queue_send+0x56>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800b804:	2304      	movs	r3, #4
 800b806:	61fb      	str	r3, [r7, #28]
 800b808:	e008      	b.n	800b81c <_txe_queue_send+0x68>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800b80a:	4b0d      	ldr	r3, [pc, #52]	@ (800b840 <_txe_queue_send+0x8c>)
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800b810:	69bb      	ldr	r3, [r7, #24]
 800b812:	4a0c      	ldr	r2, [pc, #48]	@ (800b844 <_txe_queue_send+0x90>)
 800b814:	4293      	cmp	r3, r2
 800b816:	d101      	bne.n	800b81c <_txe_queue_send+0x68>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800b818:	2304      	movs	r3, #4
 800b81a:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800b81c:	69fb      	ldr	r3, [r7, #28]
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d105      	bne.n	800b82e <_txe_queue_send+0x7a>
    {

        /* Call actual queue send function.  */
        status =  _tx_queue_send(queue_ptr, source_ptr, wait_option);
 800b822:	687a      	ldr	r2, [r7, #4]
 800b824:	68b9      	ldr	r1, [r7, #8]
 800b826:	68f8      	ldr	r0, [r7, #12]
 800b828:	f7fe fc40 	bl	800a0ac <_tx_queue_send>
 800b82c:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 800b82e:	69fb      	ldr	r3, [r7, #28]
}
 800b830:	4618      	mov	r0, r3
 800b832:	3720      	adds	r7, #32
 800b834:	46bd      	mov	sp, r7
 800b836:	bd80      	pop	{r7, pc}
 800b838:	51554555 	.word	0x51554555
 800b83c:	20000010 	.word	0x20000010
 800b840:	20002380 	.word	0x20002380
 800b844:	200024c8 	.word	0x200024c8

0800b848 <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 800b848:	b580      	push	{r7, lr}
 800b84a:	b09a      	sub	sp, #104	@ 0x68
 800b84c:	af06      	add	r7, sp, #24
 800b84e:	60f8      	str	r0, [r7, #12]
 800b850:	60b9      	str	r1, [r7, #8]
 800b852:	607a      	str	r2, [r7, #4]
 800b854:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800b856:	2300      	movs	r3, #0
 800b858:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d102      	bne.n	800b866 <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800b860:	230e      	movs	r3, #14
 800b862:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b864:	e0bb      	b.n	800b9de <_txe_thread_create+0x196>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 800b866:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b868:	2bb0      	cmp	r3, #176	@ 0xb0
 800b86a:	d002      	beq.n	800b872 <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800b86c:	230e      	movs	r3, #14
 800b86e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b870:	e0b5      	b.n	800b9de <_txe_thread_create+0x196>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b872:	f3ef 8310 	mrs	r3, PRIMASK
 800b876:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800b878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800b87a:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800b87c:	b672      	cpsid	i
    return(int_posture);
 800b87e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800b880:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800b882:	4b64      	ldr	r3, [pc, #400]	@ (800ba14 <_txe_thread_create+0x1cc>)
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	3301      	adds	r3, #1
 800b888:	4a62      	ldr	r2, [pc, #392]	@ (800ba14 <_txe_thread_create+0x1cc>)
 800b88a:	6013      	str	r3, [r2, #0]
 800b88c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b88e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b890:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b892:	f383 8810 	msr	PRIMASK, r3
}
 800b896:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 800b898:	2300      	movs	r3, #0
 800b89a:	64bb      	str	r3, [r7, #72]	@ 0x48
        next_thread =  _tx_thread_created_ptr;
 800b89c:	4b5e      	ldr	r3, [pc, #376]	@ (800ba18 <_txe_thread_create+0x1d0>)
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	643b      	str	r3, [r7, #64]	@ 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 800b8a2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b8a4:	63bb      	str	r3, [r7, #56]	@ 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 800b8a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b8a8:	3b01      	subs	r3, #1
 800b8aa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b8ac:	4413      	add	r3, r2
 800b8ae:	63bb      	str	r3, [r7, #56]	@ 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 800b8b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8b2:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 800b8b4:	2300      	movs	r3, #0
 800b8b6:	647b      	str	r3, [r7, #68]	@ 0x44
 800b8b8:	e02b      	b.n	800b912 <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 800b8ba:	68fa      	ldr	r2, [r7, #12]
 800b8bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b8be:	429a      	cmp	r2, r3
 800b8c0:	d101      	bne.n	800b8c6 <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 800b8c2:	2301      	movs	r3, #1
 800b8c4:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 800b8c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b8c8:	2b01      	cmp	r3, #1
 800b8ca:	d028      	beq.n	800b91e <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 800b8cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b8ce:	68db      	ldr	r3, [r3, #12]
 800b8d0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b8d2:	429a      	cmp	r2, r3
 800b8d4:	d308      	bcc.n	800b8e8 <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 800b8d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b8d8:	691b      	ldr	r3, [r3, #16]
 800b8da:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b8dc:	429a      	cmp	r2, r3
 800b8de:	d203      	bcs.n	800b8e8 <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 800b8e0:	2300      	movs	r3, #0
 800b8e2:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 800b8e4:	2301      	movs	r3, #1
 800b8e6:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 800b8e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b8ea:	68db      	ldr	r3, [r3, #12]
 800b8ec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b8ee:	429a      	cmp	r2, r3
 800b8f0:	d308      	bcc.n	800b904 <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 800b8f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b8f4:	691b      	ldr	r3, [r3, #16]
 800b8f6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b8f8:	429a      	cmp	r2, r3
 800b8fa:	d203      	bcs.n	800b904 <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 800b8fc:	2300      	movs	r3, #0
 800b8fe:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 800b900:	2301      	movs	r3, #1
 800b902:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 800b904:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b906:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b90a:	643b      	str	r3, [r7, #64]	@ 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 800b90c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b90e:	3301      	adds	r3, #1
 800b910:	647b      	str	r3, [r7, #68]	@ 0x44
 800b912:	4b42      	ldr	r3, [pc, #264]	@ (800ba1c <_txe_thread_create+0x1d4>)
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b918:	429a      	cmp	r2, r3
 800b91a:	d3ce      	bcc.n	800b8ba <_txe_thread_create+0x72>
 800b91c:	e000      	b.n	800b920 <_txe_thread_create+0xd8>
                break;
 800b91e:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b920:	f3ef 8310 	mrs	r3, PRIMASK
 800b924:	61fb      	str	r3, [r7, #28]
    return(posture);
 800b926:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800b928:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b92a:	b672      	cpsid	i
    return(int_posture);
 800b92c:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800b92e:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800b930:	4b38      	ldr	r3, [pc, #224]	@ (800ba14 <_txe_thread_create+0x1cc>)
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	3b01      	subs	r3, #1
 800b936:	4a37      	ldr	r2, [pc, #220]	@ (800ba14 <_txe_thread_create+0x1cc>)
 800b938:	6013      	str	r3, [r2, #0]
 800b93a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b93c:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b93e:	6a3b      	ldr	r3, [r7, #32]
 800b940:	f383 8810 	msr	PRIMASK, r3
}
 800b944:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800b946:	f7fe fedb 	bl	800a700 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 800b94a:	68fa      	ldr	r2, [r7, #12]
 800b94c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b94e:	429a      	cmp	r2, r3
 800b950:	d102      	bne.n	800b958 <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 800b952:	230e      	movs	r3, #14
 800b954:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b956:	e042      	b.n	800b9de <_txe_thread_create+0x196>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 800b958:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d102      	bne.n	800b964 <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 800b95e:	2303      	movs	r3, #3
 800b960:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b962:	e03c      	b.n	800b9de <_txe_thread_create+0x196>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	2b00      	cmp	r3, #0
 800b968:	d102      	bne.n	800b970 <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 800b96a:	2303      	movs	r3, #3
 800b96c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b96e:	e036      	b.n	800b9de <_txe_thread_create+0x196>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 800b970:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b972:	2bc7      	cmp	r3, #199	@ 0xc7
 800b974:	d802      	bhi.n	800b97c <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 800b976:	2305      	movs	r3, #5
 800b978:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b97a:	e030      	b.n	800b9de <_txe_thread_create+0x196>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 800b97c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b97e:	2b1f      	cmp	r3, #31
 800b980:	d902      	bls.n	800b988 <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 800b982:	230f      	movs	r3, #15
 800b984:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b986:	e02a      	b.n	800b9de <_txe_thread_create+0x196>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 800b988:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b98a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b98c:	429a      	cmp	r2, r3
 800b98e:	d902      	bls.n	800b996 <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 800b990:	2318      	movs	r3, #24
 800b992:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b994:	e023      	b.n	800b9de <_txe_thread_create+0x196>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 800b996:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b998:	2b01      	cmp	r3, #1
 800b99a:	d902      	bls.n	800b9a2 <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 800b99c:	2310      	movs	r3, #16
 800b99e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b9a0:	e01d      	b.n	800b9de <_txe_thread_create+0x196>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 800b9a2:	4b1f      	ldr	r3, [pc, #124]	@ (800ba20 <_txe_thread_create+0x1d8>)
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 800b9a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9aa:	4a1e      	ldr	r2, [pc, #120]	@ (800ba24 <_txe_thread_create+0x1dc>)
 800b9ac:	4293      	cmp	r3, r2
 800b9ae:	d101      	bne.n	800b9b4 <_txe_thread_create+0x16c>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800b9b0:	2313      	movs	r3, #19
 800b9b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b9b4:	f3ef 8305 	mrs	r3, IPSR
 800b9b8:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800b9ba:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800b9bc:	4b1a      	ldr	r3, [pc, #104]	@ (800ba28 <_txe_thread_create+0x1e0>)
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	4313      	orrs	r3, r2
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d00b      	beq.n	800b9de <_txe_thread_create+0x196>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b9c6:	f3ef 8305 	mrs	r3, IPSR
 800b9ca:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800b9cc:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800b9ce:	4b16      	ldr	r3, [pc, #88]	@ (800ba28 <_txe_thread_create+0x1e0>)
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	4313      	orrs	r3, r2
 800b9d4:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800b9d8:	d201      	bcs.n	800b9de <_txe_thread_create+0x196>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800b9da:	2313      	movs	r3, #19
 800b9dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800b9de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d112      	bne.n	800ba0a <_txe_thread_create+0x1c2>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 800b9e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9e6:	9305      	str	r3, [sp, #20]
 800b9e8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b9ea:	9304      	str	r3, [sp, #16]
 800b9ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b9ee:	9303      	str	r3, [sp, #12]
 800b9f0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b9f2:	9302      	str	r3, [sp, #8]
 800b9f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b9f6:	9301      	str	r3, [sp, #4]
 800b9f8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b9fa:	9300      	str	r3, [sp, #0]
 800b9fc:	683b      	ldr	r3, [r7, #0]
 800b9fe:	687a      	ldr	r2, [r7, #4]
 800ba00:	68b9      	ldr	r1, [r7, #8]
 800ba02:	68f8      	ldr	r0, [r7, #12]
 800ba04:	f7fe fc7e 	bl	800a304 <_tx_thread_create>
 800ba08:	64f8      	str	r0, [r7, #76]	@ 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 800ba0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 800ba0c:	4618      	mov	r0, r3
 800ba0e:	3750      	adds	r7, #80	@ 0x50
 800ba10:	46bd      	mov	sp, r7
 800ba12:	bd80      	pop	{r7, pc}
 800ba14:	20002418 	.word	0x20002418
 800ba18:	20002388 	.word	0x20002388
 800ba1c:	2000238c 	.word	0x2000238c
 800ba20:	20002380 	.word	0x20002380
 800ba24:	200024c8 	.word	0x200024c8
 800ba28:	20000010 	.word	0x20000010

0800ba2c <siprintf>:
 800ba2c:	b40e      	push	{r1, r2, r3}
 800ba2e:	b510      	push	{r4, lr}
 800ba30:	b09d      	sub	sp, #116	@ 0x74
 800ba32:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ba36:	2400      	movs	r4, #0
 800ba38:	ab1f      	add	r3, sp, #124	@ 0x7c
 800ba3a:	9002      	str	r0, [sp, #8]
 800ba3c:	9006      	str	r0, [sp, #24]
 800ba3e:	9107      	str	r1, [sp, #28]
 800ba40:	9104      	str	r1, [sp, #16]
 800ba42:	4809      	ldr	r0, [pc, #36]	@ (800ba68 <siprintf+0x3c>)
 800ba44:	4909      	ldr	r1, [pc, #36]	@ (800ba6c <siprintf+0x40>)
 800ba46:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba4a:	9105      	str	r1, [sp, #20]
 800ba4c:	a902      	add	r1, sp, #8
 800ba4e:	6800      	ldr	r0, [r0, #0]
 800ba50:	9301      	str	r3, [sp, #4]
 800ba52:	941b      	str	r4, [sp, #108]	@ 0x6c
 800ba54:	f000 f9a2 	bl	800bd9c <_svfiprintf_r>
 800ba58:	9b02      	ldr	r3, [sp, #8]
 800ba5a:	701c      	strb	r4, [r3, #0]
 800ba5c:	b01d      	add	sp, #116	@ 0x74
 800ba5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba62:	b003      	add	sp, #12
 800ba64:	4770      	bx	lr
 800ba66:	bf00      	nop
 800ba68:	20000014 	.word	0x20000014
 800ba6c:	ffff0208 	.word	0xffff0208

0800ba70 <memset>:
 800ba70:	4402      	add	r2, r0
 800ba72:	4603      	mov	r3, r0
 800ba74:	4293      	cmp	r3, r2
 800ba76:	d100      	bne.n	800ba7a <memset+0xa>
 800ba78:	4770      	bx	lr
 800ba7a:	f803 1b01 	strb.w	r1, [r3], #1
 800ba7e:	e7f9      	b.n	800ba74 <memset+0x4>

0800ba80 <__errno>:
 800ba80:	4b01      	ldr	r3, [pc, #4]	@ (800ba88 <__errno+0x8>)
 800ba82:	6818      	ldr	r0, [r3, #0]
 800ba84:	4770      	bx	lr
 800ba86:	bf00      	nop
 800ba88:	20000014 	.word	0x20000014

0800ba8c <__libc_init_array>:
 800ba8c:	b570      	push	{r4, r5, r6, lr}
 800ba8e:	4d0d      	ldr	r5, [pc, #52]	@ (800bac4 <__libc_init_array+0x38>)
 800ba90:	2600      	movs	r6, #0
 800ba92:	4c0d      	ldr	r4, [pc, #52]	@ (800bac8 <__libc_init_array+0x3c>)
 800ba94:	1b64      	subs	r4, r4, r5
 800ba96:	10a4      	asrs	r4, r4, #2
 800ba98:	42a6      	cmp	r6, r4
 800ba9a:	d109      	bne.n	800bab0 <__libc_init_array+0x24>
 800ba9c:	4d0b      	ldr	r5, [pc, #44]	@ (800bacc <__libc_init_array+0x40>)
 800ba9e:	2600      	movs	r6, #0
 800baa0:	4c0b      	ldr	r4, [pc, #44]	@ (800bad0 <__libc_init_array+0x44>)
 800baa2:	f000 fc75 	bl	800c390 <_init>
 800baa6:	1b64      	subs	r4, r4, r5
 800baa8:	10a4      	asrs	r4, r4, #2
 800baaa:	42a6      	cmp	r6, r4
 800baac:	d105      	bne.n	800baba <__libc_init_array+0x2e>
 800baae:	bd70      	pop	{r4, r5, r6, pc}
 800bab0:	f855 3b04 	ldr.w	r3, [r5], #4
 800bab4:	3601      	adds	r6, #1
 800bab6:	4798      	blx	r3
 800bab8:	e7ee      	b.n	800ba98 <__libc_init_array+0xc>
 800baba:	f855 3b04 	ldr.w	r3, [r5], #4
 800babe:	3601      	adds	r6, #1
 800bac0:	4798      	blx	r3
 800bac2:	e7f2      	b.n	800baaa <__libc_init_array+0x1e>
 800bac4:	0800c674 	.word	0x0800c674
 800bac8:	0800c674 	.word	0x0800c674
 800bacc:	0800c674 	.word	0x0800c674
 800bad0:	0800c678 	.word	0x0800c678

0800bad4 <__retarget_lock_acquire_recursive>:
 800bad4:	4770      	bx	lr

0800bad6 <__retarget_lock_release_recursive>:
 800bad6:	4770      	bx	lr

0800bad8 <memcpy>:
 800bad8:	440a      	add	r2, r1
 800bada:	1e43      	subs	r3, r0, #1
 800badc:	4291      	cmp	r1, r2
 800bade:	d100      	bne.n	800bae2 <memcpy+0xa>
 800bae0:	4770      	bx	lr
 800bae2:	b510      	push	{r4, lr}
 800bae4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bae8:	4291      	cmp	r1, r2
 800baea:	f803 4f01 	strb.w	r4, [r3, #1]!
 800baee:	d1f9      	bne.n	800bae4 <memcpy+0xc>
 800baf0:	bd10      	pop	{r4, pc}
	...

0800baf4 <_free_r>:
 800baf4:	b538      	push	{r3, r4, r5, lr}
 800baf6:	4605      	mov	r5, r0
 800baf8:	2900      	cmp	r1, #0
 800bafa:	d041      	beq.n	800bb80 <_free_r+0x8c>
 800bafc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bb00:	1f0c      	subs	r4, r1, #4
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	bfb8      	it	lt
 800bb06:	18e4      	addlt	r4, r4, r3
 800bb08:	f000 f8e0 	bl	800bccc <__malloc_lock>
 800bb0c:	4a1d      	ldr	r2, [pc, #116]	@ (800bb84 <_free_r+0x90>)
 800bb0e:	6813      	ldr	r3, [r2, #0]
 800bb10:	b933      	cbnz	r3, 800bb20 <_free_r+0x2c>
 800bb12:	6063      	str	r3, [r4, #4]
 800bb14:	6014      	str	r4, [r2, #0]
 800bb16:	4628      	mov	r0, r5
 800bb18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bb1c:	f000 b8dc 	b.w	800bcd8 <__malloc_unlock>
 800bb20:	42a3      	cmp	r3, r4
 800bb22:	d908      	bls.n	800bb36 <_free_r+0x42>
 800bb24:	6820      	ldr	r0, [r4, #0]
 800bb26:	1821      	adds	r1, r4, r0
 800bb28:	428b      	cmp	r3, r1
 800bb2a:	bf01      	itttt	eq
 800bb2c:	6819      	ldreq	r1, [r3, #0]
 800bb2e:	685b      	ldreq	r3, [r3, #4]
 800bb30:	1809      	addeq	r1, r1, r0
 800bb32:	6021      	streq	r1, [r4, #0]
 800bb34:	e7ed      	b.n	800bb12 <_free_r+0x1e>
 800bb36:	461a      	mov	r2, r3
 800bb38:	685b      	ldr	r3, [r3, #4]
 800bb3a:	b10b      	cbz	r3, 800bb40 <_free_r+0x4c>
 800bb3c:	42a3      	cmp	r3, r4
 800bb3e:	d9fa      	bls.n	800bb36 <_free_r+0x42>
 800bb40:	6811      	ldr	r1, [r2, #0]
 800bb42:	1850      	adds	r0, r2, r1
 800bb44:	42a0      	cmp	r0, r4
 800bb46:	d10b      	bne.n	800bb60 <_free_r+0x6c>
 800bb48:	6820      	ldr	r0, [r4, #0]
 800bb4a:	4401      	add	r1, r0
 800bb4c:	1850      	adds	r0, r2, r1
 800bb4e:	6011      	str	r1, [r2, #0]
 800bb50:	4283      	cmp	r3, r0
 800bb52:	d1e0      	bne.n	800bb16 <_free_r+0x22>
 800bb54:	6818      	ldr	r0, [r3, #0]
 800bb56:	685b      	ldr	r3, [r3, #4]
 800bb58:	4408      	add	r0, r1
 800bb5a:	6053      	str	r3, [r2, #4]
 800bb5c:	6010      	str	r0, [r2, #0]
 800bb5e:	e7da      	b.n	800bb16 <_free_r+0x22>
 800bb60:	d902      	bls.n	800bb68 <_free_r+0x74>
 800bb62:	230c      	movs	r3, #12
 800bb64:	602b      	str	r3, [r5, #0]
 800bb66:	e7d6      	b.n	800bb16 <_free_r+0x22>
 800bb68:	6820      	ldr	r0, [r4, #0]
 800bb6a:	1821      	adds	r1, r4, r0
 800bb6c:	428b      	cmp	r3, r1
 800bb6e:	bf02      	ittt	eq
 800bb70:	6819      	ldreq	r1, [r3, #0]
 800bb72:	685b      	ldreq	r3, [r3, #4]
 800bb74:	1809      	addeq	r1, r1, r0
 800bb76:	6063      	str	r3, [r4, #4]
 800bb78:	bf08      	it	eq
 800bb7a:	6021      	streq	r1, [r4, #0]
 800bb7c:	6054      	str	r4, [r2, #4]
 800bb7e:	e7ca      	b.n	800bb16 <_free_r+0x22>
 800bb80:	bd38      	pop	{r3, r4, r5, pc}
 800bb82:	bf00      	nop
 800bb84:	20002acc 	.word	0x20002acc

0800bb88 <sbrk_aligned>:
 800bb88:	b570      	push	{r4, r5, r6, lr}
 800bb8a:	4e0f      	ldr	r6, [pc, #60]	@ (800bbc8 <sbrk_aligned+0x40>)
 800bb8c:	460c      	mov	r4, r1
 800bb8e:	4605      	mov	r5, r0
 800bb90:	6831      	ldr	r1, [r6, #0]
 800bb92:	b911      	cbnz	r1, 800bb9a <sbrk_aligned+0x12>
 800bb94:	f000 fba8 	bl	800c2e8 <_sbrk_r>
 800bb98:	6030      	str	r0, [r6, #0]
 800bb9a:	4621      	mov	r1, r4
 800bb9c:	4628      	mov	r0, r5
 800bb9e:	f000 fba3 	bl	800c2e8 <_sbrk_r>
 800bba2:	1c43      	adds	r3, r0, #1
 800bba4:	d103      	bne.n	800bbae <sbrk_aligned+0x26>
 800bba6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800bbaa:	4620      	mov	r0, r4
 800bbac:	bd70      	pop	{r4, r5, r6, pc}
 800bbae:	1cc4      	adds	r4, r0, #3
 800bbb0:	f024 0403 	bic.w	r4, r4, #3
 800bbb4:	42a0      	cmp	r0, r4
 800bbb6:	d0f8      	beq.n	800bbaa <sbrk_aligned+0x22>
 800bbb8:	1a21      	subs	r1, r4, r0
 800bbba:	4628      	mov	r0, r5
 800bbbc:	f000 fb94 	bl	800c2e8 <_sbrk_r>
 800bbc0:	3001      	adds	r0, #1
 800bbc2:	d1f2      	bne.n	800bbaa <sbrk_aligned+0x22>
 800bbc4:	e7ef      	b.n	800bba6 <sbrk_aligned+0x1e>
 800bbc6:	bf00      	nop
 800bbc8:	20002ac8 	.word	0x20002ac8

0800bbcc <_malloc_r>:
 800bbcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bbd0:	1ccd      	adds	r5, r1, #3
 800bbd2:	4606      	mov	r6, r0
 800bbd4:	f025 0503 	bic.w	r5, r5, #3
 800bbd8:	3508      	adds	r5, #8
 800bbda:	2d0c      	cmp	r5, #12
 800bbdc:	bf38      	it	cc
 800bbde:	250c      	movcc	r5, #12
 800bbe0:	2d00      	cmp	r5, #0
 800bbe2:	db01      	blt.n	800bbe8 <_malloc_r+0x1c>
 800bbe4:	42a9      	cmp	r1, r5
 800bbe6:	d904      	bls.n	800bbf2 <_malloc_r+0x26>
 800bbe8:	230c      	movs	r3, #12
 800bbea:	6033      	str	r3, [r6, #0]
 800bbec:	2000      	movs	r0, #0
 800bbee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bbf2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bcc8 <_malloc_r+0xfc>
 800bbf6:	f000 f869 	bl	800bccc <__malloc_lock>
 800bbfa:	f8d8 3000 	ldr.w	r3, [r8]
 800bbfe:	461c      	mov	r4, r3
 800bc00:	bb44      	cbnz	r4, 800bc54 <_malloc_r+0x88>
 800bc02:	4629      	mov	r1, r5
 800bc04:	4630      	mov	r0, r6
 800bc06:	f7ff ffbf 	bl	800bb88 <sbrk_aligned>
 800bc0a:	1c43      	adds	r3, r0, #1
 800bc0c:	4604      	mov	r4, r0
 800bc0e:	d158      	bne.n	800bcc2 <_malloc_r+0xf6>
 800bc10:	f8d8 4000 	ldr.w	r4, [r8]
 800bc14:	4627      	mov	r7, r4
 800bc16:	2f00      	cmp	r7, #0
 800bc18:	d143      	bne.n	800bca2 <_malloc_r+0xd6>
 800bc1a:	2c00      	cmp	r4, #0
 800bc1c:	d04b      	beq.n	800bcb6 <_malloc_r+0xea>
 800bc1e:	6823      	ldr	r3, [r4, #0]
 800bc20:	4639      	mov	r1, r7
 800bc22:	4630      	mov	r0, r6
 800bc24:	eb04 0903 	add.w	r9, r4, r3
 800bc28:	f000 fb5e 	bl	800c2e8 <_sbrk_r>
 800bc2c:	4581      	cmp	r9, r0
 800bc2e:	d142      	bne.n	800bcb6 <_malloc_r+0xea>
 800bc30:	6821      	ldr	r1, [r4, #0]
 800bc32:	4630      	mov	r0, r6
 800bc34:	1a6d      	subs	r5, r5, r1
 800bc36:	4629      	mov	r1, r5
 800bc38:	f7ff ffa6 	bl	800bb88 <sbrk_aligned>
 800bc3c:	3001      	adds	r0, #1
 800bc3e:	d03a      	beq.n	800bcb6 <_malloc_r+0xea>
 800bc40:	6823      	ldr	r3, [r4, #0]
 800bc42:	442b      	add	r3, r5
 800bc44:	6023      	str	r3, [r4, #0]
 800bc46:	f8d8 3000 	ldr.w	r3, [r8]
 800bc4a:	685a      	ldr	r2, [r3, #4]
 800bc4c:	bb62      	cbnz	r2, 800bca8 <_malloc_r+0xdc>
 800bc4e:	f8c8 7000 	str.w	r7, [r8]
 800bc52:	e00f      	b.n	800bc74 <_malloc_r+0xa8>
 800bc54:	6822      	ldr	r2, [r4, #0]
 800bc56:	1b52      	subs	r2, r2, r5
 800bc58:	d420      	bmi.n	800bc9c <_malloc_r+0xd0>
 800bc5a:	2a0b      	cmp	r2, #11
 800bc5c:	d917      	bls.n	800bc8e <_malloc_r+0xc2>
 800bc5e:	1961      	adds	r1, r4, r5
 800bc60:	42a3      	cmp	r3, r4
 800bc62:	6025      	str	r5, [r4, #0]
 800bc64:	bf18      	it	ne
 800bc66:	6059      	strne	r1, [r3, #4]
 800bc68:	6863      	ldr	r3, [r4, #4]
 800bc6a:	bf08      	it	eq
 800bc6c:	f8c8 1000 	streq.w	r1, [r8]
 800bc70:	5162      	str	r2, [r4, r5]
 800bc72:	604b      	str	r3, [r1, #4]
 800bc74:	4630      	mov	r0, r6
 800bc76:	f000 f82f 	bl	800bcd8 <__malloc_unlock>
 800bc7a:	f104 000b 	add.w	r0, r4, #11
 800bc7e:	1d23      	adds	r3, r4, #4
 800bc80:	f020 0007 	bic.w	r0, r0, #7
 800bc84:	1ac2      	subs	r2, r0, r3
 800bc86:	bf1c      	itt	ne
 800bc88:	1a1b      	subne	r3, r3, r0
 800bc8a:	50a3      	strne	r3, [r4, r2]
 800bc8c:	e7af      	b.n	800bbee <_malloc_r+0x22>
 800bc8e:	6862      	ldr	r2, [r4, #4]
 800bc90:	42a3      	cmp	r3, r4
 800bc92:	bf0c      	ite	eq
 800bc94:	f8c8 2000 	streq.w	r2, [r8]
 800bc98:	605a      	strne	r2, [r3, #4]
 800bc9a:	e7eb      	b.n	800bc74 <_malloc_r+0xa8>
 800bc9c:	4623      	mov	r3, r4
 800bc9e:	6864      	ldr	r4, [r4, #4]
 800bca0:	e7ae      	b.n	800bc00 <_malloc_r+0x34>
 800bca2:	463c      	mov	r4, r7
 800bca4:	687f      	ldr	r7, [r7, #4]
 800bca6:	e7b6      	b.n	800bc16 <_malloc_r+0x4a>
 800bca8:	461a      	mov	r2, r3
 800bcaa:	685b      	ldr	r3, [r3, #4]
 800bcac:	42a3      	cmp	r3, r4
 800bcae:	d1fb      	bne.n	800bca8 <_malloc_r+0xdc>
 800bcb0:	2300      	movs	r3, #0
 800bcb2:	6053      	str	r3, [r2, #4]
 800bcb4:	e7de      	b.n	800bc74 <_malloc_r+0xa8>
 800bcb6:	230c      	movs	r3, #12
 800bcb8:	4630      	mov	r0, r6
 800bcba:	6033      	str	r3, [r6, #0]
 800bcbc:	f000 f80c 	bl	800bcd8 <__malloc_unlock>
 800bcc0:	e794      	b.n	800bbec <_malloc_r+0x20>
 800bcc2:	6005      	str	r5, [r0, #0]
 800bcc4:	e7d6      	b.n	800bc74 <_malloc_r+0xa8>
 800bcc6:	bf00      	nop
 800bcc8:	20002acc 	.word	0x20002acc

0800bccc <__malloc_lock>:
 800bccc:	4801      	ldr	r0, [pc, #4]	@ (800bcd4 <__malloc_lock+0x8>)
 800bcce:	f7ff bf01 	b.w	800bad4 <__retarget_lock_acquire_recursive>
 800bcd2:	bf00      	nop
 800bcd4:	20002ac4 	.word	0x20002ac4

0800bcd8 <__malloc_unlock>:
 800bcd8:	4801      	ldr	r0, [pc, #4]	@ (800bce0 <__malloc_unlock+0x8>)
 800bcda:	f7ff befc 	b.w	800bad6 <__retarget_lock_release_recursive>
 800bcde:	bf00      	nop
 800bce0:	20002ac4 	.word	0x20002ac4

0800bce4 <__ssputs_r>:
 800bce4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bce8:	461f      	mov	r7, r3
 800bcea:	688e      	ldr	r6, [r1, #8]
 800bcec:	4682      	mov	sl, r0
 800bcee:	460c      	mov	r4, r1
 800bcf0:	42be      	cmp	r6, r7
 800bcf2:	4690      	mov	r8, r2
 800bcf4:	680b      	ldr	r3, [r1, #0]
 800bcf6:	d82d      	bhi.n	800bd54 <__ssputs_r+0x70>
 800bcf8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bcfc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bd00:	d026      	beq.n	800bd50 <__ssputs_r+0x6c>
 800bd02:	6965      	ldr	r5, [r4, #20]
 800bd04:	6909      	ldr	r1, [r1, #16]
 800bd06:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bd0a:	eba3 0901 	sub.w	r9, r3, r1
 800bd0e:	1c7b      	adds	r3, r7, #1
 800bd10:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bd14:	444b      	add	r3, r9
 800bd16:	106d      	asrs	r5, r5, #1
 800bd18:	429d      	cmp	r5, r3
 800bd1a:	bf38      	it	cc
 800bd1c:	461d      	movcc	r5, r3
 800bd1e:	0553      	lsls	r3, r2, #21
 800bd20:	d527      	bpl.n	800bd72 <__ssputs_r+0x8e>
 800bd22:	4629      	mov	r1, r5
 800bd24:	f7ff ff52 	bl	800bbcc <_malloc_r>
 800bd28:	4606      	mov	r6, r0
 800bd2a:	b360      	cbz	r0, 800bd86 <__ssputs_r+0xa2>
 800bd2c:	464a      	mov	r2, r9
 800bd2e:	6921      	ldr	r1, [r4, #16]
 800bd30:	f7ff fed2 	bl	800bad8 <memcpy>
 800bd34:	89a3      	ldrh	r3, [r4, #12]
 800bd36:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bd3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bd3e:	81a3      	strh	r3, [r4, #12]
 800bd40:	6126      	str	r6, [r4, #16]
 800bd42:	444e      	add	r6, r9
 800bd44:	6165      	str	r5, [r4, #20]
 800bd46:	eba5 0509 	sub.w	r5, r5, r9
 800bd4a:	6026      	str	r6, [r4, #0]
 800bd4c:	463e      	mov	r6, r7
 800bd4e:	60a5      	str	r5, [r4, #8]
 800bd50:	42be      	cmp	r6, r7
 800bd52:	d900      	bls.n	800bd56 <__ssputs_r+0x72>
 800bd54:	463e      	mov	r6, r7
 800bd56:	4632      	mov	r2, r6
 800bd58:	4641      	mov	r1, r8
 800bd5a:	6820      	ldr	r0, [r4, #0]
 800bd5c:	f000 faaa 	bl	800c2b4 <memmove>
 800bd60:	68a3      	ldr	r3, [r4, #8]
 800bd62:	2000      	movs	r0, #0
 800bd64:	1b9b      	subs	r3, r3, r6
 800bd66:	60a3      	str	r3, [r4, #8]
 800bd68:	6823      	ldr	r3, [r4, #0]
 800bd6a:	4433      	add	r3, r6
 800bd6c:	6023      	str	r3, [r4, #0]
 800bd6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd72:	462a      	mov	r2, r5
 800bd74:	f000 fad6 	bl	800c324 <_realloc_r>
 800bd78:	4606      	mov	r6, r0
 800bd7a:	2800      	cmp	r0, #0
 800bd7c:	d1e0      	bne.n	800bd40 <__ssputs_r+0x5c>
 800bd7e:	6921      	ldr	r1, [r4, #16]
 800bd80:	4650      	mov	r0, sl
 800bd82:	f7ff feb7 	bl	800baf4 <_free_r>
 800bd86:	230c      	movs	r3, #12
 800bd88:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bd8c:	f8ca 3000 	str.w	r3, [sl]
 800bd90:	89a3      	ldrh	r3, [r4, #12]
 800bd92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd96:	81a3      	strh	r3, [r4, #12]
 800bd98:	e7e9      	b.n	800bd6e <__ssputs_r+0x8a>
	...

0800bd9c <_svfiprintf_r>:
 800bd9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bda0:	4698      	mov	r8, r3
 800bda2:	898b      	ldrh	r3, [r1, #12]
 800bda4:	b09d      	sub	sp, #116	@ 0x74
 800bda6:	4607      	mov	r7, r0
 800bda8:	061b      	lsls	r3, r3, #24
 800bdaa:	460d      	mov	r5, r1
 800bdac:	4614      	mov	r4, r2
 800bdae:	d510      	bpl.n	800bdd2 <_svfiprintf_r+0x36>
 800bdb0:	690b      	ldr	r3, [r1, #16]
 800bdb2:	b973      	cbnz	r3, 800bdd2 <_svfiprintf_r+0x36>
 800bdb4:	2140      	movs	r1, #64	@ 0x40
 800bdb6:	f7ff ff09 	bl	800bbcc <_malloc_r>
 800bdba:	6028      	str	r0, [r5, #0]
 800bdbc:	6128      	str	r0, [r5, #16]
 800bdbe:	b930      	cbnz	r0, 800bdce <_svfiprintf_r+0x32>
 800bdc0:	230c      	movs	r3, #12
 800bdc2:	603b      	str	r3, [r7, #0]
 800bdc4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bdc8:	b01d      	add	sp, #116	@ 0x74
 800bdca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdce:	2340      	movs	r3, #64	@ 0x40
 800bdd0:	616b      	str	r3, [r5, #20]
 800bdd2:	2300      	movs	r3, #0
 800bdd4:	f8cd 800c 	str.w	r8, [sp, #12]
 800bdd8:	f04f 0901 	mov.w	r9, #1
 800bddc:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 800bf80 <_svfiprintf_r+0x1e4>
 800bde0:	9309      	str	r3, [sp, #36]	@ 0x24
 800bde2:	2320      	movs	r3, #32
 800bde4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bde8:	2330      	movs	r3, #48	@ 0x30
 800bdea:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bdee:	4623      	mov	r3, r4
 800bdf0:	469a      	mov	sl, r3
 800bdf2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bdf6:	b10a      	cbz	r2, 800bdfc <_svfiprintf_r+0x60>
 800bdf8:	2a25      	cmp	r2, #37	@ 0x25
 800bdfa:	d1f9      	bne.n	800bdf0 <_svfiprintf_r+0x54>
 800bdfc:	ebba 0b04 	subs.w	fp, sl, r4
 800be00:	d00b      	beq.n	800be1a <_svfiprintf_r+0x7e>
 800be02:	465b      	mov	r3, fp
 800be04:	4622      	mov	r2, r4
 800be06:	4629      	mov	r1, r5
 800be08:	4638      	mov	r0, r7
 800be0a:	f7ff ff6b 	bl	800bce4 <__ssputs_r>
 800be0e:	3001      	adds	r0, #1
 800be10:	f000 80a7 	beq.w	800bf62 <_svfiprintf_r+0x1c6>
 800be14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800be16:	445a      	add	r2, fp
 800be18:	9209      	str	r2, [sp, #36]	@ 0x24
 800be1a:	f89a 3000 	ldrb.w	r3, [sl]
 800be1e:	2b00      	cmp	r3, #0
 800be20:	f000 809f 	beq.w	800bf62 <_svfiprintf_r+0x1c6>
 800be24:	2300      	movs	r3, #0
 800be26:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800be2a:	f10a 0a01 	add.w	sl, sl, #1
 800be2e:	9304      	str	r3, [sp, #16]
 800be30:	9307      	str	r3, [sp, #28]
 800be32:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800be36:	931a      	str	r3, [sp, #104]	@ 0x68
 800be38:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800be3c:	4654      	mov	r4, sl
 800be3e:	2205      	movs	r2, #5
 800be40:	484f      	ldr	r0, [pc, #316]	@ (800bf80 <_svfiprintf_r+0x1e4>)
 800be42:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be46:	f000 fa5f 	bl	800c308 <memchr>
 800be4a:	9a04      	ldr	r2, [sp, #16]
 800be4c:	b9d8      	cbnz	r0, 800be86 <_svfiprintf_r+0xea>
 800be4e:	06d0      	lsls	r0, r2, #27
 800be50:	bf44      	itt	mi
 800be52:	2320      	movmi	r3, #32
 800be54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800be58:	0711      	lsls	r1, r2, #28
 800be5a:	bf44      	itt	mi
 800be5c:	232b      	movmi	r3, #43	@ 0x2b
 800be5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800be62:	f89a 3000 	ldrb.w	r3, [sl]
 800be66:	2b2a      	cmp	r3, #42	@ 0x2a
 800be68:	d015      	beq.n	800be96 <_svfiprintf_r+0xfa>
 800be6a:	9a07      	ldr	r2, [sp, #28]
 800be6c:	4654      	mov	r4, sl
 800be6e:	2000      	movs	r0, #0
 800be70:	f04f 0c0a 	mov.w	ip, #10
 800be74:	4621      	mov	r1, r4
 800be76:	f811 3b01 	ldrb.w	r3, [r1], #1
 800be7a:	3b30      	subs	r3, #48	@ 0x30
 800be7c:	2b09      	cmp	r3, #9
 800be7e:	d94b      	bls.n	800bf18 <_svfiprintf_r+0x17c>
 800be80:	b1b0      	cbz	r0, 800beb0 <_svfiprintf_r+0x114>
 800be82:	9207      	str	r2, [sp, #28]
 800be84:	e014      	b.n	800beb0 <_svfiprintf_r+0x114>
 800be86:	eba0 0308 	sub.w	r3, r0, r8
 800be8a:	46a2      	mov	sl, r4
 800be8c:	fa09 f303 	lsl.w	r3, r9, r3
 800be90:	4313      	orrs	r3, r2
 800be92:	9304      	str	r3, [sp, #16]
 800be94:	e7d2      	b.n	800be3c <_svfiprintf_r+0xa0>
 800be96:	9b03      	ldr	r3, [sp, #12]
 800be98:	1d19      	adds	r1, r3, #4
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	9103      	str	r1, [sp, #12]
 800bea0:	bfbb      	ittet	lt
 800bea2:	425b      	neglt	r3, r3
 800bea4:	f042 0202 	orrlt.w	r2, r2, #2
 800bea8:	9307      	strge	r3, [sp, #28]
 800beaa:	9307      	strlt	r3, [sp, #28]
 800beac:	bfb8      	it	lt
 800beae:	9204      	strlt	r2, [sp, #16]
 800beb0:	7823      	ldrb	r3, [r4, #0]
 800beb2:	2b2e      	cmp	r3, #46	@ 0x2e
 800beb4:	d10a      	bne.n	800becc <_svfiprintf_r+0x130>
 800beb6:	7863      	ldrb	r3, [r4, #1]
 800beb8:	2b2a      	cmp	r3, #42	@ 0x2a
 800beba:	d132      	bne.n	800bf22 <_svfiprintf_r+0x186>
 800bebc:	9b03      	ldr	r3, [sp, #12]
 800bebe:	3402      	adds	r4, #2
 800bec0:	1d1a      	adds	r2, r3, #4
 800bec2:	681b      	ldr	r3, [r3, #0]
 800bec4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bec8:	9203      	str	r2, [sp, #12]
 800beca:	9305      	str	r3, [sp, #20]
 800becc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bf90 <_svfiprintf_r+0x1f4>
 800bed0:	2203      	movs	r2, #3
 800bed2:	7821      	ldrb	r1, [r4, #0]
 800bed4:	4650      	mov	r0, sl
 800bed6:	f000 fa17 	bl	800c308 <memchr>
 800beda:	b138      	cbz	r0, 800beec <_svfiprintf_r+0x150>
 800bedc:	eba0 000a 	sub.w	r0, r0, sl
 800bee0:	2240      	movs	r2, #64	@ 0x40
 800bee2:	9b04      	ldr	r3, [sp, #16]
 800bee4:	3401      	adds	r4, #1
 800bee6:	4082      	lsls	r2, r0
 800bee8:	4313      	orrs	r3, r2
 800beea:	9304      	str	r3, [sp, #16]
 800beec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bef0:	2206      	movs	r2, #6
 800bef2:	4824      	ldr	r0, [pc, #144]	@ (800bf84 <_svfiprintf_r+0x1e8>)
 800bef4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bef8:	f000 fa06 	bl	800c308 <memchr>
 800befc:	2800      	cmp	r0, #0
 800befe:	d036      	beq.n	800bf6e <_svfiprintf_r+0x1d2>
 800bf00:	4b21      	ldr	r3, [pc, #132]	@ (800bf88 <_svfiprintf_r+0x1ec>)
 800bf02:	bb1b      	cbnz	r3, 800bf4c <_svfiprintf_r+0x1b0>
 800bf04:	9b03      	ldr	r3, [sp, #12]
 800bf06:	3307      	adds	r3, #7
 800bf08:	f023 0307 	bic.w	r3, r3, #7
 800bf0c:	3308      	adds	r3, #8
 800bf0e:	9303      	str	r3, [sp, #12]
 800bf10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf12:	4433      	add	r3, r6
 800bf14:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf16:	e76a      	b.n	800bdee <_svfiprintf_r+0x52>
 800bf18:	fb0c 3202 	mla	r2, ip, r2, r3
 800bf1c:	460c      	mov	r4, r1
 800bf1e:	2001      	movs	r0, #1
 800bf20:	e7a8      	b.n	800be74 <_svfiprintf_r+0xd8>
 800bf22:	2300      	movs	r3, #0
 800bf24:	3401      	adds	r4, #1
 800bf26:	f04f 0c0a 	mov.w	ip, #10
 800bf2a:	4619      	mov	r1, r3
 800bf2c:	9305      	str	r3, [sp, #20]
 800bf2e:	4620      	mov	r0, r4
 800bf30:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bf34:	3a30      	subs	r2, #48	@ 0x30
 800bf36:	2a09      	cmp	r2, #9
 800bf38:	d903      	bls.n	800bf42 <_svfiprintf_r+0x1a6>
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d0c6      	beq.n	800becc <_svfiprintf_r+0x130>
 800bf3e:	9105      	str	r1, [sp, #20]
 800bf40:	e7c4      	b.n	800becc <_svfiprintf_r+0x130>
 800bf42:	fb0c 2101 	mla	r1, ip, r1, r2
 800bf46:	4604      	mov	r4, r0
 800bf48:	2301      	movs	r3, #1
 800bf4a:	e7f0      	b.n	800bf2e <_svfiprintf_r+0x192>
 800bf4c:	ab03      	add	r3, sp, #12
 800bf4e:	462a      	mov	r2, r5
 800bf50:	a904      	add	r1, sp, #16
 800bf52:	4638      	mov	r0, r7
 800bf54:	9300      	str	r3, [sp, #0]
 800bf56:	4b0d      	ldr	r3, [pc, #52]	@ (800bf8c <_svfiprintf_r+0x1f0>)
 800bf58:	f3af 8000 	nop.w
 800bf5c:	1c42      	adds	r2, r0, #1
 800bf5e:	4606      	mov	r6, r0
 800bf60:	d1d6      	bne.n	800bf10 <_svfiprintf_r+0x174>
 800bf62:	89ab      	ldrh	r3, [r5, #12]
 800bf64:	065b      	lsls	r3, r3, #25
 800bf66:	f53f af2d 	bmi.w	800bdc4 <_svfiprintf_r+0x28>
 800bf6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bf6c:	e72c      	b.n	800bdc8 <_svfiprintf_r+0x2c>
 800bf6e:	ab03      	add	r3, sp, #12
 800bf70:	462a      	mov	r2, r5
 800bf72:	a904      	add	r1, sp, #16
 800bf74:	4638      	mov	r0, r7
 800bf76:	9300      	str	r3, [sp, #0]
 800bf78:	4b04      	ldr	r3, [pc, #16]	@ (800bf8c <_svfiprintf_r+0x1f0>)
 800bf7a:	f000 f87d 	bl	800c078 <_printf_i>
 800bf7e:	e7ed      	b.n	800bf5c <_svfiprintf_r+0x1c0>
 800bf80:	0800c638 	.word	0x0800c638
 800bf84:	0800c642 	.word	0x0800c642
 800bf88:	00000000 	.word	0x00000000
 800bf8c:	0800bce5 	.word	0x0800bce5
 800bf90:	0800c63e 	.word	0x0800c63e

0800bf94 <_printf_common>:
 800bf94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf98:	4616      	mov	r6, r2
 800bf9a:	4698      	mov	r8, r3
 800bf9c:	688a      	ldr	r2, [r1, #8]
 800bf9e:	4607      	mov	r7, r0
 800bfa0:	690b      	ldr	r3, [r1, #16]
 800bfa2:	460c      	mov	r4, r1
 800bfa4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bfa8:	4293      	cmp	r3, r2
 800bfaa:	bfb8      	it	lt
 800bfac:	4613      	movlt	r3, r2
 800bfae:	6033      	str	r3, [r6, #0]
 800bfb0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bfb4:	b10a      	cbz	r2, 800bfba <_printf_common+0x26>
 800bfb6:	3301      	adds	r3, #1
 800bfb8:	6033      	str	r3, [r6, #0]
 800bfba:	6823      	ldr	r3, [r4, #0]
 800bfbc:	0699      	lsls	r1, r3, #26
 800bfbe:	bf42      	ittt	mi
 800bfc0:	6833      	ldrmi	r3, [r6, #0]
 800bfc2:	3302      	addmi	r3, #2
 800bfc4:	6033      	strmi	r3, [r6, #0]
 800bfc6:	6825      	ldr	r5, [r4, #0]
 800bfc8:	f015 0506 	ands.w	r5, r5, #6
 800bfcc:	d106      	bne.n	800bfdc <_printf_common+0x48>
 800bfce:	f104 0a19 	add.w	sl, r4, #25
 800bfd2:	68e3      	ldr	r3, [r4, #12]
 800bfd4:	6832      	ldr	r2, [r6, #0]
 800bfd6:	1a9b      	subs	r3, r3, r2
 800bfd8:	42ab      	cmp	r3, r5
 800bfda:	dc2b      	bgt.n	800c034 <_printf_common+0xa0>
 800bfdc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bfe0:	6822      	ldr	r2, [r4, #0]
 800bfe2:	3b00      	subs	r3, #0
 800bfe4:	bf18      	it	ne
 800bfe6:	2301      	movne	r3, #1
 800bfe8:	0692      	lsls	r2, r2, #26
 800bfea:	d430      	bmi.n	800c04e <_printf_common+0xba>
 800bfec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bff0:	4641      	mov	r1, r8
 800bff2:	4638      	mov	r0, r7
 800bff4:	47c8      	blx	r9
 800bff6:	3001      	adds	r0, #1
 800bff8:	d023      	beq.n	800c042 <_printf_common+0xae>
 800bffa:	6823      	ldr	r3, [r4, #0]
 800bffc:	341a      	adds	r4, #26
 800bffe:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800c002:	f003 0306 	and.w	r3, r3, #6
 800c006:	2b04      	cmp	r3, #4
 800c008:	bf0a      	itet	eq
 800c00a:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800c00e:	2500      	movne	r5, #0
 800c010:	6833      	ldreq	r3, [r6, #0]
 800c012:	f04f 0600 	mov.w	r6, #0
 800c016:	bf08      	it	eq
 800c018:	1aed      	subeq	r5, r5, r3
 800c01a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800c01e:	bf08      	it	eq
 800c020:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c024:	4293      	cmp	r3, r2
 800c026:	bfc4      	itt	gt
 800c028:	1a9b      	subgt	r3, r3, r2
 800c02a:	18ed      	addgt	r5, r5, r3
 800c02c:	42b5      	cmp	r5, r6
 800c02e:	d11a      	bne.n	800c066 <_printf_common+0xd2>
 800c030:	2000      	movs	r0, #0
 800c032:	e008      	b.n	800c046 <_printf_common+0xb2>
 800c034:	2301      	movs	r3, #1
 800c036:	4652      	mov	r2, sl
 800c038:	4641      	mov	r1, r8
 800c03a:	4638      	mov	r0, r7
 800c03c:	47c8      	blx	r9
 800c03e:	3001      	adds	r0, #1
 800c040:	d103      	bne.n	800c04a <_printf_common+0xb6>
 800c042:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c046:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c04a:	3501      	adds	r5, #1
 800c04c:	e7c1      	b.n	800bfd2 <_printf_common+0x3e>
 800c04e:	18e1      	adds	r1, r4, r3
 800c050:	1c5a      	adds	r2, r3, #1
 800c052:	2030      	movs	r0, #48	@ 0x30
 800c054:	3302      	adds	r3, #2
 800c056:	4422      	add	r2, r4
 800c058:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c05c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c060:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c064:	e7c2      	b.n	800bfec <_printf_common+0x58>
 800c066:	2301      	movs	r3, #1
 800c068:	4622      	mov	r2, r4
 800c06a:	4641      	mov	r1, r8
 800c06c:	4638      	mov	r0, r7
 800c06e:	47c8      	blx	r9
 800c070:	3001      	adds	r0, #1
 800c072:	d0e6      	beq.n	800c042 <_printf_common+0xae>
 800c074:	3601      	adds	r6, #1
 800c076:	e7d9      	b.n	800c02c <_printf_common+0x98>

0800c078 <_printf_i>:
 800c078:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c07c:	7e0f      	ldrb	r7, [r1, #24]
 800c07e:	4691      	mov	r9, r2
 800c080:	4680      	mov	r8, r0
 800c082:	460c      	mov	r4, r1
 800c084:	2f78      	cmp	r7, #120	@ 0x78
 800c086:	469a      	mov	sl, r3
 800c088:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c08a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c08e:	d807      	bhi.n	800c0a0 <_printf_i+0x28>
 800c090:	2f62      	cmp	r7, #98	@ 0x62
 800c092:	d80a      	bhi.n	800c0aa <_printf_i+0x32>
 800c094:	2f00      	cmp	r7, #0
 800c096:	f000 80d1 	beq.w	800c23c <_printf_i+0x1c4>
 800c09a:	2f58      	cmp	r7, #88	@ 0x58
 800c09c:	f000 80b8 	beq.w	800c210 <_printf_i+0x198>
 800c0a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c0a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c0a8:	e03a      	b.n	800c120 <_printf_i+0xa8>
 800c0aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c0ae:	2b15      	cmp	r3, #21
 800c0b0:	d8f6      	bhi.n	800c0a0 <_printf_i+0x28>
 800c0b2:	a101      	add	r1, pc, #4	@ (adr r1, 800c0b8 <_printf_i+0x40>)
 800c0b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c0b8:	0800c111 	.word	0x0800c111
 800c0bc:	0800c125 	.word	0x0800c125
 800c0c0:	0800c0a1 	.word	0x0800c0a1
 800c0c4:	0800c0a1 	.word	0x0800c0a1
 800c0c8:	0800c0a1 	.word	0x0800c0a1
 800c0cc:	0800c0a1 	.word	0x0800c0a1
 800c0d0:	0800c125 	.word	0x0800c125
 800c0d4:	0800c0a1 	.word	0x0800c0a1
 800c0d8:	0800c0a1 	.word	0x0800c0a1
 800c0dc:	0800c0a1 	.word	0x0800c0a1
 800c0e0:	0800c0a1 	.word	0x0800c0a1
 800c0e4:	0800c223 	.word	0x0800c223
 800c0e8:	0800c14f 	.word	0x0800c14f
 800c0ec:	0800c1dd 	.word	0x0800c1dd
 800c0f0:	0800c0a1 	.word	0x0800c0a1
 800c0f4:	0800c0a1 	.word	0x0800c0a1
 800c0f8:	0800c245 	.word	0x0800c245
 800c0fc:	0800c0a1 	.word	0x0800c0a1
 800c100:	0800c14f 	.word	0x0800c14f
 800c104:	0800c0a1 	.word	0x0800c0a1
 800c108:	0800c0a1 	.word	0x0800c0a1
 800c10c:	0800c1e5 	.word	0x0800c1e5
 800c110:	6833      	ldr	r3, [r6, #0]
 800c112:	1d1a      	adds	r2, r3, #4
 800c114:	681b      	ldr	r3, [r3, #0]
 800c116:	6032      	str	r2, [r6, #0]
 800c118:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c11c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c120:	2301      	movs	r3, #1
 800c122:	e09c      	b.n	800c25e <_printf_i+0x1e6>
 800c124:	6833      	ldr	r3, [r6, #0]
 800c126:	6820      	ldr	r0, [r4, #0]
 800c128:	1d19      	adds	r1, r3, #4
 800c12a:	6031      	str	r1, [r6, #0]
 800c12c:	0606      	lsls	r6, r0, #24
 800c12e:	d501      	bpl.n	800c134 <_printf_i+0xbc>
 800c130:	681d      	ldr	r5, [r3, #0]
 800c132:	e003      	b.n	800c13c <_printf_i+0xc4>
 800c134:	0645      	lsls	r5, r0, #25
 800c136:	d5fb      	bpl.n	800c130 <_printf_i+0xb8>
 800c138:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c13c:	2d00      	cmp	r5, #0
 800c13e:	da03      	bge.n	800c148 <_printf_i+0xd0>
 800c140:	232d      	movs	r3, #45	@ 0x2d
 800c142:	426d      	negs	r5, r5
 800c144:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c148:	4858      	ldr	r0, [pc, #352]	@ (800c2ac <_printf_i+0x234>)
 800c14a:	230a      	movs	r3, #10
 800c14c:	e011      	b.n	800c172 <_printf_i+0xfa>
 800c14e:	6821      	ldr	r1, [r4, #0]
 800c150:	6833      	ldr	r3, [r6, #0]
 800c152:	0608      	lsls	r0, r1, #24
 800c154:	f853 5b04 	ldr.w	r5, [r3], #4
 800c158:	d402      	bmi.n	800c160 <_printf_i+0xe8>
 800c15a:	0649      	lsls	r1, r1, #25
 800c15c:	bf48      	it	mi
 800c15e:	b2ad      	uxthmi	r5, r5
 800c160:	2f6f      	cmp	r7, #111	@ 0x6f
 800c162:	6033      	str	r3, [r6, #0]
 800c164:	4851      	ldr	r0, [pc, #324]	@ (800c2ac <_printf_i+0x234>)
 800c166:	bf14      	ite	ne
 800c168:	230a      	movne	r3, #10
 800c16a:	2308      	moveq	r3, #8
 800c16c:	2100      	movs	r1, #0
 800c16e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c172:	6866      	ldr	r6, [r4, #4]
 800c174:	2e00      	cmp	r6, #0
 800c176:	60a6      	str	r6, [r4, #8]
 800c178:	db05      	blt.n	800c186 <_printf_i+0x10e>
 800c17a:	6821      	ldr	r1, [r4, #0]
 800c17c:	432e      	orrs	r6, r5
 800c17e:	f021 0104 	bic.w	r1, r1, #4
 800c182:	6021      	str	r1, [r4, #0]
 800c184:	d04b      	beq.n	800c21e <_printf_i+0x1a6>
 800c186:	4616      	mov	r6, r2
 800c188:	fbb5 f1f3 	udiv	r1, r5, r3
 800c18c:	fb03 5711 	mls	r7, r3, r1, r5
 800c190:	5dc7      	ldrb	r7, [r0, r7]
 800c192:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c196:	462f      	mov	r7, r5
 800c198:	460d      	mov	r5, r1
 800c19a:	42bb      	cmp	r3, r7
 800c19c:	d9f4      	bls.n	800c188 <_printf_i+0x110>
 800c19e:	2b08      	cmp	r3, #8
 800c1a0:	d10b      	bne.n	800c1ba <_printf_i+0x142>
 800c1a2:	6823      	ldr	r3, [r4, #0]
 800c1a4:	07df      	lsls	r7, r3, #31
 800c1a6:	d508      	bpl.n	800c1ba <_printf_i+0x142>
 800c1a8:	6923      	ldr	r3, [r4, #16]
 800c1aa:	6861      	ldr	r1, [r4, #4]
 800c1ac:	4299      	cmp	r1, r3
 800c1ae:	bfde      	ittt	le
 800c1b0:	2330      	movle	r3, #48	@ 0x30
 800c1b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c1b6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800c1ba:	1b92      	subs	r2, r2, r6
 800c1bc:	6122      	str	r2, [r4, #16]
 800c1be:	464b      	mov	r3, r9
 800c1c0:	aa03      	add	r2, sp, #12
 800c1c2:	4621      	mov	r1, r4
 800c1c4:	4640      	mov	r0, r8
 800c1c6:	f8cd a000 	str.w	sl, [sp]
 800c1ca:	f7ff fee3 	bl	800bf94 <_printf_common>
 800c1ce:	3001      	adds	r0, #1
 800c1d0:	d14a      	bne.n	800c268 <_printf_i+0x1f0>
 800c1d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c1d6:	b004      	add	sp, #16
 800c1d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1dc:	6823      	ldr	r3, [r4, #0]
 800c1de:	f043 0320 	orr.w	r3, r3, #32
 800c1e2:	6023      	str	r3, [r4, #0]
 800c1e4:	2778      	movs	r7, #120	@ 0x78
 800c1e6:	4832      	ldr	r0, [pc, #200]	@ (800c2b0 <_printf_i+0x238>)
 800c1e8:	6823      	ldr	r3, [r4, #0]
 800c1ea:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c1ee:	061f      	lsls	r7, r3, #24
 800c1f0:	6831      	ldr	r1, [r6, #0]
 800c1f2:	f851 5b04 	ldr.w	r5, [r1], #4
 800c1f6:	d402      	bmi.n	800c1fe <_printf_i+0x186>
 800c1f8:	065f      	lsls	r7, r3, #25
 800c1fa:	bf48      	it	mi
 800c1fc:	b2ad      	uxthmi	r5, r5
 800c1fe:	6031      	str	r1, [r6, #0]
 800c200:	07d9      	lsls	r1, r3, #31
 800c202:	bf44      	itt	mi
 800c204:	f043 0320 	orrmi.w	r3, r3, #32
 800c208:	6023      	strmi	r3, [r4, #0]
 800c20a:	b11d      	cbz	r5, 800c214 <_printf_i+0x19c>
 800c20c:	2310      	movs	r3, #16
 800c20e:	e7ad      	b.n	800c16c <_printf_i+0xf4>
 800c210:	4826      	ldr	r0, [pc, #152]	@ (800c2ac <_printf_i+0x234>)
 800c212:	e7e9      	b.n	800c1e8 <_printf_i+0x170>
 800c214:	6823      	ldr	r3, [r4, #0]
 800c216:	f023 0320 	bic.w	r3, r3, #32
 800c21a:	6023      	str	r3, [r4, #0]
 800c21c:	e7f6      	b.n	800c20c <_printf_i+0x194>
 800c21e:	4616      	mov	r6, r2
 800c220:	e7bd      	b.n	800c19e <_printf_i+0x126>
 800c222:	6833      	ldr	r3, [r6, #0]
 800c224:	6825      	ldr	r5, [r4, #0]
 800c226:	1d18      	adds	r0, r3, #4
 800c228:	6961      	ldr	r1, [r4, #20]
 800c22a:	6030      	str	r0, [r6, #0]
 800c22c:	062e      	lsls	r6, r5, #24
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	d501      	bpl.n	800c236 <_printf_i+0x1be>
 800c232:	6019      	str	r1, [r3, #0]
 800c234:	e002      	b.n	800c23c <_printf_i+0x1c4>
 800c236:	0668      	lsls	r0, r5, #25
 800c238:	d5fb      	bpl.n	800c232 <_printf_i+0x1ba>
 800c23a:	8019      	strh	r1, [r3, #0]
 800c23c:	2300      	movs	r3, #0
 800c23e:	4616      	mov	r6, r2
 800c240:	6123      	str	r3, [r4, #16]
 800c242:	e7bc      	b.n	800c1be <_printf_i+0x146>
 800c244:	6833      	ldr	r3, [r6, #0]
 800c246:	2100      	movs	r1, #0
 800c248:	1d1a      	adds	r2, r3, #4
 800c24a:	6032      	str	r2, [r6, #0]
 800c24c:	681e      	ldr	r6, [r3, #0]
 800c24e:	6862      	ldr	r2, [r4, #4]
 800c250:	4630      	mov	r0, r6
 800c252:	f000 f859 	bl	800c308 <memchr>
 800c256:	b108      	cbz	r0, 800c25c <_printf_i+0x1e4>
 800c258:	1b80      	subs	r0, r0, r6
 800c25a:	6060      	str	r0, [r4, #4]
 800c25c:	6863      	ldr	r3, [r4, #4]
 800c25e:	6123      	str	r3, [r4, #16]
 800c260:	2300      	movs	r3, #0
 800c262:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c266:	e7aa      	b.n	800c1be <_printf_i+0x146>
 800c268:	6923      	ldr	r3, [r4, #16]
 800c26a:	4632      	mov	r2, r6
 800c26c:	4649      	mov	r1, r9
 800c26e:	4640      	mov	r0, r8
 800c270:	47d0      	blx	sl
 800c272:	3001      	adds	r0, #1
 800c274:	d0ad      	beq.n	800c1d2 <_printf_i+0x15a>
 800c276:	6823      	ldr	r3, [r4, #0]
 800c278:	079b      	lsls	r3, r3, #30
 800c27a:	d413      	bmi.n	800c2a4 <_printf_i+0x22c>
 800c27c:	68e0      	ldr	r0, [r4, #12]
 800c27e:	9b03      	ldr	r3, [sp, #12]
 800c280:	4298      	cmp	r0, r3
 800c282:	bfb8      	it	lt
 800c284:	4618      	movlt	r0, r3
 800c286:	e7a6      	b.n	800c1d6 <_printf_i+0x15e>
 800c288:	2301      	movs	r3, #1
 800c28a:	4632      	mov	r2, r6
 800c28c:	4649      	mov	r1, r9
 800c28e:	4640      	mov	r0, r8
 800c290:	47d0      	blx	sl
 800c292:	3001      	adds	r0, #1
 800c294:	d09d      	beq.n	800c1d2 <_printf_i+0x15a>
 800c296:	3501      	adds	r5, #1
 800c298:	68e3      	ldr	r3, [r4, #12]
 800c29a:	9903      	ldr	r1, [sp, #12]
 800c29c:	1a5b      	subs	r3, r3, r1
 800c29e:	42ab      	cmp	r3, r5
 800c2a0:	dcf2      	bgt.n	800c288 <_printf_i+0x210>
 800c2a2:	e7eb      	b.n	800c27c <_printf_i+0x204>
 800c2a4:	2500      	movs	r5, #0
 800c2a6:	f104 0619 	add.w	r6, r4, #25
 800c2aa:	e7f5      	b.n	800c298 <_printf_i+0x220>
 800c2ac:	0800c649 	.word	0x0800c649
 800c2b0:	0800c65a 	.word	0x0800c65a

0800c2b4 <memmove>:
 800c2b4:	4288      	cmp	r0, r1
 800c2b6:	b510      	push	{r4, lr}
 800c2b8:	eb01 0402 	add.w	r4, r1, r2
 800c2bc:	d902      	bls.n	800c2c4 <memmove+0x10>
 800c2be:	4284      	cmp	r4, r0
 800c2c0:	4623      	mov	r3, r4
 800c2c2:	d807      	bhi.n	800c2d4 <memmove+0x20>
 800c2c4:	1e43      	subs	r3, r0, #1
 800c2c6:	42a1      	cmp	r1, r4
 800c2c8:	d008      	beq.n	800c2dc <memmove+0x28>
 800c2ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c2ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c2d2:	e7f8      	b.n	800c2c6 <memmove+0x12>
 800c2d4:	4402      	add	r2, r0
 800c2d6:	4601      	mov	r1, r0
 800c2d8:	428a      	cmp	r2, r1
 800c2da:	d100      	bne.n	800c2de <memmove+0x2a>
 800c2dc:	bd10      	pop	{r4, pc}
 800c2de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c2e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c2e6:	e7f7      	b.n	800c2d8 <memmove+0x24>

0800c2e8 <_sbrk_r>:
 800c2e8:	b538      	push	{r3, r4, r5, lr}
 800c2ea:	2300      	movs	r3, #0
 800c2ec:	4d05      	ldr	r5, [pc, #20]	@ (800c304 <_sbrk_r+0x1c>)
 800c2ee:	4604      	mov	r4, r0
 800c2f0:	4608      	mov	r0, r1
 800c2f2:	602b      	str	r3, [r5, #0]
 800c2f4:	f7f5 fb98 	bl	8001a28 <_sbrk>
 800c2f8:	1c43      	adds	r3, r0, #1
 800c2fa:	d102      	bne.n	800c302 <_sbrk_r+0x1a>
 800c2fc:	682b      	ldr	r3, [r5, #0]
 800c2fe:	b103      	cbz	r3, 800c302 <_sbrk_r+0x1a>
 800c300:	6023      	str	r3, [r4, #0]
 800c302:	bd38      	pop	{r3, r4, r5, pc}
 800c304:	20002ac0 	.word	0x20002ac0

0800c308 <memchr>:
 800c308:	b2c9      	uxtb	r1, r1
 800c30a:	4603      	mov	r3, r0
 800c30c:	4402      	add	r2, r0
 800c30e:	b510      	push	{r4, lr}
 800c310:	4293      	cmp	r3, r2
 800c312:	4618      	mov	r0, r3
 800c314:	d101      	bne.n	800c31a <memchr+0x12>
 800c316:	2000      	movs	r0, #0
 800c318:	e003      	b.n	800c322 <memchr+0x1a>
 800c31a:	7804      	ldrb	r4, [r0, #0]
 800c31c:	3301      	adds	r3, #1
 800c31e:	428c      	cmp	r4, r1
 800c320:	d1f6      	bne.n	800c310 <memchr+0x8>
 800c322:	bd10      	pop	{r4, pc}

0800c324 <_realloc_r>:
 800c324:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c328:	4607      	mov	r7, r0
 800c32a:	4614      	mov	r4, r2
 800c32c:	460d      	mov	r5, r1
 800c32e:	b921      	cbnz	r1, 800c33a <_realloc_r+0x16>
 800c330:	4611      	mov	r1, r2
 800c332:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c336:	f7ff bc49 	b.w	800bbcc <_malloc_r>
 800c33a:	b92a      	cbnz	r2, 800c348 <_realloc_r+0x24>
 800c33c:	4625      	mov	r5, r4
 800c33e:	f7ff fbd9 	bl	800baf4 <_free_r>
 800c342:	4628      	mov	r0, r5
 800c344:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c348:	f000 f81a 	bl	800c380 <_malloc_usable_size_r>
 800c34c:	4284      	cmp	r4, r0
 800c34e:	4606      	mov	r6, r0
 800c350:	d802      	bhi.n	800c358 <_realloc_r+0x34>
 800c352:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c356:	d8f4      	bhi.n	800c342 <_realloc_r+0x1e>
 800c358:	4621      	mov	r1, r4
 800c35a:	4638      	mov	r0, r7
 800c35c:	f7ff fc36 	bl	800bbcc <_malloc_r>
 800c360:	4680      	mov	r8, r0
 800c362:	b908      	cbnz	r0, 800c368 <_realloc_r+0x44>
 800c364:	4645      	mov	r5, r8
 800c366:	e7ec      	b.n	800c342 <_realloc_r+0x1e>
 800c368:	42b4      	cmp	r4, r6
 800c36a:	4622      	mov	r2, r4
 800c36c:	4629      	mov	r1, r5
 800c36e:	bf28      	it	cs
 800c370:	4632      	movcs	r2, r6
 800c372:	f7ff fbb1 	bl	800bad8 <memcpy>
 800c376:	4629      	mov	r1, r5
 800c378:	4638      	mov	r0, r7
 800c37a:	f7ff fbbb 	bl	800baf4 <_free_r>
 800c37e:	e7f1      	b.n	800c364 <_realloc_r+0x40>

0800c380 <_malloc_usable_size_r>:
 800c380:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c384:	1f18      	subs	r0, r3, #4
 800c386:	2b00      	cmp	r3, #0
 800c388:	bfbc      	itt	lt
 800c38a:	580b      	ldrlt	r3, [r1, r0]
 800c38c:	18c0      	addlt	r0, r0, r3
 800c38e:	4770      	bx	lr

0800c390 <_init>:
 800c390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c392:	bf00      	nop
 800c394:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c396:	bc08      	pop	{r3}
 800c398:	469e      	mov	lr, r3
 800c39a:	4770      	bx	lr

0800c39c <_fini>:
 800c39c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c39e:	bf00      	nop
 800c3a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3a2:	bc08      	pop	{r3}
 800c3a4:	469e      	mov	lr, r3
 800c3a6:	4770      	bx	lr
