// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module real_top_split_into_tiles (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_q0,
        tile0_address0,
        tile0_ce0,
        tile0_we0,
        tile0_d0,
        tile1_address0,
        tile1_ce0,
        tile1_we0,
        tile1_d0,
        tile2_address0,
        tile2_ce0,
        tile2_we0,
        tile2_d0,
        tile3_address0,
        tile3_ce0,
        tile3_we0,
        tile3_d0
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] A_address0;
output   A_ce0;
input  [7:0] A_q0;
output  [11:0] tile0_address0;
output   tile0_ce0;
output   tile0_we0;
output  [7:0] tile0_d0;
output  [11:0] tile1_address0;
output   tile1_ce0;
output   tile1_we0;
output  [7:0] tile1_d0;
output  [11:0] tile2_address0;
output   tile2_ce0;
output   tile2_we0;
output  [7:0] tile2_d0;
output  [11:0] tile3_address0;
output   tile3_ce0;
output   tile3_we0;
output  [7:0] tile3_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] A_address0;
reg A_ce0;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_ap_start;
wire    grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_ap_done;
wire    grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_ap_idle;
wire    grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_ap_ready;
wire   [15:0] grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_A_address0;
wire    grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_A_ce0;
wire   [11:0] grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_tile0_address0;
wire    grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_tile0_ce0;
wire    grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_tile0_we0;
wire   [7:0] grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_tile0_d0;
wire    grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_ap_start;
wire    grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_ap_done;
wire    grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_ap_idle;
wire    grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_ap_ready;
wire   [11:0] grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_tile1_address0;
wire    grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_tile1_ce0;
wire    grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_tile1_we0;
wire   [7:0] grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_tile1_d0;
wire   [15:0] grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_A_address0;
wire    grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_A_ce0;
wire    grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_ap_start;
wire    grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_ap_done;
wire    grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_ap_idle;
wire    grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_ap_ready;
wire   [15:0] grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_A_address0;
wire    grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_A_ce0;
wire   [11:0] grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_tile2_address0;
wire    grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_tile2_ce0;
wire    grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_tile2_we0;
wire   [7:0] grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_tile2_d0;
wire    grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_ap_start;
wire    grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_ap_done;
wire    grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_ap_idle;
wire    grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_ap_ready;
wire   [11:0] grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_tile3_address0;
wire    grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_tile3_ce0;
wire    grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_tile3_we0;
wire   [7:0] grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_tile3_d0;
wire   [15:0] grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_A_address0;
wire    grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_A_ce0;
reg    grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_ap_start_reg = 1'b0;
#0 grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_ap_start_reg = 1'b0;
#0 grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_ap_start_reg = 1'b0;
#0 grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_ap_start_reg = 1'b0;
end

real_top_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2 grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_ap_start),
    .ap_done(grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_ap_done),
    .ap_idle(grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_ap_idle),
    .ap_ready(grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_ap_ready),
    .A_address0(grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_A_address0),
    .A_ce0(grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_A_ce0),
    .A_q0(A_q0),
    .tile0_address0(grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_tile0_address0),
    .tile0_ce0(grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_tile0_ce0),
    .tile0_we0(grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_tile0_we0),
    .tile0_d0(grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_tile0_d0)
);

real_top_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4 grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_ap_start),
    .ap_done(grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_ap_done),
    .ap_idle(grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_ap_idle),
    .ap_ready(grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_ap_ready),
    .tile1_address0(grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_tile1_address0),
    .tile1_ce0(grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_tile1_ce0),
    .tile1_we0(grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_tile1_we0),
    .tile1_d0(grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_tile1_d0),
    .A_address0(grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_A_address0),
    .A_ce0(grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_A_ce0),
    .A_q0(A_q0)
);

real_top_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6 grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_ap_start),
    .ap_done(grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_ap_done),
    .ap_idle(grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_ap_idle),
    .ap_ready(grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_ap_ready),
    .A_address0(grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_A_address0),
    .A_ce0(grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_A_ce0),
    .A_q0(A_q0),
    .tile2_address0(grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_tile2_address0),
    .tile2_ce0(grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_tile2_ce0),
    .tile2_we0(grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_tile2_we0),
    .tile2_d0(grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_tile2_d0)
);

real_top_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8 grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_ap_start),
    .ap_done(grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_ap_done),
    .ap_idle(grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_ap_idle),
    .ap_ready(grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_ap_ready),
    .tile3_address0(grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_tile3_address0),
    .tile3_ce0(grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_tile3_ce0),
    .tile3_we0(grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_tile3_we0),
    .tile3_d0(grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_tile3_d0),
    .A_address0(grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_A_address0),
    .A_ce0(grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_A_ce0),
    .A_q0(A_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_ap_start_reg <= 1'b1;
        end else if ((grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_ap_ready == 1'b1)) begin
            grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_ap_start_reg <= 1'b1;
        end else if ((grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_ap_ready == 1'b1)) begin
            grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_ap_start_reg <= 1'b1;
        end else if ((grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_ap_ready == 1'b1)) begin
            grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_ap_start_reg <= 1'b1;
        end else if ((grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_ap_ready == 1'b1)) begin
            grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        A_address0 = grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        A_address0 = grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        A_address0 = grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_address0 = grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_A_address0;
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        A_ce0 = grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        A_ce0 = grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        A_ce0 = grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_ce0 = grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_A_ce0;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_state8) & (grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_ap_done == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_ap_start = grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_ap_start_reg;

assign grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_ap_start = grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_ap_start_reg;

assign grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_ap_start = grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_ap_start_reg;

assign grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_ap_start = grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_ap_start_reg;

assign tile0_address0 = grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_tile0_address0;

assign tile0_ce0 = grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_tile0_ce0;

assign tile0_d0 = grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_tile0_d0;

assign tile0_we0 = grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28_tile0_we0;

assign tile1_address0 = grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_tile1_address0;

assign tile1_ce0 = grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_tile1_ce0;

assign tile1_d0 = grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_tile1_d0;

assign tile1_we0 = grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36_tile1_we0;

assign tile2_address0 = grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_tile2_address0;

assign tile2_ce0 = grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_tile2_ce0;

assign tile2_d0 = grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_tile2_d0;

assign tile2_we0 = grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44_tile2_we0;

assign tile3_address0 = grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_tile3_address0;

assign tile3_ce0 = grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_tile3_ce0;

assign tile3_d0 = grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_tile3_d0;

assign tile3_we0 = grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52_tile3_we0;

endmodule //real_top_split_into_tiles
