/*
 * Copyright (c) 2019ï¼ŒWuklab, UCSD.
 */

/* System-level headers */

#include <fpga/axis_net.h>
#include <uapi/net_header.h>
#include <uapi/compiler.h>
#include <string.h>

using namespace hls;

#if 0
void dummy_net_dram(hls::stream<struct net_axis_512> *from_net,
	      hls::stream<struct net_axis_512> *to_net, ap_uint<512> *dram)
{
#pragma HLS PIPELINE
#pragma HLS INTERFACE ap_ctrl_none port=return

#pragma HLS INTERFACE axis both port=from_net
#pragma HLS INTERFACE axis both port=to_net
#pragma HLS INTERFACE m_axi depth=64 port=dram offset=off

	struct net_axis_512 current;

	if (from_net->empty())
		return;

	current = from_net->read();
	to_net->write(current);

	/* Just to use the dram interface */
	dram[0] = current.data;
}
#endif

void dummy_net_dram(hls::stream<int> *from_mb,
		    volatile int *to_pr, volatile int *from_pr)
{
#pragma HLS PIPELINE
#pragma HLS INTERFACE ap_ctrl_none port=return

#pragma HLS INTERFACE axis both port=from_mb
#pragma HLS INTERFACE ap_none port=to_pr
#pragma HLS INTERFACE ap_none port=from_pr

	enum simple_state {IDLE, RUN};
	static enum simple_state state = IDLE;
	int mb, pr;

	switch (state) {
	case IDLE:
		state = RUN;
		break;
	case RUN:
		if (!from_mb->empty()) {
			mb = from_mb->read();
		}
		pr = *from_pr;
		*to_pr = pr + 1;
		break;
	}
}
