{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530113151469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530113151469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 27 09:25:51 2018 " "Processing started: Wed Jun 27 09:25:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530113151469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530113151469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_CTRL -c ALU_CTRL " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_CTRL -c ALU_CTRL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530113151469 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530113151889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-arch_ROM " "Found design unit 1: ROM-arch_ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ROM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530113152739 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530113152739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530113152739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_CTRL-archALU_CTRL " "Found design unit 1: ALU_CTRL-archALU_CTRL" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530113152739 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_CTRL " "Found entity 1: ALU_CTRL" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530113152739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530113152739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_8-arch_ALU_8 " "Found design unit 1: ALU_8-arch_ALU_8" {  } { { "ALU.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530113152749 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_8 " "Found entity 1: ALU_8" {  } { { "ALU.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530113152749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530113152749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-aRAM " "Found design unit 1: RAM-aRAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/RAM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530113152749 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/RAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530113152749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530113152749 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_CTRL " "Elaborating entity \"ALU_CTRL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530113152799 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "valueOutput ALU_CTRL.vhd(8) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(8): used implicit default value for signal \"valueOutput\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530113152809 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "carryOut ALU_CTRL.vhd(9) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(9): used implicit default value for signal \"carryOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530113152809 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Zout ALU_CTRL.vhd(9) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(9): used implicit default value for signal \"Zout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530113152809 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "currentState ALU_CTRL.vhd(10) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(10): used implicit default value for signal \"currentState\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530113152809 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "regA ALU_CTRL.vhd(21) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(21): used implicit default value for signal \"regA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530113152809 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "regB ALU_CTRL.vhd(21) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(21): used implicit default value for signal \"regB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530113152809 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regResult ALU_CTRL.vhd(21) " "Verilog HDL or VHDL warning at ALU_CTRL.vhd(21): object \"regResult\" assigned a value but never read" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530113152809 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "regOp ALU_CTRL.vhd(22) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(22): used implicit default value for signal \"regOp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530113152809 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regCo ALU_CTRL.vhd(23) " "Verilog HDL or VHDL warning at ALU_CTRL.vhd(23): object \"regCo\" assigned a value but never read" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530113152809 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regZo ALU_CTRL.vhd(23) " "Verilog HDL or VHDL warning at ALU_CTRL.vhd(23): object \"regZo\" assigned a value but never read" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530113152809 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "carryIn ALU_CTRL.vhd(23) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(23): used implicit default value for signal \"carryIn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530113152809 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "regAddress ALU_CTRL.vhd(28) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(28): used explicit default value for signal \"regAddress\" because signal was never assigned a value" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1530113152809 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regData ALU_CTRL.vhd(30) " "Verilog HDL or VHDL warning at ALU_CTRL.vhd(30): object \"regData\" assigned a value but never read" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530113152809 "|ALU_CTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_8 ALU_8:XALU " "Elaborating entity \"ALU_8\" for hierarchy \"ALU_8:XALU\"" {  } { { "ALU_CTRL.vhd" "XALU" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530113152839 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "preR ALU.vhd(20) " "VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"preR\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530113152839 "|ALU_CTRL|ALU_8:XALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preR\[8\] ALU.vhd(20) " "Inferred latch for \"preR\[8\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530113152839 "|ALU_CTRL|ALU_8:XALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:XROM " "Elaborating entity \"ROM\" for hierarchy \"ROM:XROM\"" {  } { { "ALU_CTRL.vhd" "XROM" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530113152839 ""}
{ "Error" "EVRFX_VHDL_INCOMPLETE_CASE" "ROM.vhd(16) " "VHDL Case Statement error at ROM.vhd(16): Case Statement choices must cover all possible values of expression" {  } { { "ROM.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ROM.vhd" 16 0 0 } }  } 0 10313 "VHDL Case Statement error at %1!s!: Case Statement choices must cover all possible values of expression" 0 0 "Quartus II" 0 -1 1530113152839 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ROM:XROM " "Can't elaborate user hierarchy \"ROM:XROM\"" {  } { { "ALU_CTRL.vhd" "XROM" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 42 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530113152839 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530113153040 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 27 09:25:53 2018 " "Processing ended: Wed Jun 27 09:25:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530113153040 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530113153040 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530113153040 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530113153040 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530113151469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530113151469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 27 09:25:51 2018 " "Processing started: Wed Jun 27 09:25:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530113151469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530113151469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_CTRL -c ALU_CTRL " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_CTRL -c ALU_CTRL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530113151469 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530113151889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-arch_ROM " "Found design unit 1: ROM-arch_ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ROM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530113152739 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530113152739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530113152739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_CTRL-archALU_CTRL " "Found design unit 1: ALU_CTRL-archALU_CTRL" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530113152739 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_CTRL " "Found entity 1: ALU_CTRL" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530113152739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530113152739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_8-arch_ALU_8 " "Found design unit 1: ALU_8-arch_ALU_8" {  } { { "ALU.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530113152749 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_8 " "Found entity 1: ALU_8" {  } { { "ALU.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530113152749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530113152749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-aRAM " "Found design unit 1: RAM-aRAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/RAM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530113152749 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/RAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530113152749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530113152749 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_CTRL " "Elaborating entity \"ALU_CTRL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530113152799 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "valueOutput ALU_CTRL.vhd(8) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(8): used implicit default value for signal \"valueOutput\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530113152809 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "carryOut ALU_CTRL.vhd(9) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(9): used implicit default value for signal \"carryOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530113152809 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Zout ALU_CTRL.vhd(9) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(9): used implicit default value for signal \"Zout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530113152809 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "currentState ALU_CTRL.vhd(10) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(10): used implicit default value for signal \"currentState\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530113152809 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "regA ALU_CTRL.vhd(21) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(21): used implicit default value for signal \"regA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530113152809 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "regB ALU_CTRL.vhd(21) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(21): used implicit default value for signal \"regB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530113152809 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regResult ALU_CTRL.vhd(21) " "Verilog HDL or VHDL warning at ALU_CTRL.vhd(21): object \"regResult\" assigned a value but never read" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530113152809 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "regOp ALU_CTRL.vhd(22) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(22): used implicit default value for signal \"regOp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530113152809 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regCo ALU_CTRL.vhd(23) " "Verilog HDL or VHDL warning at ALU_CTRL.vhd(23): object \"regCo\" assigned a value but never read" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530113152809 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regZo ALU_CTRL.vhd(23) " "Verilog HDL or VHDL warning at ALU_CTRL.vhd(23): object \"regZo\" assigned a value but never read" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530113152809 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "carryIn ALU_CTRL.vhd(23) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(23): used implicit default value for signal \"carryIn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530113152809 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "regAddress ALU_CTRL.vhd(28) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(28): used explicit default value for signal \"regAddress\" because signal was never assigned a value" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1530113152809 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regData ALU_CTRL.vhd(30) " "Verilog HDL or VHDL warning at ALU_CTRL.vhd(30): object \"regData\" assigned a value but never read" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530113152809 "|ALU_CTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_8 ALU_8:XALU " "Elaborating entity \"ALU_8\" for hierarchy \"ALU_8:XALU\"" {  } { { "ALU_CTRL.vhd" "XALU" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530113152839 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "preR ALU.vhd(20) " "VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"preR\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530113152839 "|ALU_CTRL|ALU_8:XALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preR\[8\] ALU.vhd(20) " "Inferred latch for \"preR\[8\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530113152839 "|ALU_CTRL|ALU_8:XALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:XROM " "Elaborating entity \"ROM\" for hierarchy \"ROM:XROM\"" {  } { { "ALU_CTRL.vhd" "XROM" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530113152839 ""}
{ "Error" "EVRFX_VHDL_INCOMPLETE_CASE" "ROM.vhd(16) " "VHDL Case Statement error at ROM.vhd(16): Case Statement choices must cover all possible values of expression" {  } { { "ROM.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ROM.vhd" 16 0 0 } }  } 0 10313 "VHDL Case Statement error at %1!s!: Case Statement choices must cover all possible values of expression" 0 0 "Quartus II" 0 -1 1530113152839 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ROM:XROM " "Can't elaborate user hierarchy \"ROM:XROM\"" {  } { { "ALU_CTRL.vhd" "XROM" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 42 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530113152839 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530113153040 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 27 09:25:53 2018 " "Processing ended: Wed Jun 27 09:25:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530113153040 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530113153040 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530113153040 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530113153040 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 15 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 15 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530113153670 ""}
