Category,Form,Desciption,Opcode,D31,D30,D29,D28,D27,D26,D25,D24,D23,D22,D21,D20,D19,D18,D17,D16,D15,D14,D13,D12,D11,D10,D09,D08,D07,D06,D05,D04,D03,D02,D01,D00,,
System,NO_ARGS,No operation,NOP,0,0,0,0,0,0,0,0,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,,
System,NO_ARGS,Halt and catch fire,HCF,0,0,0,0,0,0,0,1,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,,
ALU,BIN_DEST,Add 2 regs and store in 3rd,ADD,0,0,1,0,0,0,0,0,rDest,,,,rSrc2,,,,rSrc1,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
ALU,BIN_DEST_IMM,Add reg and immediate and store in reg,ADDI,0,0,1,0,0,0,0,1,rDest,,,,rSrc1,,,,immediate,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
ALU,BIN_DEST,Subtract 2 regs and store in 3rd,SUB,0,0,1,0,0,0,1,0,rDest,,,,rSrc2,,,,rSrc1,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
ALU,BIN_DEST_IMM,Subtract reg and immediate and store in reg,SUBI,0,0,1,0,0,0,1,1,rDest,,,,rSrc2,,,,immediate,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
ALU,BIN_DEST,Multiply 2 regs and store in 3rd,MUL,0,0,1,0,0,1,0,0,rDest,,,,rSrc2,,,,rSrc1,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
ALU,BIN_DEST_IMM,Multiply reg and immediate and store in reg,MULI,0,0,1,0,0,1,0,1,rDest,,,,rSrc2,,,,immediate,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
ALU,BIN_DEST,OR 2 regs and store in 3rd,OR,0,0,1,0,1,0,0,0,rDest,,,,rSrc2,,,,rSrc1,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
ALU,BIN_DEST_IMM,OR reg and immediate and store in reg,ORI,0,0,1,0,1,0,0,1,rDest,,,,rSrc2,,,,immediate,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
ALU,BIN_DEST,AND 2 regs and store in 3rd,AND,0,0,1,0,1,0,1,0,rDest,,,,rSrc2,,,,rSrc1,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
ALU,BIN_DEST_IMM,AND reg and immediate and store in reg,ANDI,0,0,1,0,1,0,1,1,rDest,,,,rSrc2,,,,immediate,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
ALU,BIN_DEST,XOR 2 regs and store in 3rd,XOR,0,0,1,0,1,1,0,0,rDest,,,,rSrc2,,,,rSrc1,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
ALU,BIN_DEST_IMM,XOR reg and and immediate and store in reg,XORI,0,0,1,0,1,1,0,1,rDest,,,,rSrc2,,,,immediate,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
ALU,UN_DEST,Shift left by one,SL1,0,0,1,1,0,0,0,0,rDest,,,,X,,,,rSrc1,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
ALU,UN_DEST,Shift left by byte,SL8,0,0,1,1,0,0,0,1,rDest,,,,X,,,,rSrc1,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
ALU,UN_DEST,Shift right by one,SR1,0,0,1,1,0,0,1,0,rDest,,,,X,,,,rSrc1,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
ALU,UN_DEST,Shift right by byte,SR8,0,0,1,1,0,0,1,1,rDest,,,,X,,,,rSrc1,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
ALU,UN_DEST,Rotate left by one,ROL1,0,0,1,1,0,1,0,0,rDest,,,,X,,,,rSrc1,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
ALU,UN_DEST,Rotate right by one,ROR1,0,0,1,1,0,1,0,1,rDest,,,,X,,,,rSrc1,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
ALU,UN_DEST,Right arithmetic shift,ASR,0,0,1,1,0,1,1,0,rDest,,,,X,,,,rSrc1,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
ALU,BIN_CMP,Compare 2 regs and set cond codes,CMP,0,0,1,1,1,0,0,0,r3,,,,rSrc2,,,,rSrc1,,,,X,X,X,X,X,X,X,X,X,X,X,X,"cmp r3,r8,r9",r3 bits set/clr
ALU,BIN_CMP_IMM,Compare a reg with an immediate and set cond codes,CMPI,0,0,1,1,1,0,0,1,r3,,,,rSrc2,,,,immediate,,,,X,X,X,X,X,X,X,X,X,X,X,X,"cmpi r8,0x134",r3 bits set/clr
ALU,UN_DEST,Swap endian,ENS,0,0,1,1,1,0,1,0,rDest,,,,X,X,X,X,rSrc1,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
Immed,IMM_DEST_20,Load reg immediate lower,LIL,0,1,0,0,0,0,0,0,rDest,,,,X,X,X,X,immediate,,,,,,,,,,,,,,,,,
Immed,IMM_DEST_20,Load reg immediate upper,LIU,0,1,0,0,0,0,0,1,rDest,,,,X,X,X,X,immediate,,,,,,,,,,,,,,,,,
Immed,IMM_DEST_16,Load reg immediate extend,LIX,0,1,0,0,0,0,1,0,rDest,,,,X,X,X,X,immediate,,,,,,,,,,,,,,,,,
LD_ST,R6_DEST,Load Data Byte,LDB,0,1,1,0,0,0,0,0,rDest,,,,X,X,X,X,r6,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
LD_ST,UN_R6_DEST,Store Data Byte,SDB,0,1,1,0,0,0,0,1,r6,X,X,X,X,X,X,X,rSrc1,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
LD_ST,R6_DEST,Load Data Short,LDS,0,1,1,0,0,0,1,0,rDest,,,,X,X,X,X,r6,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
LD_ST,UN_R6_DEST,Store Data Short,SDS,0,1,1,0,0,0,1,1,r6,,,,X,X,X,X,rSrc1,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
LD_ST,R6_DEST,Load Data Long,LDL,0,1,1,0,0,1,0,0,rDest,,,,X,X,X,X,r6,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
LD_ST,UN_R6_DEST,Store Data Long,SDL,0,1,1,0,0,1,0,1,r6,,,,X,X,X,X,rSrc1,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
LD_ST,R6_DEST,Load Data Byte and Incr,LDBP,0,1,1,0,1,0,0,0,rDest,,,,X,X,X,X,r6,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
LD_ST,UN_R6_DEST,Store Data Byte and Incr,SDBP,0,1,1,0,1,0,0,1,r6,X,X,X,X,X,X,X,rSrc1,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
LD_ST,R6_DEST,Load Data Short and Incr,LDSP,0,1,1,0,1,0,1,0,rDest,,,,X,X,X,X,r6,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
LD_ST,UN_R6_DEST,Store Data Short and Incr,SDSP,0,1,1,0,1,0,1,1,r6,,,,X,X,X,X,rSrc1,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
LD_ST,R6_DEST,Load Data Long and Incr,LDLP,0,1,1,0,1,1,0,0,rDest,,,,X,X,X,X,r6,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
LD_ST,UN_R6_DEST,Store Data Long and Incr,SDLP,0,1,1,0,1,1,0,1,r6,,,,X,X,X,X,rSrc1,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
Peripheral,R5_DEST,Load peripheral byte,LPB,1,0,0,0,0,0,0,0,rDest,,,,X,X,X,X,r5,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
Peripheral,UN_R5_DEST,Store peripheral byte,SPB,1,0,0,0,0,0,0,1,r5,,,,X,X,X,X,rSrc1,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
Peripheral,R5_DEST,Load peripheral short,LPS,1,0,0,0,0,0,1,0,rDest,,,,X,X,X,X,r5,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
Peripheral,UN_R5_DEST,Store peripheral short,SPS,1,0,0,0,0,0,1,1,r5,,,,X,X,X,X,rSrc1,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
Peripheral,R5_DEST,Load peripheral long,LPL,1,0,0,0,0,1,0,0,rDest,,,,X,X,X,X,r5,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
Peripheral,UN_R5_DEST,Store peripheral long,SPL,1,0,0,0,0,1,0,1,r5,,,,X,X,X,X,rSrc1,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
Peripheral,R5_DEST,Load peripheral byte and incr,LPBP,1,0,0,0,1,0,0,0,rDest,,,,X,X,X,X,r5,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
Peripheral,UN_R5_DEST,Store peripheral byte and incr,SPBP,1,0,0,0,1,0,0,1,r5,,,,X,X,X,X,rSrc1,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
Peripheral,R5_DEST,Load peripheral short and incr,LPSP,1,0,0,0,1,0,1,0,rDest,,,,X,X,X,X,r5,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
Peripheral,UN_R5_DEST,Store peripheral short and incr,SPSP,1,0,0,0,1,0,1,1,r5,,,,X,X,X,X,rSrc1,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
Peripheral,R5_DEST,Load peripheral long and incr,LPLP,1,0,0,0,1,1,0,0,rDest,,,,X,X,X,X,r5,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
Peripheral,UN_R5_DEST,Store peripheral long and incr,SPLP,1,0,0,0,1,1,0,1,r5,,,,X,X,X,X,rSrc1,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
Stack,UN_R4_DEST,Push Stack,push,1,0,1,0,0,0,0,0,r4,,,,X,X,X,X,rSrc1,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
Stack,R4_DEST,Pull Stack,pull,1,0,1,0,0,0,0,1,rDest,,,,X,X,X,X,r4,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
Stack,UN_R4_DEST,Store to Stack Memory,SSS,1,0,1,0,0,0,1,0,r4,,,,X,X,X,X,rSrc1,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
Stack,R4_DEST,Load from Stack Memory,LSS,1,0,1,0,0,0,1,1,rDest,,,,X,X,X,X,r4,,,,X,X,X,X,X,X,X,X,X,X,X,X,,
Stack,UN_R4_DEST,Store to Stack Memory at offset,SSO,1,0,1,0,0,1,1,0,r4,,,,rSrc2,,,,immediate,,,,,,,,,,,,,,,,,
Stack,R4_DEST,Load from Stack Memory at offset,LSO,1,0,1,0,0,1,1,1,rDest,,,,r4,,,,immediate,,,,,,,,,,,,,,,,,
Flow_Ctrl,ADDR,Branch Always,BRA,1,1,0,0,0,0,0,0,address,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,,
Flow_Ctrl,ADDR,Branch Equal to Zero,BEZ,1,1,0,0,0,0,1,1,address,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,,
Flow_Ctrl,ADDR,Branch Equal to One,BE1,1,1,0,0,0,1,0,0,address,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,,
Flow_Ctrl,ADDR,Branch Not Zero,BNZ,1,1,0,0,0,1,1,1,address,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,,
Flow_Ctrl,ADDR,Branch if carry is clear,BCC,1,1,0,0,1,0,0,0,address,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,,
Flow_Ctrl,ADDR,Branch if carry is set,BCS,1,1,0,0,1,0,1,1,address,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,,
Flow_Ctrl,ADDR,Branch Less Than,BLT,1,1,0,0,1,1,0,0,address,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,,
Flow_Ctrl,ADDR,Branch Greater Than,BGT,1,1,0,0,1,1,1,1,address,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,,
Flow_Ctrl,ADDR,Branch Equal,BEQ,1,1,0,1,0,0,0,1,address,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,,
Flow_Ctrl,ADDR,Branch Not Equal,BNE,1,1,0,1,0,0,1,0,address,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,,
Flow_Ctrl,ADDR,Branch Subroutine,BSR,1,1,0,1,0,1,0,0,address,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,X,,
