###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-11.ucsd.edu)
#  Generated on:      Sun Mar  4 22:02:56 2018
#  Design:            mpeg2_top
#  Command:           report_timing > usb_phy_oldtiming.rpt
###############################################################
Path 1: MET Setup Check with Pin busrtop_b_rreq_vrh_rrq_fldstatadd_r_reg_31_/ck 
Endpoint:   busrtop_b_rreq_vrh_rrq_fldstatadd_r_reg_31_/d (^) checked with  
leading edge of 'clk'
Beginpoint: regtop_g_field_start_add_r_reg_16_/o          (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.000
+ Phase Shift                 840.000
+ CPPR Adjustment               0.000
= Required Time               840.000
- Arrival Time                807.300
= Slack Time                   32.700
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |  Cell   |  Delay | Arrival | Required | 
     |                                             |             |         |        |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------+--------+---------+----------| 
     | regtop_g_field_start_add_r_reg_16_          | ck ^        |         |        |   0.000 |   32.700 | 
     | regtop_g_field_start_add_r_reg_16_          | ck ^ -> o ^ | ms00f80 | 16.500 |  16.500 |   49.200 | 
     | U262945                                     | b ^ -> o v  | no02f02 | 32.000 |  48.500 |   81.200 | 
     | U261808                                     | b v -> o ^  | no02f01 | 73.800 | 122.300 |  155.000 | 
     | U261801                                     | b ^ -> o v  | no02f01 | 41.200 | 163.500 |  196.200 | 
     | U262715                                     | b v -> o ^  | na02m02 | 40.500 | 204.000 |  236.700 | 
     | U262990                                     | c ^ -> o v  | oa12f02 | 34.500 | 238.500 |  271.200 | 
     | U262619                                     | a v -> o ^  | ao12f02 | 42.900 | 281.400 |  314.100 | 
     | FE_RC_28_0                                  | a ^ -> o v  | oa12f04 | 45.600 | 327.000 |  359.700 | 
     | FE_RC_42_0                                  | b v -> o ^  | ao12f04 | 44.300 | 371.300 |  404.000 | 
     | FE_RC_41_0                                  | b ^ -> o v  | oa12f06 | 38.800 | 410.100 |  442.800 | 
     | FE_RC_39_0                                  | b v -> o ^  | ao12f06 | 37.600 | 447.700 |  480.400 | 
     | FE_RC_36_0                                  | b ^ -> o v  | oa12f06 | 40.100 | 487.800 |  520.500 | 
     | FE_RC_33_0                                  | b v -> o ^  | ao12f08 | 37.900 | 525.700 |  558.400 | 
     | FE_RC_24_0                                  | b ^ -> o v  | oa12f08 | 38.500 | 564.200 |  596.900 | 
     | FE_RC_35_0                                  | b v -> o ^  | ao12f08 | 37.400 | 601.600 |  634.300 | 
     | FE_RC_34_0                                  | b ^ -> o v  | oa12f08 | 34.000 | 635.600 |  668.300 | 
     | FE_RC_38_0                                  | b v -> o ^  | ao12f04 | 37.400 | 673.000 |  705.700 | 
     | U262533                                     | b ^ -> o v  | oa12f04 | 39.500 | 712.500 |  745.200 | 
     | U265567                                     | b v -> o ^  | ao12f04 | 31.400 | 743.900 |  776.600 | 
     | U265568                                     | b ^ -> o v  | no02f01 | 22.900 | 766.800 |  799.500 | 
     | U265571                                     | a v -> o ^  | no02f01 | 40.500 | 807.300 |  840.000 | 
     | busrtop_b_rreq_vrh_rrq_fldstatadd_r_reg_31_ | d ^         | ms00f80 |  0.000 | 807.300 |  840.000 | 
     +---------------------------------------------------------------------------------------------------+ 

