{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79967,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79993,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00033019,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000146225,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 4.26889e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000146225,
	"finish__design__instance__count__class:buffer": 9,
	"finish__design__instance__area__class:buffer": 82.5792,
	"finish__design__instance__count__class:timing_repair_buffer": 34,
	"finish__design__instance__area__class:timing_repair_buffer": 180.173,
	"finish__design__instance__count__class:inverter": 14,
	"finish__design__instance__area__class:inverter": 57.5552,
	"finish__design__instance__count__class:sequential_cell": 102,
	"finish__design__instance__area__class:sequential_cell": 2884.02,
	"finish__design__instance__count__class:multi_input_combinational_cell": 133,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1501.44,
	"finish__design__instance__count": 292,
	"finish__design__instance__area": 4705.76,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.596758,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.911439,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00036272,
	"finish__power__switching__total": 0.000367855,
	"finish__power__leakage__total": 1.8996e-09,
	"finish__power__total": 0.000730577,
	"finish__design__io": 34,
	"finish__design__die__area": 8055.06,
	"finish__design__core__area": 7330.78,
	"finish__design__instance__count": 391,
	"finish__design__instance__area": 4829.63,
	"finish__design__instance__count__stdcell": 391,
	"finish__design__instance__area__stdcell": 4829.63,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.658815,
	"finish__design__instance__utilization__stdcell": 0.658815,
	"finish__design__rows": 31,
	"finish__design__rows:unithd": 31,
	"finish__design__sites": 5859,
	"finish__design__sites:unithd": 5859,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}