m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/simulation/questa
vALU
Z1 !s110 1731832113
!i10b 1
!s100 Renn@7k2Bl_lz9FzPR=^Y0
ISl;mKGZV8hRYAZ?R0=oB>2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1731397277
8D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/ALU.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/ALU.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1731832113.000000
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/ALU.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code|D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/ALU.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work {+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code}
Z7 tCvgOpt 0
n@a@l@u
vdataMemory
Z8 !s110 1731832114
!i10b 1
!s100 X5DjdZSn6n9zo4B^WYWl60
Iaz>9<dQHVk4zl]Q;dfidh3
R2
R0
w1726835572
8D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/dataMemory.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/dataMemory.v
Z9 L0 40
R3
r1
!s85 0
31
Z10 !s108 1731832114.000000
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/dataMemory.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code|D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/dataMemory.v|
!i113 1
R5
R6
R7
ndata@memory
vinstructionMemory
R8
!i10b 1
!s100 B?2953V4fPi1ZXCaKX1;C3
IXhk2k7cJS8j5_Y3eQVmz42
R2
R0
w1726835690
8D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/instructionMemory.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/instructionMemory.v
R9
R3
r1
!s85 0
31
R10
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/instructionMemory.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code|D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/instructionMemory.v|
!i113 1
R5
R6
R7
ninstruction@memory
vmux2x1
R8
!i10b 1
!s100 HE@Yhi93`fRbF6EgK?MNz1
I2BFeo6MnZk9U>C?z]]VX=2
R2
R0
w1727890342
8D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/mux2x1.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/mux2x1.v
L0 1
R3
r1
!s85 0
31
R10
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/mux2x1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code|D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/mux2x1.v|
!i113 1
R5
R6
R7
vprogramCounter
R8
!i10b 1
!s100 maaLA2SHaeX>7e;[dge3L0
IC[_075=:J[I]=KaHTkM?G3
R2
R0
w1731006870
8D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/programCounter.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/programCounter.v
L0 1
R3
r1
!s85 0
31
R10
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/programCounter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code|D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/programCounter.v|
!i113 1
R5
R6
R7
nprogram@counter
vregisterFile
R1
!i10b 1
!s100 `nnTngSIVPknlad=FL5ZR3
Ib2bh5RjEl_g=]cJ9E3T>@1
R2
R0
w1731752294
8D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/registerFile.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/registerFile.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/registerFile.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code|D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/registerFile.v|
!i113 1
R5
R6
R7
nregister@file
