#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n3215.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2913.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3215.clk[0] (.latch)                                            1.014     1.014
n3215.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11931.in[0] (.names)                                            1.014     2.070
n11931.out[0] (.names)                                           0.261     2.331
n11937.in[0] (.names)                                            1.014     3.344
n11937.out[0] (.names)                                           0.261     3.605
n12171.in[0] (.names)                                            1.014     4.619
n12171.out[0] (.names)                                           0.261     4.880
n12172.in[0] (.names)                                            1.014     5.894
n12172.out[0] (.names)                                           0.261     6.155
n11889.in[2] (.names)                                            1.014     7.169
n11889.out[0] (.names)                                           0.261     7.430
n11862.in[1] (.names)                                            1.014     8.444
n11862.out[0] (.names)                                           0.261     8.705
n11863.in[3] (.names)                                            1.014     9.719
n11863.out[0] (.names)                                           0.261     9.980
n11898.in[1] (.names)                                            1.014    10.993
n11898.out[0] (.names)                                           0.261    11.254
n11899.in[1] (.names)                                            1.014    12.268
n11899.out[0] (.names)                                           0.261    12.529
n11672.in[0] (.names)                                            1.014    13.543
n11672.out[0] (.names)                                           0.261    13.804
n11778.in[0] (.names)                                            1.014    14.818
n11778.out[0] (.names)                                           0.261    15.079
n11779.in[0] (.names)                                            1.014    16.093
n11779.out[0] (.names)                                           0.261    16.354
n11780.in[0] (.names)                                            1.014    17.367
n11780.out[0] (.names)                                           0.261    17.628
n11785.in[3] (.names)                                            1.014    18.642
n11785.out[0] (.names)                                           0.261    18.903
n11803.in[0] (.names)                                            1.014    19.917
n11803.out[0] (.names)                                           0.261    20.178
n11804.in[1] (.names)                                            1.014    21.192
n11804.out[0] (.names)                                           0.261    21.453
n11760.in[1] (.names)                                            1.014    22.467
n11760.out[0] (.names)                                           0.261    22.728
n11699.in[0] (.names)                                            1.014    23.742
n11699.out[0] (.names)                                           0.261    24.003
n11762.in[0] (.names)                                            1.014    25.016
n11762.out[0] (.names)                                           0.261    25.277
n11710.in[0] (.names)                                            1.014    26.291
n11710.out[0] (.names)                                           0.261    26.552
n11711.in[0] (.names)                                            1.014    27.566
n11711.out[0] (.names)                                           0.261    27.827
n11689.in[0] (.names)                                            1.014    28.841
n11689.out[0] (.names)                                           0.261    29.102
n11691.in[0] (.names)                                            1.014    30.116
n11691.out[0] (.names)                                           0.261    30.377
n11692.in[1] (.names)                                            1.014    31.390
n11692.out[0] (.names)                                           0.261    31.651
n11694.in[0] (.names)                                            1.014    32.665
n11694.out[0] (.names)                                           0.261    32.926
n11698.in[1] (.names)                                            1.014    33.940
n11698.out[0] (.names)                                           0.261    34.201
n11701.in[1] (.names)                                            1.014    35.215
n11701.out[0] (.names)                                           0.261    35.476
n11705.in[0] (.names)                                            1.014    36.490
n11705.out[0] (.names)                                           0.261    36.751
n13202.in[0] (.names)                                            1.014    37.765
n13202.out[0] (.names)                                           0.261    38.026
n13218.in[1] (.names)                                            1.014    39.039
n13218.out[0] (.names)                                           0.261    39.300
n13240.in[0] (.names)                                            1.014    40.314
n13240.out[0] (.names)                                           0.261    40.575
n13478.in[1] (.names)                                            1.014    41.589
n13478.out[0] (.names)                                           0.261    41.850
n13438.in[0] (.names)                                            1.014    42.864
n13438.out[0] (.names)                                           0.261    43.125
n13518.in[0] (.names)                                            1.014    44.139
n13518.out[0] (.names)                                           0.261    44.400
n5850.in[0] (.names)                                             1.014    45.413
n5850.out[0] (.names)                                            0.261    45.674
n5802.in[0] (.names)                                             1.014    46.688
n5802.out[0] (.names)                                            0.261    46.949
n5849.in[0] (.names)                                             1.014    47.963
n5849.out[0] (.names)                                            0.261    48.224
n3995.in[1] (.names)                                             1.014    49.238
n3995.out[0] (.names)                                            0.261    49.499
n4023.in[0] (.names)                                             1.014    50.513
n4023.out[0] (.names)                                            0.261    50.774
n2913.in[0] (.names)                                             1.014    51.787
n2913.out[0] (.names)                                            0.261    52.048
out:n2913.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 2
Startpoint: n3215.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3708.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3215.clk[0] (.latch)                                            1.014     1.014
n3215.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11931.in[0] (.names)                                            1.014     2.070
n11931.out[0] (.names)                                           0.261     2.331
n11937.in[0] (.names)                                            1.014     3.344
n11937.out[0] (.names)                                           0.261     3.605
n12171.in[0] (.names)                                            1.014     4.619
n12171.out[0] (.names)                                           0.261     4.880
n12172.in[0] (.names)                                            1.014     5.894
n12172.out[0] (.names)                                           0.261     6.155
n11889.in[2] (.names)                                            1.014     7.169
n11889.out[0] (.names)                                           0.261     7.430
n11862.in[1] (.names)                                            1.014     8.444
n11862.out[0] (.names)                                           0.261     8.705
n11863.in[3] (.names)                                            1.014     9.719
n11863.out[0] (.names)                                           0.261     9.980
n11898.in[1] (.names)                                            1.014    10.993
n11898.out[0] (.names)                                           0.261    11.254
n11899.in[1] (.names)                                            1.014    12.268
n11899.out[0] (.names)                                           0.261    12.529
n11672.in[0] (.names)                                            1.014    13.543
n11672.out[0] (.names)                                           0.261    13.804
n11778.in[0] (.names)                                            1.014    14.818
n11778.out[0] (.names)                                           0.261    15.079
n11779.in[0] (.names)                                            1.014    16.093
n11779.out[0] (.names)                                           0.261    16.354
n11794.in[3] (.names)                                            1.014    17.367
n11794.out[0] (.names)                                           0.261    17.628
n11795.in[0] (.names)                                            1.014    18.642
n11795.out[0] (.names)                                           0.261    18.903
n11654.in[1] (.names)                                            1.014    19.917
n11654.out[0] (.names)                                           0.261    20.178
n11683.in[0] (.names)                                            1.014    21.192
n11683.out[0] (.names)                                           0.261    21.453
n11684.in[2] (.names)                                            1.014    22.467
n11684.out[0] (.names)                                           0.261    22.728
n11727.in[1] (.names)                                            1.014    23.742
n11727.out[0] (.names)                                           0.261    24.003
n11826.in[1] (.names)                                            1.014    25.016
n11826.out[0] (.names)                                           0.261    25.277
n11797.in[0] (.names)                                            1.014    26.291
n11797.out[0] (.names)                                           0.261    26.552
n11848.in[0] (.names)                                            1.014    27.566
n11848.out[0] (.names)                                           0.261    27.827
n13075.in[1] (.names)                                            1.014    28.841
n13075.out[0] (.names)                                           0.261    29.102
n12290.in[0] (.names)                                            1.014    30.116
n12290.out[0] (.names)                                           0.261    30.377
n12292.in[0] (.names)                                            1.014    31.390
n12292.out[0] (.names)                                           0.261    31.651
n12270.in[1] (.names)                                            1.014    32.665
n12270.out[0] (.names)                                           0.261    32.926
n12271.in[2] (.names)                                            1.014    33.940
n12271.out[0] (.names)                                           0.261    34.201
n12272.in[0] (.names)                                            1.014    35.215
n12272.out[0] (.names)                                           0.261    35.476
n12273.in[0] (.names)                                            1.014    36.490
n12273.out[0] (.names)                                           0.261    36.751
n12280.in[1] (.names)                                            1.014    37.765
n12280.out[0] (.names)                                           0.261    38.026
n3757.in[1] (.names)                                             1.014    39.039
n3757.out[0] (.names)                                            0.261    39.300
n13177.in[0] (.names)                                            1.014    40.314
n13177.out[0] (.names)                                           0.261    40.575
n13186.in[0] (.names)                                            1.014    41.589
n13186.out[0] (.names)                                           0.261    41.850
n3442.in[0] (.names)                                             1.014    42.864
n3442.out[0] (.names)                                            0.261    43.125
n3085.in[1] (.names)                                             1.014    44.139
n3085.out[0] (.names)                                            0.261    44.400
n13190.in[0] (.names)                                            1.014    45.413
n13190.out[0] (.names)                                           0.261    45.674
n13192.in[0] (.names)                                            1.014    46.688
n13192.out[0] (.names)                                           0.261    46.949
n3612.in[2] (.names)                                             1.014    47.963
n3612.out[0] (.names)                                            0.261    48.224
n3993.in[2] (.names)                                             1.014    49.238
n3993.out[0] (.names)                                            0.261    49.499
n13199.in[1] (.names)                                            1.014    50.513
n13199.out[0] (.names)                                           0.261    50.774
n3708.in[1] (.names)                                             1.014    51.787
n3708.out[0] (.names)                                            0.261    52.048
out:n3708.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 3
Startpoint: n3215.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3075.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3215.clk[0] (.latch)                                            1.014     1.014
n3215.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11931.in[0] (.names)                                            1.014     2.070
n11931.out[0] (.names)                                           0.261     2.331
n11937.in[0] (.names)                                            1.014     3.344
n11937.out[0] (.names)                                           0.261     3.605
n12171.in[0] (.names)                                            1.014     4.619
n12171.out[0] (.names)                                           0.261     4.880
n12172.in[0] (.names)                                            1.014     5.894
n12172.out[0] (.names)                                           0.261     6.155
n11889.in[2] (.names)                                            1.014     7.169
n11889.out[0] (.names)                                           0.261     7.430
n11862.in[1] (.names)                                            1.014     8.444
n11862.out[0] (.names)                                           0.261     8.705
n11863.in[3] (.names)                                            1.014     9.719
n11863.out[0] (.names)                                           0.261     9.980
n11898.in[1] (.names)                                            1.014    10.993
n11898.out[0] (.names)                                           0.261    11.254
n11899.in[1] (.names)                                            1.014    12.268
n11899.out[0] (.names)                                           0.261    12.529
n11672.in[0] (.names)                                            1.014    13.543
n11672.out[0] (.names)                                           0.261    13.804
n11778.in[0] (.names)                                            1.014    14.818
n11778.out[0] (.names)                                           0.261    15.079
n11779.in[0] (.names)                                            1.014    16.093
n11779.out[0] (.names)                                           0.261    16.354
n11794.in[3] (.names)                                            1.014    17.367
n11794.out[0] (.names)                                           0.261    17.628
n11795.in[0] (.names)                                            1.014    18.642
n11795.out[0] (.names)                                           0.261    18.903
n11654.in[1] (.names)                                            1.014    19.917
n11654.out[0] (.names)                                           0.261    20.178
n11683.in[0] (.names)                                            1.014    21.192
n11683.out[0] (.names)                                           0.261    21.453
n11684.in[2] (.names)                                            1.014    22.467
n11684.out[0] (.names)                                           0.261    22.728
n11727.in[1] (.names)                                            1.014    23.742
n11727.out[0] (.names)                                           0.261    24.003
n11826.in[1] (.names)                                            1.014    25.016
n11826.out[0] (.names)                                           0.261    25.277
n11797.in[0] (.names)                                            1.014    26.291
n11797.out[0] (.names)                                           0.261    26.552
n11848.in[0] (.names)                                            1.014    27.566
n11848.out[0] (.names)                                           0.261    27.827
n13075.in[1] (.names)                                            1.014    28.841
n13075.out[0] (.names)                                           0.261    29.102
n12290.in[0] (.names)                                            1.014    30.116
n12290.out[0] (.names)                                           0.261    30.377
n12220.in[0] (.names)                                            1.014    31.390
n12220.out[0] (.names)                                           0.261    31.651
n12221.in[1] (.names)                                            1.014    32.665
n12221.out[0] (.names)                                           0.261    32.926
n12222.in[1] (.names)                                            1.014    33.940
n12222.out[0] (.names)                                           0.261    34.201
n12223.in[0] (.names)                                            1.014    35.215
n12223.out[0] (.names)                                           0.261    35.476
n12225.in[0] (.names)                                            1.014    36.490
n12225.out[0] (.names)                                           0.261    36.751
n11754.in[0] (.names)                                            1.014    37.765
n11754.out[0] (.names)                                           0.261    38.026
n11755.in[1] (.names)                                            1.014    39.039
n11755.out[0] (.names)                                           0.261    39.300
n11759.in[0] (.names)                                            1.014    40.314
n11759.out[0] (.names)                                           0.261    40.575
n3325.in[2] (.names)                                             1.014    41.589
n3325.out[0] (.names)                                            0.261    41.850
n9434.in[0] (.names)                                             1.014    42.864
n9434.out[0] (.names)                                            0.261    43.125
n11756.in[0] (.names)                                            1.014    44.139
n11756.out[0] (.names)                                           0.261    44.400
n11527.in[2] (.names)                                            1.014    45.413
n11527.out[0] (.names)                                           0.261    45.674
n11750.in[0] (.names)                                            1.014    46.688
n11750.out[0] (.names)                                           0.261    46.949
n2976.in[0] (.names)                                             1.014    47.963
n2976.out[0] (.names)                                            0.261    48.224
n3560.in[1] (.names)                                             1.014    49.238
n3560.out[0] (.names)                                            0.261    49.499
n3417.in[1] (.names)                                             1.014    50.513
n3417.out[0] (.names)                                            0.261    50.774
n3075.in[0] (.names)                                             1.014    51.787
n3075.out[0] (.names)                                            0.261    52.048
out:n3075.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 4
Startpoint: n11530.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3426.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11530.clk[0] (.latch)                                           1.014     1.014
n11530.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11884.in[2] (.names)                                            1.014     2.070
n11884.out[0] (.names)                                           0.261     2.331
n11882.in[2] (.names)                                            1.014     3.344
n11882.out[0] (.names)                                           0.261     3.605
n11881.in[1] (.names)                                            1.014     4.619
n11881.out[0] (.names)                                           0.261     4.880
n11886.in[0] (.names)                                            1.014     5.894
n11886.out[0] (.names)                                           0.261     6.155
n11887.in[0] (.names)                                            1.014     7.169
n11887.out[0] (.names)                                           0.261     7.430
n11636.in[0] (.names)                                            1.014     8.444
n11636.out[0] (.names)                                           0.261     8.705
n11637.in[2] (.names)                                            1.014     9.719
n11637.out[0] (.names)                                           0.261     9.980
n11644.in[0] (.names)                                            1.014    10.993
n11644.out[0] (.names)                                           0.261    11.254
n11975.in[2] (.names)                                            1.014    12.268
n11975.out[0] (.names)                                           0.261    12.529
n11980.in[0] (.names)                                            1.014    13.543
n11980.out[0] (.names)                                           0.261    13.804
n11987.in[2] (.names)                                            1.014    14.818
n11987.out[0] (.names)                                           0.261    15.079
n3284.in[2] (.names)                                             1.014    16.093
n3284.out[0] (.names)                                            0.261    16.354
n11996.in[1] (.names)                                            1.014    17.367
n11996.out[0] (.names)                                           0.261    17.628
n10172.in[1] (.names)                                            1.014    18.642
n10172.out[0] (.names)                                           0.261    18.903
n12208.in[0] (.names)                                            1.014    19.917
n12208.out[0] (.names)                                           0.261    20.178
n7628.in[2] (.names)                                             1.014    21.192
n7628.out[0] (.names)                                            0.261    21.453
n3301.in[2] (.names)                                             1.014    22.467
n3301.out[0] (.names)                                            0.261    22.728
n12209.in[0] (.names)                                            1.014    23.742
n12209.out[0] (.names)                                           0.261    24.003
n3311.in[0] (.names)                                             1.014    25.016
n3311.out[0] (.names)                                            0.261    25.277
n12210.in[0] (.names)                                            1.014    26.291
n12210.out[0] (.names)                                           0.261    26.552
n12214.in[0] (.names)                                            1.014    27.566
n12214.out[0] (.names)                                           0.261    27.827
n12215.in[1] (.names)                                            1.014    28.841
n12215.out[0] (.names)                                           0.261    29.102
n12216.in[0] (.names)                                            1.014    30.116
n12216.out[0] (.names)                                           0.261    30.377
n12119.in[0] (.names)                                            1.014    31.390
n12119.out[0] (.names)                                           0.261    31.651
n12120.in[0] (.names)                                            1.014    32.665
n12120.out[0] (.names)                                           0.261    32.926
n12122.in[1] (.names)                                            1.014    33.940
n12122.out[0] (.names)                                           0.261    34.201
n12114.in[1] (.names)                                            1.014    35.215
n12114.out[0] (.names)                                           0.261    35.476
n12116.in[0] (.names)                                            1.014    36.490
n12116.out[0] (.names)                                           0.261    36.751
n11276.in[0] (.names)                                            1.014    37.765
n11276.out[0] (.names)                                           0.261    38.026
n12123.in[1] (.names)                                            1.014    39.039
n12123.out[0] (.names)                                           0.261    39.300
n12128.in[2] (.names)                                            1.014    40.314
n12128.out[0] (.names)                                           0.261    40.575
n10351.in[0] (.names)                                            1.014    41.589
n10351.out[0] (.names)                                           0.261    41.850
n12129.in[0] (.names)                                            1.014    42.864
n12129.out[0] (.names)                                           0.261    43.125
n11424.in[1] (.names)                                            1.014    44.139
n11424.out[0] (.names)                                           0.261    44.400
n2926.in[1] (.names)                                             1.014    45.413
n2926.out[0] (.names)                                            0.261    45.674
n12134.in[1] (.names)                                            1.014    46.688
n12134.out[0] (.names)                                           0.261    46.949
n12135.in[0] (.names)                                            1.014    47.963
n12135.out[0] (.names)                                           0.261    48.224
n9385.in[0] (.names)                                             1.014    49.238
n9385.out[0] (.names)                                            0.261    49.499
n3632.in[0] (.names)                                             1.014    50.513
n3632.out[0] (.names)                                            0.261    50.774
n3426.in[1] (.names)                                             1.014    51.787
n3426.out[0] (.names)                                            0.261    52.048
out:n3426.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 5
Startpoint: n7604.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3761.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7604.clk[0] (.latch)                                            1.014     1.014
n7604.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7552.in[2] (.names)                                             1.014     2.070
n7552.out[0] (.names)                                            0.261     2.331
n7356.in[0] (.names)                                             1.014     3.344
n7356.out[0] (.names)                                            0.261     3.605
n7721.in[1] (.names)                                             1.014     4.619
n7721.out[0] (.names)                                            0.261     4.880
n7722.in[0] (.names)                                             1.014     5.894
n7722.out[0] (.names)                                            0.261     6.155
n7725.in[2] (.names)                                             1.014     7.169
n7725.out[0] (.names)                                            0.261     7.430
n7672.in[0] (.names)                                             1.014     8.444
n7672.out[0] (.names)                                            0.261     8.705
n7667.in[0] (.names)                                             1.014     9.719
n7667.out[0] (.names)                                            0.261     9.980
n7668.in[0] (.names)                                             1.014    10.993
n7668.out[0] (.names)                                            0.261    11.254
n7671.in[0] (.names)                                             1.014    12.268
n7671.out[0] (.names)                                            0.261    12.529
n7019.in[0] (.names)                                             1.014    13.543
n7019.out[0] (.names)                                            0.261    13.804
n3808.in[0] (.names)                                             1.014    14.818
n3808.out[0] (.names)                                            0.261    15.079
n7014.in[0] (.names)                                             1.014    16.093
n7014.out[0] (.names)                                            0.261    16.354
n7015.in[0] (.names)                                             1.014    17.367
n7015.out[0] (.names)                                            0.261    17.628
n7023.in[1] (.names)                                             1.014    18.642
n7023.out[0] (.names)                                            0.261    18.903
n7031.in[1] (.names)                                             1.014    19.917
n7031.out[0] (.names)                                            0.261    20.178
n7032.in[0] (.names)                                             1.014    21.192
n7032.out[0] (.names)                                            0.261    21.453
n6959.in[0] (.names)                                             1.014    22.467
n6959.out[0] (.names)                                            0.261    22.728
n6960.in[2] (.names)                                             1.014    23.742
n6960.out[0] (.names)                                            0.261    24.003
n6886.in[2] (.names)                                             1.014    25.016
n6886.out[0] (.names)                                            0.261    25.277
n3610.in[3] (.names)                                             1.014    26.291
n3610.out[0] (.names)                                            0.261    26.552
n3584.in[3] (.names)                                             1.014    27.566
n3584.out[0] (.names)                                            0.261    27.827
n8755.in[1] (.names)                                             1.014    28.841
n8755.out[0] (.names)                                            0.261    29.102
n8758.in[0] (.names)                                             1.014    30.116
n8758.out[0] (.names)                                            0.261    30.377
n5918.in[0] (.names)                                             1.014    31.390
n5918.out[0] (.names)                                            0.261    31.651
n5919.in[2] (.names)                                             1.014    32.665
n5919.out[0] (.names)                                            0.261    32.926
n5927.in[2] (.names)                                             1.014    33.940
n5927.out[0] (.names)                                            0.261    34.201
n5929.in[2] (.names)                                             1.014    35.215
n5929.out[0] (.names)                                            0.261    35.476
n3997.in[1] (.names)                                             1.014    36.490
n3997.out[0] (.names)                                            0.261    36.751
n5930.in[3] (.names)                                             1.014    37.765
n5930.out[0] (.names)                                            0.261    38.026
n5931.in[0] (.names)                                             1.014    39.039
n5931.out[0] (.names)                                            0.261    39.300
n5932.in[0] (.names)                                             1.014    40.314
n5932.out[0] (.names)                                            0.261    40.575
n5872.in[0] (.names)                                             1.014    41.589
n5872.out[0] (.names)                                            0.261    41.850
n4410.in[0] (.names)                                             1.014    42.864
n4410.out[0] (.names)                                            0.261    43.125
n5933.in[0] (.names)                                             1.014    44.139
n5933.out[0] (.names)                                            0.261    44.400
n5934.in[2] (.names)                                             1.014    45.413
n5934.out[0] (.names)                                            0.261    45.674
n4279.in[0] (.names)                                             1.014    46.688
n4279.out[0] (.names)                                            0.261    46.949
n2934.in[2] (.names)                                             1.014    47.963
n2934.out[0] (.names)                                            0.261    48.224
n3475.in[0] (.names)                                             1.014    49.238
n3475.out[0] (.names)                                            0.261    49.499
n2938.in[0] (.names)                                             1.014    50.513
n2938.out[0] (.names)                                            0.261    50.774
n3761.in[0] (.names)                                             1.014    51.787
n3761.out[0] (.names)                                            0.261    52.048
out:n3761.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 6
Startpoint: n11176.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3378.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11176.clk[0] (.latch)                                           1.014     1.014
n11176.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11178.in[0] (.names)                                            1.014     2.070
n11178.out[0] (.names)                                           0.261     2.331
n11187.in[2] (.names)                                            1.014     3.344
n11187.out[0] (.names)                                           0.261     3.605
n11193.in[0] (.names)                                            1.014     4.619
n11193.out[0] (.names)                                           0.261     4.880
n11912.in[1] (.names)                                            1.014     5.894
n11912.out[0] (.names)                                           0.261     6.155
n11939.in[2] (.names)                                            1.014     7.169
n11939.out[0] (.names)                                           0.261     7.430
n11913.in[0] (.names)                                            1.014     8.444
n11913.out[0] (.names)                                           0.261     8.705
n11914.in[0] (.names)                                            1.014     9.719
n11914.out[0] (.names)                                           0.261     9.980
n11915.in[1] (.names)                                            1.014    10.993
n11915.out[0] (.names)                                           0.261    11.254
n3310.in[1] (.names)                                             1.014    12.268
n3310.out[0] (.names)                                            0.261    12.529
n11646.in[0] (.names)                                            1.014    13.543
n11646.out[0] (.names)                                           0.261    13.804
n11615.in[1] (.names)                                            1.014    14.818
n11615.out[0] (.names)                                           0.261    15.079
n11606.in[2] (.names)                                            1.014    16.093
n11606.out[0] (.names)                                           0.261    16.354
n11569.in[1] (.names)                                            1.014    17.367
n11569.out[0] (.names)                                           0.261    17.628
n11564.in[0] (.names)                                            1.014    18.642
n11564.out[0] (.names)                                           0.261    18.903
n11565.in[2] (.names)                                            1.014    19.917
n11565.out[0] (.names)                                           0.261    20.178
n11566.in[0] (.names)                                            1.014    21.192
n11566.out[0] (.names)                                           0.261    21.453
n11537.in[0] (.names)                                            1.014    22.467
n11537.out[0] (.names)                                           0.261    22.728
n11538.in[3] (.names)                                            1.014    23.742
n11538.out[0] (.names)                                           0.261    24.003
n11545.in[3] (.names)                                            1.014    25.016
n11545.out[0] (.names)                                           0.261    25.277
n11573.in[1] (.names)                                            1.014    26.291
n11573.out[0] (.names)                                           0.261    26.552
n11570.in[2] (.names)                                            1.014    27.566
n11570.out[0] (.names)                                           0.261    27.827
n11572.in[0] (.names)                                            1.014    28.841
n11572.out[0] (.names)                                           0.261    29.102
n12141.in[1] (.names)                                            1.014    30.116
n12141.out[0] (.names)                                           0.261    30.377
n12063.in[0] (.names)                                            1.014    31.390
n12063.out[0] (.names)                                           0.261    31.651
n12064.in[1] (.names)                                            1.014    32.665
n12064.out[0] (.names)                                           0.261    32.926
n12109.in[1] (.names)                                            1.014    33.940
n12109.out[0] (.names)                                           0.261    34.201
n12033.in[0] (.names)                                            1.014    35.215
n12033.out[0] (.names)                                           0.261    35.476
n11601.in[0] (.names)                                            1.014    36.490
n11601.out[0] (.names)                                           0.261    36.751
n9365.in[3] (.names)                                             1.014    37.765
n9365.out[0] (.names)                                            0.261    38.026
n12036.in[0] (.names)                                            1.014    39.039
n12036.out[0] (.names)                                           0.261    39.300
n12037.in[0] (.names)                                            1.014    40.314
n12037.out[0] (.names)                                           0.261    40.575
n10993.in[0] (.names)                                            1.014    41.589
n10993.out[0] (.names)                                           0.261    41.850
n10994.in[1] (.names)                                            1.014    42.864
n10994.out[0] (.names)                                           0.261    43.125
n9517.in[1] (.names)                                             1.014    44.139
n9517.out[0] (.names)                                            0.261    44.400
n11039.in[1] (.names)                                            1.014    45.413
n11039.out[0] (.names)                                           0.261    45.674
n11058.in[1] (.names)                                            1.014    46.688
n11058.out[0] (.names)                                           0.261    46.949
n3813.in[0] (.names)                                             1.014    47.963
n3813.out[0] (.names)                                            0.261    48.224
n9493.in[1] (.names)                                             1.014    49.238
n9493.out[0] (.names)                                            0.261    49.499
n11050.in[0] (.names)                                            1.014    50.513
n11050.out[0] (.names)                                           0.261    50.774
n3378.in[1] (.names)                                             1.014    51.787
n3378.out[0] (.names)                                            0.261    52.048
out:n3378.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 7
Startpoint: n10310.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3892.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10310.clk[0] (.latch)                                           1.014     1.014
n10310.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n3083.in[0] (.names)                                             1.014     2.070
n3083.out[0] (.names)                                            0.261     2.331
n10221.in[0] (.names)                                            1.014     3.344
n10221.out[0] (.names)                                           0.261     3.605
n10222.in[1] (.names)                                            1.014     4.619
n10222.out[0] (.names)                                           0.261     4.880
n10227.in[1] (.names)                                            1.014     5.894
n10227.out[0] (.names)                                           0.261     6.155
n10250.in[0] (.names)                                            1.014     7.169
n10250.out[0] (.names)                                           0.261     7.430
n10136.in[2] (.names)                                            1.014     8.444
n10136.out[0] (.names)                                           0.261     8.705
n10237.in[1] (.names)                                            1.014     9.719
n10237.out[0] (.names)                                           0.261     9.980
n10238.in[1] (.names)                                            1.014    10.993
n10238.out[0] (.names)                                           0.261    11.254
n10223.in[1] (.names)                                            1.014    12.268
n10223.out[0] (.names)                                           0.261    12.529
n10241.in[0] (.names)                                            1.014    13.543
n10241.out[0] (.names)                                           0.261    13.804
n10246.in[2] (.names)                                            1.014    14.818
n10246.out[0] (.names)                                           0.261    15.079
n10247.in[0] (.names)                                            1.014    16.093
n10247.out[0] (.names)                                           0.261    16.354
n10239.in[0] (.names)                                            1.014    17.367
n10239.out[0] (.names)                                           0.261    17.628
n10240.in[0] (.names)                                            1.014    18.642
n10240.out[0] (.names)                                           0.261    18.903
n10164.in[0] (.names)                                            1.014    19.917
n10164.out[0] (.names)                                           0.261    20.178
n9968.in[0] (.names)                                             1.014    21.192
n9968.out[0] (.names)                                            0.261    21.453
n9965.in[0] (.names)                                             1.014    22.467
n9965.out[0] (.names)                                            0.261    22.728
n9966.in[0] (.names)                                             1.014    23.742
n9966.out[0] (.names)                                            0.261    24.003
n9967.in[0] (.names)                                             1.014    25.016
n9967.out[0] (.names)                                            0.261    25.277
n9970.in[1] (.names)                                             1.014    26.291
n9970.out[0] (.names)                                            0.261    26.552
n3545.in[0] (.names)                                             1.014    27.566
n3545.out[0] (.names)                                            0.261    27.827
n6176.in[1] (.names)                                             1.014    28.841
n6176.out[0] (.names)                                            0.261    29.102
n2840.in[0] (.names)                                             1.014    30.116
n2840.out[0] (.names)                                            0.261    30.377
n6177.in[0] (.names)                                             1.014    31.390
n6177.out[0] (.names)                                            0.261    31.651
n6179.in[0] (.names)                                             1.014    32.665
n6179.out[0] (.names)                                            0.261    32.926
n6180.in[1] (.names)                                             1.014    33.940
n6180.out[0] (.names)                                            0.261    34.201
n6277.in[0] (.names)                                             1.014    35.215
n6277.out[0] (.names)                                            0.261    35.476
n6261.in[2] (.names)                                             1.014    36.490
n6261.out[0] (.names)                                            0.261    36.751
n6262.in[1] (.names)                                             1.014    37.765
n6262.out[0] (.names)                                            0.261    38.026
n6263.in[2] (.names)                                             1.014    39.039
n6263.out[0] (.names)                                            0.261    39.300
n6266.in[0] (.names)                                             1.014    40.314
n6266.out[0] (.names)                                            0.261    40.575
n6240.in[3] (.names)                                             1.014    41.589
n6240.out[0] (.names)                                            0.261    41.850
n6287.in[1] (.names)                                             1.014    42.864
n6287.out[0] (.names)                                            0.261    43.125
n6288.in[0] (.names)                                             1.014    44.139
n6288.out[0] (.names)                                            0.261    44.400
n6291.in[0] (.names)                                             1.014    45.413
n6291.out[0] (.names)                                            0.261    45.674
n6338.in[1] (.names)                                             1.014    46.688
n6338.out[0] (.names)                                            0.261    46.949
n6340.in[1] (.names)                                             1.014    47.963
n6340.out[0] (.names)                                            0.261    48.224
n6187.in[0] (.names)                                             1.014    49.238
n6187.out[0] (.names)                                            0.261    49.499
n5866.in[0] (.names)                                             1.014    50.513
n5866.out[0] (.names)                                            0.261    50.774
n3892.in[0] (.names)                                             1.014    51.787
n3892.out[0] (.names)                                            0.261    52.048
out:n3892.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 8
Startpoint: n11277.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2781.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11277.clk[0] (.latch)                                           1.014     1.014
n11277.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n3663.in[1] (.names)                                             1.014     2.070
n3663.out[0] (.names)                                            0.261     2.331
n12770.in[0] (.names)                                            1.014     3.344
n12770.out[0] (.names)                                           0.261     3.605
n12832.in[1] (.names)                                            1.014     4.619
n12832.out[0] (.names)                                           0.261     4.880
n12836.in[1] (.names)                                            1.014     5.894
n12836.out[0] (.names)                                           0.261     6.155
n12851.in[0] (.names)                                            1.014     7.169
n12851.out[0] (.names)                                           0.261     7.430
n12853.in[0] (.names)                                            1.014     8.444
n12853.out[0] (.names)                                           0.261     8.705
n12855.in[1] (.names)                                            1.014     9.719
n12855.out[0] (.names)                                           0.261     9.980
n12863.in[3] (.names)                                            1.014    10.993
n12863.out[0] (.names)                                           0.261    11.254
n12864.in[0] (.names)                                            1.014    12.268
n12864.out[0] (.names)                                           0.261    12.529
n12865.in[1] (.names)                                            1.014    13.543
n12865.out[0] (.names)                                           0.261    13.804
n12826.in[2] (.names)                                            1.014    14.818
n12826.out[0] (.names)                                           0.261    15.079
n12829.in[0] (.names)                                            1.014    16.093
n12829.out[0] (.names)                                           0.261    16.354
n12847.in[0] (.names)                                            1.014    17.367
n12847.out[0] (.names)                                           0.261    17.628
n3317.in[0] (.names)                                             1.014    18.642
n3317.out[0] (.names)                                            0.261    18.903
n12868.in[2] (.names)                                            1.014    19.917
n12868.out[0] (.names)                                           0.261    20.178
n12869.in[0] (.names)                                            1.014    21.192
n12869.out[0] (.names)                                           0.261    21.453
n12398.in[0] (.names)                                            1.014    22.467
n12398.out[0] (.names)                                           0.261    22.728
n12359.in[3] (.names)                                            1.014    23.742
n12359.out[0] (.names)                                           0.261    24.003
n3681.in[0] (.names)                                             1.014    25.016
n3681.out[0] (.names)                                            0.261    25.277
n12332.in[1] (.names)                                            1.014    26.291
n12332.out[0] (.names)                                           0.261    26.552
n12333.in[0] (.names)                                            1.014    27.566
n12333.out[0] (.names)                                           0.261    27.827
n12334.in[0] (.names)                                            1.014    28.841
n12334.out[0] (.names)                                           0.261    29.102
n12365.in[0] (.names)                                            1.014    30.116
n12365.out[0] (.names)                                           0.261    30.377
n12374.in[1] (.names)                                            1.014    31.390
n12374.out[0] (.names)                                           0.261    31.651
n12323.in[0] (.names)                                            1.014    32.665
n12323.out[0] (.names)                                           0.261    32.926
n12324.in[0] (.names)                                            1.014    33.940
n12324.out[0] (.names)                                           0.261    34.201
n12326.in[1] (.names)                                            1.014    35.215
n12326.out[0] (.names)                                           0.261    35.476
n12382.in[1] (.names)                                            1.014    36.490
n12382.out[0] (.names)                                           0.261    36.751
n12155.in[1] (.names)                                            1.014    37.765
n12155.out[0] (.names)                                           0.261    38.026
n8504.in[1] (.names)                                             1.014    39.039
n8504.out[0] (.names)                                            0.261    39.300
n12160.in[0] (.names)                                            1.014    40.314
n12160.out[0] (.names)                                           0.261    40.575
n12164.in[0] (.names)                                            1.014    41.589
n12164.out[0] (.names)                                           0.261    41.850
n12224.in[0] (.names)                                            1.014    42.864
n12224.out[0] (.names)                                           0.261    43.125
n8762.in[2] (.names)                                             1.014    44.139
n8762.out[0] (.names)                                            0.261    44.400
n12226.in[0] (.names)                                            1.014    45.413
n12226.out[0] (.names)                                           0.261    45.674
n3875.in[0] (.names)                                             1.014    46.688
n3875.out[0] (.names)                                            0.261    46.949
n12082.in[0] (.names)                                            1.014    47.963
n12082.out[0] (.names)                                           0.261    48.224
n11993.in[0] (.names)                                            1.014    49.238
n11993.out[0] (.names)                                           0.261    49.499
n11994.in[0] (.names)                                            1.014    50.513
n11994.out[0] (.names)                                           0.261    50.774
n2781.in[1] (.names)                                             1.014    51.787
n2781.out[0] (.names)                                            0.261    52.048
out:n2781.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 9
Startpoint: n4091.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3585.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4091.clk[0] (.latch)                                            1.014     1.014
n4091.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8973.in[0] (.names)                                             1.014     2.070
n8973.out[0] (.names)                                            0.261     2.331
n8796.in[0] (.names)                                             1.014     3.344
n8796.out[0] (.names)                                            0.261     3.605
n8797.in[1] (.names)                                             1.014     4.619
n8797.out[0] (.names)                                            0.261     4.880
n8799.in[0] (.names)                                             1.014     5.894
n8799.out[0] (.names)                                            0.261     6.155
n8803.in[1] (.names)                                             1.014     7.169
n8803.out[0] (.names)                                            0.261     7.430
n8804.in[0] (.names)                                             1.014     8.444
n8804.out[0] (.names)                                            0.261     8.705
n7937.in[0] (.names)                                             1.014     9.719
n7937.out[0] (.names)                                            0.261     9.980
n7360.in[0] (.names)                                             1.014    10.993
n7360.out[0] (.names)                                            0.261    11.254
n7361.in[2] (.names)                                             1.014    12.268
n7361.out[0] (.names)                                            0.261    12.529
n7366.in[0] (.names)                                             1.014    13.543
n7366.out[0] (.names)                                            0.261    13.804
n7825.in[0] (.names)                                             1.014    14.818
n7825.out[0] (.names)                                            0.261    15.079
n7838.in[0] (.names)                                             1.014    16.093
n7838.out[0] (.names)                                            0.261    16.354
n7845.in[0] (.names)                                             1.014    17.367
n7845.out[0] (.names)                                            0.261    17.628
n7861.in[1] (.names)                                             1.014    18.642
n7861.out[0] (.names)                                            0.261    18.903
n7852.in[1] (.names)                                             1.014    19.917
n7852.out[0] (.names)                                            0.261    20.178
n7855.in[1] (.names)                                             1.014    21.192
n7855.out[0] (.names)                                            0.261    21.453
n7877.in[1] (.names)                                             1.014    22.467
n7877.out[0] (.names)                                            0.261    22.728
n7885.in[0] (.names)                                             1.014    23.742
n7885.out[0] (.names)                                            0.261    24.003
n7964.in[3] (.names)                                             1.014    25.016
n7964.out[0] (.names)                                            0.261    25.277
n7969.in[1] (.names)                                             1.014    26.291
n7969.out[0] (.names)                                            0.261    26.552
n6718.in[0] (.names)                                             1.014    27.566
n6718.out[0] (.names)                                            0.261    27.827
n7952.in[1] (.names)                                             1.014    28.841
n7952.out[0] (.names)                                            0.261    29.102
n7960.in[0] (.names)                                             1.014    30.116
n7960.out[0] (.names)                                            0.261    30.377
n7961.in[2] (.names)                                             1.014    31.390
n7961.out[0] (.names)                                            0.261    31.651
n7967.in[0] (.names)                                             1.014    32.665
n7967.out[0] (.names)                                            0.261    32.926
n5886.in[1] (.names)                                             1.014    33.940
n5886.out[0] (.names)                                            0.261    34.201
n7849.in[1] (.names)                                             1.014    35.215
n7849.out[0] (.names)                                            0.261    35.476
n7850.in[2] (.names)                                             1.014    36.490
n7850.out[0] (.names)                                            0.261    36.751
n7856.in[1] (.names)                                             1.014    37.765
n7856.out[0] (.names)                                            0.261    38.026
n7863.in[0] (.names)                                             1.014    39.039
n7863.out[0] (.names)                                            0.261    39.300
n6706.in[1] (.names)                                             1.014    40.314
n6706.out[0] (.names)                                            0.261    40.575
n4178.in[1] (.names)                                             1.014    41.589
n4178.out[0] (.names)                                            0.261    41.850
n7865.in[0] (.names)                                             1.014    42.864
n7865.out[0] (.names)                                            0.261    43.125
n2919.in[0] (.names)                                             1.014    44.139
n2919.out[0] (.names)                                            0.261    44.400
n6060.in[0] (.names)                                             1.014    45.413
n6060.out[0] (.names)                                            0.261    45.674
n6241.in[0] (.names)                                             1.014    46.688
n6241.out[0] (.names)                                            0.261    46.949
n6237.in[0] (.names)                                             1.014    47.963
n6237.out[0] (.names)                                            0.261    48.224
n6243.in[1] (.names)                                             1.014    49.238
n6243.out[0] (.names)                                            0.261    49.499
n3164.in[0] (.names)                                             1.014    50.513
n3164.out[0] (.names)                                            0.261    50.774
n3585.in[0] (.names)                                             1.014    51.787
n3585.out[0] (.names)                                            0.261    52.048
out:n3585.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 10
Startpoint: n7371.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3874.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7371.clk[0] (.latch)                                            1.014     1.014
n7371.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7063.in[0] (.names)                                             1.014     2.070
n7063.out[0] (.names)                                            0.261     2.331
n7374.in[0] (.names)                                             1.014     3.344
n7374.out[0] (.names)                                            0.261     3.605
n7429.in[1] (.names)                                             1.014     4.619
n7429.out[0] (.names)                                            0.261     4.880
n7436.in[0] (.names)                                             1.014     5.894
n7436.out[0] (.names)                                            0.261     6.155
n7810.in[1] (.names)                                             1.014     7.169
n7810.out[0] (.names)                                            0.261     7.430
n7806.in[1] (.names)                                             1.014     8.444
n7806.out[0] (.names)                                            0.261     8.705
n7795.in[0] (.names)                                             1.014     9.719
n7795.out[0] (.names)                                            0.261     9.980
n7788.in[0] (.names)                                             1.014    10.993
n7788.out[0] (.names)                                            0.261    11.254
n7789.in[0] (.names)                                             1.014    12.268
n7789.out[0] (.names)                                            0.261    12.529
n7790.in[1] (.names)                                             1.014    13.543
n7790.out[0] (.names)                                            0.261    13.804
n7791.in[0] (.names)                                             1.014    14.818
n7791.out[0] (.names)                                            0.261    15.079
n6740.in[1] (.names)                                             1.014    16.093
n6740.out[0] (.names)                                            0.261    16.354
n7793.in[0] (.names)                                             1.014    17.367
n7793.out[0] (.names)                                            0.261    17.628
n7772.in[0] (.names)                                             1.014    18.642
n7772.out[0] (.names)                                            0.261    18.903
n7497.in[0] (.names)                                             1.014    19.917
n7497.out[0] (.names)                                            0.261    20.178
n7797.in[0] (.names)                                             1.014    21.192
n7797.out[0] (.names)                                            0.261    21.453
n7202.in[2] (.names)                                             1.014    22.467
n7202.out[0] (.names)                                            0.261    22.728
n7203.in[2] (.names)                                             1.014    23.742
n7203.out[0] (.names)                                            0.261    24.003
n3469.in[3] (.names)                                             1.014    25.016
n3469.out[0] (.names)                                            0.261    25.277
n7147.in[0] (.names)                                             1.014    26.291
n7147.out[0] (.names)                                            0.261    26.552
n7148.in[2] (.names)                                             1.014    27.566
n7148.out[0] (.names)                                            0.261    27.827
n7155.in[1] (.names)                                             1.014    28.841
n7155.out[0] (.names)                                            0.261    29.102
n5888.in[2] (.names)                                             1.014    30.116
n5888.out[0] (.names)                                            0.261    30.377
n7160.in[0] (.names)                                             1.014    31.390
n7160.out[0] (.names)                                            0.261    31.651
n7197.in[2] (.names)                                             1.014    32.665
n7197.out[0] (.names)                                            0.261    32.926
n7198.in[1] (.names)                                             1.014    33.940
n7198.out[0] (.names)                                            0.261    34.201
n7199.in[0] (.names)                                             1.014    35.215
n7199.out[0] (.names)                                            0.261    35.476
n7200.in[0] (.names)                                             1.014    36.490
n7200.out[0] (.names)                                            0.261    36.751
n7219.in[0] (.names)                                             1.014    37.765
n7219.out[0] (.names)                                            0.261    38.026
n13422.in[0] (.names)                                            1.014    39.039
n13422.out[0] (.names)                                           0.261    39.300
n13448.in[1] (.names)                                            1.014    40.314
n13448.out[0] (.names)                                           0.261    40.575
n13449.in[0] (.names)                                            1.014    41.589
n13449.out[0] (.names)                                           0.261    41.850
n9401.in[0] (.names)                                             1.014    42.864
n9401.out[0] (.names)                                            0.261    43.125
n13462.in[0] (.names)                                            1.014    44.139
n13462.out[0] (.names)                                           0.261    44.400
n13193.in[1] (.names)                                            1.014    45.413
n13193.out[0] (.names)                                           0.261    45.674
n13245.in[0] (.names)                                            1.014    46.688
n13245.out[0] (.names)                                           0.261    46.949
n13227.in[2] (.names)                                            1.014    47.963
n13227.out[0] (.names)                                           0.261    48.224
n9403.in[1] (.names)                                             1.014    49.238
n9403.out[0] (.names)                                            0.261    49.499
n13228.in[1] (.names)                                            1.014    50.513
n13228.out[0] (.names)                                           0.261    50.774
n3874.in[1] (.names)                                             1.014    51.787
n3874.out[0] (.names)                                            0.261    52.048
out:n3874.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 11
Startpoint: n7371.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3372.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7371.clk[0] (.latch)                                            1.014     1.014
n7371.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7063.in[0] (.names)                                             1.014     2.070
n7063.out[0] (.names)                                            0.261     2.331
n7374.in[0] (.names)                                             1.014     3.344
n7374.out[0] (.names)                                            0.261     3.605
n7429.in[1] (.names)                                             1.014     4.619
n7429.out[0] (.names)                                            0.261     4.880
n7436.in[0] (.names)                                             1.014     5.894
n7436.out[0] (.names)                                            0.261     6.155
n7810.in[1] (.names)                                             1.014     7.169
n7810.out[0] (.names)                                            0.261     7.430
n7806.in[1] (.names)                                             1.014     8.444
n7806.out[0] (.names)                                            0.261     8.705
n7795.in[0] (.names)                                             1.014     9.719
n7795.out[0] (.names)                                            0.261     9.980
n7788.in[0] (.names)                                             1.014    10.993
n7788.out[0] (.names)                                            0.261    11.254
n7789.in[0] (.names)                                             1.014    12.268
n7789.out[0] (.names)                                            0.261    12.529
n7790.in[1] (.names)                                             1.014    13.543
n7790.out[0] (.names)                                            0.261    13.804
n7791.in[0] (.names)                                             1.014    14.818
n7791.out[0] (.names)                                            0.261    15.079
n6740.in[1] (.names)                                             1.014    16.093
n6740.out[0] (.names)                                            0.261    16.354
n7793.in[0] (.names)                                             1.014    17.367
n7793.out[0] (.names)                                            0.261    17.628
n7772.in[0] (.names)                                             1.014    18.642
n7772.out[0] (.names)                                            0.261    18.903
n7497.in[0] (.names)                                             1.014    19.917
n7497.out[0] (.names)                                            0.261    20.178
n7797.in[0] (.names)                                             1.014    21.192
n7797.out[0] (.names)                                            0.261    21.453
n7202.in[2] (.names)                                             1.014    22.467
n7202.out[0] (.names)                                            0.261    22.728
n7203.in[2] (.names)                                             1.014    23.742
n7203.out[0] (.names)                                            0.261    24.003
n3469.in[3] (.names)                                             1.014    25.016
n3469.out[0] (.names)                                            0.261    25.277
n7147.in[0] (.names)                                             1.014    26.291
n7147.out[0] (.names)                                            0.261    26.552
n7148.in[2] (.names)                                             1.014    27.566
n7148.out[0] (.names)                                            0.261    27.827
n7155.in[1] (.names)                                             1.014    28.841
n7155.out[0] (.names)                                            0.261    29.102
n5888.in[2] (.names)                                             1.014    30.116
n5888.out[0] (.names)                                            0.261    30.377
n7160.in[0] (.names)                                             1.014    31.390
n7160.out[0] (.names)                                            0.261    31.651
n7197.in[2] (.names)                                             1.014    32.665
n7197.out[0] (.names)                                            0.261    32.926
n7198.in[1] (.names)                                             1.014    33.940
n7198.out[0] (.names)                                            0.261    34.201
n7199.in[0] (.names)                                             1.014    35.215
n7199.out[0] (.names)                                            0.261    35.476
n7200.in[0] (.names)                                             1.014    36.490
n7200.out[0] (.names)                                            0.261    36.751
n7219.in[0] (.names)                                             1.014    37.765
n7219.out[0] (.names)                                            0.261    38.026
n13422.in[0] (.names)                                            1.014    39.039
n13422.out[0] (.names)                                           0.261    39.300
n13448.in[1] (.names)                                            1.014    40.314
n13448.out[0] (.names)                                           0.261    40.575
n13449.in[0] (.names)                                            1.014    41.589
n13449.out[0] (.names)                                           0.261    41.850
n9401.in[0] (.names)                                             1.014    42.864
n9401.out[0] (.names)                                            0.261    43.125
n13462.in[0] (.names)                                            1.014    44.139
n13462.out[0] (.names)                                           0.261    44.400
n13193.in[1] (.names)                                            1.014    45.413
n13193.out[0] (.names)                                           0.261    45.674
n13245.in[0] (.names)                                            1.014    46.688
n13245.out[0] (.names)                                           0.261    46.949
n13227.in[2] (.names)                                            1.014    47.963
n13227.out[0] (.names)                                           0.261    48.224
n9403.in[1] (.names)                                             1.014    49.238
n9403.out[0] (.names)                                            0.261    49.499
n13228.in[1] (.names)                                            1.014    50.513
n13228.out[0] (.names)                                           0.261    50.774
n3372.in[0] (.names)                                             1.014    51.787
n3372.out[0] (.names)                                            0.261    52.048
out:n3372.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 12
Startpoint: n4154.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3886.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4154.clk[0] (.latch)                                            1.014     1.014
n4154.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8355.in[0] (.names)                                             1.014     2.070
n8355.out[0] (.names)                                            0.261     2.331
n8351.in[1] (.names)                                             1.014     3.344
n8351.out[0] (.names)                                            0.261     3.605
n8331.in[2] (.names)                                             1.014     4.619
n8331.out[0] (.names)                                            0.261     4.880
n8332.in[0] (.names)                                             1.014     5.894
n8332.out[0] (.names)                                            0.261     6.155
n8462.in[1] (.names)                                             1.014     7.169
n8462.out[0] (.names)                                            0.261     7.430
n8458.in[2] (.names)                                             1.014     8.444
n8458.out[0] (.names)                                            0.261     8.705
n8512.in[2] (.names)                                             1.014     9.719
n8512.out[0] (.names)                                            0.261     9.980
n8513.in[0] (.names)                                             1.014    10.993
n8513.out[0] (.names)                                            0.261    11.254
n3861.in[1] (.names)                                             1.014    12.268
n3861.out[0] (.names)                                            0.261    12.529
n8514.in[0] (.names)                                             1.014    13.543
n8514.out[0] (.names)                                            0.261    13.804
n3958.in[2] (.names)                                             1.014    14.818
n3958.out[0] (.names)                                            0.261    15.079
n8530.in[0] (.names)                                             1.014    16.093
n8530.out[0] (.names)                                            0.261    16.354
n8531.in[0] (.names)                                             1.014    17.367
n8531.out[0] (.names)                                            0.261    17.628
n8534.in[0] (.names)                                             1.014    18.642
n8534.out[0] (.names)                                            0.261    18.903
n3712.in[0] (.names)                                             1.014    19.917
n3712.out[0] (.names)                                            0.261    20.178
n8190.in[0] (.names)                                             1.014    21.192
n8190.out[0] (.names)                                            0.261    21.453
n8185.in[0] (.names)                                             1.014    22.467
n8185.out[0] (.names)                                            0.261    22.728
n8180.in[1] (.names)                                             1.014    23.742
n8180.out[0] (.names)                                            0.261    24.003
n8181.in[1] (.names)                                             1.014    25.016
n8181.out[0] (.names)                                            0.261    25.277
n8188.in[0] (.names)                                             1.014    26.291
n8188.out[0] (.names)                                            0.261    26.552
n3218.in[2] (.names)                                             1.014    27.566
n3218.out[0] (.names)                                            0.261    27.827
n8191.in[1] (.names)                                             1.014    28.841
n8191.out[0] (.names)                                            0.261    29.102
n8436.in[1] (.names)                                             1.014    30.116
n8436.out[0] (.names)                                            0.261    30.377
n8439.in[3] (.names)                                             1.014    31.390
n8439.out[0] (.names)                                            0.261    31.651
n8352.in[0] (.names)                                             1.014    32.665
n8352.out[0] (.names)                                            0.261    32.926
n8322.in[1] (.names)                                             1.014    33.940
n8322.out[0] (.names)                                            0.261    34.201
n8346.in[2] (.names)                                             1.014    35.215
n8346.out[0] (.names)                                            0.261    35.476
n8222.in[0] (.names)                                             1.014    36.490
n8222.out[0] (.names)                                            0.261    36.751
n8345.in[1] (.names)                                             1.014    37.765
n8345.out[0] (.names)                                            0.261    38.026
n8347.in[0] (.names)                                             1.014    39.039
n8347.out[0] (.names)                                            0.261    39.300
n7872.in[1] (.names)                                             1.014    40.314
n7872.out[0] (.names)                                            0.261    40.575
n7873.in[0] (.names)                                             1.014    41.589
n7873.out[0] (.names)                                            0.261    41.850
n7876.in[0] (.names)                                             1.014    42.864
n7876.out[0] (.names)                                            0.261    43.125
n7879.in[0] (.names)                                             1.014    44.139
n7879.out[0] (.names)                                            0.261    44.400
n6708.in[0] (.names)                                             1.014    45.413
n6708.out[0] (.names)                                            0.261    45.674
n7822.in[0] (.names)                                             1.014    46.688
n7822.out[0] (.names)                                            0.261    46.949
n7823.in[1] (.names)                                             1.014    47.963
n7823.out[0] (.names)                                            0.261    48.224
n8947.in[1] (.names)                                             1.014    49.238
n8947.out[0] (.names)                                            0.261    49.499
n8937.in[1] (.names)                                             1.014    50.513
n8937.out[0] (.names)                                            0.261    50.774
n3886.in[1] (.names)                                             1.014    51.787
n3886.out[0] (.names)                                            0.261    52.048
out:n3886.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 13
Startpoint: n4789.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3192.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4789.clk[0] (.latch)                                            1.014     1.014
n4789.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4791.in[0] (.names)                                             1.014     2.070
n4791.out[0] (.names)                                            0.261     2.331
n4793.in[0] (.names)                                             1.014     3.344
n4793.out[0] (.names)                                            0.261     3.605
n4794.in[0] (.names)                                             1.014     4.619
n4794.out[0] (.names)                                            0.261     4.880
n4881.in[0] (.names)                                             1.014     5.894
n4881.out[0] (.names)                                            0.261     6.155
n4822.in[1] (.names)                                             1.014     7.169
n4822.out[0] (.names)                                            0.261     7.430
n4823.in[0] (.names)                                             1.014     8.444
n4823.out[0] (.names)                                            0.261     8.705
n4826.in[1] (.names)                                             1.014     9.719
n4826.out[0] (.names)                                            0.261     9.980
n4828.in[0] (.names)                                             1.014    10.993
n4828.out[0] (.names)                                            0.261    11.254
n4853.in[0] (.names)                                             1.014    12.268
n4853.out[0] (.names)                                            0.261    12.529
n4854.in[1] (.names)                                             1.014    13.543
n4854.out[0] (.names)                                            0.261    13.804
n4523.in[0] (.names)                                             1.014    14.818
n4523.out[0] (.names)                                            0.261    15.079
n4855.in[0] (.names)                                             1.014    16.093
n4855.out[0] (.names)                                            0.261    16.354
n4860.in[0] (.names)                                             1.014    17.367
n4860.out[0] (.names)                                            0.261    17.628
n4832.in[0] (.names)                                             1.014    18.642
n4832.out[0] (.names)                                            0.261    18.903
n4833.in[3] (.names)                                             1.014    19.917
n4833.out[0] (.names)                                            0.261    20.178
n4835.in[0] (.names)                                             1.014    21.192
n4835.out[0] (.names)                                            0.261    21.453
n3153.in[2] (.names)                                             1.014    22.467
n3153.out[0] (.names)                                            0.261    22.728
n4840.in[0] (.names)                                             1.014    23.742
n4840.out[0] (.names)                                            0.261    24.003
n4816.in[0] (.names)                                             1.014    25.016
n4816.out[0] (.names)                                            0.261    25.277
n3984.in[0] (.names)                                             1.014    26.291
n3984.out[0] (.names)                                            0.261    26.552
n5678.in[0] (.names)                                             1.014    27.566
n5678.out[0] (.names)                                            0.261    27.827
n5680.in[1] (.names)                                             1.014    28.841
n5680.out[0] (.names)                                            0.261    29.102
n5693.in[1] (.names)                                             1.014    30.116
n5693.out[0] (.names)                                            0.261    30.377
n5698.in[2] (.names)                                             1.014    31.390
n5698.out[0] (.names)                                            0.261    31.651
n4488.in[1] (.names)                                             1.014    32.665
n4488.out[0] (.names)                                            0.261    32.926
n4490.in[1] (.names)                                             1.014    33.940
n4490.out[0] (.names)                                            0.261    34.201
n4553.in[1] (.names)                                             1.014    35.215
n4553.out[0] (.names)                                            0.261    35.476
n4559.in[0] (.names)                                             1.014    36.490
n4559.out[0] (.names)                                            0.261    36.751
n4416.in[1] (.names)                                             1.014    37.765
n4416.out[0] (.names)                                            0.261    38.026
n4417.in[0] (.names)                                             1.014    39.039
n4417.out[0] (.names)                                            0.261    39.300
n4420.in[1] (.names)                                             1.014    40.314
n4420.out[0] (.names)                                            0.261    40.575
n4424.in[0] (.names)                                             1.014    41.589
n4424.out[0] (.names)                                            0.261    41.850
n4425.in[0] (.names)                                             1.014    42.864
n4425.out[0] (.names)                                            0.261    43.125
n4242.in[3] (.names)                                             1.014    44.139
n4242.out[0] (.names)                                            0.261    44.400
n4429.in[1] (.names)                                             1.014    45.413
n4429.out[0] (.names)                                            0.261    45.674
n4439.in[0] (.names)                                             1.014    46.688
n4439.out[0] (.names)                                            0.261    46.949
n4440.in[0] (.names)                                             1.014    47.963
n4440.out[0] (.names)                                            0.261    48.224
n4441.in[0] (.names)                                             1.014    49.238
n4441.out[0] (.names)                                            0.261    49.499
n4378.in[0] (.names)                                             1.014    50.513
n4378.out[0] (.names)                                            0.261    50.774
n3192.in[0] (.names)                                             1.014    51.787
n3192.out[0] (.names)                                            0.261    52.048
out:n3192.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 14
Startpoint: n4118.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3677.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4118.clk[0] (.latch)                                            1.014     1.014
n4118.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6193.in[0] (.names)                                             1.014     2.070
n6193.out[0] (.names)                                            0.261     2.331
n6398.in[1] (.names)                                             1.014     3.344
n6398.out[0] (.names)                                            0.261     3.605
n6356.in[1] (.names)                                             1.014     4.619
n6356.out[0] (.names)                                            0.261     4.880
n6224.in[1] (.names)                                             1.014     5.894
n6224.out[0] (.names)                                            0.261     6.155
n6386.in[0] (.names)                                             1.014     7.169
n6386.out[0] (.names)                                            0.261     7.430
n6387.in[0] (.names)                                             1.014     8.444
n6387.out[0] (.names)                                            0.261     8.705
n6390.in[1] (.names)                                             1.014     9.719
n6390.out[0] (.names)                                            0.261     9.980
n6391.in[0] (.names)                                             1.014    10.993
n6391.out[0] (.names)                                            0.261    11.254
n6392.in[0] (.names)                                             1.014    12.268
n6392.out[0] (.names)                                            0.261    12.529
n4743.in[0] (.names)                                             1.014    13.543
n4743.out[0] (.names)                                            0.261    13.804
n4740.in[1] (.names)                                             1.014    14.818
n4740.out[0] (.names)                                            0.261    15.079
n4742.in[0] (.names)                                             1.014    16.093
n4742.out[0] (.names)                                            0.261    16.354
n4747.in[0] (.names)                                             1.014    17.367
n4747.out[0] (.names)                                            0.261    17.628
n4756.in[1] (.names)                                             1.014    18.642
n4756.out[0] (.names)                                            0.261    18.903
n4765.in[0] (.names)                                             1.014    19.917
n4765.out[0] (.names)                                            0.261    20.178
n5134.in[1] (.names)                                             1.014    21.192
n5134.out[0] (.names)                                            0.261    21.453
n3193.in[1] (.names)                                             1.014    22.467
n3193.out[0] (.names)                                            0.261    22.728
n5151.in[1] (.names)                                             1.014    23.742
n5151.out[0] (.names)                                            0.261    24.003
n5153.in[1] (.names)                                             1.014    25.016
n5153.out[0] (.names)                                            0.261    25.277
n5154.in[1] (.names)                                             1.014    26.291
n5154.out[0] (.names)                                            0.261    26.552
n5009.in[1] (.names)                                             1.014    27.566
n5009.out[0] (.names)                                            0.261    27.827
n5010.in[0] (.names)                                             1.014    28.841
n5010.out[0] (.names)                                            0.261    29.102
n5011.in[0] (.names)                                             1.014    30.116
n5011.out[0] (.names)                                            0.261    30.377
n5012.in[0] (.names)                                             1.014    31.390
n5012.out[0] (.names)                                            0.261    31.651
n4970.in[1] (.names)                                             1.014    32.665
n4970.out[0] (.names)                                            0.261    32.926
n4971.in[0] (.names)                                             1.014    33.940
n4971.out[0] (.names)                                            0.261    34.201
n4972.in[0] (.names)                                             1.014    35.215
n4972.out[0] (.names)                                            0.261    35.476
n4987.in[0] (.names)                                             1.014    36.490
n4987.out[0] (.names)                                            0.261    36.751
n4471.in[0] (.names)                                             1.014    37.765
n4471.out[0] (.names)                                            0.261    38.026
n5281.in[1] (.names)                                             1.014    39.039
n5281.out[0] (.names)                                            0.261    39.300
n4562.in[0] (.names)                                             1.014    40.314
n4562.out[0] (.names)                                            0.261    40.575
n4563.in[0] (.names)                                             1.014    41.589
n4563.out[0] (.names)                                            0.261    41.850
n3134.in[0] (.names)                                             1.014    42.864
n3134.out[0] (.names)                                            0.261    43.125
n4918.in[1] (.names)                                             1.014    44.139
n4918.out[0] (.names)                                            0.261    44.400
n4919.in[0] (.names)                                             1.014    45.413
n4919.out[0] (.names)                                            0.261    45.674
n4920.in[0] (.names)                                             1.014    46.688
n4920.out[0] (.names)                                            0.261    46.949
n5003.in[0] (.names)                                             1.014    47.963
n5003.out[0] (.names)                                            0.261    48.224
n4531.in[1] (.names)                                             1.014    49.238
n4531.out[0] (.names)                                            0.261    49.499
n5001.in[0] (.names)                                             1.014    50.513
n5001.out[0] (.names)                                            0.261    50.774
n3677.in[0] (.names)                                             1.014    51.787
n3677.out[0] (.names)                                            0.261    52.048
out:n3677.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 15
Startpoint: n3215.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3657.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3215.clk[0] (.latch)                                            1.014     1.014
n3215.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11931.in[0] (.names)                                            1.014     2.070
n11931.out[0] (.names)                                           0.261     2.331
n11937.in[0] (.names)                                            1.014     3.344
n11937.out[0] (.names)                                           0.261     3.605
n12171.in[0] (.names)                                            1.014     4.619
n12171.out[0] (.names)                                           0.261     4.880
n12172.in[0] (.names)                                            1.014     5.894
n12172.out[0] (.names)                                           0.261     6.155
n11889.in[2] (.names)                                            1.014     7.169
n11889.out[0] (.names)                                           0.261     7.430
n11862.in[1] (.names)                                            1.014     8.444
n11862.out[0] (.names)                                           0.261     8.705
n11863.in[3] (.names)                                            1.014     9.719
n11863.out[0] (.names)                                           0.261     9.980
n11898.in[1] (.names)                                            1.014    10.993
n11898.out[0] (.names)                                           0.261    11.254
n11899.in[1] (.names)                                            1.014    12.268
n11899.out[0] (.names)                                           0.261    12.529
n11672.in[0] (.names)                                            1.014    13.543
n11672.out[0] (.names)                                           0.261    13.804
n11778.in[0] (.names)                                            1.014    14.818
n11778.out[0] (.names)                                           0.261    15.079
n11779.in[0] (.names)                                            1.014    16.093
n11779.out[0] (.names)                                           0.261    16.354
n11780.in[0] (.names)                                            1.014    17.367
n11780.out[0] (.names)                                           0.261    17.628
n11785.in[3] (.names)                                            1.014    18.642
n11785.out[0] (.names)                                           0.261    18.903
n11803.in[0] (.names)                                            1.014    19.917
n11803.out[0] (.names)                                           0.261    20.178
n11804.in[1] (.names)                                            1.014    21.192
n11804.out[0] (.names)                                           0.261    21.453
n11760.in[1] (.names)                                            1.014    22.467
n11760.out[0] (.names)                                           0.261    22.728
n11699.in[0] (.names)                                            1.014    23.742
n11699.out[0] (.names)                                           0.261    24.003
n11762.in[0] (.names)                                            1.014    25.016
n11762.out[0] (.names)                                           0.261    25.277
n11710.in[0] (.names)                                            1.014    26.291
n11710.out[0] (.names)                                           0.261    26.552
n11711.in[0] (.names)                                            1.014    27.566
n11711.out[0] (.names)                                           0.261    27.827
n11689.in[0] (.names)                                            1.014    28.841
n11689.out[0] (.names)                                           0.261    29.102
n11691.in[0] (.names)                                            1.014    30.116
n11691.out[0] (.names)                                           0.261    30.377
n11692.in[1] (.names)                                            1.014    31.390
n11692.out[0] (.names)                                           0.261    31.651
n11694.in[0] (.names)                                            1.014    32.665
n11694.out[0] (.names)                                           0.261    32.926
n11698.in[1] (.names)                                            1.014    33.940
n11698.out[0] (.names)                                           0.261    34.201
n11701.in[1] (.names)                                            1.014    35.215
n11701.out[0] (.names)                                           0.261    35.476
n11705.in[0] (.names)                                            1.014    36.490
n11705.out[0] (.names)                                           0.261    36.751
n13202.in[0] (.names)                                            1.014    37.765
n13202.out[0] (.names)                                           0.261    38.026
n13218.in[1] (.names)                                            1.014    39.039
n13218.out[0] (.names)                                           0.261    39.300
n13240.in[0] (.names)                                            1.014    40.314
n13240.out[0] (.names)                                           0.261    40.575
n13478.in[1] (.names)                                            1.014    41.589
n13478.out[0] (.names)                                           0.261    41.850
n13479.in[0] (.names)                                            1.014    42.864
n13479.out[0] (.names)                                           0.261    43.125
n13480.in[0] (.names)                                            1.014    44.139
n13480.out[0] (.names)                                           0.261    44.400
n13532.in[3] (.names)                                            1.014    45.413
n13532.out[0] (.names)                                           0.261    45.674
n13528.in[0] (.names)                                            1.014    46.688
n13528.out[0] (.names)                                           0.261    46.949
n13529.in[0] (.names)                                            1.014    47.963
n13529.out[0] (.names)                                           0.261    48.224
n9388.in[0] (.names)                                             1.014    49.238
n9388.out[0] (.names)                                            0.261    49.499
n3968.in[2] (.names)                                             1.014    50.513
n3968.out[0] (.names)                                            0.261    50.774
n3657.in[1] (.names)                                             1.014    51.787
n3657.out[0] (.names)                                            0.261    52.048
out:n3657.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 16
Startpoint: n4789.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2987.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4789.clk[0] (.latch)                                            1.014     1.014
n4789.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4791.in[0] (.names)                                             1.014     2.070
n4791.out[0] (.names)                                            0.261     2.331
n4793.in[0] (.names)                                             1.014     3.344
n4793.out[0] (.names)                                            0.261     3.605
n4794.in[0] (.names)                                             1.014     4.619
n4794.out[0] (.names)                                            0.261     4.880
n4881.in[0] (.names)                                             1.014     5.894
n4881.out[0] (.names)                                            0.261     6.155
n4822.in[1] (.names)                                             1.014     7.169
n4822.out[0] (.names)                                            0.261     7.430
n4823.in[0] (.names)                                             1.014     8.444
n4823.out[0] (.names)                                            0.261     8.705
n4826.in[1] (.names)                                             1.014     9.719
n4826.out[0] (.names)                                            0.261     9.980
n4828.in[0] (.names)                                             1.014    10.993
n4828.out[0] (.names)                                            0.261    11.254
n4853.in[0] (.names)                                             1.014    12.268
n4853.out[0] (.names)                                            0.261    12.529
n4854.in[1] (.names)                                             1.014    13.543
n4854.out[0] (.names)                                            0.261    13.804
n4523.in[0] (.names)                                             1.014    14.818
n4523.out[0] (.names)                                            0.261    15.079
n4855.in[0] (.names)                                             1.014    16.093
n4855.out[0] (.names)                                            0.261    16.354
n4860.in[0] (.names)                                             1.014    17.367
n4860.out[0] (.names)                                            0.261    17.628
n4832.in[0] (.names)                                             1.014    18.642
n4832.out[0] (.names)                                            0.261    18.903
n4833.in[3] (.names)                                             1.014    19.917
n4833.out[0] (.names)                                            0.261    20.178
n4835.in[0] (.names)                                             1.014    21.192
n4835.out[0] (.names)                                            0.261    21.453
n3153.in[2] (.names)                                             1.014    22.467
n3153.out[0] (.names)                                            0.261    22.728
n4840.in[0] (.names)                                             1.014    23.742
n4840.out[0] (.names)                                            0.261    24.003
n4816.in[0] (.names)                                             1.014    25.016
n4816.out[0] (.names)                                            0.261    25.277
n3984.in[0] (.names)                                             1.014    26.291
n3984.out[0] (.names)                                            0.261    26.552
n5678.in[0] (.names)                                             1.014    27.566
n5678.out[0] (.names)                                            0.261    27.827
n5680.in[1] (.names)                                             1.014    28.841
n5680.out[0] (.names)                                            0.261    29.102
n5693.in[1] (.names)                                             1.014    30.116
n5693.out[0] (.names)                                            0.261    30.377
n5698.in[2] (.names)                                             1.014    31.390
n5698.out[0] (.names)                                            0.261    31.651
n4488.in[1] (.names)                                             1.014    32.665
n4488.out[0] (.names)                                            0.261    32.926
n4012.in[0] (.names)                                             1.014    33.940
n4012.out[0] (.names)                                            0.261    34.201
n5223.in[0] (.names)                                             1.014    35.215
n5223.out[0] (.names)                                            0.261    35.476
n3963.in[0] (.names)                                             1.014    36.490
n3963.out[0] (.names)                                            0.261    36.751
n5778.in[0] (.names)                                             1.014    37.765
n5778.out[0] (.names)                                            0.261    38.026
n4329.in[1] (.names)                                             1.014    39.039
n4329.out[0] (.names)                                            0.261    39.300
n5743.in[0] (.names)                                             1.014    40.314
n5743.out[0] (.names)                                            0.261    40.575
n5723.in[1] (.names)                                             1.014    41.589
n5723.out[0] (.names)                                            0.261    41.850
n5744.in[0] (.names)                                             1.014    42.864
n5744.out[0] (.names)                                            0.261    43.125
n5745.in[0] (.names)                                             1.014    44.139
n5745.out[0] (.names)                                            0.261    44.400
n3424.in[0] (.names)                                             1.014    45.413
n3424.out[0] (.names)                                            0.261    45.674
n5299.in[0] (.names)                                             1.014    46.688
n5299.out[0] (.names)                                            0.261    46.949
n4222.in[2] (.names)                                             1.014    47.963
n4222.out[0] (.names)                                            0.261    48.224
n3611.in[2] (.names)                                             1.014    49.238
n3611.out[0] (.names)                                            0.261    49.499
n5302.in[1] (.names)                                             1.014    50.513
n5302.out[0] (.names)                                            0.261    50.774
n2987.in[1] (.names)                                             1.014    51.787
n2987.out[0] (.names)                                            0.261    52.048
out:n2987.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 17
Startpoint: n7371.Q[0] (.latch clocked by pclk)
Endpoint  : n4075.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7371.clk[0] (.latch)                                            1.014     1.014
n7371.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7063.in[0] (.names)                                             1.014     2.070
n7063.out[0] (.names)                                            0.261     2.331
n7374.in[0] (.names)                                             1.014     3.344
n7374.out[0] (.names)                                            0.261     3.605
n7429.in[1] (.names)                                             1.014     4.619
n7429.out[0] (.names)                                            0.261     4.880
n7436.in[0] (.names)                                             1.014     5.894
n7436.out[0] (.names)                                            0.261     6.155
n7810.in[1] (.names)                                             1.014     7.169
n7810.out[0] (.names)                                            0.261     7.430
n7806.in[1] (.names)                                             1.014     8.444
n7806.out[0] (.names)                                            0.261     8.705
n7795.in[0] (.names)                                             1.014     9.719
n7795.out[0] (.names)                                            0.261     9.980
n7788.in[0] (.names)                                             1.014    10.993
n7788.out[0] (.names)                                            0.261    11.254
n7807.in[0] (.names)                                             1.014    12.268
n7807.out[0] (.names)                                            0.261    12.529
n7779.in[1] (.names)                                             1.014    13.543
n7779.out[0] (.names)                                            0.261    13.804
n7811.in[0] (.names)                                             1.014    14.818
n7811.out[0] (.names)                                            0.261    15.079
n7712.in[0] (.names)                                             1.014    16.093
n7712.out[0] (.names)                                            0.261    16.354
n3827.in[0] (.names)                                             1.014    17.367
n3827.out[0] (.names)                                            0.261    17.628
n7713.in[1] (.names)                                             1.014    18.642
n7713.out[0] (.names)                                            0.261    18.903
n7714.in[0] (.names)                                             1.014    19.917
n7714.out[0] (.names)                                            0.261    20.178
n7715.in[0] (.names)                                             1.014    21.192
n7715.out[0] (.names)                                            0.261    21.453
n7720.in[0] (.names)                                             1.014    22.467
n7720.out[0] (.names)                                            0.261    22.728
n7626.in[0] (.names)                                             1.014    23.742
n7626.out[0] (.names)                                            0.261    24.003
n7723.in[0] (.names)                                             1.014    25.016
n7723.out[0] (.names)                                            0.261    25.277
n7644.in[2] (.names)                                             1.014    26.291
n7644.out[0] (.names)                                            0.261    26.552
n7726.in[1] (.names)                                             1.014    27.566
n7726.out[0] (.names)                                            0.261    27.827
n7754.in[0] (.names)                                             1.014    28.841
n7754.out[0] (.names)                                            0.261    29.102
n7755.in[0] (.names)                                             1.014    30.116
n7755.out[0] (.names)                                            0.261    30.377
n7765.in[0] (.names)                                             1.014    31.390
n7765.out[0] (.names)                                            0.261    31.651
n7770.in[0] (.names)                                             1.014    32.665
n7770.out[0] (.names)                                            0.261    32.926
n7771.in[0] (.names)                                             1.014    33.940
n7771.out[0] (.names)                                            0.261    34.201
n7812.in[0] (.names)                                             1.014    35.215
n7812.out[0] (.names)                                            0.261    35.476
n7801.in[1] (.names)                                             1.014    36.490
n7801.out[0] (.names)                                            0.261    36.751
n4517.in[0] (.names)                                             1.014    37.765
n4517.out[0] (.names)                                            0.261    38.026
n4472.in[0] (.names)                                             1.014    39.039
n4472.out[0] (.names)                                            0.261    39.300
n4518.in[0] (.names)                                             1.014    40.314
n4518.out[0] (.names)                                            0.261    40.575
n4699.in[1] (.names)                                             1.014    41.589
n4699.out[0] (.names)                                            0.261    41.850
n4576.in[0] (.names)                                             1.014    42.864
n4576.out[0] (.names)                                            0.261    43.125
n4053.in[0] (.names)                                             1.014    44.139
n4053.out[0] (.names)                                            0.261    44.400
n4560.in[0] (.names)                                             1.014    45.413
n4560.out[0] (.names)                                            0.261    45.674
n4579.in[0] (.names)                                             1.014    46.688
n4579.out[0] (.names)                                            0.261    46.949
n4580.in[0] (.names)                                             1.014    47.963
n4580.out[0] (.names)                                            0.261    48.224
n3941.in[1] (.names)                                             1.014    49.238
n3941.out[0] (.names)                                            0.261    49.499
n4040.in[0] (.names)                                             1.014    50.513
n4040.out[0] (.names)                                            0.261    50.774
n4074.in[0] (.names)                                             1.014    51.787
n4074.out[0] (.names)                                            0.261    52.048
n4075.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4075.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 18
Startpoint: n4789.Q[0] (.latch clocked by pclk)
Endpoint  : n3161.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4789.clk[0] (.latch)                                            1.014     1.014
n4789.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4791.in[0] (.names)                                             1.014     2.070
n4791.out[0] (.names)                                            0.261     2.331
n4793.in[0] (.names)                                             1.014     3.344
n4793.out[0] (.names)                                            0.261     3.605
n4794.in[0] (.names)                                             1.014     4.619
n4794.out[0] (.names)                                            0.261     4.880
n4881.in[0] (.names)                                             1.014     5.894
n4881.out[0] (.names)                                            0.261     6.155
n4822.in[1] (.names)                                             1.014     7.169
n4822.out[0] (.names)                                            0.261     7.430
n4823.in[0] (.names)                                             1.014     8.444
n4823.out[0] (.names)                                            0.261     8.705
n4826.in[1] (.names)                                             1.014     9.719
n4826.out[0] (.names)                                            0.261     9.980
n4828.in[0] (.names)                                             1.014    10.993
n4828.out[0] (.names)                                            0.261    11.254
n4853.in[0] (.names)                                             1.014    12.268
n4853.out[0] (.names)                                            0.261    12.529
n4854.in[1] (.names)                                             1.014    13.543
n4854.out[0] (.names)                                            0.261    13.804
n4523.in[0] (.names)                                             1.014    14.818
n4523.out[0] (.names)                                            0.261    15.079
n4855.in[0] (.names)                                             1.014    16.093
n4855.out[0] (.names)                                            0.261    16.354
n4860.in[0] (.names)                                             1.014    17.367
n4860.out[0] (.names)                                            0.261    17.628
n4832.in[0] (.names)                                             1.014    18.642
n4832.out[0] (.names)                                            0.261    18.903
n4833.in[3] (.names)                                             1.014    19.917
n4833.out[0] (.names)                                            0.261    20.178
n4835.in[0] (.names)                                             1.014    21.192
n4835.out[0] (.names)                                            0.261    21.453
n3153.in[2] (.names)                                             1.014    22.467
n3153.out[0] (.names)                                            0.261    22.728
n4840.in[0] (.names)                                             1.014    23.742
n4840.out[0] (.names)                                            0.261    24.003
n4816.in[0] (.names)                                             1.014    25.016
n4816.out[0] (.names)                                            0.261    25.277
n3984.in[0] (.names)                                             1.014    26.291
n3984.out[0] (.names)                                            0.261    26.552
n5678.in[0] (.names)                                             1.014    27.566
n5678.out[0] (.names)                                            0.261    27.827
n5680.in[1] (.names)                                             1.014    28.841
n5680.out[0] (.names)                                            0.261    29.102
n5693.in[1] (.names)                                             1.014    30.116
n5693.out[0] (.names)                                            0.261    30.377
n5698.in[2] (.names)                                             1.014    31.390
n5698.out[0] (.names)                                            0.261    31.651
n4488.in[1] (.names)                                             1.014    32.665
n4488.out[0] (.names)                                            0.261    32.926
n4490.in[1] (.names)                                             1.014    33.940
n4490.out[0] (.names)                                            0.261    34.201
n4553.in[1] (.names)                                             1.014    35.215
n4553.out[0] (.names)                                            0.261    35.476
n4559.in[0] (.names)                                             1.014    36.490
n4559.out[0] (.names)                                            0.261    36.751
n4416.in[1] (.names)                                             1.014    37.765
n4416.out[0] (.names)                                            0.261    38.026
n4417.in[0] (.names)                                             1.014    39.039
n4417.out[0] (.names)                                            0.261    39.300
n4420.in[1] (.names)                                             1.014    40.314
n4420.out[0] (.names)                                            0.261    40.575
n4424.in[0] (.names)                                             1.014    41.589
n4424.out[0] (.names)                                            0.261    41.850
n4425.in[0] (.names)                                             1.014    42.864
n4425.out[0] (.names)                                            0.261    43.125
n4242.in[3] (.names)                                             1.014    44.139
n4242.out[0] (.names)                                            0.261    44.400
n4429.in[1] (.names)                                             1.014    45.413
n4429.out[0] (.names)                                            0.261    45.674
n4439.in[0] (.names)                                             1.014    46.688
n4439.out[0] (.names)                                            0.261    46.949
n4440.in[0] (.names)                                             1.014    47.963
n4440.out[0] (.names)                                            0.261    48.224
n4449.in[0] (.names)                                             1.014    49.238
n4449.out[0] (.names)                                            0.261    49.499
n3124.in[0] (.names)                                             1.014    50.513
n3124.out[0] (.names)                                            0.261    50.774
n4387.in[1] (.names)                                             1.014    51.787
n4387.out[0] (.names)                                            0.261    52.048
n3161.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3161.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 19
Startpoint: n10310.Q[0] (.latch clocked by pclk)
Endpoint  : n9589.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10310.clk[0] (.latch)                                           1.014     1.014
n10310.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n3083.in[0] (.names)                                             1.014     2.070
n3083.out[0] (.names)                                            0.261     2.331
n10221.in[0] (.names)                                            1.014     3.344
n10221.out[0] (.names)                                           0.261     3.605
n10222.in[1] (.names)                                            1.014     4.619
n10222.out[0] (.names)                                           0.261     4.880
n10227.in[1] (.names)                                            1.014     5.894
n10227.out[0] (.names)                                           0.261     6.155
n10250.in[0] (.names)                                            1.014     7.169
n10250.out[0] (.names)                                           0.261     7.430
n10136.in[2] (.names)                                            1.014     8.444
n10136.out[0] (.names)                                           0.261     8.705
n10237.in[1] (.names)                                            1.014     9.719
n10237.out[0] (.names)                                           0.261     9.980
n10238.in[1] (.names)                                            1.014    10.993
n10238.out[0] (.names)                                           0.261    11.254
n10223.in[1] (.names)                                            1.014    12.268
n10223.out[0] (.names)                                           0.261    12.529
n10241.in[0] (.names)                                            1.014    13.543
n10241.out[0] (.names)                                           0.261    13.804
n10246.in[2] (.names)                                            1.014    14.818
n10246.out[0] (.names)                                           0.261    15.079
n10247.in[0] (.names)                                            1.014    16.093
n10247.out[0] (.names)                                           0.261    16.354
n10239.in[0] (.names)                                            1.014    17.367
n10239.out[0] (.names)                                           0.261    17.628
n10240.in[0] (.names)                                            1.014    18.642
n10240.out[0] (.names)                                           0.261    18.903
n10164.in[0] (.names)                                            1.014    19.917
n10164.out[0] (.names)                                           0.261    20.178
n10166.in[0] (.names)                                            1.014    21.192
n10166.out[0] (.names)                                           0.261    21.453
n10014.in[0] (.names)                                            1.014    22.467
n10014.out[0] (.names)                                           0.261    22.728
n10171.in[0] (.names)                                            1.014    23.742
n10171.out[0] (.names)                                           0.261    24.003
n10173.in[0] (.names)                                            1.014    25.016
n10173.out[0] (.names)                                           0.261    25.277
n10175.in[0] (.names)                                            1.014    26.291
n10175.out[0] (.names)                                           0.261    26.552
n10176.in[0] (.names)                                            1.014    27.566
n10176.out[0] (.names)                                           0.261    27.827
n10266.in[1] (.names)                                            1.014    28.841
n10266.out[0] (.names)                                           0.261    29.102
n10268.in[0] (.names)                                            1.014    30.116
n10268.out[0] (.names)                                           0.261    30.377
n10270.in[0] (.names)                                            1.014    31.390
n10270.out[0] (.names)                                           0.261    31.651
n10271.in[0] (.names)                                            1.014    32.665
n10271.out[0] (.names)                                           0.261    32.926
n10301.in[0] (.names)                                            1.014    33.940
n10301.out[0] (.names)                                           0.261    34.201
n10302.in[0] (.names)                                            1.014    35.215
n10302.out[0] (.names)                                           0.261    35.476
n10307.in[0] (.names)                                            1.014    36.490
n10307.out[0] (.names)                                           0.261    36.751
n10308.in[0] (.names)                                            1.014    37.765
n10308.out[0] (.names)                                           0.261    38.026
n10309.in[0] (.names)                                            1.014    39.039
n10309.out[0] (.names)                                           0.261    39.300
n10862.in[1] (.names)                                            1.014    40.314
n10862.out[0] (.names)                                           0.261    40.575
n10872.in[3] (.names)                                            1.014    41.589
n10872.out[0] (.names)                                           0.261    41.850
n6785.in[1] (.names)                                             1.014    42.864
n6785.out[0] (.names)                                            0.261    43.125
n10873.in[0] (.names)                                            1.014    44.139
n10873.out[0] (.names)                                           0.261    44.400
n10874.in[1] (.names)                                            1.014    45.413
n10874.out[0] (.names)                                           0.261    45.674
n9506.in[2] (.names)                                             1.014    46.688
n9506.out[0] (.names)                                            0.261    46.949
n10841.in[1] (.names)                                            1.014    47.963
n10841.out[0] (.names)                                           0.261    48.224
n3913.in[2] (.names)                                             1.014    49.238
n3913.out[0] (.names)                                            0.261    49.499
n10842.in[1] (.names)                                            1.014    50.513
n10842.out[0] (.names)                                           0.261    50.774
n9443.in[1] (.names)                                             1.014    51.787
n9443.out[0] (.names)                                            0.261    52.048
n9589.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9589.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 20
Startpoint: n7296.Q[0] (.latch clocked by pclk)
Endpoint  : n3659.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7296.clk[0] (.latch)                                            1.014     1.014
n7296.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7297.in[0] (.names)                                             1.014     2.070
n7297.out[0] (.names)                                            0.261     2.331
n7582.in[0] (.names)                                             1.014     3.344
n7582.out[0] (.names)                                            0.261     3.605
n7583.in[1] (.names)                                             1.014     4.619
n7583.out[0] (.names)                                            0.261     4.880
n7584.in[1] (.names)                                             1.014     5.894
n7584.out[0] (.names)                                            0.261     6.155
n7586.in[0] (.names)                                             1.014     7.169
n7586.out[0] (.names)                                            0.261     7.430
n7565.in[0] (.names)                                             1.014     8.444
n7565.out[0] (.names)                                            0.261     8.705
n7589.in[0] (.names)                                             1.014     9.719
n7589.out[0] (.names)                                            0.261     9.980
n7524.in[1] (.names)                                             1.014    10.993
n7524.out[0] (.names)                                            0.261    11.254
n7535.in[1] (.names)                                             1.014    12.268
n7535.out[0] (.names)                                            0.261    12.529
n7592.in[0] (.names)                                             1.014    13.543
n7592.out[0] (.names)                                            0.261    13.804
n4801.in[1] (.names)                                             1.014    14.818
n4801.out[0] (.names)                                            0.261    15.079
n4923.in[2] (.names)                                             1.014    16.093
n4923.out[0] (.names)                                            0.261    16.354
n7142.in[0] (.names)                                             1.014    17.367
n7142.out[0] (.names)                                            0.261    17.628
n7622.in[3] (.names)                                             1.014    18.642
n7622.out[0] (.names)                                            0.261    18.903
n7591.in[0] (.names)                                             1.014    19.917
n7591.out[0] (.names)                                            0.261    20.178
n3720.in[1] (.names)                                             1.014    21.192
n3720.out[0] (.names)                                            0.261    21.453
n7601.in[0] (.names)                                             1.014    22.467
n7601.out[0] (.names)                                            0.261    22.728
n7418.in[0] (.names)                                             1.014    23.742
n7418.out[0] (.names)                                            0.261    24.003
n7419.in[3] (.names)                                             1.014    25.016
n7419.out[0] (.names)                                            0.261    25.277
n7421.in[3] (.names)                                             1.014    26.291
n7421.out[0] (.names)                                            0.261    26.552
n3653.in[2] (.names)                                             1.014    27.566
n3653.out[0] (.names)                                            0.261    27.827
n7249.in[0] (.names)                                             1.014    28.841
n7249.out[0] (.names)                                            0.261    29.102
n7427.in[0] (.names)                                             1.014    30.116
n7427.out[0] (.names)                                            0.261    30.377
n7465.in[2] (.names)                                             1.014    31.390
n7465.out[0] (.names)                                            0.261    31.651
n7459.in[2] (.names)                                             1.014    32.665
n7459.out[0] (.names)                                            0.261    32.926
n7496.in[0] (.names)                                             1.014    33.940
n7496.out[0] (.names)                                            0.261    34.201
n7489.in[1] (.names)                                             1.014    35.215
n7489.out[0] (.names)                                            0.261    35.476
n7451.in[1] (.names)                                             1.014    36.490
n7451.out[0] (.names)                                            0.261    36.751
n7499.in[1] (.names)                                             1.014    37.765
n7499.out[0] (.names)                                            0.261    38.026
n7480.in[0] (.names)                                             1.014    39.039
n7480.out[0] (.names)                                            0.261    39.300
n3052.in[1] (.names)                                             1.014    40.314
n3052.out[0] (.names)                                            0.261    40.575
n7482.in[0] (.names)                                             1.014    41.589
n7482.out[0] (.names)                                            0.261    41.850
n7487.in[1] (.names)                                             1.014    42.864
n7487.out[0] (.names)                                            0.261    43.125
n7785.in[2] (.names)                                             1.014    44.139
n7785.out[0] (.names)                                            0.261    44.400
n7786.in[0] (.names)                                             1.014    45.413
n7786.out[0] (.names)                                            0.261    45.674
n3280.in[0] (.names)                                             1.014    46.688
n3280.out[0] (.names)                                            0.261    46.949
n3552.in[2] (.names)                                             1.014    47.963
n3552.out[0] (.names)                                            0.261    48.224
n7787.in[0] (.names)                                             1.014    49.238
n7787.out[0] (.names)                                            0.261    49.499
n6685.in[0] (.names)                                             1.014    50.513
n6685.out[0] (.names)                                            0.261    50.774
n7088.in[1] (.names)                                             1.014    51.787
n7088.out[0] (.names)                                            0.261    52.048
n3659.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3659.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 21
Startpoint: n8235.Q[0] (.latch clocked by pclk)
Endpoint  : n6724.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8235.clk[0] (.latch)                                            1.014     1.014
n8235.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4469.in[0] (.names)                                             1.014     2.070
n4469.out[0] (.names)                                            0.261     2.331
n4470.in[1] (.names)                                             1.014     3.344
n4470.out[0] (.names)                                            0.261     3.605
n4477.in[1] (.names)                                             1.014     4.619
n4477.out[0] (.names)                                            0.261     4.880
n4479.in[0] (.names)                                             1.014     5.894
n4479.out[0] (.names)                                            0.261     6.155
n4427.in[0] (.names)                                             1.014     7.169
n4427.out[0] (.names)                                            0.261     7.430
n4480.in[0] (.names)                                             1.014     8.444
n4480.out[0] (.names)                                            0.261     8.705
n4498.in[1] (.names)                                             1.014     9.719
n4498.out[0] (.names)                                            0.261     9.980
n4530.in[0] (.names)                                             1.014    10.993
n4530.out[0] (.names)                                            0.261    11.254
n4501.in[1] (.names)                                             1.014    12.268
n4501.out[0] (.names)                                            0.261    12.529
n4519.in[0] (.names)                                             1.014    13.543
n4519.out[0] (.names)                                            0.261    13.804
n4484.in[0] (.names)                                             1.014    14.818
n4484.out[0] (.names)                                            0.261    15.079
n4485.in[3] (.names)                                             1.014    16.093
n4485.out[0] (.names)                                            0.261    16.354
n4486.in[0] (.names)                                             1.014    17.367
n4486.out[0] (.names)                                            0.261    17.628
n4494.in[1] (.names)                                             1.014    18.642
n4494.out[0] (.names)                                            0.261    18.903
n4495.in[0] (.names)                                             1.014    19.917
n4495.out[0] (.names)                                            0.261    20.178
n4502.in[2] (.names)                                             1.014    21.192
n4502.out[0] (.names)                                            0.261    21.453
n4509.in[0] (.names)                                             1.014    22.467
n4509.out[0] (.names)                                            0.261    22.728
n4473.in[1] (.names)                                             1.014    23.742
n4473.out[0] (.names)                                            0.261    24.003
n4512.in[0] (.names)                                             1.014    25.016
n4512.out[0] (.names)                                            0.261    25.277
n4407.in[1] (.names)                                             1.014    26.291
n4407.out[0] (.names)                                            0.261    26.552
n4107.in[2] (.names)                                             1.014    27.566
n4107.out[0] (.names)                                            0.261    27.827
n4408.in[0] (.names)                                             1.014    28.841
n4408.out[0] (.names)                                            0.261    29.102
n2824.in[0] (.names)                                             1.014    30.116
n2824.out[0] (.names)                                            0.261    30.377
n5882.in[1] (.names)                                             1.014    31.390
n5882.out[0] (.names)                                            0.261    31.651
n8566.in[0] (.names)                                             1.014    32.665
n8566.out[0] (.names)                                            0.261    32.926
n8591.in[2] (.names)                                             1.014    33.940
n8591.out[0] (.names)                                            0.261    34.201
n8593.in[2] (.names)                                             1.014    35.215
n8593.out[0] (.names)                                            0.261    35.476
n3801.in[0] (.names)                                             1.014    36.490
n3801.out[0] (.names)                                            0.261    36.751
n8594.in[0] (.names)                                             1.014    37.765
n8594.out[0] (.names)                                            0.261    38.026
n8599.in[1] (.names)                                             1.014    39.039
n8599.out[0] (.names)                                            0.261    39.300
n8600.in[1] (.names)                                             1.014    40.314
n8600.out[0] (.names)                                            0.261    40.575
n8601.in[2] (.names)                                             1.014    41.589
n8601.out[0] (.names)                                            0.261    41.850
n8556.in[0] (.names)                                             1.014    42.864
n8556.out[0] (.names)                                            0.261    43.125
n8544.in[0] (.names)                                             1.014    44.139
n8544.out[0] (.names)                                            0.261    44.400
n8545.in[1] (.names)                                             1.014    45.413
n8545.out[0] (.names)                                            0.261    45.674
n4236.in[0] (.names)                                             1.014    46.688
n4236.out[0] (.names)                                            0.261    46.949
n6729.in[1] (.names)                                             1.014    47.963
n6729.out[0] (.names)                                            0.261    48.224
n6658.in[1] (.names)                                             1.014    49.238
n6658.out[0] (.names)                                            0.261    49.499
n7089.in[0] (.names)                                             1.014    50.513
n7089.out[0] (.names)                                            0.261    50.774
n6723.in[0] (.names)                                             1.014    51.787
n6723.out[0] (.names)                                            0.261    52.048
n6724.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6724.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 22
Startpoint: n7371.Q[0] (.latch clocked by pclk)
Endpoint  : n6385.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7371.clk[0] (.latch)                                            1.014     1.014
n7371.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7063.in[0] (.names)                                             1.014     2.070
n7063.out[0] (.names)                                            0.261     2.331
n7374.in[0] (.names)                                             1.014     3.344
n7374.out[0] (.names)                                            0.261     3.605
n7429.in[1] (.names)                                             1.014     4.619
n7429.out[0] (.names)                                            0.261     4.880
n7436.in[0] (.names)                                             1.014     5.894
n7436.out[0] (.names)                                            0.261     6.155
n7810.in[1] (.names)                                             1.014     7.169
n7810.out[0] (.names)                                            0.261     7.430
n7806.in[1] (.names)                                             1.014     8.444
n7806.out[0] (.names)                                            0.261     8.705
n7795.in[0] (.names)                                             1.014     9.719
n7795.out[0] (.names)                                            0.261     9.980
n7788.in[0] (.names)                                             1.014    10.993
n7788.out[0] (.names)                                            0.261    11.254
n7789.in[0] (.names)                                             1.014    12.268
n7789.out[0] (.names)                                            0.261    12.529
n7790.in[1] (.names)                                             1.014    13.543
n7790.out[0] (.names)                                            0.261    13.804
n7791.in[0] (.names)                                             1.014    14.818
n7791.out[0] (.names)                                            0.261    15.079
n6740.in[1] (.names)                                             1.014    16.093
n6740.out[0] (.names)                                            0.261    16.354
n7793.in[0] (.names)                                             1.014    17.367
n7793.out[0] (.names)                                            0.261    17.628
n7772.in[0] (.names)                                             1.014    18.642
n7772.out[0] (.names)                                            0.261    18.903
n7497.in[0] (.names)                                             1.014    19.917
n7497.out[0] (.names)                                            0.261    20.178
n7797.in[0] (.names)                                             1.014    21.192
n7797.out[0] (.names)                                            0.261    21.453
n6789.in[0] (.names)                                             1.014    22.467
n6789.out[0] (.names)                                            0.261    22.728
n6147.in[0] (.names)                                             1.014    23.742
n6147.out[0] (.names)                                            0.261    24.003
n6146.in[0] (.names)                                             1.014    25.016
n6146.out[0] (.names)                                            0.261    25.277
n6148.in[2] (.names)                                             1.014    26.291
n6148.out[0] (.names)                                            0.261    26.552
n6143.in[0] (.names)                                             1.014    27.566
n6143.out[0] (.names)                                            0.261    27.827
n5941.in[0] (.names)                                             1.014    28.841
n5941.out[0] (.names)                                            0.261    29.102
n6152.in[1] (.names)                                             1.014    30.116
n6152.out[0] (.names)                                            0.261    30.377
n6153.in[0] (.names)                                             1.014    31.390
n6153.out[0] (.names)                                            0.261    31.651
n6001.in[1] (.names)                                             1.014    32.665
n6001.out[0] (.names)                                            0.261    32.926
n6002.in[2] (.names)                                             1.014    33.940
n6002.out[0] (.names)                                            0.261    34.201
n5913.in[1] (.names)                                             1.014    35.215
n5913.out[0] (.names)                                            0.261    35.476
n6010.in[3] (.names)                                             1.014    36.490
n6010.out[0] (.names)                                            0.261    36.751
n6016.in[0] (.names)                                             1.014    37.765
n6016.out[0] (.names)                                            0.261    38.026
n4256.in[0] (.names)                                             1.014    39.039
n4256.out[0] (.names)                                            0.261    39.300
n6019.in[3] (.names)                                             1.014    40.314
n6019.out[0] (.names)                                            0.261    40.575
n6020.in[0] (.names)                                             1.014    41.589
n6020.out[0] (.names)                                            0.261    41.850
n3691.in[2] (.names)                                             1.014    42.864
n3691.out[0] (.names)                                            0.261    43.125
n6378.in[1] (.names)                                             1.014    44.139
n6378.out[0] (.names)                                            0.261    44.400
n2912.in[1] (.names)                                             1.014    45.413
n2912.out[0] (.names)                                            0.261    45.674
n6379.in[0] (.names)                                             1.014    46.688
n6379.out[0] (.names)                                            0.261    46.949
n5853.in[0] (.names)                                             1.014    47.963
n5853.out[0] (.names)                                            0.261    48.224
n6273.in[0] (.names)                                             1.014    49.238
n6273.out[0] (.names)                                            0.261    49.499
n6380.in[0] (.names)                                             1.014    50.513
n6380.out[0] (.names)                                            0.261    50.774
n6384.in[1] (.names)                                             1.014    51.787
n6384.out[0] (.names)                                            0.261    52.048
n6385.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6385.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 23
Startpoint: n10310.Q[0] (.latch clocked by pclk)
Endpoint  : n6018.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10310.clk[0] (.latch)                                           1.014     1.014
n10310.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n3083.in[0] (.names)                                             1.014     2.070
n3083.out[0] (.names)                                            0.261     2.331
n10221.in[0] (.names)                                            1.014     3.344
n10221.out[0] (.names)                                           0.261     3.605
n10222.in[1] (.names)                                            1.014     4.619
n10222.out[0] (.names)                                           0.261     4.880
n10227.in[1] (.names)                                            1.014     5.894
n10227.out[0] (.names)                                           0.261     6.155
n10250.in[0] (.names)                                            1.014     7.169
n10250.out[0] (.names)                                           0.261     7.430
n10136.in[2] (.names)                                            1.014     8.444
n10136.out[0] (.names)                                           0.261     8.705
n10237.in[1] (.names)                                            1.014     9.719
n10237.out[0] (.names)                                           0.261     9.980
n10238.in[1] (.names)                                            1.014    10.993
n10238.out[0] (.names)                                           0.261    11.254
n10223.in[1] (.names)                                            1.014    12.268
n10223.out[0] (.names)                                           0.261    12.529
n10241.in[0] (.names)                                            1.014    13.543
n10241.out[0] (.names)                                           0.261    13.804
n10246.in[2] (.names)                                            1.014    14.818
n10246.out[0] (.names)                                           0.261    15.079
n10247.in[0] (.names)                                            1.014    16.093
n10247.out[0] (.names)                                           0.261    16.354
n10239.in[0] (.names)                                            1.014    17.367
n10239.out[0] (.names)                                           0.261    17.628
n10240.in[0] (.names)                                            1.014    18.642
n10240.out[0] (.names)                                           0.261    18.903
n10164.in[0] (.names)                                            1.014    19.917
n10164.out[0] (.names)                                           0.261    20.178
n9968.in[0] (.names)                                             1.014    21.192
n9968.out[0] (.names)                                            0.261    21.453
n9965.in[0] (.names)                                             1.014    22.467
n9965.out[0] (.names)                                            0.261    22.728
n9966.in[0] (.names)                                             1.014    23.742
n9966.out[0] (.names)                                            0.261    24.003
n9967.in[0] (.names)                                             1.014    25.016
n9967.out[0] (.names)                                            0.261    25.277
n9970.in[1] (.names)                                             1.014    26.291
n9970.out[0] (.names)                                            0.261    26.552
n3545.in[0] (.names)                                             1.014    27.566
n3545.out[0] (.names)                                            0.261    27.827
n6176.in[1] (.names)                                             1.014    28.841
n6176.out[0] (.names)                                            0.261    29.102
n2840.in[0] (.names)                                             1.014    30.116
n2840.out[0] (.names)                                            0.261    30.377
n6177.in[0] (.names)                                             1.014    31.390
n6177.out[0] (.names)                                            0.261    31.651
n6179.in[0] (.names)                                             1.014    32.665
n6179.out[0] (.names)                                            0.261    32.926
n6180.in[1] (.names)                                             1.014    33.940
n6180.out[0] (.names)                                            0.261    34.201
n6277.in[0] (.names)                                             1.014    35.215
n6277.out[0] (.names)                                            0.261    35.476
n6261.in[2] (.names)                                             1.014    36.490
n6261.out[0] (.names)                                            0.261    36.751
n6304.in[0] (.names)                                             1.014    37.765
n6304.out[0] (.names)                                            0.261    38.026
n6305.in[0] (.names)                                             1.014    39.039
n6305.out[0] (.names)                                            0.261    39.300
n6333.in[1] (.names)                                             1.014    40.314
n6333.out[0] (.names)                                            0.261    40.575
n6516.in[0] (.names)                                             1.014    41.589
n6516.out[0] (.names)                                            0.261    41.850
n6049.in[1] (.names)                                             1.014    42.864
n6049.out[0] (.names)                                            0.261    43.125
n5863.in[1] (.names)                                             1.014    44.139
n5863.out[0] (.names)                                            0.261    44.400
n6053.in[0] (.names)                                             1.014    45.413
n6053.out[0] (.names)                                            0.261    45.674
n6054.in[2] (.names)                                             1.014    46.688
n6054.out[0] (.names)                                            0.261    46.949
n5951.in[1] (.names)                                             1.014    47.963
n5951.out[0] (.names)                                            0.261    48.224
n5916.in[1] (.names)                                             1.014    49.238
n5916.out[0] (.names)                                            0.261    49.499
n6017.in[0] (.names)                                             1.014    50.513
n6017.out[0] (.names)                                            0.261    50.774
n4721.in[0] (.names)                                             1.014    51.787
n4721.out[0] (.names)                                            0.261    52.048
n6018.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6018.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 24
Startpoint: n7371.Q[0] (.latch clocked by pclk)
Endpoint  : n6342.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7371.clk[0] (.latch)                                            1.014     1.014
n7371.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7063.in[0] (.names)                                             1.014     2.070
n7063.out[0] (.names)                                            0.261     2.331
n7374.in[0] (.names)                                             1.014     3.344
n7374.out[0] (.names)                                            0.261     3.605
n7429.in[1] (.names)                                             1.014     4.619
n7429.out[0] (.names)                                            0.261     4.880
n7436.in[0] (.names)                                             1.014     5.894
n7436.out[0] (.names)                                            0.261     6.155
n7810.in[1] (.names)                                             1.014     7.169
n7810.out[0] (.names)                                            0.261     7.430
n7806.in[1] (.names)                                             1.014     8.444
n7806.out[0] (.names)                                            0.261     8.705
n7795.in[0] (.names)                                             1.014     9.719
n7795.out[0] (.names)                                            0.261     9.980
n7788.in[0] (.names)                                             1.014    10.993
n7788.out[0] (.names)                                            0.261    11.254
n7789.in[0] (.names)                                             1.014    12.268
n7789.out[0] (.names)                                            0.261    12.529
n7790.in[1] (.names)                                             1.014    13.543
n7790.out[0] (.names)                                            0.261    13.804
n7791.in[0] (.names)                                             1.014    14.818
n7791.out[0] (.names)                                            0.261    15.079
n6740.in[1] (.names)                                             1.014    16.093
n6740.out[0] (.names)                                            0.261    16.354
n7793.in[0] (.names)                                             1.014    17.367
n7793.out[0] (.names)                                            0.261    17.628
n7772.in[0] (.names)                                             1.014    18.642
n7772.out[0] (.names)                                            0.261    18.903
n7497.in[0] (.names)                                             1.014    19.917
n7497.out[0] (.names)                                            0.261    20.178
n7797.in[0] (.names)                                             1.014    21.192
n7797.out[0] (.names)                                            0.261    21.453
n6789.in[0] (.names)                                             1.014    22.467
n6789.out[0] (.names)                                            0.261    22.728
n6147.in[0] (.names)                                             1.014    23.742
n6147.out[0] (.names)                                            0.261    24.003
n6146.in[0] (.names)                                             1.014    25.016
n6146.out[0] (.names)                                            0.261    25.277
n6148.in[2] (.names)                                             1.014    26.291
n6148.out[0] (.names)                                            0.261    26.552
n6143.in[0] (.names)                                             1.014    27.566
n6143.out[0] (.names)                                            0.261    27.827
n5941.in[0] (.names)                                             1.014    28.841
n5941.out[0] (.names)                                            0.261    29.102
n6152.in[1] (.names)                                             1.014    30.116
n6152.out[0] (.names)                                            0.261    30.377
n6153.in[0] (.names)                                             1.014    31.390
n6153.out[0] (.names)                                            0.261    31.651
n6001.in[1] (.names)                                             1.014    32.665
n6001.out[0] (.names)                                            0.261    32.926
n6002.in[2] (.names)                                             1.014    33.940
n6002.out[0] (.names)                                            0.261    34.201
n5913.in[1] (.names)                                             1.014    35.215
n5913.out[0] (.names)                                            0.261    35.476
n6010.in[3] (.names)                                             1.014    36.490
n6010.out[0] (.names)                                            0.261    36.751
n6016.in[0] (.names)                                             1.014    37.765
n6016.out[0] (.names)                                            0.261    38.026
n4256.in[0] (.names)                                             1.014    39.039
n4256.out[0] (.names)                                            0.261    39.300
n6019.in[3] (.names)                                             1.014    40.314
n6019.out[0] (.names)                                            0.261    40.575
n6020.in[0] (.names)                                             1.014    41.589
n6020.out[0] (.names)                                            0.261    41.850
n3691.in[2] (.names)                                             1.014    42.864
n3691.out[0] (.names)                                            0.261    43.125
n6378.in[1] (.names)                                             1.014    44.139
n6378.out[0] (.names)                                            0.261    44.400
n2912.in[1] (.names)                                             1.014    45.413
n2912.out[0] (.names)                                            0.261    45.674
n6379.in[0] (.names)                                             1.014    46.688
n6379.out[0] (.names)                                            0.261    46.949
n5853.in[0] (.names)                                             1.014    47.963
n5853.out[0] (.names)                                            0.261    48.224
n6273.in[0] (.names)                                             1.014    49.238
n6273.out[0] (.names)                                            0.261    49.499
n6380.in[0] (.names)                                             1.014    50.513
n6380.out[0] (.names)                                            0.261    50.774
n6384.in[1] (.names)                                             1.014    51.787
n6384.out[0] (.names)                                            0.261    52.048
n6342.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6342.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 25
Startpoint: n10310.Q[0] (.latch clocked by pclk)
Endpoint  : n9444.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10310.clk[0] (.latch)                                           1.014     1.014
n10310.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n3083.in[0] (.names)                                             1.014     2.070
n3083.out[0] (.names)                                            0.261     2.331
n10221.in[0] (.names)                                            1.014     3.344
n10221.out[0] (.names)                                           0.261     3.605
n10222.in[1] (.names)                                            1.014     4.619
n10222.out[0] (.names)                                           0.261     4.880
n10227.in[1] (.names)                                            1.014     5.894
n10227.out[0] (.names)                                           0.261     6.155
n10250.in[0] (.names)                                            1.014     7.169
n10250.out[0] (.names)                                           0.261     7.430
n10136.in[2] (.names)                                            1.014     8.444
n10136.out[0] (.names)                                           0.261     8.705
n10237.in[1] (.names)                                            1.014     9.719
n10237.out[0] (.names)                                           0.261     9.980
n10238.in[1] (.names)                                            1.014    10.993
n10238.out[0] (.names)                                           0.261    11.254
n10223.in[1] (.names)                                            1.014    12.268
n10223.out[0] (.names)                                           0.261    12.529
n10241.in[0] (.names)                                            1.014    13.543
n10241.out[0] (.names)                                           0.261    13.804
n10246.in[2] (.names)                                            1.014    14.818
n10246.out[0] (.names)                                           0.261    15.079
n10247.in[0] (.names)                                            1.014    16.093
n10247.out[0] (.names)                                           0.261    16.354
n10239.in[0] (.names)                                            1.014    17.367
n10239.out[0] (.names)                                           0.261    17.628
n10240.in[0] (.names)                                            1.014    18.642
n10240.out[0] (.names)                                           0.261    18.903
n10164.in[0] (.names)                                            1.014    19.917
n10164.out[0] (.names)                                           0.261    20.178
n10166.in[0] (.names)                                            1.014    21.192
n10166.out[0] (.names)                                           0.261    21.453
n10014.in[0] (.names)                                            1.014    22.467
n10014.out[0] (.names)                                           0.261    22.728
n10171.in[0] (.names)                                            1.014    23.742
n10171.out[0] (.names)                                           0.261    24.003
n10173.in[0] (.names)                                            1.014    25.016
n10173.out[0] (.names)                                           0.261    25.277
n10175.in[0] (.names)                                            1.014    26.291
n10175.out[0] (.names)                                           0.261    26.552
n10176.in[0] (.names)                                            1.014    27.566
n10176.out[0] (.names)                                           0.261    27.827
n10266.in[1] (.names)                                            1.014    28.841
n10266.out[0] (.names)                                           0.261    29.102
n10268.in[0] (.names)                                            1.014    30.116
n10268.out[0] (.names)                                           0.261    30.377
n10270.in[0] (.names)                                            1.014    31.390
n10270.out[0] (.names)                                           0.261    31.651
n10271.in[0] (.names)                                            1.014    32.665
n10271.out[0] (.names)                                           0.261    32.926
n10301.in[0] (.names)                                            1.014    33.940
n10301.out[0] (.names)                                           0.261    34.201
n10302.in[0] (.names)                                            1.014    35.215
n10302.out[0] (.names)                                           0.261    35.476
n10307.in[0] (.names)                                            1.014    36.490
n10307.out[0] (.names)                                           0.261    36.751
n10308.in[0] (.names)                                            1.014    37.765
n10308.out[0] (.names)                                           0.261    38.026
n10309.in[0] (.names)                                            1.014    39.039
n10309.out[0] (.names)                                           0.261    39.300
n10862.in[1] (.names)                                            1.014    40.314
n10862.out[0] (.names)                                           0.261    40.575
n10872.in[3] (.names)                                            1.014    41.589
n10872.out[0] (.names)                                           0.261    41.850
n6785.in[1] (.names)                                             1.014    42.864
n6785.out[0] (.names)                                            0.261    43.125
n10873.in[0] (.names)                                            1.014    44.139
n10873.out[0] (.names)                                           0.261    44.400
n10874.in[1] (.names)                                            1.014    45.413
n10874.out[0] (.names)                                           0.261    45.674
n9506.in[2] (.names)                                             1.014    46.688
n9506.out[0] (.names)                                            0.261    46.949
n10841.in[1] (.names)                                            1.014    47.963
n10841.out[0] (.names)                                           0.261    48.224
n3913.in[2] (.names)                                             1.014    49.238
n3913.out[0] (.names)                                            0.261    49.499
n10842.in[1] (.names)                                            1.014    50.513
n10842.out[0] (.names)                                           0.261    50.774
n9443.in[1] (.names)                                             1.014    51.787
n9443.out[0] (.names)                                            0.261    52.048
n9444.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9444.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 26
Startpoint: n4091.Q[0] (.latch clocked by pclk)
Endpoint  : n9269.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4091.clk[0] (.latch)                                            1.014     1.014
n4091.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8973.in[0] (.names)                                             1.014     2.070
n8973.out[0] (.names)                                            0.261     2.331
n8796.in[0] (.names)                                             1.014     3.344
n8796.out[0] (.names)                                            0.261     3.605
n8797.in[1] (.names)                                             1.014     4.619
n8797.out[0] (.names)                                            0.261     4.880
n8799.in[0] (.names)                                             1.014     5.894
n8799.out[0] (.names)                                            0.261     6.155
n8803.in[1] (.names)                                             1.014     7.169
n8803.out[0] (.names)                                            0.261     7.430
n8804.in[0] (.names)                                             1.014     8.444
n8804.out[0] (.names)                                            0.261     8.705
n7937.in[0] (.names)                                             1.014     9.719
n7937.out[0] (.names)                                            0.261     9.980
n8808.in[1] (.names)                                             1.014    10.993
n8808.out[0] (.names)                                            0.261    11.254
n8809.in[0] (.names)                                             1.014    12.268
n8809.out[0] (.names)                                            0.261    12.529
n8878.in[1] (.names)                                             1.014    13.543
n8878.out[0] (.names)                                            0.261    13.804
n8896.in[0] (.names)                                             1.014    14.818
n8896.out[0] (.names)                                            0.261    15.079
n8810.in[2] (.names)                                             1.014    16.093
n8810.out[0] (.names)                                            0.261    16.354
n8966.in[1] (.names)                                             1.014    17.367
n8966.out[0] (.names)                                            0.261    17.628
n8963.in[0] (.names)                                             1.014    18.642
n8963.out[0] (.names)                                            0.261    18.903
n8951.in[0] (.names)                                             1.014    19.917
n8951.out[0] (.names)                                            0.261    20.178
n8952.in[2] (.names)                                             1.014    21.192
n8952.out[0] (.names)                                            0.261    21.453
n8953.in[1] (.names)                                             1.014    22.467
n8953.out[0] (.names)                                            0.261    22.728
n8961.in[2] (.names)                                             1.014    23.742
n8961.out[0] (.names)                                            0.261    24.003
n8924.in[0] (.names)                                             1.014    25.016
n8924.out[0] (.names)                                            0.261    25.277
n8861.in[2] (.names)                                             1.014    26.291
n8861.out[0] (.names)                                            0.261    26.552
n8955.in[1] (.names)                                             1.014    27.566
n8955.out[0] (.names)                                            0.261    27.827
n8875.in[1] (.names)                                             1.014    28.841
n8875.out[0] (.names)                                            0.261    29.102
n8956.in[0] (.names)                                             1.014    30.116
n8956.out[0] (.names)                                            0.261    30.377
n3026.in[0] (.names)                                             1.014    31.390
n3026.out[0] (.names)                                            0.261    31.651
n8944.in[1] (.names)                                             1.014    32.665
n8944.out[0] (.names)                                            0.261    32.926
n8909.in[1] (.names)                                             1.014    33.940
n8909.out[0] (.names)                                            0.261    34.201
n3200.in[0] (.names)                                             1.014    35.215
n3200.out[0] (.names)                                            0.261    35.476
n8910.in[2] (.names)                                             1.014    36.490
n8910.out[0] (.names)                                            0.261    36.751
n8926.in[1] (.names)                                             1.014    37.765
n8926.out[0] (.names)                                            0.261    38.026
n9136.in[1] (.names)                                             1.014    39.039
n9136.out[0] (.names)                                            0.261    39.300
n9141.in[1] (.names)                                             1.014    40.314
n9141.out[0] (.names)                                            0.261    40.575
n9345.in[1] (.names)                                             1.014    41.589
n9345.out[0] (.names)                                            0.261    41.850
n9308.in[1] (.names)                                             1.014    42.864
n9308.out[0] (.names)                                            0.261    43.125
n6572.in[1] (.names)                                             1.014    44.139
n6572.out[0] (.names)                                            0.261    44.400
n9237.in[0] (.names)                                             1.014    45.413
n9237.out[0] (.names)                                            0.261    45.674
n5855.in[1] (.names)                                             1.014    46.688
n5855.out[0] (.names)                                            0.261    46.949
n9261.in[1] (.names)                                             1.014    47.963
n9261.out[0] (.names)                                            0.261    48.224
n9265.in[0] (.names)                                             1.014    49.238
n9265.out[0] (.names)                                            0.261    49.499
n9267.in[0] (.names)                                             1.014    50.513
n9267.out[0] (.names)                                            0.261    50.774
n8788.in[0] (.names)                                             1.014    51.787
n8788.out[0] (.names)                                            0.261    52.048
n9269.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9269.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 27
Startpoint: n10310.Q[0] (.latch clocked by pclk)
Endpoint  : n3784.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10310.clk[0] (.latch)                                           1.014     1.014
n10310.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n3083.in[0] (.names)                                             1.014     2.070
n3083.out[0] (.names)                                            0.261     2.331
n10221.in[0] (.names)                                            1.014     3.344
n10221.out[0] (.names)                                           0.261     3.605
n10222.in[1] (.names)                                            1.014     4.619
n10222.out[0] (.names)                                           0.261     4.880
n10227.in[1] (.names)                                            1.014     5.894
n10227.out[0] (.names)                                           0.261     6.155
n10250.in[0] (.names)                                            1.014     7.169
n10250.out[0] (.names)                                           0.261     7.430
n10136.in[2] (.names)                                            1.014     8.444
n10136.out[0] (.names)                                           0.261     8.705
n10237.in[1] (.names)                                            1.014     9.719
n10237.out[0] (.names)                                           0.261     9.980
n10238.in[1] (.names)                                            1.014    10.993
n10238.out[0] (.names)                                           0.261    11.254
n10223.in[1] (.names)                                            1.014    12.268
n10223.out[0] (.names)                                           0.261    12.529
n10241.in[0] (.names)                                            1.014    13.543
n10241.out[0] (.names)                                           0.261    13.804
n10246.in[2] (.names)                                            1.014    14.818
n10246.out[0] (.names)                                           0.261    15.079
n10247.in[0] (.names)                                            1.014    16.093
n10247.out[0] (.names)                                           0.261    16.354
n10239.in[0] (.names)                                            1.014    17.367
n10239.out[0] (.names)                                           0.261    17.628
n10240.in[0] (.names)                                            1.014    18.642
n10240.out[0] (.names)                                           0.261    18.903
n10164.in[0] (.names)                                            1.014    19.917
n10164.out[0] (.names)                                           0.261    20.178
n9968.in[0] (.names)                                             1.014    21.192
n9968.out[0] (.names)                                            0.261    21.453
n9965.in[0] (.names)                                             1.014    22.467
n9965.out[0] (.names)                                            0.261    22.728
n9966.in[0] (.names)                                             1.014    23.742
n9966.out[0] (.names)                                            0.261    24.003
n9967.in[0] (.names)                                             1.014    25.016
n9967.out[0] (.names)                                            0.261    25.277
n9970.in[1] (.names)                                             1.014    26.291
n9970.out[0] (.names)                                            0.261    26.552
n3545.in[0] (.names)                                             1.014    27.566
n3545.out[0] (.names)                                            0.261    27.827
n6176.in[1] (.names)                                             1.014    28.841
n6176.out[0] (.names)                                            0.261    29.102
n2840.in[0] (.names)                                             1.014    30.116
n2840.out[0] (.names)                                            0.261    30.377
n6177.in[0] (.names)                                             1.014    31.390
n6177.out[0] (.names)                                            0.261    31.651
n6179.in[0] (.names)                                             1.014    32.665
n6179.out[0] (.names)                                            0.261    32.926
n6180.in[1] (.names)                                             1.014    33.940
n6180.out[0] (.names)                                            0.261    34.201
n6277.in[0] (.names)                                             1.014    35.215
n6277.out[0] (.names)                                            0.261    35.476
n6261.in[2] (.names)                                             1.014    36.490
n6261.out[0] (.names)                                            0.261    36.751
n6140.in[0] (.names)                                             1.014    37.765
n6140.out[0] (.names)                                            0.261    38.026
n6141.in[0] (.names)                                             1.014    39.039
n6141.out[0] (.names)                                            0.261    39.300
n4207.in[2] (.names)                                             1.014    40.314
n4207.out[0] (.names)                                            0.261    40.575
n6089.in[0] (.names)                                             1.014    41.589
n6089.out[0] (.names)                                            0.261    41.850
n3168.in[1] (.names)                                             1.014    42.864
n3168.out[0] (.names)                                            0.261    43.125
n3734.in[0] (.names)                                             1.014    44.139
n3734.out[0] (.names)                                            0.261    44.400
n8760.in[3] (.names)                                             1.014    45.413
n8760.out[0] (.names)                                            0.261    45.674
n8759.in[1] (.names)                                             1.014    46.688
n8759.out[0] (.names)                                            0.261    46.949
n8156.in[1] (.names)                                             1.014    47.963
n8156.out[0] (.names)                                            0.261    48.224
n8761.in[0] (.names)                                             1.014    49.238
n8761.out[0] (.names)                                            0.261    49.499
n8167.in[2] (.names)                                             1.014    50.513
n8167.out[0] (.names)                                            0.261    50.774
n6654.in[1] (.names)                                             1.014    51.787
n6654.out[0] (.names)                                            0.261    52.048
n3784.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3784.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 28
Startpoint: n4091.Q[0] (.latch clocked by pclk)
Endpoint  : n8789.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4091.clk[0] (.latch)                                            1.014     1.014
n4091.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8973.in[0] (.names)                                             1.014     2.070
n8973.out[0] (.names)                                            0.261     2.331
n8796.in[0] (.names)                                             1.014     3.344
n8796.out[0] (.names)                                            0.261     3.605
n8797.in[1] (.names)                                             1.014     4.619
n8797.out[0] (.names)                                            0.261     4.880
n8799.in[0] (.names)                                             1.014     5.894
n8799.out[0] (.names)                                            0.261     6.155
n8803.in[1] (.names)                                             1.014     7.169
n8803.out[0] (.names)                                            0.261     7.430
n8804.in[0] (.names)                                             1.014     8.444
n8804.out[0] (.names)                                            0.261     8.705
n7937.in[0] (.names)                                             1.014     9.719
n7937.out[0] (.names)                                            0.261     9.980
n8808.in[1] (.names)                                             1.014    10.993
n8808.out[0] (.names)                                            0.261    11.254
n8809.in[0] (.names)                                             1.014    12.268
n8809.out[0] (.names)                                            0.261    12.529
n8878.in[1] (.names)                                             1.014    13.543
n8878.out[0] (.names)                                            0.261    13.804
n8896.in[0] (.names)                                             1.014    14.818
n8896.out[0] (.names)                                            0.261    15.079
n8810.in[2] (.names)                                             1.014    16.093
n8810.out[0] (.names)                                            0.261    16.354
n8966.in[1] (.names)                                             1.014    17.367
n8966.out[0] (.names)                                            0.261    17.628
n8963.in[0] (.names)                                             1.014    18.642
n8963.out[0] (.names)                                            0.261    18.903
n8951.in[0] (.names)                                             1.014    19.917
n8951.out[0] (.names)                                            0.261    20.178
n8952.in[2] (.names)                                             1.014    21.192
n8952.out[0] (.names)                                            0.261    21.453
n8953.in[1] (.names)                                             1.014    22.467
n8953.out[0] (.names)                                            0.261    22.728
n8961.in[2] (.names)                                             1.014    23.742
n8961.out[0] (.names)                                            0.261    24.003
n8924.in[0] (.names)                                             1.014    25.016
n8924.out[0] (.names)                                            0.261    25.277
n8861.in[2] (.names)                                             1.014    26.291
n8861.out[0] (.names)                                            0.261    26.552
n8955.in[1] (.names)                                             1.014    27.566
n8955.out[0] (.names)                                            0.261    27.827
n8875.in[1] (.names)                                             1.014    28.841
n8875.out[0] (.names)                                            0.261    29.102
n8956.in[0] (.names)                                             1.014    30.116
n8956.out[0] (.names)                                            0.261    30.377
n3026.in[0] (.names)                                             1.014    31.390
n3026.out[0] (.names)                                            0.261    31.651
n8944.in[1] (.names)                                             1.014    32.665
n8944.out[0] (.names)                                            0.261    32.926
n8909.in[1] (.names)                                             1.014    33.940
n8909.out[0] (.names)                                            0.261    34.201
n3200.in[0] (.names)                                             1.014    35.215
n3200.out[0] (.names)                                            0.261    35.476
n8910.in[2] (.names)                                             1.014    36.490
n8910.out[0] (.names)                                            0.261    36.751
n8926.in[1] (.names)                                             1.014    37.765
n8926.out[0] (.names)                                            0.261    38.026
n9136.in[1] (.names)                                             1.014    39.039
n9136.out[0] (.names)                                            0.261    39.300
n9141.in[1] (.names)                                             1.014    40.314
n9141.out[0] (.names)                                            0.261    40.575
n9345.in[1] (.names)                                             1.014    41.589
n9345.out[0] (.names)                                            0.261    41.850
n9308.in[1] (.names)                                             1.014    42.864
n9308.out[0] (.names)                                            0.261    43.125
n6572.in[1] (.names)                                             1.014    44.139
n6572.out[0] (.names)                                            0.261    44.400
n9237.in[0] (.names)                                             1.014    45.413
n9237.out[0] (.names)                                            0.261    45.674
n5855.in[1] (.names)                                             1.014    46.688
n5855.out[0] (.names)                                            0.261    46.949
n9261.in[1] (.names)                                             1.014    47.963
n9261.out[0] (.names)                                            0.261    48.224
n9265.in[0] (.names)                                             1.014    49.238
n9265.out[0] (.names)                                            0.261    49.499
n9267.in[0] (.names)                                             1.014    50.513
n9267.out[0] (.names)                                            0.261    50.774
n8788.in[0] (.names)                                             1.014    51.787
n8788.out[0] (.names)                                            0.261    52.048
n8789.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8789.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 29
Startpoint: n10310.Q[0] (.latch clocked by pclk)
Endpoint  : n6308.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10310.clk[0] (.latch)                                           1.014     1.014
n10310.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n3083.in[0] (.names)                                             1.014     2.070
n3083.out[0] (.names)                                            0.261     2.331
n10221.in[0] (.names)                                            1.014     3.344
n10221.out[0] (.names)                                           0.261     3.605
n10222.in[1] (.names)                                            1.014     4.619
n10222.out[0] (.names)                                           0.261     4.880
n10227.in[1] (.names)                                            1.014     5.894
n10227.out[0] (.names)                                           0.261     6.155
n10250.in[0] (.names)                                            1.014     7.169
n10250.out[0] (.names)                                           0.261     7.430
n10136.in[2] (.names)                                            1.014     8.444
n10136.out[0] (.names)                                           0.261     8.705
n10237.in[1] (.names)                                            1.014     9.719
n10237.out[0] (.names)                                           0.261     9.980
n10238.in[1] (.names)                                            1.014    10.993
n10238.out[0] (.names)                                           0.261    11.254
n10223.in[1] (.names)                                            1.014    12.268
n10223.out[0] (.names)                                           0.261    12.529
n10241.in[0] (.names)                                            1.014    13.543
n10241.out[0] (.names)                                           0.261    13.804
n10246.in[2] (.names)                                            1.014    14.818
n10246.out[0] (.names)                                           0.261    15.079
n10247.in[0] (.names)                                            1.014    16.093
n10247.out[0] (.names)                                           0.261    16.354
n10239.in[0] (.names)                                            1.014    17.367
n10239.out[0] (.names)                                           0.261    17.628
n10240.in[0] (.names)                                            1.014    18.642
n10240.out[0] (.names)                                           0.261    18.903
n10164.in[0] (.names)                                            1.014    19.917
n10164.out[0] (.names)                                           0.261    20.178
n9968.in[0] (.names)                                             1.014    21.192
n9968.out[0] (.names)                                            0.261    21.453
n9965.in[0] (.names)                                             1.014    22.467
n9965.out[0] (.names)                                            0.261    22.728
n9966.in[0] (.names)                                             1.014    23.742
n9966.out[0] (.names)                                            0.261    24.003
n9967.in[0] (.names)                                             1.014    25.016
n9967.out[0] (.names)                                            0.261    25.277
n9970.in[1] (.names)                                             1.014    26.291
n9970.out[0] (.names)                                            0.261    26.552
n3545.in[0] (.names)                                             1.014    27.566
n3545.out[0] (.names)                                            0.261    27.827
n6176.in[1] (.names)                                             1.014    28.841
n6176.out[0] (.names)                                            0.261    29.102
n2840.in[0] (.names)                                             1.014    30.116
n2840.out[0] (.names)                                            0.261    30.377
n6177.in[0] (.names)                                             1.014    31.390
n6177.out[0] (.names)                                            0.261    31.651
n6179.in[0] (.names)                                             1.014    32.665
n6179.out[0] (.names)                                            0.261    32.926
n6180.in[1] (.names)                                             1.014    33.940
n6180.out[0] (.names)                                            0.261    34.201
n6277.in[0] (.names)                                             1.014    35.215
n6277.out[0] (.names)                                            0.261    35.476
n6261.in[2] (.names)                                             1.014    36.490
n6261.out[0] (.names)                                            0.261    36.751
n6304.in[0] (.names)                                             1.014    37.765
n6304.out[0] (.names)                                            0.261    38.026
n6305.in[0] (.names)                                             1.014    39.039
n6305.out[0] (.names)                                            0.261    39.300
n6333.in[1] (.names)                                             1.014    40.314
n6333.out[0] (.names)                                            0.261    40.575
n6516.in[0] (.names)                                             1.014    41.589
n6516.out[0] (.names)                                            0.261    41.850
n6049.in[1] (.names)                                             1.014    42.864
n6049.out[0] (.names)                                            0.261    43.125
n5863.in[1] (.names)                                             1.014    44.139
n5863.out[0] (.names)                                            0.261    44.400
n6053.in[0] (.names)                                             1.014    45.413
n6053.out[0] (.names)                                            0.261    45.674
n6478.in[0] (.names)                                             1.014    46.688
n6478.out[0] (.names)                                            0.261    46.949
n3349.in[0] (.names)                                             1.014    47.963
n3349.out[0] (.names)                                            0.261    48.224
n4258.in[0] (.names)                                             1.014    49.238
n4258.out[0] (.names)                                            0.261    49.499
n4221.in[1] (.names)                                             1.014    50.513
n4221.out[0] (.names)                                            0.261    50.774
n6307.in[1] (.names)                                             1.014    51.787
n6307.out[0] (.names)                                            0.261    52.048
n6308.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6308.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 30
Startpoint: n10310.Q[0] (.latch clocked by pclk)
Endpoint  : n4722.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10310.clk[0] (.latch)                                           1.014     1.014
n10310.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n3083.in[0] (.names)                                             1.014     2.070
n3083.out[0] (.names)                                            0.261     2.331
n10221.in[0] (.names)                                            1.014     3.344
n10221.out[0] (.names)                                           0.261     3.605
n10222.in[1] (.names)                                            1.014     4.619
n10222.out[0] (.names)                                           0.261     4.880
n10227.in[1] (.names)                                            1.014     5.894
n10227.out[0] (.names)                                           0.261     6.155
n10250.in[0] (.names)                                            1.014     7.169
n10250.out[0] (.names)                                           0.261     7.430
n10136.in[2] (.names)                                            1.014     8.444
n10136.out[0] (.names)                                           0.261     8.705
n10237.in[1] (.names)                                            1.014     9.719
n10237.out[0] (.names)                                           0.261     9.980
n10238.in[1] (.names)                                            1.014    10.993
n10238.out[0] (.names)                                           0.261    11.254
n10223.in[1] (.names)                                            1.014    12.268
n10223.out[0] (.names)                                           0.261    12.529
n10241.in[0] (.names)                                            1.014    13.543
n10241.out[0] (.names)                                           0.261    13.804
n10246.in[2] (.names)                                            1.014    14.818
n10246.out[0] (.names)                                           0.261    15.079
n10247.in[0] (.names)                                            1.014    16.093
n10247.out[0] (.names)                                           0.261    16.354
n10239.in[0] (.names)                                            1.014    17.367
n10239.out[0] (.names)                                           0.261    17.628
n10240.in[0] (.names)                                            1.014    18.642
n10240.out[0] (.names)                                           0.261    18.903
n10164.in[0] (.names)                                            1.014    19.917
n10164.out[0] (.names)                                           0.261    20.178
n9968.in[0] (.names)                                             1.014    21.192
n9968.out[0] (.names)                                            0.261    21.453
n9965.in[0] (.names)                                             1.014    22.467
n9965.out[0] (.names)                                            0.261    22.728
n9966.in[0] (.names)                                             1.014    23.742
n9966.out[0] (.names)                                            0.261    24.003
n9967.in[0] (.names)                                             1.014    25.016
n9967.out[0] (.names)                                            0.261    25.277
n9970.in[1] (.names)                                             1.014    26.291
n9970.out[0] (.names)                                            0.261    26.552
n3545.in[0] (.names)                                             1.014    27.566
n3545.out[0] (.names)                                            0.261    27.827
n6176.in[1] (.names)                                             1.014    28.841
n6176.out[0] (.names)                                            0.261    29.102
n2840.in[0] (.names)                                             1.014    30.116
n2840.out[0] (.names)                                            0.261    30.377
n6177.in[0] (.names)                                             1.014    31.390
n6177.out[0] (.names)                                            0.261    31.651
n6179.in[0] (.names)                                             1.014    32.665
n6179.out[0] (.names)                                            0.261    32.926
n6180.in[1] (.names)                                             1.014    33.940
n6180.out[0] (.names)                                            0.261    34.201
n6277.in[0] (.names)                                             1.014    35.215
n6277.out[0] (.names)                                            0.261    35.476
n6261.in[2] (.names)                                             1.014    36.490
n6261.out[0] (.names)                                            0.261    36.751
n6304.in[0] (.names)                                             1.014    37.765
n6304.out[0] (.names)                                            0.261    38.026
n6305.in[0] (.names)                                             1.014    39.039
n6305.out[0] (.names)                                            0.261    39.300
n6333.in[1] (.names)                                             1.014    40.314
n6333.out[0] (.names)                                            0.261    40.575
n6516.in[0] (.names)                                             1.014    41.589
n6516.out[0] (.names)                                            0.261    41.850
n6049.in[1] (.names)                                             1.014    42.864
n6049.out[0] (.names)                                            0.261    43.125
n5863.in[1] (.names)                                             1.014    44.139
n5863.out[0] (.names)                                            0.261    44.400
n6053.in[0] (.names)                                             1.014    45.413
n6053.out[0] (.names)                                            0.261    45.674
n6054.in[2] (.names)                                             1.014    46.688
n6054.out[0] (.names)                                            0.261    46.949
n5951.in[1] (.names)                                             1.014    47.963
n5951.out[0] (.names)                                            0.261    48.224
n5916.in[1] (.names)                                             1.014    49.238
n5916.out[0] (.names)                                            0.261    49.499
n6017.in[0] (.names)                                             1.014    50.513
n6017.out[0] (.names)                                            0.261    50.774
n4721.in[0] (.names)                                             1.014    51.787
n4721.out[0] (.names)                                            0.261    52.048
n4722.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4722.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 31
Startpoint: n7371.Q[0] (.latch clocked by pclk)
Endpoint  : n8297.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7371.clk[0] (.latch)                                            1.014     1.014
n7371.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7063.in[0] (.names)                                             1.014     2.070
n7063.out[0] (.names)                                            0.261     2.331
n7374.in[0] (.names)                                             1.014     3.344
n7374.out[0] (.names)                                            0.261     3.605
n7429.in[1] (.names)                                             1.014     4.619
n7429.out[0] (.names)                                            0.261     4.880
n7436.in[0] (.names)                                             1.014     5.894
n7436.out[0] (.names)                                            0.261     6.155
n7810.in[1] (.names)                                             1.014     7.169
n7810.out[0] (.names)                                            0.261     7.430
n7806.in[1] (.names)                                             1.014     8.444
n7806.out[0] (.names)                                            0.261     8.705
n7795.in[0] (.names)                                             1.014     9.719
n7795.out[0] (.names)                                            0.261     9.980
n7788.in[0] (.names)                                             1.014    10.993
n7788.out[0] (.names)                                            0.261    11.254
n7789.in[0] (.names)                                             1.014    12.268
n7789.out[0] (.names)                                            0.261    12.529
n7790.in[1] (.names)                                             1.014    13.543
n7790.out[0] (.names)                                            0.261    13.804
n7791.in[0] (.names)                                             1.014    14.818
n7791.out[0] (.names)                                            0.261    15.079
n6740.in[1] (.names)                                             1.014    16.093
n6740.out[0] (.names)                                            0.261    16.354
n7793.in[0] (.names)                                             1.014    17.367
n7793.out[0] (.names)                                            0.261    17.628
n7772.in[0] (.names)                                             1.014    18.642
n7772.out[0] (.names)                                            0.261    18.903
n7497.in[0] (.names)                                             1.014    19.917
n7497.out[0] (.names)                                            0.261    20.178
n7797.in[0] (.names)                                             1.014    21.192
n7797.out[0] (.names)                                            0.261    21.453
n7202.in[2] (.names)                                             1.014    22.467
n7202.out[0] (.names)                                            0.261    22.728
n7203.in[2] (.names)                                             1.014    23.742
n7203.out[0] (.names)                                            0.261    24.003
n3469.in[3] (.names)                                             1.014    25.016
n3469.out[0] (.names)                                            0.261    25.277
n7147.in[0] (.names)                                             1.014    26.291
n7147.out[0] (.names)                                            0.261    26.552
n7148.in[2] (.names)                                             1.014    27.566
n7148.out[0] (.names)                                            0.261    27.827
n7155.in[1] (.names)                                             1.014    28.841
n7155.out[0] (.names)                                            0.261    29.102
n5888.in[2] (.names)                                             1.014    30.116
n5888.out[0] (.names)                                            0.261    30.377
n7160.in[0] (.names)                                             1.014    31.390
n7160.out[0] (.names)                                            0.261    31.651
n7197.in[2] (.names)                                             1.014    32.665
n7197.out[0] (.names)                                            0.261    32.926
n7198.in[1] (.names)                                             1.014    33.940
n7198.out[0] (.names)                                            0.261    34.201
n7225.in[0] (.names)                                             1.014    35.215
n7225.out[0] (.names)                                            0.261    35.476
n7226.in[0] (.names)                                             1.014    36.490
n7226.out[0] (.names)                                            0.261    36.751
n7227.in[0] (.names)                                             1.014    37.765
n7227.out[0] (.names)                                            0.261    38.026
n7256.in[2] (.names)                                             1.014    39.039
n7256.out[0] (.names)                                            0.261    39.300
n7272.in[3] (.names)                                             1.014    40.314
n7272.out[0] (.names)                                            0.261    40.575
n7266.in[1] (.names)                                             1.014    41.589
n7266.out[0] (.names)                                            0.261    41.850
n7257.in[0] (.names)                                             1.014    42.864
n7257.out[0] (.names)                                            0.261    43.125
n7259.in[0] (.names)                                             1.014    44.139
n7259.out[0] (.names)                                            0.261    44.400
n7275.in[0] (.names)                                             1.014    45.413
n7275.out[0] (.names)                                            0.261    45.674
n7166.in[1] (.names)                                             1.014    46.688
n7166.out[0] (.names)                                            0.261    46.949
n6594.in[1] (.names)                                             1.014    47.963
n6594.out[0] (.names)                                            0.261    48.224
n4214.in[1] (.names)                                             1.014    49.238
n4214.out[0] (.names)                                            0.261    49.499
n7656.in[0] (.names)                                             1.014    50.513
n7656.out[0] (.names)                                            0.261    50.774
n8296.in[0] (.names)                                             1.014    51.787
n8296.out[0] (.names)                                            0.261    52.048
n8297.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8297.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 32
Startpoint: n5536.Q[0] (.latch clocked by pclk)
Endpoint  : n4346.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5536.clk[0] (.latch)                                            1.014     1.014
n5536.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5546.in[0] (.names)                                             1.014     2.070
n5546.out[0] (.names)                                            0.261     2.331
n5551.in[2] (.names)                                             1.014     3.344
n5551.out[0] (.names)                                            0.261     3.605
n5518.in[3] (.names)                                             1.014     4.619
n5518.out[0] (.names)                                            0.261     4.880
n5552.in[0] (.names)                                             1.014     5.894
n5552.out[0] (.names)                                            0.261     6.155
n5500.in[0] (.names)                                             1.014     7.169
n5500.out[0] (.names)                                            0.261     7.430
n5530.in[0] (.names)                                             1.014     8.444
n5530.out[0] (.names)                                            0.261     8.705
n5524.in[0] (.names)                                             1.014     9.719
n5524.out[0] (.names)                                            0.261     9.980
n4959.in[3] (.names)                                             1.014    10.993
n4959.out[0] (.names)                                            0.261    11.254
n5526.in[0] (.names)                                             1.014    12.268
n5526.out[0] (.names)                                            0.261    12.529
n3418.in[2] (.names)                                             1.014    13.543
n3418.out[0] (.names)                                            0.261    13.804
n5532.in[0] (.names)                                             1.014    14.818
n5532.out[0] (.names)                                            0.261    15.079
n3869.in[0] (.names)                                             1.014    16.093
n3869.out[0] (.names)                                            0.261    16.354
n4929.in[1] (.names)                                             1.014    17.367
n4929.out[0] (.names)                                            0.261    17.628
n4940.in[0] (.names)                                             1.014    18.642
n4940.out[0] (.names)                                            0.261    18.903
n4946.in[2] (.names)                                             1.014    19.917
n4946.out[0] (.names)                                            0.261    20.178
n4491.in[0] (.names)                                             1.014    21.192
n4491.out[0] (.names)                                            0.261    21.453
n4947.in[1] (.names)                                             1.014    22.467
n4947.out[0] (.names)                                            0.261    22.728
n4949.in[0] (.names)                                             1.014    23.742
n4949.out[0] (.names)                                            0.261    24.003
n4957.in[1] (.names)                                             1.014    25.016
n4957.out[0] (.names)                                            0.261    25.277
n4958.in[0] (.names)                                             1.014    26.291
n4958.out[0] (.names)                                            0.261    26.552
n4264.in[0] (.names)                                             1.014    27.566
n4264.out[0] (.names)                                            0.261    27.827
n4960.in[0] (.names)                                             1.014    28.841
n4960.out[0] (.names)                                            0.261    29.102
n4952.in[1] (.names)                                             1.014    30.116
n4952.out[0] (.names)                                            0.261    30.377
n4962.in[0] (.names)                                             1.014    31.390
n4962.out[0] (.names)                                            0.261    31.651
n4963.in[1] (.names)                                             1.014    32.665
n4963.out[0] (.names)                                            0.261    32.926
n4965.in[1] (.names)                                             1.014    33.940
n4965.out[0] (.names)                                            0.261    34.201
n5118.in[2] (.names)                                             1.014    35.215
n5118.out[0] (.names)                                            0.261    35.476
n5119.in[2] (.names)                                             1.014    36.490
n5119.out[0] (.names)                                            0.261    36.751
n5124.in[3] (.names)                                             1.014    37.765
n5124.out[0] (.names)                                            0.261    38.026
n4991.in[0] (.names)                                             1.014    39.039
n4991.out[0] (.names)                                            0.261    39.300
n3689.in[0] (.names)                                             1.014    40.314
n3689.out[0] (.names)                                            0.261    40.575
n3197.in[0] (.names)                                             1.014    41.589
n3197.out[0] (.names)                                            0.261    41.850
n5264.in[0] (.names)                                             1.014    42.864
n5264.out[0] (.names)                                            0.261    43.125
n5265.in[0] (.names)                                             1.014    44.139
n5265.out[0] (.names)                                            0.261    44.400
n5268.in[0] (.names)                                             1.014    45.413
n5268.out[0] (.names)                                            0.261    45.674
n5194.in[3] (.names)                                             1.014    46.688
n5194.out[0] (.names)                                            0.261    46.949
n5195.in[1] (.names)                                             1.014    47.963
n5195.out[0] (.names)                                            0.261    48.224
n5203.in[0] (.names)                                             1.014    49.238
n5203.out[0] (.names)                                            0.261    49.499
n4106.in[0] (.names)                                             1.014    50.513
n4106.out[0] (.names)                                            0.261    50.774
n4345.in[1] (.names)                                             1.014    51.787
n4345.out[0] (.names)                                            0.261    52.048
n4346.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4346.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 33
Startpoint: n5536.Q[0] (.latch clocked by pclk)
Endpoint  : n4465.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5536.clk[0] (.latch)                                            1.014     1.014
n5536.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5546.in[0] (.names)                                             1.014     2.070
n5546.out[0] (.names)                                            0.261     2.331
n5551.in[2] (.names)                                             1.014     3.344
n5551.out[0] (.names)                                            0.261     3.605
n5518.in[3] (.names)                                             1.014     4.619
n5518.out[0] (.names)                                            0.261     4.880
n5552.in[0] (.names)                                             1.014     5.894
n5552.out[0] (.names)                                            0.261     6.155
n5500.in[0] (.names)                                             1.014     7.169
n5500.out[0] (.names)                                            0.261     7.430
n5530.in[0] (.names)                                             1.014     8.444
n5530.out[0] (.names)                                            0.261     8.705
n5524.in[0] (.names)                                             1.014     9.719
n5524.out[0] (.names)                                            0.261     9.980
n4959.in[3] (.names)                                             1.014    10.993
n4959.out[0] (.names)                                            0.261    11.254
n5526.in[0] (.names)                                             1.014    12.268
n5526.out[0] (.names)                                            0.261    12.529
n3418.in[2] (.names)                                             1.014    13.543
n3418.out[0] (.names)                                            0.261    13.804
n5532.in[0] (.names)                                             1.014    14.818
n5532.out[0] (.names)                                            0.261    15.079
n3869.in[0] (.names)                                             1.014    16.093
n3869.out[0] (.names)                                            0.261    16.354
n4929.in[1] (.names)                                             1.014    17.367
n4929.out[0] (.names)                                            0.261    17.628
n4940.in[0] (.names)                                             1.014    18.642
n4940.out[0] (.names)                                            0.261    18.903
n4946.in[2] (.names)                                             1.014    19.917
n4946.out[0] (.names)                                            0.261    20.178
n4491.in[0] (.names)                                             1.014    21.192
n4491.out[0] (.names)                                            0.261    21.453
n4947.in[1] (.names)                                             1.014    22.467
n4947.out[0] (.names)                                            0.261    22.728
n4949.in[0] (.names)                                             1.014    23.742
n4949.out[0] (.names)                                            0.261    24.003
n4957.in[1] (.names)                                             1.014    25.016
n4957.out[0] (.names)                                            0.261    25.277
n4958.in[0] (.names)                                             1.014    26.291
n4958.out[0] (.names)                                            0.261    26.552
n4264.in[0] (.names)                                             1.014    27.566
n4264.out[0] (.names)                                            0.261    27.827
n4960.in[0] (.names)                                             1.014    28.841
n4960.out[0] (.names)                                            0.261    29.102
n4952.in[1] (.names)                                             1.014    30.116
n4952.out[0] (.names)                                            0.261    30.377
n4962.in[0] (.names)                                             1.014    31.390
n4962.out[0] (.names)                                            0.261    31.651
n4963.in[1] (.names)                                             1.014    32.665
n4963.out[0] (.names)                                            0.261    32.926
n4965.in[1] (.names)                                             1.014    33.940
n4965.out[0] (.names)                                            0.261    34.201
n5118.in[2] (.names)                                             1.014    35.215
n5118.out[0] (.names)                                            0.261    35.476
n5119.in[2] (.names)                                             1.014    36.490
n5119.out[0] (.names)                                            0.261    36.751
n5124.in[3] (.names)                                             1.014    37.765
n5124.out[0] (.names)                                            0.261    38.026
n4991.in[0] (.names)                                             1.014    39.039
n4991.out[0] (.names)                                            0.261    39.300
n3689.in[0] (.names)                                             1.014    40.314
n3689.out[0] (.names)                                            0.261    40.575
n3197.in[0] (.names)                                             1.014    41.589
n3197.out[0] (.names)                                            0.261    41.850
n5264.in[0] (.names)                                             1.014    42.864
n5264.out[0] (.names)                                            0.261    43.125
n5265.in[0] (.names)                                             1.014    44.139
n5265.out[0] (.names)                                            0.261    44.400
n5268.in[0] (.names)                                             1.014    45.413
n5268.out[0] (.names)                                            0.261    45.674
n5194.in[3] (.names)                                             1.014    46.688
n5194.out[0] (.names)                                            0.261    46.949
n5195.in[1] (.names)                                             1.014    47.963
n5195.out[0] (.names)                                            0.261    48.224
n5203.in[0] (.names)                                             1.014    49.238
n5203.out[0] (.names)                                            0.261    49.499
n5290.in[1] (.names)                                             1.014    50.513
n5290.out[0] (.names)                                            0.261    50.774
n4464.in[1] (.names)                                             1.014    51.787
n4464.out[0] (.names)                                            0.261    52.048
n4465.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4465.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 34
Startpoint: n4118.Q[0] (.latch clocked by pclk)
Endpoint  : n4566.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4118.clk[0] (.latch)                                            1.014     1.014
n4118.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6193.in[0] (.names)                                             1.014     2.070
n6193.out[0] (.names)                                            0.261     2.331
n6398.in[1] (.names)                                             1.014     3.344
n6398.out[0] (.names)                                            0.261     3.605
n6356.in[1] (.names)                                             1.014     4.619
n6356.out[0] (.names)                                            0.261     4.880
n6224.in[1] (.names)                                             1.014     5.894
n6224.out[0] (.names)                                            0.261     6.155
n6386.in[0] (.names)                                             1.014     7.169
n6386.out[0] (.names)                                            0.261     7.430
n6387.in[0] (.names)                                             1.014     8.444
n6387.out[0] (.names)                                            0.261     8.705
n6390.in[1] (.names)                                             1.014     9.719
n6390.out[0] (.names)                                            0.261     9.980
n6391.in[0] (.names)                                             1.014    10.993
n6391.out[0] (.names)                                            0.261    11.254
n6392.in[0] (.names)                                             1.014    12.268
n6392.out[0] (.names)                                            0.261    12.529
n4743.in[0] (.names)                                             1.014    13.543
n4743.out[0] (.names)                                            0.261    13.804
n4740.in[1] (.names)                                             1.014    14.818
n4740.out[0] (.names)                                            0.261    15.079
n4742.in[0] (.names)                                             1.014    16.093
n4742.out[0] (.names)                                            0.261    16.354
n4747.in[0] (.names)                                             1.014    17.367
n4747.out[0] (.names)                                            0.261    17.628
n4756.in[1] (.names)                                             1.014    18.642
n4756.out[0] (.names)                                            0.261    18.903
n4765.in[0] (.names)                                             1.014    19.917
n4765.out[0] (.names)                                            0.261    20.178
n5134.in[1] (.names)                                             1.014    21.192
n5134.out[0] (.names)                                            0.261    21.453
n3193.in[1] (.names)                                             1.014    22.467
n3193.out[0] (.names)                                            0.261    22.728
n5151.in[1] (.names)                                             1.014    23.742
n5151.out[0] (.names)                                            0.261    24.003
n5153.in[1] (.names)                                             1.014    25.016
n5153.out[0] (.names)                                            0.261    25.277
n5154.in[1] (.names)                                             1.014    26.291
n5154.out[0] (.names)                                            0.261    26.552
n5009.in[1] (.names)                                             1.014    27.566
n5009.out[0] (.names)                                            0.261    27.827
n5010.in[0] (.names)                                             1.014    28.841
n5010.out[0] (.names)                                            0.261    29.102
n5011.in[0] (.names)                                             1.014    30.116
n5011.out[0] (.names)                                            0.261    30.377
n5012.in[0] (.names)                                             1.014    31.390
n5012.out[0] (.names)                                            0.261    31.651
n4970.in[1] (.names)                                             1.014    32.665
n4970.out[0] (.names)                                            0.261    32.926
n4971.in[0] (.names)                                             1.014    33.940
n4971.out[0] (.names)                                            0.261    34.201
n4972.in[0] (.names)                                             1.014    35.215
n4972.out[0] (.names)                                            0.261    35.476
n4987.in[0] (.names)                                             1.014    36.490
n4987.out[0] (.names)                                            0.261    36.751
n4471.in[0] (.names)                                             1.014    37.765
n4471.out[0] (.names)                                            0.261    38.026
n5281.in[1] (.names)                                             1.014    39.039
n5281.out[0] (.names)                                            0.261    39.300
n4562.in[0] (.names)                                             1.014    40.314
n4562.out[0] (.names)                                            0.261    40.575
n4563.in[0] (.names)                                             1.014    41.589
n4563.out[0] (.names)                                            0.261    41.850
n3134.in[0] (.names)                                             1.014    42.864
n3134.out[0] (.names)                                            0.261    43.125
n4918.in[1] (.names)                                             1.014    44.139
n4918.out[0] (.names)                                            0.261    44.400
n4919.in[0] (.names)                                             1.014    45.413
n4919.out[0] (.names)                                            0.261    45.674
n4920.in[0] (.names)                                             1.014    46.688
n4920.out[0] (.names)                                            0.261    46.949
n5003.in[0] (.names)                                             1.014    47.963
n5003.out[0] (.names)                                            0.261    48.224
n4531.in[1] (.names)                                             1.014    49.238
n4531.out[0] (.names)                                            0.261    49.499
n4456.in[1] (.names)                                             1.014    50.513
n4456.out[0] (.names)                                            0.261    50.774
n4532.in[1] (.names)                                             1.014    51.787
n4532.out[0] (.names)                                            0.261    52.048
n4566.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4566.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 35
Startpoint: n4118.Q[0] (.latch clocked by pclk)
Endpoint  : n5271.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4118.clk[0] (.latch)                                            1.014     1.014
n4118.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6193.in[0] (.names)                                             1.014     2.070
n6193.out[0] (.names)                                            0.261     2.331
n6398.in[1] (.names)                                             1.014     3.344
n6398.out[0] (.names)                                            0.261     3.605
n6356.in[1] (.names)                                             1.014     4.619
n6356.out[0] (.names)                                            0.261     4.880
n6224.in[1] (.names)                                             1.014     5.894
n6224.out[0] (.names)                                            0.261     6.155
n6386.in[0] (.names)                                             1.014     7.169
n6386.out[0] (.names)                                            0.261     7.430
n6387.in[0] (.names)                                             1.014     8.444
n6387.out[0] (.names)                                            0.261     8.705
n6390.in[1] (.names)                                             1.014     9.719
n6390.out[0] (.names)                                            0.261     9.980
n6391.in[0] (.names)                                             1.014    10.993
n6391.out[0] (.names)                                            0.261    11.254
n6392.in[0] (.names)                                             1.014    12.268
n6392.out[0] (.names)                                            0.261    12.529
n4743.in[0] (.names)                                             1.014    13.543
n4743.out[0] (.names)                                            0.261    13.804
n4740.in[1] (.names)                                             1.014    14.818
n4740.out[0] (.names)                                            0.261    15.079
n4742.in[0] (.names)                                             1.014    16.093
n4742.out[0] (.names)                                            0.261    16.354
n4747.in[0] (.names)                                             1.014    17.367
n4747.out[0] (.names)                                            0.261    17.628
n4756.in[1] (.names)                                             1.014    18.642
n4756.out[0] (.names)                                            0.261    18.903
n4765.in[0] (.names)                                             1.014    19.917
n4765.out[0] (.names)                                            0.261    20.178
n5134.in[1] (.names)                                             1.014    21.192
n5134.out[0] (.names)                                            0.261    21.453
n3193.in[1] (.names)                                             1.014    22.467
n3193.out[0] (.names)                                            0.261    22.728
n5151.in[1] (.names)                                             1.014    23.742
n5151.out[0] (.names)                                            0.261    24.003
n5153.in[1] (.names)                                             1.014    25.016
n5153.out[0] (.names)                                            0.261    25.277
n5154.in[1] (.names)                                             1.014    26.291
n5154.out[0] (.names)                                            0.261    26.552
n5009.in[1] (.names)                                             1.014    27.566
n5009.out[0] (.names)                                            0.261    27.827
n5010.in[0] (.names)                                             1.014    28.841
n5010.out[0] (.names)                                            0.261    29.102
n5011.in[0] (.names)                                             1.014    30.116
n5011.out[0] (.names)                                            0.261    30.377
n5012.in[0] (.names)                                             1.014    31.390
n5012.out[0] (.names)                                            0.261    31.651
n4970.in[1] (.names)                                             1.014    32.665
n4970.out[0] (.names)                                            0.261    32.926
n4971.in[0] (.names)                                             1.014    33.940
n4971.out[0] (.names)                                            0.261    34.201
n4972.in[0] (.names)                                             1.014    35.215
n4972.out[0] (.names)                                            0.261    35.476
n4987.in[0] (.names)                                             1.014    36.490
n4987.out[0] (.names)                                            0.261    36.751
n4471.in[0] (.names)                                             1.014    37.765
n4471.out[0] (.names)                                            0.261    38.026
n5281.in[1] (.names)                                             1.014    39.039
n5281.out[0] (.names)                                            0.261    39.300
n5292.in[1] (.names)                                             1.014    40.314
n5292.out[0] (.names)                                            0.261    40.575
n3812.in[0] (.names)                                             1.014    41.589
n3812.out[0] (.names)                                            0.261    41.850
n4930.in[0] (.names)                                             1.014    42.864
n4930.out[0] (.names)                                            0.261    43.125
n4931.in[0] (.names)                                             1.014    44.139
n4931.out[0] (.names)                                            0.261    44.400
n4921.in[1] (.names)                                             1.014    45.413
n4921.out[0] (.names)                                            0.261    45.674
n4458.in[1] (.names)                                             1.014    46.688
n4458.out[0] (.names)                                            0.261    46.949
n4278.in[0] (.names)                                             1.014    47.963
n4278.out[0] (.names)                                            0.261    48.224
n3889.in[0] (.names)                                             1.014    49.238
n3889.out[0] (.names)                                            0.261    49.499
n5272.in[0] (.names)                                             1.014    50.513
n5272.out[0] (.names)                                            0.261    50.774
n5270.in[0] (.names)                                             1.014    51.787
n5270.out[0] (.names)                                            0.261    52.048
n5271.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5271.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 36
Startpoint: n4118.Q[0] (.latch clocked by pclk)
Endpoint  : n5273.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4118.clk[0] (.latch)                                            1.014     1.014
n4118.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6193.in[0] (.names)                                             1.014     2.070
n6193.out[0] (.names)                                            0.261     2.331
n6398.in[1] (.names)                                             1.014     3.344
n6398.out[0] (.names)                                            0.261     3.605
n6356.in[1] (.names)                                             1.014     4.619
n6356.out[0] (.names)                                            0.261     4.880
n6224.in[1] (.names)                                             1.014     5.894
n6224.out[0] (.names)                                            0.261     6.155
n6386.in[0] (.names)                                             1.014     7.169
n6386.out[0] (.names)                                            0.261     7.430
n6387.in[0] (.names)                                             1.014     8.444
n6387.out[0] (.names)                                            0.261     8.705
n6390.in[1] (.names)                                             1.014     9.719
n6390.out[0] (.names)                                            0.261     9.980
n6391.in[0] (.names)                                             1.014    10.993
n6391.out[0] (.names)                                            0.261    11.254
n6392.in[0] (.names)                                             1.014    12.268
n6392.out[0] (.names)                                            0.261    12.529
n4743.in[0] (.names)                                             1.014    13.543
n4743.out[0] (.names)                                            0.261    13.804
n4740.in[1] (.names)                                             1.014    14.818
n4740.out[0] (.names)                                            0.261    15.079
n4742.in[0] (.names)                                             1.014    16.093
n4742.out[0] (.names)                                            0.261    16.354
n4747.in[0] (.names)                                             1.014    17.367
n4747.out[0] (.names)                                            0.261    17.628
n4756.in[1] (.names)                                             1.014    18.642
n4756.out[0] (.names)                                            0.261    18.903
n4765.in[0] (.names)                                             1.014    19.917
n4765.out[0] (.names)                                            0.261    20.178
n5134.in[1] (.names)                                             1.014    21.192
n5134.out[0] (.names)                                            0.261    21.453
n3193.in[1] (.names)                                             1.014    22.467
n3193.out[0] (.names)                                            0.261    22.728
n5151.in[1] (.names)                                             1.014    23.742
n5151.out[0] (.names)                                            0.261    24.003
n5153.in[1] (.names)                                             1.014    25.016
n5153.out[0] (.names)                                            0.261    25.277
n5154.in[1] (.names)                                             1.014    26.291
n5154.out[0] (.names)                                            0.261    26.552
n5009.in[1] (.names)                                             1.014    27.566
n5009.out[0] (.names)                                            0.261    27.827
n5010.in[0] (.names)                                             1.014    28.841
n5010.out[0] (.names)                                            0.261    29.102
n5011.in[0] (.names)                                             1.014    30.116
n5011.out[0] (.names)                                            0.261    30.377
n5012.in[0] (.names)                                             1.014    31.390
n5012.out[0] (.names)                                            0.261    31.651
n4970.in[1] (.names)                                             1.014    32.665
n4970.out[0] (.names)                                            0.261    32.926
n4971.in[0] (.names)                                             1.014    33.940
n4971.out[0] (.names)                                            0.261    34.201
n4972.in[0] (.names)                                             1.014    35.215
n4972.out[0] (.names)                                            0.261    35.476
n4987.in[0] (.names)                                             1.014    36.490
n4987.out[0] (.names)                                            0.261    36.751
n4471.in[0] (.names)                                             1.014    37.765
n4471.out[0] (.names)                                            0.261    38.026
n5281.in[1] (.names)                                             1.014    39.039
n5281.out[0] (.names)                                            0.261    39.300
n5292.in[1] (.names)                                             1.014    40.314
n5292.out[0] (.names)                                            0.261    40.575
n3812.in[0] (.names)                                             1.014    41.589
n3812.out[0] (.names)                                            0.261    41.850
n4930.in[0] (.names)                                             1.014    42.864
n4930.out[0] (.names)                                            0.261    43.125
n4931.in[0] (.names)                                             1.014    44.139
n4931.out[0] (.names)                                            0.261    44.400
n4921.in[1] (.names)                                             1.014    45.413
n4921.out[0] (.names)                                            0.261    45.674
n4458.in[1] (.names)                                             1.014    46.688
n4458.out[0] (.names)                                            0.261    46.949
n4278.in[0] (.names)                                             1.014    47.963
n4278.out[0] (.names)                                            0.261    48.224
n3889.in[0] (.names)                                             1.014    49.238
n3889.out[0] (.names)                                            0.261    49.499
n5272.in[0] (.names)                                             1.014    50.513
n5272.out[0] (.names)                                            0.261    50.774
n5270.in[0] (.names)                                             1.014    51.787
n5270.out[0] (.names)                                            0.261    52.048
n5273.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5273.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 37
Startpoint: n7371.Q[0] (.latch clocked by pclk)
Endpoint  : n5878.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7371.clk[0] (.latch)                                            1.014     1.014
n7371.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7063.in[0] (.names)                                             1.014     2.070
n7063.out[0] (.names)                                            0.261     2.331
n7374.in[0] (.names)                                             1.014     3.344
n7374.out[0] (.names)                                            0.261     3.605
n7429.in[1] (.names)                                             1.014     4.619
n7429.out[0] (.names)                                            0.261     4.880
n7436.in[0] (.names)                                             1.014     5.894
n7436.out[0] (.names)                                            0.261     6.155
n7810.in[1] (.names)                                             1.014     7.169
n7810.out[0] (.names)                                            0.261     7.430
n7806.in[1] (.names)                                             1.014     8.444
n7806.out[0] (.names)                                            0.261     8.705
n7795.in[0] (.names)                                             1.014     9.719
n7795.out[0] (.names)                                            0.261     9.980
n7788.in[0] (.names)                                             1.014    10.993
n7788.out[0] (.names)                                            0.261    11.254
n7789.in[0] (.names)                                             1.014    12.268
n7789.out[0] (.names)                                            0.261    12.529
n7790.in[1] (.names)                                             1.014    13.543
n7790.out[0] (.names)                                            0.261    13.804
n7791.in[0] (.names)                                             1.014    14.818
n7791.out[0] (.names)                                            0.261    15.079
n6740.in[1] (.names)                                             1.014    16.093
n6740.out[0] (.names)                                            0.261    16.354
n7793.in[0] (.names)                                             1.014    17.367
n7793.out[0] (.names)                                            0.261    17.628
n7772.in[0] (.names)                                             1.014    18.642
n7772.out[0] (.names)                                            0.261    18.903
n7497.in[0] (.names)                                             1.014    19.917
n7497.out[0] (.names)                                            0.261    20.178
n7797.in[0] (.names)                                             1.014    21.192
n7797.out[0] (.names)                                            0.261    21.453
n6789.in[0] (.names)                                             1.014    22.467
n6789.out[0] (.names)                                            0.261    22.728
n6147.in[0] (.names)                                             1.014    23.742
n6147.out[0] (.names)                                            0.261    24.003
n6146.in[0] (.names)                                             1.014    25.016
n6146.out[0] (.names)                                            0.261    25.277
n6148.in[2] (.names)                                             1.014    26.291
n6148.out[0] (.names)                                            0.261    26.552
n6143.in[0] (.names)                                             1.014    27.566
n6143.out[0] (.names)                                            0.261    27.827
n5941.in[0] (.names)                                             1.014    28.841
n5941.out[0] (.names)                                            0.261    29.102
n6152.in[1] (.names)                                             1.014    30.116
n6152.out[0] (.names)                                            0.261    30.377
n6153.in[0] (.names)                                             1.014    31.390
n6153.out[0] (.names)                                            0.261    31.651
n6001.in[1] (.names)                                             1.014    32.665
n6001.out[0] (.names)                                            0.261    32.926
n6013.in[1] (.names)                                             1.014    33.940
n6013.out[0] (.names)                                            0.261    34.201
n6046.in[0] (.names)                                             1.014    35.215
n6046.out[0] (.names)                                            0.261    35.476
n6047.in[1] (.names)                                             1.014    36.490
n6047.out[0] (.names)                                            0.261    36.751
n5623.in[0] (.names)                                             1.014    37.765
n5623.out[0] (.names)                                            0.261    38.026
n6524.in[3] (.names)                                             1.014    39.039
n6524.out[0] (.names)                                            0.261    39.300
n6527.in[1] (.names)                                             1.014    40.314
n6527.out[0] (.names)                                            0.261    40.575
n6528.in[1] (.names)                                             1.014    41.589
n6528.out[0] (.names)                                            0.261    41.850
n6447.in[0] (.names)                                             1.014    42.864
n6447.out[0] (.names)                                            0.261    43.125
n6448.in[0] (.names)                                             1.014    44.139
n6448.out[0] (.names)                                            0.261    44.400
n6548.in[0] (.names)                                             1.014    45.413
n6548.out[0] (.names)                                            0.261    45.674
n6550.in[0] (.names)                                             1.014    46.688
n6550.out[0] (.names)                                            0.261    46.949
n6551.in[2] (.names)                                             1.014    47.963
n6551.out[0] (.names)                                            0.261    48.224
n5881.in[1] (.names)                                             1.014    49.238
n5881.out[0] (.names)                                            0.261    49.499
n2900.in[0] (.names)                                             1.014    50.513
n2900.out[0] (.names)                                            0.261    50.774
n5877.in[1] (.names)                                             1.014    51.787
n5877.out[0] (.names)                                            0.261    52.048
n5878.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5878.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 38
Startpoint: n7371.Q[0] (.latch clocked by pclk)
Endpoint  : n3971.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7371.clk[0] (.latch)                                            1.014     1.014
n7371.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7063.in[0] (.names)                                             1.014     2.070
n7063.out[0] (.names)                                            0.261     2.331
n7374.in[0] (.names)                                             1.014     3.344
n7374.out[0] (.names)                                            0.261     3.605
n7429.in[1] (.names)                                             1.014     4.619
n7429.out[0] (.names)                                            0.261     4.880
n7436.in[0] (.names)                                             1.014     5.894
n7436.out[0] (.names)                                            0.261     6.155
n7810.in[1] (.names)                                             1.014     7.169
n7810.out[0] (.names)                                            0.261     7.430
n7806.in[1] (.names)                                             1.014     8.444
n7806.out[0] (.names)                                            0.261     8.705
n7795.in[0] (.names)                                             1.014     9.719
n7795.out[0] (.names)                                            0.261     9.980
n7788.in[0] (.names)                                             1.014    10.993
n7788.out[0] (.names)                                            0.261    11.254
n7789.in[0] (.names)                                             1.014    12.268
n7789.out[0] (.names)                                            0.261    12.529
n7790.in[1] (.names)                                             1.014    13.543
n7790.out[0] (.names)                                            0.261    13.804
n7791.in[0] (.names)                                             1.014    14.818
n7791.out[0] (.names)                                            0.261    15.079
n6740.in[1] (.names)                                             1.014    16.093
n6740.out[0] (.names)                                            0.261    16.354
n7793.in[0] (.names)                                             1.014    17.367
n7793.out[0] (.names)                                            0.261    17.628
n7772.in[0] (.names)                                             1.014    18.642
n7772.out[0] (.names)                                            0.261    18.903
n7497.in[0] (.names)                                             1.014    19.917
n7497.out[0] (.names)                                            0.261    20.178
n7797.in[0] (.names)                                             1.014    21.192
n7797.out[0] (.names)                                            0.261    21.453
n6789.in[0] (.names)                                             1.014    22.467
n6789.out[0] (.names)                                            0.261    22.728
n6147.in[0] (.names)                                             1.014    23.742
n6147.out[0] (.names)                                            0.261    24.003
n6146.in[0] (.names)                                             1.014    25.016
n6146.out[0] (.names)                                            0.261    25.277
n6148.in[2] (.names)                                             1.014    26.291
n6148.out[0] (.names)                                            0.261    26.552
n6143.in[0] (.names)                                             1.014    27.566
n6143.out[0] (.names)                                            0.261    27.827
n5941.in[0] (.names)                                             1.014    28.841
n5941.out[0] (.names)                                            0.261    29.102
n6152.in[1] (.names)                                             1.014    30.116
n6152.out[0] (.names)                                            0.261    30.377
n6153.in[0] (.names)                                             1.014    31.390
n6153.out[0] (.names)                                            0.261    31.651
n6001.in[1] (.names)                                             1.014    32.665
n6001.out[0] (.names)                                            0.261    32.926
n6013.in[1] (.names)                                             1.014    33.940
n6013.out[0] (.names)                                            0.261    34.201
n6046.in[0] (.names)                                             1.014    35.215
n6046.out[0] (.names)                                            0.261    35.476
n6047.in[1] (.names)                                             1.014    36.490
n6047.out[0] (.names)                                            0.261    36.751
n5623.in[0] (.names)                                             1.014    37.765
n5623.out[0] (.names)                                            0.261    38.026
n6524.in[3] (.names)                                             1.014    39.039
n6524.out[0] (.names)                                            0.261    39.300
n6527.in[1] (.names)                                             1.014    40.314
n6527.out[0] (.names)                                            0.261    40.575
n6528.in[1] (.names)                                             1.014    41.589
n6528.out[0] (.names)                                            0.261    41.850
n6447.in[0] (.names)                                             1.014    42.864
n6447.out[0] (.names)                                            0.261    43.125
n6448.in[0] (.names)                                             1.014    44.139
n6448.out[0] (.names)                                            0.261    44.400
n6548.in[0] (.names)                                             1.014    45.413
n6548.out[0] (.names)                                            0.261    45.674
n6550.in[0] (.names)                                             1.014    46.688
n6550.out[0] (.names)                                            0.261    46.949
n6551.in[2] (.names)                                             1.014    47.963
n6551.out[0] (.names)                                            0.261    48.224
n7977.in[1] (.names)                                             1.014    49.238
n7977.out[0] (.names)                                            0.261    49.499
n6616.in[1] (.names)                                             1.014    50.513
n6616.out[0] (.names)                                            0.261    50.774
n3970.in[1] (.names)                                             1.014    51.787
n3970.out[0] (.names)                                            0.261    52.048
n3971.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3971.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 39
Startpoint: n7371.Q[0] (.latch clocked by pclk)
Endpoint  : n6993.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7371.clk[0] (.latch)                                            1.014     1.014
n7371.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7063.in[0] (.names)                                             1.014     2.070
n7063.out[0] (.names)                                            0.261     2.331
n7374.in[0] (.names)                                             1.014     3.344
n7374.out[0] (.names)                                            0.261     3.605
n7429.in[1] (.names)                                             1.014     4.619
n7429.out[0] (.names)                                            0.261     4.880
n7436.in[0] (.names)                                             1.014     5.894
n7436.out[0] (.names)                                            0.261     6.155
n7810.in[1] (.names)                                             1.014     7.169
n7810.out[0] (.names)                                            0.261     7.430
n7806.in[1] (.names)                                             1.014     8.444
n7806.out[0] (.names)                                            0.261     8.705
n7795.in[0] (.names)                                             1.014     9.719
n7795.out[0] (.names)                                            0.261     9.980
n7788.in[0] (.names)                                             1.014    10.993
n7788.out[0] (.names)                                            0.261    11.254
n7789.in[0] (.names)                                             1.014    12.268
n7789.out[0] (.names)                                            0.261    12.529
n7790.in[1] (.names)                                             1.014    13.543
n7790.out[0] (.names)                                            0.261    13.804
n7791.in[0] (.names)                                             1.014    14.818
n7791.out[0] (.names)                                            0.261    15.079
n6740.in[1] (.names)                                             1.014    16.093
n6740.out[0] (.names)                                            0.261    16.354
n7793.in[0] (.names)                                             1.014    17.367
n7793.out[0] (.names)                                            0.261    17.628
n7772.in[0] (.names)                                             1.014    18.642
n7772.out[0] (.names)                                            0.261    18.903
n7497.in[0] (.names)                                             1.014    19.917
n7497.out[0] (.names)                                            0.261    20.178
n7797.in[0] (.names)                                             1.014    21.192
n7797.out[0] (.names)                                            0.261    21.453
n6789.in[0] (.names)                                             1.014    22.467
n6789.out[0] (.names)                                            0.261    22.728
n6147.in[0] (.names)                                             1.014    23.742
n6147.out[0] (.names)                                            0.261    24.003
n6146.in[0] (.names)                                             1.014    25.016
n6146.out[0] (.names)                                            0.261    25.277
n6148.in[2] (.names)                                             1.014    26.291
n6148.out[0] (.names)                                            0.261    26.552
n6143.in[0] (.names)                                             1.014    27.566
n6143.out[0] (.names)                                            0.261    27.827
n5941.in[0] (.names)                                             1.014    28.841
n5941.out[0] (.names)                                            0.261    29.102
n6152.in[1] (.names)                                             1.014    30.116
n6152.out[0] (.names)                                            0.261    30.377
n6153.in[0] (.names)                                             1.014    31.390
n6153.out[0] (.names)                                            0.261    31.651
n6001.in[1] (.names)                                             1.014    32.665
n6001.out[0] (.names)                                            0.261    32.926
n6013.in[1] (.names)                                             1.014    33.940
n6013.out[0] (.names)                                            0.261    34.201
n6046.in[0] (.names)                                             1.014    35.215
n6046.out[0] (.names)                                            0.261    35.476
n6047.in[1] (.names)                                             1.014    36.490
n6047.out[0] (.names)                                            0.261    36.751
n5623.in[0] (.names)                                             1.014    37.765
n5623.out[0] (.names)                                            0.261    38.026
n6524.in[3] (.names)                                             1.014    39.039
n6524.out[0] (.names)                                            0.261    39.300
n6527.in[1] (.names)                                             1.014    40.314
n6527.out[0] (.names)                                            0.261    40.575
n6528.in[1] (.names)                                             1.014    41.589
n6528.out[0] (.names)                                            0.261    41.850
n6447.in[0] (.names)                                             1.014    42.864
n6447.out[0] (.names)                                            0.261    43.125
n6448.in[0] (.names)                                             1.014    44.139
n6448.out[0] (.names)                                            0.261    44.400
n6548.in[0] (.names)                                             1.014    45.413
n6548.out[0] (.names)                                            0.261    45.674
n6550.in[0] (.names)                                             1.014    46.688
n6550.out[0] (.names)                                            0.261    46.949
n6551.in[2] (.names)                                             1.014    47.963
n6551.out[0] (.names)                                            0.261    48.224
n7977.in[1] (.names)                                             1.014    49.238
n7977.out[0] (.names)                                            0.261    49.499
n6616.in[1] (.names)                                             1.014    50.513
n6616.out[0] (.names)                                            0.261    50.774
n3970.in[1] (.names)                                             1.014    51.787
n3970.out[0] (.names)                                            0.261    52.048
n6993.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6993.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 40
Startpoint: n7371.Q[0] (.latch clocked by pclk)
Endpoint  : n4154.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7371.clk[0] (.latch)                                            1.014     1.014
n7371.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7063.in[0] (.names)                                             1.014     2.070
n7063.out[0] (.names)                                            0.261     2.331
n7374.in[0] (.names)                                             1.014     3.344
n7374.out[0] (.names)                                            0.261     3.605
n7429.in[1] (.names)                                             1.014     4.619
n7429.out[0] (.names)                                            0.261     4.880
n7436.in[0] (.names)                                             1.014     5.894
n7436.out[0] (.names)                                            0.261     6.155
n7810.in[1] (.names)                                             1.014     7.169
n7810.out[0] (.names)                                            0.261     7.430
n7806.in[1] (.names)                                             1.014     8.444
n7806.out[0] (.names)                                            0.261     8.705
n7795.in[0] (.names)                                             1.014     9.719
n7795.out[0] (.names)                                            0.261     9.980
n7788.in[0] (.names)                                             1.014    10.993
n7788.out[0] (.names)                                            0.261    11.254
n7789.in[0] (.names)                                             1.014    12.268
n7789.out[0] (.names)                                            0.261    12.529
n7790.in[1] (.names)                                             1.014    13.543
n7790.out[0] (.names)                                            0.261    13.804
n7791.in[0] (.names)                                             1.014    14.818
n7791.out[0] (.names)                                            0.261    15.079
n6740.in[1] (.names)                                             1.014    16.093
n6740.out[0] (.names)                                            0.261    16.354
n7793.in[0] (.names)                                             1.014    17.367
n7793.out[0] (.names)                                            0.261    17.628
n7772.in[0] (.names)                                             1.014    18.642
n7772.out[0] (.names)                                            0.261    18.903
n7497.in[0] (.names)                                             1.014    19.917
n7497.out[0] (.names)                                            0.261    20.178
n7797.in[0] (.names)                                             1.014    21.192
n7797.out[0] (.names)                                            0.261    21.453
n7202.in[2] (.names)                                             1.014    22.467
n7202.out[0] (.names)                                            0.261    22.728
n7203.in[2] (.names)                                             1.014    23.742
n7203.out[0] (.names)                                            0.261    24.003
n3469.in[3] (.names)                                             1.014    25.016
n3469.out[0] (.names)                                            0.261    25.277
n7147.in[0] (.names)                                             1.014    26.291
n7147.out[0] (.names)                                            0.261    26.552
n7148.in[2] (.names)                                             1.014    27.566
n7148.out[0] (.names)                                            0.261    27.827
n7155.in[1] (.names)                                             1.014    28.841
n7155.out[0] (.names)                                            0.261    29.102
n5888.in[2] (.names)                                             1.014    30.116
n5888.out[0] (.names)                                            0.261    30.377
n7160.in[0] (.names)                                             1.014    31.390
n7160.out[0] (.names)                                            0.261    31.651
n7197.in[2] (.names)                                             1.014    32.665
n7197.out[0] (.names)                                            0.261    32.926
n7198.in[1] (.names)                                             1.014    33.940
n7198.out[0] (.names)                                            0.261    34.201
n7199.in[0] (.names)                                             1.014    35.215
n7199.out[0] (.names)                                            0.261    35.476
n7200.in[0] (.names)                                             1.014    36.490
n7200.out[0] (.names)                                            0.261    36.751
n7219.in[0] (.names)                                             1.014    37.765
n7219.out[0] (.names)                                            0.261    38.026
n13422.in[0] (.names)                                            1.014    39.039
n13422.out[0] (.names)                                           0.261    39.300
n13448.in[1] (.names)                                            1.014    40.314
n13448.out[0] (.names)                                           0.261    40.575
n13449.in[0] (.names)                                            1.014    41.589
n13449.out[0] (.names)                                           0.261    41.850
n9401.in[0] (.names)                                             1.014    42.864
n9401.out[0] (.names)                                            0.261    43.125
n13462.in[0] (.names)                                            1.014    44.139
n13462.out[0] (.names)                                           0.261    44.400
n13193.in[1] (.names)                                            1.014    45.413
n13193.out[0] (.names)                                           0.261    45.674
n13245.in[0] (.names)                                            1.014    46.688
n13245.out[0] (.names)                                           0.261    46.949
n13227.in[2] (.names)                                            1.014    47.963
n13227.out[0] (.names)                                           0.261    48.224
n9403.in[1] (.names)                                             1.014    49.238
n9403.out[0] (.names)                                            0.261    49.499
n13228.in[1] (.names)                                            1.014    50.513
n13228.out[0] (.names)                                           0.261    50.774
n4153.in[1] (.names)                                             1.014    51.787
n4153.out[0] (.names)                                            0.261    52.048
n4154.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4154.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 41
Startpoint: n7371.Q[0] (.latch clocked by pclk)
Endpoint  : n8507.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7371.clk[0] (.latch)                                            1.014     1.014
n7371.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7063.in[0] (.names)                                             1.014     2.070
n7063.out[0] (.names)                                            0.261     2.331
n7374.in[0] (.names)                                             1.014     3.344
n7374.out[0] (.names)                                            0.261     3.605
n7429.in[1] (.names)                                             1.014     4.619
n7429.out[0] (.names)                                            0.261     4.880
n7436.in[0] (.names)                                             1.014     5.894
n7436.out[0] (.names)                                            0.261     6.155
n7810.in[1] (.names)                                             1.014     7.169
n7810.out[0] (.names)                                            0.261     7.430
n7806.in[1] (.names)                                             1.014     8.444
n7806.out[0] (.names)                                            0.261     8.705
n7795.in[0] (.names)                                             1.014     9.719
n7795.out[0] (.names)                                            0.261     9.980
n7788.in[0] (.names)                                             1.014    10.993
n7788.out[0] (.names)                                            0.261    11.254
n7789.in[0] (.names)                                             1.014    12.268
n7789.out[0] (.names)                                            0.261    12.529
n7790.in[1] (.names)                                             1.014    13.543
n7790.out[0] (.names)                                            0.261    13.804
n7791.in[0] (.names)                                             1.014    14.818
n7791.out[0] (.names)                                            0.261    15.079
n6740.in[1] (.names)                                             1.014    16.093
n6740.out[0] (.names)                                            0.261    16.354
n7793.in[0] (.names)                                             1.014    17.367
n7793.out[0] (.names)                                            0.261    17.628
n7772.in[0] (.names)                                             1.014    18.642
n7772.out[0] (.names)                                            0.261    18.903
n7497.in[0] (.names)                                             1.014    19.917
n7497.out[0] (.names)                                            0.261    20.178
n7797.in[0] (.names)                                             1.014    21.192
n7797.out[0] (.names)                                            0.261    21.453
n7202.in[2] (.names)                                             1.014    22.467
n7202.out[0] (.names)                                            0.261    22.728
n7203.in[2] (.names)                                             1.014    23.742
n7203.out[0] (.names)                                            0.261    24.003
n3469.in[3] (.names)                                             1.014    25.016
n3469.out[0] (.names)                                            0.261    25.277
n7147.in[0] (.names)                                             1.014    26.291
n7147.out[0] (.names)                                            0.261    26.552
n7148.in[2] (.names)                                             1.014    27.566
n7148.out[0] (.names)                                            0.261    27.827
n7155.in[1] (.names)                                             1.014    28.841
n7155.out[0] (.names)                                            0.261    29.102
n5888.in[2] (.names)                                             1.014    30.116
n5888.out[0] (.names)                                            0.261    30.377
n7160.in[0] (.names)                                             1.014    31.390
n7160.out[0] (.names)                                            0.261    31.651
n7161.in[0] (.names)                                             1.014    32.665
n7161.out[0] (.names)                                            0.261    32.926
n7556.in[0] (.names)                                             1.014    33.940
n7556.out[0] (.names)                                            0.261    34.201
n7558.in[0] (.names)                                             1.014    35.215
n7558.out[0] (.names)                                            0.261    35.476
n7103.in[0] (.names)                                             1.014    36.490
n7103.out[0] (.names)                                            0.261    36.751
n7561.in[0] (.names)                                             1.014    37.765
n7561.out[0] (.names)                                            0.261    38.026
n7507.in[1] (.names)                                             1.014    39.039
n7507.out[0] (.names)                                            0.261    39.300
n7518.in[1] (.names)                                             1.014    40.314
n7518.out[0] (.names)                                            0.261    40.575
n7405.in[1] (.names)                                             1.014    41.589
n7405.out[0] (.names)                                            0.261    41.850
n7250.in[0] (.names)                                             1.014    42.864
n7250.out[0] (.names)                                            0.261    43.125
n7251.in[3] (.names)                                             1.014    44.139
n7251.out[0] (.names)                                            0.261    44.400
n7252.in[1] (.names)                                             1.014    45.413
n7252.out[0] (.names)                                            0.261    45.674
n3092.in[0] (.names)                                             1.014    46.688
n3092.out[0] (.names)                                            0.261    46.949
n7253.in[0] (.names)                                             1.014    47.963
n7253.out[0] (.names)                                            0.261    48.224
n6632.in[2] (.names)                                             1.014    49.238
n6632.out[0] (.names)                                            0.261    49.499
n3592.in[1] (.names)                                             1.014    50.513
n3592.out[0] (.names)                                            0.261    50.774
n7254.in[0] (.names)                                             1.014    51.787
n7254.out[0] (.names)                                            0.261    52.048
n8507.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8507.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 42
Startpoint: n7371.Q[0] (.latch clocked by pclk)
Endpoint  : n4711.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7371.clk[0] (.latch)                                            1.014     1.014
n7371.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7063.in[0] (.names)                                             1.014     2.070
n7063.out[0] (.names)                                            0.261     2.331
n7374.in[0] (.names)                                             1.014     3.344
n7374.out[0] (.names)                                            0.261     3.605
n7429.in[1] (.names)                                             1.014     4.619
n7429.out[0] (.names)                                            0.261     4.880
n7436.in[0] (.names)                                             1.014     5.894
n7436.out[0] (.names)                                            0.261     6.155
n7810.in[1] (.names)                                             1.014     7.169
n7810.out[0] (.names)                                            0.261     7.430
n7806.in[1] (.names)                                             1.014     8.444
n7806.out[0] (.names)                                            0.261     8.705
n7795.in[0] (.names)                                             1.014     9.719
n7795.out[0] (.names)                                            0.261     9.980
n7788.in[0] (.names)                                             1.014    10.993
n7788.out[0] (.names)                                            0.261    11.254
n7807.in[0] (.names)                                             1.014    12.268
n7807.out[0] (.names)                                            0.261    12.529
n7779.in[1] (.names)                                             1.014    13.543
n7779.out[0] (.names)                                            0.261    13.804
n7811.in[0] (.names)                                             1.014    14.818
n7811.out[0] (.names)                                            0.261    15.079
n7712.in[0] (.names)                                             1.014    16.093
n7712.out[0] (.names)                                            0.261    16.354
n3827.in[0] (.names)                                             1.014    17.367
n3827.out[0] (.names)                                            0.261    17.628
n7713.in[1] (.names)                                             1.014    18.642
n7713.out[0] (.names)                                            0.261    18.903
n7714.in[0] (.names)                                             1.014    19.917
n7714.out[0] (.names)                                            0.261    20.178
n7715.in[0] (.names)                                             1.014    21.192
n7715.out[0] (.names)                                            0.261    21.453
n7720.in[0] (.names)                                             1.014    22.467
n7720.out[0] (.names)                                            0.261    22.728
n7626.in[0] (.names)                                             1.014    23.742
n7626.out[0] (.names)                                            0.261    24.003
n7723.in[0] (.names)                                             1.014    25.016
n7723.out[0] (.names)                                            0.261    25.277
n7644.in[2] (.names)                                             1.014    26.291
n7644.out[0] (.names)                                            0.261    26.552
n7726.in[1] (.names)                                             1.014    27.566
n7726.out[0] (.names)                                            0.261    27.827
n7754.in[0] (.names)                                             1.014    28.841
n7754.out[0] (.names)                                            0.261    29.102
n7755.in[0] (.names)                                             1.014    30.116
n7755.out[0] (.names)                                            0.261    30.377
n7765.in[0] (.names)                                             1.014    31.390
n7765.out[0] (.names)                                            0.261    31.651
n7770.in[0] (.names)                                             1.014    32.665
n7770.out[0] (.names)                                            0.261    32.926
n7771.in[0] (.names)                                             1.014    33.940
n7771.out[0] (.names)                                            0.261    34.201
n7812.in[0] (.names)                                             1.014    35.215
n7812.out[0] (.names)                                            0.261    35.476
n7801.in[1] (.names)                                             1.014    36.490
n7801.out[0] (.names)                                            0.261    36.751
n4517.in[0] (.names)                                             1.014    37.765
n4517.out[0] (.names)                                            0.261    38.026
n4472.in[0] (.names)                                             1.014    39.039
n4472.out[0] (.names)                                            0.261    39.300
n4518.in[0] (.names)                                             1.014    40.314
n4518.out[0] (.names)                                            0.261    40.575
n4699.in[1] (.names)                                             1.014    41.589
n4699.out[0] (.names)                                            0.261    41.850
n4576.in[0] (.names)                                             1.014    42.864
n4576.out[0] (.names)                                            0.261    43.125
n4053.in[0] (.names)                                             1.014    44.139
n4053.out[0] (.names)                                            0.261    44.400
n4560.in[0] (.names)                                             1.014    45.413
n4560.out[0] (.names)                                            0.261    45.674
n4579.in[0] (.names)                                             1.014    46.688
n4579.out[0] (.names)                                            0.261    46.949
n4580.in[0] (.names)                                             1.014    47.963
n4580.out[0] (.names)                                            0.261    48.224
n3941.in[1] (.names)                                             1.014    49.238
n3941.out[0] (.names)                                            0.261    49.499
n4040.in[0] (.names)                                             1.014    50.513
n4040.out[0] (.names)                                            0.261    50.774
n4074.in[0] (.names)                                             1.014    51.787
n4074.out[0] (.names)                                            0.261    52.048
n4711.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4711.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 43
Startpoint: n7604.Q[0] (.latch clocked by pclk)
Endpoint  : n6076.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7604.clk[0] (.latch)                                            1.014     1.014
n7604.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7552.in[2] (.names)                                             1.014     2.070
n7552.out[0] (.names)                                            0.261     2.331
n7356.in[0] (.names)                                             1.014     3.344
n7356.out[0] (.names)                                            0.261     3.605
n7721.in[1] (.names)                                             1.014     4.619
n7721.out[0] (.names)                                            0.261     4.880
n7722.in[0] (.names)                                             1.014     5.894
n7722.out[0] (.names)                                            0.261     6.155
n7725.in[2] (.names)                                             1.014     7.169
n7725.out[0] (.names)                                            0.261     7.430
n7672.in[0] (.names)                                             1.014     8.444
n7672.out[0] (.names)                                            0.261     8.705
n7667.in[0] (.names)                                             1.014     9.719
n7667.out[0] (.names)                                            0.261     9.980
n7668.in[0] (.names)                                             1.014    10.993
n7668.out[0] (.names)                                            0.261    11.254
n7671.in[0] (.names)                                             1.014    12.268
n7671.out[0] (.names)                                            0.261    12.529
n7019.in[0] (.names)                                             1.014    13.543
n7019.out[0] (.names)                                            0.261    13.804
n3808.in[0] (.names)                                             1.014    14.818
n3808.out[0] (.names)                                            0.261    15.079
n7014.in[0] (.names)                                             1.014    16.093
n7014.out[0] (.names)                                            0.261    16.354
n7015.in[0] (.names)                                             1.014    17.367
n7015.out[0] (.names)                                            0.261    17.628
n7023.in[1] (.names)                                             1.014    18.642
n7023.out[0] (.names)                                            0.261    18.903
n7031.in[1] (.names)                                             1.014    19.917
n7031.out[0] (.names)                                            0.261    20.178
n7032.in[0] (.names)                                             1.014    21.192
n7032.out[0] (.names)                                            0.261    21.453
n6959.in[0] (.names)                                             1.014    22.467
n6959.out[0] (.names)                                            0.261    22.728
n6960.in[2] (.names)                                             1.014    23.742
n6960.out[0] (.names)                                            0.261    24.003
n6886.in[2] (.names)                                             1.014    25.016
n6886.out[0] (.names)                                            0.261    25.277
n6887.in[1] (.names)                                             1.014    26.291
n6887.out[0] (.names)                                            0.261    26.552
n6892.in[0] (.names)                                             1.014    27.566
n6892.out[0] (.names)                                            0.261    27.827
n6893.in[0] (.names)                                             1.014    28.841
n6893.out[0] (.names)                                            0.261    29.102
n6915.in[1] (.names)                                             1.014    30.116
n6915.out[0] (.names)                                            0.261    30.377
n6919.in[0] (.names)                                             1.014    31.390
n6919.out[0] (.names)                                            0.261    31.651
n6925.in[0] (.names)                                             1.014    32.665
n6925.out[0] (.names)                                            0.261    32.926
n6928.in[2] (.names)                                             1.014    33.940
n6928.out[0] (.names)                                            0.261    34.201
n6875.in[0] (.names)                                             1.014    35.215
n6875.out[0] (.names)                                            0.261    35.476
n6931.in[0] (.names)                                             1.014    36.490
n6931.out[0] (.names)                                            0.261    36.751
n6932.in[0] (.names)                                             1.014    37.765
n6932.out[0] (.names)                                            0.261    38.026
n6938.in[1] (.names)                                             1.014    39.039
n6938.out[0] (.names)                                            0.261    39.300
n6939.in[1] (.names)                                             1.014    40.314
n6939.out[0] (.names)                                            0.261    40.575
n6947.in[0] (.names)                                             1.014    41.589
n6947.out[0] (.names)                                            0.261    41.850
n6948.in[0] (.names)                                             1.014    42.864
n6948.out[0] (.names)                                            0.261    43.125
n3348.in[0] (.names)                                             1.014    44.139
n3348.out[0] (.names)                                            0.261    44.400
n7824.in[0] (.names)                                             1.014    45.413
n7824.out[0] (.names)                                            0.261    45.674
n4213.in[1] (.names)                                             1.014    46.688
n4213.out[0] (.names)                                            0.261    46.949
n6695.in[1] (.names)                                             1.014    47.963
n6695.out[0] (.names)                                            0.261    48.224
n6058.in[0] (.names)                                             1.014    49.238
n6058.out[0] (.names)                                            0.261    49.499
n6059.in[2] (.names)                                             1.014    50.513
n6059.out[0] (.names)                                            0.261    50.774
n6075.in[1] (.names)                                             1.014    51.787
n6075.out[0] (.names)                                            0.261    52.048
n6076.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6076.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 44
Startpoint: n7604.Q[0] (.latch clocked by pclk)
Endpoint  : n12912.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7604.clk[0] (.latch)                                            1.014     1.014
n7604.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7552.in[2] (.names)                                             1.014     2.070
n7552.out[0] (.names)                                            0.261     2.331
n7356.in[0] (.names)                                             1.014     3.344
n7356.out[0] (.names)                                            0.261     3.605
n7721.in[1] (.names)                                             1.014     4.619
n7721.out[0] (.names)                                            0.261     4.880
n7722.in[0] (.names)                                             1.014     5.894
n7722.out[0] (.names)                                            0.261     6.155
n7725.in[2] (.names)                                             1.014     7.169
n7725.out[0] (.names)                                            0.261     7.430
n7672.in[0] (.names)                                             1.014     8.444
n7672.out[0] (.names)                                            0.261     8.705
n7667.in[0] (.names)                                             1.014     9.719
n7667.out[0] (.names)                                            0.261     9.980
n7668.in[0] (.names)                                             1.014    10.993
n7668.out[0] (.names)                                            0.261    11.254
n7671.in[0] (.names)                                             1.014    12.268
n7671.out[0] (.names)                                            0.261    12.529
n7019.in[0] (.names)                                             1.014    13.543
n7019.out[0] (.names)                                            0.261    13.804
n3808.in[0] (.names)                                             1.014    14.818
n3808.out[0] (.names)                                            0.261    15.079
n7014.in[0] (.names)                                             1.014    16.093
n7014.out[0] (.names)                                            0.261    16.354
n7015.in[0] (.names)                                             1.014    17.367
n7015.out[0] (.names)                                            0.261    17.628
n7023.in[1] (.names)                                             1.014    18.642
n7023.out[0] (.names)                                            0.261    18.903
n7031.in[1] (.names)                                             1.014    19.917
n7031.out[0] (.names)                                            0.261    20.178
n7032.in[0] (.names)                                             1.014    21.192
n7032.out[0] (.names)                                            0.261    21.453
n6959.in[0] (.names)                                             1.014    22.467
n6959.out[0] (.names)                                            0.261    22.728
n6960.in[2] (.names)                                             1.014    23.742
n6960.out[0] (.names)                                            0.261    24.003
n6886.in[2] (.names)                                             1.014    25.016
n6886.out[0] (.names)                                            0.261    25.277
n6887.in[1] (.names)                                             1.014    26.291
n6887.out[0] (.names)                                            0.261    26.552
n6892.in[0] (.names)                                             1.014    27.566
n6892.out[0] (.names)                                            0.261    27.827
n6893.in[0] (.names)                                             1.014    28.841
n6893.out[0] (.names)                                            0.261    29.102
n6915.in[1] (.names)                                             1.014    30.116
n6915.out[0] (.names)                                            0.261    30.377
n6919.in[0] (.names)                                             1.014    31.390
n6919.out[0] (.names)                                            0.261    31.651
n6925.in[0] (.names)                                             1.014    32.665
n6925.out[0] (.names)                                            0.261    32.926
n6928.in[2] (.names)                                             1.014    33.940
n6928.out[0] (.names)                                            0.261    34.201
n6875.in[0] (.names)                                             1.014    35.215
n6875.out[0] (.names)                                            0.261    35.476
n6931.in[0] (.names)                                             1.014    36.490
n6931.out[0] (.names)                                            0.261    36.751
n6932.in[0] (.names)                                             1.014    37.765
n6932.out[0] (.names)                                            0.261    38.026
n6938.in[1] (.names)                                             1.014    39.039
n6938.out[0] (.names)                                            0.261    39.300
n6939.in[1] (.names)                                             1.014    40.314
n6939.out[0] (.names)                                            0.261    40.575
n6947.in[0] (.names)                                             1.014    41.589
n6947.out[0] (.names)                                            0.261    41.850
n6948.in[0] (.names)                                             1.014    42.864
n6948.out[0] (.names)                                            0.261    43.125
n3348.in[0] (.names)                                             1.014    44.139
n3348.out[0] (.names)                                            0.261    44.400
n7824.in[0] (.names)                                             1.014    45.413
n7824.out[0] (.names)                                            0.261    45.674
n4213.in[1] (.names)                                             1.014    46.688
n4213.out[0] (.names)                                            0.261    46.949
n6695.in[1] (.names)                                             1.014    47.963
n6695.out[0] (.names)                                            0.261    48.224
n6058.in[0] (.names)                                             1.014    49.238
n6058.out[0] (.names)                                            0.261    49.499
n6059.in[2] (.names)                                             1.014    50.513
n6059.out[0] (.names)                                            0.261    50.774
n6075.in[1] (.names)                                             1.014    51.787
n6075.out[0] (.names)                                            0.261    52.048
n12912.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12912.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 45
Startpoint: n7604.Q[0] (.latch clocked by pclk)
Endpoint  : n10201.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7604.clk[0] (.latch)                                            1.014     1.014
n7604.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7552.in[2] (.names)                                             1.014     2.070
n7552.out[0] (.names)                                            0.261     2.331
n7356.in[0] (.names)                                             1.014     3.344
n7356.out[0] (.names)                                            0.261     3.605
n7721.in[1] (.names)                                             1.014     4.619
n7721.out[0] (.names)                                            0.261     4.880
n7722.in[0] (.names)                                             1.014     5.894
n7722.out[0] (.names)                                            0.261     6.155
n7725.in[2] (.names)                                             1.014     7.169
n7725.out[0] (.names)                                            0.261     7.430
n7672.in[0] (.names)                                             1.014     8.444
n7672.out[0] (.names)                                            0.261     8.705
n7667.in[0] (.names)                                             1.014     9.719
n7667.out[0] (.names)                                            0.261     9.980
n7668.in[0] (.names)                                             1.014    10.993
n7668.out[0] (.names)                                            0.261    11.254
n7671.in[0] (.names)                                             1.014    12.268
n7671.out[0] (.names)                                            0.261    12.529
n7019.in[0] (.names)                                             1.014    13.543
n7019.out[0] (.names)                                            0.261    13.804
n3808.in[0] (.names)                                             1.014    14.818
n3808.out[0] (.names)                                            0.261    15.079
n7014.in[0] (.names)                                             1.014    16.093
n7014.out[0] (.names)                                            0.261    16.354
n7015.in[0] (.names)                                             1.014    17.367
n7015.out[0] (.names)                                            0.261    17.628
n7023.in[1] (.names)                                             1.014    18.642
n7023.out[0] (.names)                                            0.261    18.903
n7031.in[1] (.names)                                             1.014    19.917
n7031.out[0] (.names)                                            0.261    20.178
n7032.in[0] (.names)                                             1.014    21.192
n7032.out[0] (.names)                                            0.261    21.453
n6959.in[0] (.names)                                             1.014    22.467
n6959.out[0] (.names)                                            0.261    22.728
n6960.in[2] (.names)                                             1.014    23.742
n6960.out[0] (.names)                                            0.261    24.003
n6886.in[2] (.names)                                             1.014    25.016
n6886.out[0] (.names)                                            0.261    25.277
n3610.in[3] (.names)                                             1.014    26.291
n3610.out[0] (.names)                                            0.261    26.552
n3584.in[3] (.names)                                             1.014    27.566
n3584.out[0] (.names)                                            0.261    27.827
n8755.in[1] (.names)                                             1.014    28.841
n8755.out[0] (.names)                                            0.261    29.102
n8758.in[0] (.names)                                             1.014    30.116
n8758.out[0] (.names)                                            0.261    30.377
n5918.in[0] (.names)                                             1.014    31.390
n5918.out[0] (.names)                                            0.261    31.651
n5919.in[2] (.names)                                             1.014    32.665
n5919.out[0] (.names)                                            0.261    32.926
n5927.in[2] (.names)                                             1.014    33.940
n5927.out[0] (.names)                                            0.261    34.201
n5929.in[2] (.names)                                             1.014    35.215
n5929.out[0] (.names)                                            0.261    35.476
n3997.in[1] (.names)                                             1.014    36.490
n3997.out[0] (.names)                                            0.261    36.751
n5930.in[3] (.names)                                             1.014    37.765
n5930.out[0] (.names)                                            0.261    38.026
n5931.in[0] (.names)                                             1.014    39.039
n5931.out[0] (.names)                                            0.261    39.300
n5932.in[0] (.names)                                             1.014    40.314
n5932.out[0] (.names)                                            0.261    40.575
n5872.in[0] (.names)                                             1.014    41.589
n5872.out[0] (.names)                                            0.261    41.850
n4410.in[0] (.names)                                             1.014    42.864
n4410.out[0] (.names)                                            0.261    43.125
n5933.in[0] (.names)                                             1.014    44.139
n5933.out[0] (.names)                                            0.261    44.400
n5934.in[2] (.names)                                             1.014    45.413
n5934.out[0] (.names)                                            0.261    45.674
n4279.in[0] (.names)                                             1.014    46.688
n4279.out[0] (.names)                                            0.261    46.949
n2934.in[2] (.names)                                             1.014    47.963
n2934.out[0] (.names)                                            0.261    48.224
n3475.in[0] (.names)                                             1.014    49.238
n3475.out[0] (.names)                                            0.261    49.499
n2938.in[0] (.names)                                             1.014    50.513
n2938.out[0] (.names)                                            0.261    50.774
n3761.in[0] (.names)                                             1.014    51.787
n3761.out[0] (.names)                                            0.261    52.048
n10201.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10201.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 46
Startpoint: n4154.Q[0] (.latch clocked by pclk)
Endpoint  : n6560.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4154.clk[0] (.latch)                                            1.014     1.014
n4154.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8355.in[0] (.names)                                             1.014     2.070
n8355.out[0] (.names)                                            0.261     2.331
n8351.in[1] (.names)                                             1.014     3.344
n8351.out[0] (.names)                                            0.261     3.605
n8331.in[2] (.names)                                             1.014     4.619
n8331.out[0] (.names)                                            0.261     4.880
n8332.in[0] (.names)                                             1.014     5.894
n8332.out[0] (.names)                                            0.261     6.155
n8462.in[1] (.names)                                             1.014     7.169
n8462.out[0] (.names)                                            0.261     7.430
n8458.in[2] (.names)                                             1.014     8.444
n8458.out[0] (.names)                                            0.261     8.705
n8512.in[2] (.names)                                             1.014     9.719
n8512.out[0] (.names)                                            0.261     9.980
n8513.in[0] (.names)                                             1.014    10.993
n8513.out[0] (.names)                                            0.261    11.254
n3861.in[1] (.names)                                             1.014    12.268
n3861.out[0] (.names)                                            0.261    12.529
n8514.in[0] (.names)                                             1.014    13.543
n8514.out[0] (.names)                                            0.261    13.804
n3958.in[2] (.names)                                             1.014    14.818
n3958.out[0] (.names)                                            0.261    15.079
n8530.in[0] (.names)                                             1.014    16.093
n8530.out[0] (.names)                                            0.261    16.354
n8531.in[0] (.names)                                             1.014    17.367
n8531.out[0] (.names)                                            0.261    17.628
n8534.in[0] (.names)                                             1.014    18.642
n8534.out[0] (.names)                                            0.261    18.903
n3712.in[0] (.names)                                             1.014    19.917
n3712.out[0] (.names)                                            0.261    20.178
n8190.in[0] (.names)                                             1.014    21.192
n8190.out[0] (.names)                                            0.261    21.453
n8185.in[0] (.names)                                             1.014    22.467
n8185.out[0] (.names)                                            0.261    22.728
n8180.in[1] (.names)                                             1.014    23.742
n8180.out[0] (.names)                                            0.261    24.003
n8181.in[1] (.names)                                             1.014    25.016
n8181.out[0] (.names)                                            0.261    25.277
n8188.in[0] (.names)                                             1.014    26.291
n8188.out[0] (.names)                                            0.261    26.552
n3218.in[2] (.names)                                             1.014    27.566
n3218.out[0] (.names)                                            0.261    27.827
n8191.in[1] (.names)                                             1.014    28.841
n8191.out[0] (.names)                                            0.261    29.102
n8436.in[1] (.names)                                             1.014    30.116
n8436.out[0] (.names)                                            0.261    30.377
n8439.in[3] (.names)                                             1.014    31.390
n8439.out[0] (.names)                                            0.261    31.651
n8352.in[0] (.names)                                             1.014    32.665
n8352.out[0] (.names)                                            0.261    32.926
n8322.in[1] (.names)                                             1.014    33.940
n8322.out[0] (.names)                                            0.261    34.201
n8346.in[2] (.names)                                             1.014    35.215
n8346.out[0] (.names)                                            0.261    35.476
n8222.in[0] (.names)                                             1.014    36.490
n8222.out[0] (.names)                                            0.261    36.751
n8345.in[1] (.names)                                             1.014    37.765
n8345.out[0] (.names)                                            0.261    38.026
n8347.in[0] (.names)                                             1.014    39.039
n8347.out[0] (.names)                                            0.261    39.300
n8349.in[2] (.names)                                             1.014    40.314
n8349.out[0] (.names)                                            0.261    40.575
n8381.in[3] (.names)                                             1.014    41.589
n8381.out[0] (.names)                                            0.261    41.850
n8382.in[1] (.names)                                             1.014    42.864
n8382.out[0] (.names)                                            0.261    43.125
n4039.in[1] (.names)                                             1.014    44.139
n4039.out[0] (.names)                                            0.261    44.400
n6929.in[0] (.names)                                             1.014    45.413
n6929.out[0] (.names)                                            0.261    45.674
n6930.in[0] (.names)                                             1.014    46.688
n6930.out[0] (.names)                                            0.261    46.949
n6984.in[0] (.names)                                             1.014    47.963
n6984.out[0] (.names)                                            0.261    48.224
n6988.in[0] (.names)                                             1.014    49.238
n6988.out[0] (.names)                                            0.261    49.499
n4291.in[0] (.names)                                             1.014    50.513
n4291.out[0] (.names)                                            0.261    50.774
n6559.in[0] (.names)                                             1.014    51.787
n6559.out[0] (.names)                                            0.261    52.048
n6560.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6560.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 47
Startpoint: n4091.Q[0] (.latch clocked by pclk)
Endpoint  : n6566.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4091.clk[0] (.latch)                                            1.014     1.014
n4091.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8973.in[0] (.names)                                             1.014     2.070
n8973.out[0] (.names)                                            0.261     2.331
n8796.in[0] (.names)                                             1.014     3.344
n8796.out[0] (.names)                                            0.261     3.605
n8797.in[1] (.names)                                             1.014     4.619
n8797.out[0] (.names)                                            0.261     4.880
n8799.in[0] (.names)                                             1.014     5.894
n8799.out[0] (.names)                                            0.261     6.155
n8803.in[1] (.names)                                             1.014     7.169
n8803.out[0] (.names)                                            0.261     7.430
n8804.in[0] (.names)                                             1.014     8.444
n8804.out[0] (.names)                                            0.261     8.705
n7937.in[0] (.names)                                             1.014     9.719
n7937.out[0] (.names)                                            0.261     9.980
n8808.in[1] (.names)                                             1.014    10.993
n8808.out[0] (.names)                                            0.261    11.254
n8809.in[0] (.names)                                             1.014    12.268
n8809.out[0] (.names)                                            0.261    12.529
n8878.in[1] (.names)                                             1.014    13.543
n8878.out[0] (.names)                                            0.261    13.804
n8896.in[0] (.names)                                             1.014    14.818
n8896.out[0] (.names)                                            0.261    15.079
n8810.in[2] (.names)                                             1.014    16.093
n8810.out[0] (.names)                                            0.261    16.354
n8966.in[1] (.names)                                             1.014    17.367
n8966.out[0] (.names)                                            0.261    17.628
n8963.in[0] (.names)                                             1.014    18.642
n8963.out[0] (.names)                                            0.261    18.903
n8951.in[0] (.names)                                             1.014    19.917
n8951.out[0] (.names)                                            0.261    20.178
n8952.in[2] (.names)                                             1.014    21.192
n8952.out[0] (.names)                                            0.261    21.453
n8953.in[1] (.names)                                             1.014    22.467
n8953.out[0] (.names)                                            0.261    22.728
n8961.in[2] (.names)                                             1.014    23.742
n8961.out[0] (.names)                                            0.261    24.003
n8924.in[0] (.names)                                             1.014    25.016
n8924.out[0] (.names)                                            0.261    25.277
n8861.in[2] (.names)                                             1.014    26.291
n8861.out[0] (.names)                                            0.261    26.552
n8955.in[1] (.names)                                             1.014    27.566
n8955.out[0] (.names)                                            0.261    27.827
n8875.in[1] (.names)                                             1.014    28.841
n8875.out[0] (.names)                                            0.261    29.102
n8956.in[0] (.names)                                             1.014    30.116
n8956.out[0] (.names)                                            0.261    30.377
n3026.in[0] (.names)                                             1.014    31.390
n3026.out[0] (.names)                                            0.261    31.651
n8944.in[1] (.names)                                             1.014    32.665
n8944.out[0] (.names)                                            0.261    32.926
n8909.in[1] (.names)                                             1.014    33.940
n8909.out[0] (.names)                                            0.261    34.201
n3200.in[0] (.names)                                             1.014    35.215
n3200.out[0] (.names)                                            0.261    35.476
n8910.in[2] (.names)                                             1.014    36.490
n8910.out[0] (.names)                                            0.261    36.751
n8926.in[1] (.names)                                             1.014    37.765
n8926.out[0] (.names)                                            0.261    38.026
n9136.in[1] (.names)                                             1.014    39.039
n9136.out[0] (.names)                                            0.261    39.300
n9141.in[1] (.names)                                             1.014    40.314
n9141.out[0] (.names)                                            0.261    40.575
n9345.in[1] (.names)                                             1.014    41.589
n9345.out[0] (.names)                                            0.261    41.850
n9308.in[1] (.names)                                             1.014    42.864
n9308.out[0] (.names)                                            0.261    43.125
n6572.in[1] (.names)                                             1.014    44.139
n6572.out[0] (.names)                                            0.261    44.400
n9237.in[0] (.names)                                             1.014    45.413
n9237.out[0] (.names)                                            0.261    45.674
n5855.in[1] (.names)                                             1.014    46.688
n5855.out[0] (.names)                                            0.261    46.949
n9261.in[1] (.names)                                             1.014    47.963
n9261.out[0] (.names)                                            0.261    48.224
n9262.in[1] (.names)                                             1.014    49.238
n9262.out[0] (.names)                                            0.261    49.499
n6612.in[0] (.names)                                             1.014    50.513
n6612.out[0] (.names)                                            0.261    50.774
n6565.in[1] (.names)                                             1.014    51.787
n6565.out[0] (.names)                                            0.261    52.048
n6566.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6566.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 48
Startpoint: n4091.Q[0] (.latch clocked by pclk)
Endpoint  : n9279.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4091.clk[0] (.latch)                                            1.014     1.014
n4091.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8973.in[0] (.names)                                             1.014     2.070
n8973.out[0] (.names)                                            0.261     2.331
n8796.in[0] (.names)                                             1.014     3.344
n8796.out[0] (.names)                                            0.261     3.605
n8797.in[1] (.names)                                             1.014     4.619
n8797.out[0] (.names)                                            0.261     4.880
n8799.in[0] (.names)                                             1.014     5.894
n8799.out[0] (.names)                                            0.261     6.155
n8803.in[1] (.names)                                             1.014     7.169
n8803.out[0] (.names)                                            0.261     7.430
n8804.in[0] (.names)                                             1.014     8.444
n8804.out[0] (.names)                                            0.261     8.705
n7937.in[0] (.names)                                             1.014     9.719
n7937.out[0] (.names)                                            0.261     9.980
n8808.in[1] (.names)                                             1.014    10.993
n8808.out[0] (.names)                                            0.261    11.254
n8809.in[0] (.names)                                             1.014    12.268
n8809.out[0] (.names)                                            0.261    12.529
n8878.in[1] (.names)                                             1.014    13.543
n8878.out[0] (.names)                                            0.261    13.804
n8896.in[0] (.names)                                             1.014    14.818
n8896.out[0] (.names)                                            0.261    15.079
n8810.in[2] (.names)                                             1.014    16.093
n8810.out[0] (.names)                                            0.261    16.354
n8966.in[1] (.names)                                             1.014    17.367
n8966.out[0] (.names)                                            0.261    17.628
n8963.in[0] (.names)                                             1.014    18.642
n8963.out[0] (.names)                                            0.261    18.903
n8951.in[0] (.names)                                             1.014    19.917
n8951.out[0] (.names)                                            0.261    20.178
n8952.in[2] (.names)                                             1.014    21.192
n8952.out[0] (.names)                                            0.261    21.453
n8953.in[1] (.names)                                             1.014    22.467
n8953.out[0] (.names)                                            0.261    22.728
n8961.in[2] (.names)                                             1.014    23.742
n8961.out[0] (.names)                                            0.261    24.003
n8924.in[0] (.names)                                             1.014    25.016
n8924.out[0] (.names)                                            0.261    25.277
n8861.in[2] (.names)                                             1.014    26.291
n8861.out[0] (.names)                                            0.261    26.552
n8955.in[1] (.names)                                             1.014    27.566
n8955.out[0] (.names)                                            0.261    27.827
n8875.in[1] (.names)                                             1.014    28.841
n8875.out[0] (.names)                                            0.261    29.102
n8956.in[0] (.names)                                             1.014    30.116
n8956.out[0] (.names)                                            0.261    30.377
n3026.in[0] (.names)                                             1.014    31.390
n3026.out[0] (.names)                                            0.261    31.651
n8944.in[1] (.names)                                             1.014    32.665
n8944.out[0] (.names)                                            0.261    32.926
n8909.in[1] (.names)                                             1.014    33.940
n8909.out[0] (.names)                                            0.261    34.201
n3200.in[0] (.names)                                             1.014    35.215
n3200.out[0] (.names)                                            0.261    35.476
n8910.in[2] (.names)                                             1.014    36.490
n8910.out[0] (.names)                                            0.261    36.751
n8926.in[1] (.names)                                             1.014    37.765
n8926.out[0] (.names)                                            0.261    38.026
n9136.in[1] (.names)                                             1.014    39.039
n9136.out[0] (.names)                                            0.261    39.300
n9141.in[1] (.names)                                             1.014    40.314
n9141.out[0] (.names)                                            0.261    40.575
n9345.in[1] (.names)                                             1.014    41.589
n9345.out[0] (.names)                                            0.261    41.850
n9308.in[1] (.names)                                             1.014    42.864
n9308.out[0] (.names)                                            0.261    43.125
n6572.in[1] (.names)                                             1.014    44.139
n6572.out[0] (.names)                                            0.261    44.400
n9237.in[0] (.names)                                             1.014    45.413
n9237.out[0] (.names)                                            0.261    45.674
n5855.in[1] (.names)                                             1.014    46.688
n5855.out[0] (.names)                                            0.261    46.949
n9261.in[1] (.names)                                             1.014    47.963
n9261.out[0] (.names)                                            0.261    48.224
n9265.in[0] (.names)                                             1.014    49.238
n9265.out[0] (.names)                                            0.261    49.499
n9326.in[0] (.names)                                             1.014    50.513
n9326.out[0] (.names)                                            0.261    50.774
n9329.in[0] (.names)                                             1.014    51.787
n9329.out[0] (.names)                                            0.261    52.048
n9279.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9279.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 49
Startpoint: n7296.Q[0] (.latch clocked by pclk)
Endpoint  : n6579.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7296.clk[0] (.latch)                                            1.014     1.014
n7296.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7297.in[0] (.names)                                             1.014     2.070
n7297.out[0] (.names)                                            0.261     2.331
n7582.in[0] (.names)                                             1.014     3.344
n7582.out[0] (.names)                                            0.261     3.605
n7583.in[1] (.names)                                             1.014     4.619
n7583.out[0] (.names)                                            0.261     4.880
n7584.in[1] (.names)                                             1.014     5.894
n7584.out[0] (.names)                                            0.261     6.155
n7586.in[0] (.names)                                             1.014     7.169
n7586.out[0] (.names)                                            0.261     7.430
n7565.in[0] (.names)                                             1.014     8.444
n7565.out[0] (.names)                                            0.261     8.705
n7589.in[0] (.names)                                             1.014     9.719
n7589.out[0] (.names)                                            0.261     9.980
n7524.in[1] (.names)                                             1.014    10.993
n7524.out[0] (.names)                                            0.261    11.254
n7525.in[2] (.names)                                             1.014    12.268
n7525.out[0] (.names)                                            0.261    12.529
n7530.in[0] (.names)                                             1.014    13.543
n7530.out[0] (.names)                                            0.261    13.804
n7390.in[0] (.names)                                             1.014    14.818
n7390.out[0] (.names)                                            0.261    15.079
n7532.in[0] (.names)                                             1.014    16.093
n7532.out[0] (.names)                                            0.261    16.354
n7538.in[1] (.names)                                             1.014    17.367
n7538.out[0] (.names)                                            0.261    17.628
n7539.in[0] (.names)                                             1.014    18.642
n7539.out[0] (.names)                                            0.261    18.903
n7541.in[1] (.names)                                             1.014    19.917
n7541.out[0] (.names)                                            0.261    20.178
n7500.in[3] (.names)                                             1.014    21.192
n7500.out[0] (.names)                                            0.261    21.453
n7546.in[0] (.names)                                             1.014    22.467
n7546.out[0] (.names)                                            0.261    22.728
n7547.in[0] (.names)                                             1.014    23.742
n7547.out[0] (.names)                                            0.261    24.003
n7510.in[0] (.names)                                             1.014    25.016
n7510.out[0] (.names)                                            0.261    25.277
n7508.in[0] (.names)                                             1.014    26.291
n7508.out[0] (.names)                                            0.261    26.552
n7512.in[0] (.names)                                             1.014    27.566
n7512.out[0] (.names)                                            0.261    27.827
n7490.in[0] (.names)                                             1.014    28.841
n7490.out[0] (.names)                                            0.261    29.102
n7527.in[1] (.names)                                             1.014    30.116
n7527.out[0] (.names)                                            0.261    30.377
n7529.in[1] (.names)                                             1.014    31.390
n7529.out[0] (.names)                                            0.261    31.651
n7534.in[0] (.names)                                             1.014    32.665
n7534.out[0] (.names)                                            0.261    32.926
n6555.in[0] (.names)                                             1.014    33.940
n6555.out[0] (.names)                                            0.261    34.201
n7913.in[2] (.names)                                             1.014    35.215
n7913.out[0] (.names)                                            0.261    35.476
n8303.in[1] (.names)                                             1.014    36.490
n8303.out[0] (.names)                                            0.261    36.751
n8229.in[0] (.names)                                             1.014    37.765
n8229.out[0] (.names)                                            0.261    38.026
n8198.in[1] (.names)                                             1.014    39.039
n8198.out[0] (.names)                                            0.261    39.300
n8232.in[0] (.names)                                             1.014    40.314
n8232.out[0] (.names)                                            0.261    40.575
n8233.in[0] (.names)                                             1.014    41.589
n8233.out[0] (.names)                                            0.261    41.850
n8248.in[0] (.names)                                             1.014    42.864
n8248.out[0] (.names)                                            0.261    43.125
n8251.in[2] (.names)                                             1.014    44.139
n8251.out[0] (.names)                                            0.261    44.400
n8221.in[1] (.names)                                             1.014    45.413
n8221.out[0] (.names)                                            0.261    45.674
n8223.in[1] (.names)                                             1.014    46.688
n8223.out[0] (.names)                                            0.261    46.949
n8510.in[1] (.names)                                             1.014    47.963
n8510.out[0] (.names)                                            0.261    48.224
n8511.in[0] (.names)                                             1.014    49.238
n8511.out[0] (.names)                                            0.261    49.499
n8516.in[0] (.names)                                             1.014    50.513
n8516.out[0] (.names)                                            0.261    50.774
n6578.in[1] (.names)                                             1.014    51.787
n6578.out[0] (.names)                                            0.261    52.048
n6579.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6579.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 50
Startpoint: n7604.Q[0] (.latch clocked by pclk)
Endpoint  : n7941.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7604.clk[0] (.latch)                                            1.014     1.014
n7604.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7552.in[2] (.names)                                             1.014     2.070
n7552.out[0] (.names)                                            0.261     2.331
n7356.in[0] (.names)                                             1.014     3.344
n7356.out[0] (.names)                                            0.261     3.605
n7721.in[1] (.names)                                             1.014     4.619
n7721.out[0] (.names)                                            0.261     4.880
n7722.in[0] (.names)                                             1.014     5.894
n7722.out[0] (.names)                                            0.261     6.155
n7725.in[2] (.names)                                             1.014     7.169
n7725.out[0] (.names)                                            0.261     7.430
n7672.in[0] (.names)                                             1.014     8.444
n7672.out[0] (.names)                                            0.261     8.705
n7667.in[0] (.names)                                             1.014     9.719
n7667.out[0] (.names)                                            0.261     9.980
n7668.in[0] (.names)                                             1.014    10.993
n7668.out[0] (.names)                                            0.261    11.254
n7671.in[0] (.names)                                             1.014    12.268
n7671.out[0] (.names)                                            0.261    12.529
n7019.in[0] (.names)                                             1.014    13.543
n7019.out[0] (.names)                                            0.261    13.804
n3808.in[0] (.names)                                             1.014    14.818
n3808.out[0] (.names)                                            0.261    15.079
n7014.in[0] (.names)                                             1.014    16.093
n7014.out[0] (.names)                                            0.261    16.354
n7015.in[0] (.names)                                             1.014    17.367
n7015.out[0] (.names)                                            0.261    17.628
n7023.in[1] (.names)                                             1.014    18.642
n7023.out[0] (.names)                                            0.261    18.903
n7031.in[1] (.names)                                             1.014    19.917
n7031.out[0] (.names)                                            0.261    20.178
n7032.in[0] (.names)                                             1.014    21.192
n7032.out[0] (.names)                                            0.261    21.453
n6959.in[0] (.names)                                             1.014    22.467
n6959.out[0] (.names)                                            0.261    22.728
n6960.in[2] (.names)                                             1.014    23.742
n6960.out[0] (.names)                                            0.261    24.003
n6886.in[2] (.names)                                             1.014    25.016
n6886.out[0] (.names)                                            0.261    25.277
n6887.in[1] (.names)                                             1.014    26.291
n6887.out[0] (.names)                                            0.261    26.552
n6892.in[0] (.names)                                             1.014    27.566
n6892.out[0] (.names)                                            0.261    27.827
n6893.in[0] (.names)                                             1.014    28.841
n6893.out[0] (.names)                                            0.261    29.102
n6915.in[1] (.names)                                             1.014    30.116
n6915.out[0] (.names)                                            0.261    30.377
n6919.in[0] (.names)                                             1.014    31.390
n6919.out[0] (.names)                                            0.261    31.651
n6925.in[0] (.names)                                             1.014    32.665
n6925.out[0] (.names)                                            0.261    32.926
n6928.in[2] (.names)                                             1.014    33.940
n6928.out[0] (.names)                                            0.261    34.201
n6875.in[0] (.names)                                             1.014    35.215
n6875.out[0] (.names)                                            0.261    35.476
n6931.in[0] (.names)                                             1.014    36.490
n6931.out[0] (.names)                                            0.261    36.751
n6932.in[0] (.names)                                             1.014    37.765
n6932.out[0] (.names)                                            0.261    38.026
n6938.in[1] (.names)                                             1.014    39.039
n6938.out[0] (.names)                                            0.261    39.300
n6939.in[1] (.names)                                             1.014    40.314
n6939.out[0] (.names)                                            0.261    40.575
n6947.in[0] (.names)                                             1.014    41.589
n6947.out[0] (.names)                                            0.261    41.850
n6948.in[0] (.names)                                             1.014    42.864
n6948.out[0] (.names)                                            0.261    43.125
n3348.in[0] (.names)                                             1.014    44.139
n3348.out[0] (.names)                                            0.261    44.400
n7824.in[0] (.names)                                             1.014    45.413
n7824.out[0] (.names)                                            0.261    45.674
n4213.in[1] (.names)                                             1.014    46.688
n4213.out[0] (.names)                                            0.261    46.949
n6722.in[0] (.names)                                             1.014    47.963
n6722.out[0] (.names)                                            0.261    48.224
n7826.in[0] (.names)                                             1.014    49.238
n7826.out[0] (.names)                                            0.261    49.499
n6684.in[0] (.names)                                             1.014    50.513
n6684.out[0] (.names)                                            0.261    50.774
n7882.in[0] (.names)                                             1.014    51.787
n7882.out[0] (.names)                                            0.261    52.048
n7941.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7941.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 51
Startpoint: n3215.Q[0] (.latch clocked by pclk)
Endpoint  : n3222.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3215.clk[0] (.latch)                                            1.014     1.014
n3215.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11931.in[0] (.names)                                            1.014     2.070
n11931.out[0] (.names)                                           0.261     2.331
n11937.in[0] (.names)                                            1.014     3.344
n11937.out[0] (.names)                                           0.261     3.605
n12171.in[0] (.names)                                            1.014     4.619
n12171.out[0] (.names)                                           0.261     4.880
n12172.in[0] (.names)                                            1.014     5.894
n12172.out[0] (.names)                                           0.261     6.155
n11889.in[2] (.names)                                            1.014     7.169
n11889.out[0] (.names)                                           0.261     7.430
n11862.in[1] (.names)                                            1.014     8.444
n11862.out[0] (.names)                                           0.261     8.705
n11863.in[3] (.names)                                            1.014     9.719
n11863.out[0] (.names)                                           0.261     9.980
n11898.in[1] (.names)                                            1.014    10.993
n11898.out[0] (.names)                                           0.261    11.254
n11899.in[1] (.names)                                            1.014    12.268
n11899.out[0] (.names)                                           0.261    12.529
n11672.in[0] (.names)                                            1.014    13.543
n11672.out[0] (.names)                                           0.261    13.804
n11778.in[0] (.names)                                            1.014    14.818
n11778.out[0] (.names)                                           0.261    15.079
n11779.in[0] (.names)                                            1.014    16.093
n11779.out[0] (.names)                                           0.261    16.354
n11794.in[3] (.names)                                            1.014    17.367
n11794.out[0] (.names)                                           0.261    17.628
n11795.in[0] (.names)                                            1.014    18.642
n11795.out[0] (.names)                                           0.261    18.903
n11654.in[1] (.names)                                            1.014    19.917
n11654.out[0] (.names)                                           0.261    20.178
n11683.in[0] (.names)                                            1.014    21.192
n11683.out[0] (.names)                                           0.261    21.453
n11684.in[2] (.names)                                            1.014    22.467
n11684.out[0] (.names)                                           0.261    22.728
n11727.in[1] (.names)                                            1.014    23.742
n11727.out[0] (.names)                                           0.261    24.003
n11826.in[1] (.names)                                            1.014    25.016
n11826.out[0] (.names)                                           0.261    25.277
n11797.in[0] (.names)                                            1.014    26.291
n11797.out[0] (.names)                                           0.261    26.552
n11848.in[0] (.names)                                            1.014    27.566
n11848.out[0] (.names)                                           0.261    27.827
n13075.in[1] (.names)                                            1.014    28.841
n13075.out[0] (.names)                                           0.261    29.102
n13090.in[2] (.names)                                            1.014    30.116
n13090.out[0] (.names)                                           0.261    30.377
n13092.in[0] (.names)                                            1.014    31.390
n13092.out[0] (.names)                                           0.261    31.651
n12375.in[0] (.names)                                            1.014    32.665
n12375.out[0] (.names)                                           0.261    32.926
n13078.in[0] (.names)                                            1.014    33.940
n13078.out[0] (.names)                                           0.261    34.201
n11305.in[1] (.names)                                            1.014    35.215
n11305.out[0] (.names)                                           0.261    35.476
n13079.in[1] (.names)                                            1.014    36.490
n13079.out[0] (.names)                                           0.261    36.751
n13080.in[0] (.names)                                            1.014    37.765
n13080.out[0] (.names)                                           0.261    38.026
n13081.in[0] (.names)                                            1.014    39.039
n13081.out[0] (.names)                                           0.261    39.300
n13086.in[0] (.names)                                            1.014    40.314
n13086.out[0] (.names)                                           0.261    40.575
n13087.in[0] (.names)                                            1.014    41.589
n13087.out[0] (.names)                                           0.261    41.850
n13099.in[0] (.names)                                            1.014    42.864
n13099.out[0] (.names)                                           0.261    43.125
n13096.in[2] (.names)                                            1.014    44.139
n13096.out[0] (.names)                                           0.261    44.400
n13042.in[1] (.names)                                            1.014    45.413
n13042.out[0] (.names)                                           0.261    45.674
n13043.in[1] (.names)                                            1.014    46.688
n13043.out[0] (.names)                                           0.261    46.949
n3705.in[1] (.names)                                             1.014    47.963
n3705.out[0] (.names)                                            0.261    48.224
n13051.in[1] (.names)                                            1.014    49.238
n13051.out[0] (.names)                                           0.261    49.499
n3309.in[2] (.names)                                             1.014    50.513
n3309.out[0] (.names)                                            0.261    50.774
n11245.in[0] (.names)                                            1.014    51.787
n11245.out[0] (.names)                                           0.261    52.048
n3222.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3222.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 52
Startpoint: n3215.Q[0] (.latch clocked by pclk)
Endpoint  : n13107.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3215.clk[0] (.latch)                                            1.014     1.014
n3215.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11931.in[0] (.names)                                            1.014     2.070
n11931.out[0] (.names)                                           0.261     2.331
n11937.in[0] (.names)                                            1.014     3.344
n11937.out[0] (.names)                                           0.261     3.605
n12171.in[0] (.names)                                            1.014     4.619
n12171.out[0] (.names)                                           0.261     4.880
n12172.in[0] (.names)                                            1.014     5.894
n12172.out[0] (.names)                                           0.261     6.155
n11889.in[2] (.names)                                            1.014     7.169
n11889.out[0] (.names)                                           0.261     7.430
n11862.in[1] (.names)                                            1.014     8.444
n11862.out[0] (.names)                                           0.261     8.705
n11863.in[3] (.names)                                            1.014     9.719
n11863.out[0] (.names)                                           0.261     9.980
n11898.in[1] (.names)                                            1.014    10.993
n11898.out[0] (.names)                                           0.261    11.254
n11899.in[1] (.names)                                            1.014    12.268
n11899.out[0] (.names)                                           0.261    12.529
n11672.in[0] (.names)                                            1.014    13.543
n11672.out[0] (.names)                                           0.261    13.804
n11778.in[0] (.names)                                            1.014    14.818
n11778.out[0] (.names)                                           0.261    15.079
n11779.in[0] (.names)                                            1.014    16.093
n11779.out[0] (.names)                                           0.261    16.354
n11794.in[3] (.names)                                            1.014    17.367
n11794.out[0] (.names)                                           0.261    17.628
n11795.in[0] (.names)                                            1.014    18.642
n11795.out[0] (.names)                                           0.261    18.903
n11654.in[1] (.names)                                            1.014    19.917
n11654.out[0] (.names)                                           0.261    20.178
n11683.in[0] (.names)                                            1.014    21.192
n11683.out[0] (.names)                                           0.261    21.453
n11684.in[2] (.names)                                            1.014    22.467
n11684.out[0] (.names)                                           0.261    22.728
n11727.in[1] (.names)                                            1.014    23.742
n11727.out[0] (.names)                                           0.261    24.003
n11826.in[1] (.names)                                            1.014    25.016
n11826.out[0] (.names)                                           0.261    25.277
n11797.in[0] (.names)                                            1.014    26.291
n11797.out[0] (.names)                                           0.261    26.552
n11848.in[0] (.names)                                            1.014    27.566
n11848.out[0] (.names)                                           0.261    27.827
n13075.in[1] (.names)                                            1.014    28.841
n13075.out[0] (.names)                                           0.261    29.102
n13090.in[2] (.names)                                            1.014    30.116
n13090.out[0] (.names)                                           0.261    30.377
n13092.in[0] (.names)                                            1.014    31.390
n13092.out[0] (.names)                                           0.261    31.651
n12375.in[0] (.names)                                            1.014    32.665
n12375.out[0] (.names)                                           0.261    32.926
n13078.in[0] (.names)                                            1.014    33.940
n13078.out[0] (.names)                                           0.261    34.201
n11305.in[1] (.names)                                            1.014    35.215
n11305.out[0] (.names)                                           0.261    35.476
n13079.in[1] (.names)                                            1.014    36.490
n13079.out[0] (.names)                                           0.261    36.751
n13080.in[0] (.names)                                            1.014    37.765
n13080.out[0] (.names)                                           0.261    38.026
n13081.in[0] (.names)                                            1.014    39.039
n13081.out[0] (.names)                                           0.261    39.300
n13086.in[0] (.names)                                            1.014    40.314
n13086.out[0] (.names)                                           0.261    40.575
n13087.in[0] (.names)                                            1.014    41.589
n13087.out[0] (.names)                                           0.261    41.850
n13099.in[0] (.names)                                            1.014    42.864
n13099.out[0] (.names)                                           0.261    43.125
n13096.in[2] (.names)                                            1.014    44.139
n13096.out[0] (.names)                                           0.261    44.400
n13042.in[1] (.names)                                            1.014    45.413
n13042.out[0] (.names)                                           0.261    45.674
n13043.in[1] (.names)                                            1.014    46.688
n13043.out[0] (.names)                                           0.261    46.949
n3705.in[1] (.names)                                             1.014    47.963
n3705.out[0] (.names)                                            0.261    48.224
n13051.in[1] (.names)                                            1.014    49.238
n13051.out[0] (.names)                                           0.261    49.499
n3309.in[2] (.names)                                             1.014    50.513
n3309.out[0] (.names)                                            0.261    50.774
n11245.in[0] (.names)                                            1.014    51.787
n11245.out[0] (.names)                                           0.261    52.048
n13107.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13107.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 53
Startpoint: n11277.Q[0] (.latch clocked by pclk)
Endpoint  : n3568.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11277.clk[0] (.latch)                                           1.014     1.014
n11277.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n3663.in[1] (.names)                                             1.014     2.070
n3663.out[0] (.names)                                            0.261     2.331
n12770.in[0] (.names)                                            1.014     3.344
n12770.out[0] (.names)                                           0.261     3.605
n12832.in[1] (.names)                                            1.014     4.619
n12832.out[0] (.names)                                           0.261     4.880
n12836.in[1] (.names)                                            1.014     5.894
n12836.out[0] (.names)                                           0.261     6.155
n12851.in[0] (.names)                                            1.014     7.169
n12851.out[0] (.names)                                           0.261     7.430
n12853.in[0] (.names)                                            1.014     8.444
n12853.out[0] (.names)                                           0.261     8.705
n12855.in[1] (.names)                                            1.014     9.719
n12855.out[0] (.names)                                           0.261     9.980
n12863.in[3] (.names)                                            1.014    10.993
n12863.out[0] (.names)                                           0.261    11.254
n12864.in[0] (.names)                                            1.014    12.268
n12864.out[0] (.names)                                           0.261    12.529
n12865.in[1] (.names)                                            1.014    13.543
n12865.out[0] (.names)                                           0.261    13.804
n12826.in[2] (.names)                                            1.014    14.818
n12826.out[0] (.names)                                           0.261    15.079
n12829.in[0] (.names)                                            1.014    16.093
n12829.out[0] (.names)                                           0.261    16.354
n12847.in[0] (.names)                                            1.014    17.367
n12847.out[0] (.names)                                           0.261    17.628
n3317.in[0] (.names)                                             1.014    18.642
n3317.out[0] (.names)                                            0.261    18.903
n12868.in[2] (.names)                                            1.014    19.917
n12868.out[0] (.names)                                           0.261    20.178
n12869.in[0] (.names)                                            1.014    21.192
n12869.out[0] (.names)                                           0.261    21.453
n12398.in[0] (.names)                                            1.014    22.467
n12398.out[0] (.names)                                           0.261    22.728
n12359.in[3] (.names)                                            1.014    23.742
n12359.out[0] (.names)                                           0.261    24.003
n3681.in[0] (.names)                                             1.014    25.016
n3681.out[0] (.names)                                            0.261    25.277
n12332.in[1] (.names)                                            1.014    26.291
n12332.out[0] (.names)                                           0.261    26.552
n12333.in[0] (.names)                                            1.014    27.566
n12333.out[0] (.names)                                           0.261    27.827
n12334.in[0] (.names)                                            1.014    28.841
n12334.out[0] (.names)                                           0.261    29.102
n12365.in[0] (.names)                                            1.014    30.116
n12365.out[0] (.names)                                           0.261    30.377
n9387.in[0] (.names)                                             1.014    31.390
n9387.out[0] (.names)                                            0.261    31.651
n12366.in[0] (.names)                                            1.014    32.665
n12366.out[0] (.names)                                           0.261    32.926
n12367.in[3] (.names)                                            1.014    33.940
n12367.out[0] (.names)                                           0.261    34.201
n12376.in[1] (.names)                                            1.014    35.215
n12376.out[0] (.names)                                           0.261    35.476
n12386.in[0] (.names)                                            1.014    36.490
n12386.out[0] (.names)                                           0.261    36.751
n4108.in[0] (.names)                                             1.014    37.765
n4108.out[0] (.names)                                            0.261    38.026
n11443.in[0] (.names)                                            1.014    39.039
n11443.out[0] (.names)                                           0.261    39.300
n12358.in[2] (.names)                                            1.014    40.314
n12358.out[0] (.names)                                           0.261    40.575
n12355.in[0] (.names)                                            1.014    41.589
n12355.out[0] (.names)                                           0.261    41.850
n12283.in[0] (.names)                                            1.014    42.864
n12283.out[0] (.names)                                           0.261    43.125
n12275.in[0] (.names)                                            1.014    44.139
n12275.out[0] (.names)                                           0.261    44.400
n12276.in[1] (.names)                                            1.014    45.413
n12276.out[0] (.names)                                           0.261    45.674
n11155.in[0] (.names)                                            1.014    46.688
n11155.out[0] (.names)                                           0.261    46.949
n11156.in[0] (.names)                                            1.014    47.963
n11156.out[0] (.names)                                           0.261    48.224
n11157.in[1] (.names)                                            1.014    49.238
n11157.out[0] (.names)                                           0.261    49.499
n11167.in[3] (.names)                                            1.014    50.513
n11167.out[0] (.names)                                           0.261    50.774
n11169.in[3] (.names)                                            1.014    51.787
n11169.out[0] (.names)                                           0.261    52.048
n3568.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3568.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 54
Startpoint: n11277.Q[0] (.latch clocked by pclk)
Endpoint  : n13127.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11277.clk[0] (.latch)                                           1.014     1.014
n11277.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n3663.in[1] (.names)                                             1.014     2.070
n3663.out[0] (.names)                                            0.261     2.331
n12770.in[0] (.names)                                            1.014     3.344
n12770.out[0] (.names)                                           0.261     3.605
n12832.in[1] (.names)                                            1.014     4.619
n12832.out[0] (.names)                                           0.261     4.880
n12836.in[1] (.names)                                            1.014     5.894
n12836.out[0] (.names)                                           0.261     6.155
n12851.in[0] (.names)                                            1.014     7.169
n12851.out[0] (.names)                                           0.261     7.430
n12853.in[0] (.names)                                            1.014     8.444
n12853.out[0] (.names)                                           0.261     8.705
n12855.in[1] (.names)                                            1.014     9.719
n12855.out[0] (.names)                                           0.261     9.980
n12863.in[3] (.names)                                            1.014    10.993
n12863.out[0] (.names)                                           0.261    11.254
n12864.in[0] (.names)                                            1.014    12.268
n12864.out[0] (.names)                                           0.261    12.529
n12865.in[1] (.names)                                            1.014    13.543
n12865.out[0] (.names)                                           0.261    13.804
n12826.in[2] (.names)                                            1.014    14.818
n12826.out[0] (.names)                                           0.261    15.079
n12829.in[0] (.names)                                            1.014    16.093
n12829.out[0] (.names)                                           0.261    16.354
n12847.in[0] (.names)                                            1.014    17.367
n12847.out[0] (.names)                                           0.261    17.628
n3317.in[0] (.names)                                             1.014    18.642
n3317.out[0] (.names)                                            0.261    18.903
n12868.in[2] (.names)                                            1.014    19.917
n12868.out[0] (.names)                                           0.261    20.178
n12869.in[0] (.names)                                            1.014    21.192
n12869.out[0] (.names)                                           0.261    21.453
n12398.in[0] (.names)                                            1.014    22.467
n12398.out[0] (.names)                                           0.261    22.728
n12359.in[3] (.names)                                            1.014    23.742
n12359.out[0] (.names)                                           0.261    24.003
n3681.in[0] (.names)                                             1.014    25.016
n3681.out[0] (.names)                                            0.261    25.277
n12332.in[1] (.names)                                            1.014    26.291
n12332.out[0] (.names)                                           0.261    26.552
n12333.in[0] (.names)                                            1.014    27.566
n12333.out[0] (.names)                                           0.261    27.827
n12334.in[0] (.names)                                            1.014    28.841
n12334.out[0] (.names)                                           0.261    29.102
n12365.in[0] (.names)                                            1.014    30.116
n12365.out[0] (.names)                                           0.261    30.377
n9387.in[0] (.names)                                             1.014    31.390
n9387.out[0] (.names)                                            0.261    31.651
n12366.in[0] (.names)                                            1.014    32.665
n12366.out[0] (.names)                                           0.261    32.926
n12367.in[3] (.names)                                            1.014    33.940
n12367.out[0] (.names)                                           0.261    34.201
n12376.in[1] (.names)                                            1.014    35.215
n12376.out[0] (.names)                                           0.261    35.476
n12386.in[0] (.names)                                            1.014    36.490
n12386.out[0] (.names)                                           0.261    36.751
n4108.in[0] (.names)                                             1.014    37.765
n4108.out[0] (.names)                                            0.261    38.026
n11443.in[0] (.names)                                            1.014    39.039
n11443.out[0] (.names)                                           0.261    39.300
n12358.in[2] (.names)                                            1.014    40.314
n12358.out[0] (.names)                                           0.261    40.575
n12355.in[0] (.names)                                            1.014    41.589
n12355.out[0] (.names)                                           0.261    41.850
n12283.in[0] (.names)                                            1.014    42.864
n12283.out[0] (.names)                                           0.261    43.125
n12275.in[0] (.names)                                            1.014    44.139
n12275.out[0] (.names)                                           0.261    44.400
n12276.in[1] (.names)                                            1.014    45.413
n12276.out[0] (.names)                                           0.261    45.674
n11155.in[0] (.names)                                            1.014    46.688
n11155.out[0] (.names)                                           0.261    46.949
n12447.in[1] (.names)                                            1.014    47.963
n12447.out[0] (.names)                                           0.261    48.224
n12451.in[2] (.names)                                            1.014    49.238
n12451.out[0] (.names)                                           0.261    49.499
n12465.in[1] (.names)                                            1.014    50.513
n12465.out[0] (.names)                                           0.261    50.774
n13126.in[2] (.names)                                            1.014    51.787
n13126.out[0] (.names)                                           0.261    52.048
n13127.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13127.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 55
Startpoint: n10097.Q[0] (.latch clocked by pclk)
Endpoint  : n9643.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10097.clk[0] (.latch)                                           1.014     1.014
n10097.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n3494.in[0] (.names)                                             1.014     2.070
n3494.out[0] (.names)                                            0.261     2.331
n11064.in[0] (.names)                                            1.014     3.344
n11064.out[0] (.names)                                           0.261     3.605
n11065.in[1] (.names)                                            1.014     4.619
n11065.out[0] (.names)                                           0.261     4.880
n11061.in[0] (.names)                                            1.014     5.894
n11061.out[0] (.names)                                           0.261     6.155
n11071.in[0] (.names)                                            1.014     7.169
n11071.out[0] (.names)                                           0.261     7.430
n3811.in[0] (.names)                                             1.014     8.444
n3811.out[0] (.names)                                            0.261     8.705
n3132.in[1] (.names)                                             1.014     9.719
n3132.out[0] (.names)                                            0.261     9.980
n9941.in[1] (.names)                                             1.014    10.993
n9941.out[0] (.names)                                            0.261    11.254
n2784.in[0] (.names)                                             1.014    12.268
n2784.out[0] (.names)                                            0.261    12.529
n9561.in[1] (.names)                                             1.014    13.543
n9561.out[0] (.names)                                            0.261    13.804
n9567.in[1] (.names)                                             1.014    14.818
n9567.out[0] (.names)                                            0.261    15.079
n9568.in[0] (.names)                                             1.014    16.093
n9568.out[0] (.names)                                            0.261    16.354
n9558.in[1] (.names)                                             1.014    17.367
n9558.out[0] (.names)                                            0.261    17.628
n9574.in[1] (.names)                                             1.014    18.642
n9574.out[0] (.names)                                            0.261    18.903
n9836.in[0] (.names)                                             1.014    19.917
n9836.out[0] (.names)                                            0.261    20.178
n9837.in[0] (.names)                                             1.014    21.192
n9837.out[0] (.names)                                            0.261    21.453
n9838.in[0] (.names)                                             1.014    22.467
n9838.out[0] (.names)                                            0.261    22.728
n9839.in[1] (.names)                                             1.014    23.742
n9839.out[0] (.names)                                            0.261    24.003
n9815.in[0] (.names)                                             1.014    25.016
n9815.out[0] (.names)                                            0.261    25.277
n2788.in[0] (.names)                                             1.014    26.291
n2788.out[0] (.names)                                            0.261    26.552
n9840.in[0] (.names)                                             1.014    27.566
n9840.out[0] (.names)                                            0.261    27.827
n9851.in[3] (.names)                                             1.014    28.841
n9851.out[0] (.names)                                            0.261    29.102
n9863.in[1] (.names)                                             1.014    30.116
n9863.out[0] (.names)                                            0.261    30.377
n9843.in[0] (.names)                                             1.014    31.390
n9843.out[0] (.names)                                            0.261    31.651
n9849.in[0] (.names)                                             1.014    32.665
n9849.out[0] (.names)                                            0.261    32.926
n4024.in[1] (.names)                                             1.014    33.940
n4024.out[0] (.names)                                            0.261    34.201
n9853.in[2] (.names)                                             1.014    35.215
n9853.out[0] (.names)                                            0.261    35.476
n9854.in[0] (.names)                                             1.014    36.490
n9854.out[0] (.names)                                            0.261    36.751
n9856.in[2] (.names)                                             1.014    37.765
n9856.out[0] (.names)                                            0.261    38.026
n9683.in[1] (.names)                                             1.014    39.039
n9683.out[0] (.names)                                            0.261    39.300
n9858.in[0] (.names)                                             1.014    40.314
n9858.out[0] (.names)                                            0.261    40.575
n9842.in[2] (.names)                                             1.014    41.589
n9842.out[0] (.names)                                            0.261    41.850
n9844.in[1] (.names)                                             1.014    42.864
n9844.out[0] (.names)                                            0.261    43.125
n4125.in[1] (.names)                                             1.014    44.139
n4125.out[0] (.names)                                            0.261    44.400
n9848.in[0] (.names)                                             1.014    45.413
n9848.out[0] (.names)                                            0.261    45.674
n9879.in[2] (.names)                                             1.014    46.688
n9879.out[0] (.names)                                            0.261    46.949
n9882.in[0] (.names)                                             1.014    47.963
n9882.out[0] (.names)                                            0.261    48.224
n9883.in[2] (.names)                                             1.014    49.238
n9883.out[0] (.names)                                            0.261    49.499
n9625.in[0] (.names)                                             1.014    50.513
n9625.out[0] (.names)                                            0.261    50.774
n9642.in[0] (.names)                                             1.014    51.787
n9642.out[0] (.names)                                            0.261    52.048
n9643.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9643.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 56
Startpoint: n11277.Q[0] (.latch clocked by pclk)
Endpoint  : n11974.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11277.clk[0] (.latch)                                           1.014     1.014
n11277.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n3663.in[1] (.names)                                             1.014     2.070
n3663.out[0] (.names)                                            0.261     2.331
n12770.in[0] (.names)                                            1.014     3.344
n12770.out[0] (.names)                                           0.261     3.605
n12832.in[1] (.names)                                            1.014     4.619
n12832.out[0] (.names)                                           0.261     4.880
n12836.in[1] (.names)                                            1.014     5.894
n12836.out[0] (.names)                                           0.261     6.155
n12851.in[0] (.names)                                            1.014     7.169
n12851.out[0] (.names)                                           0.261     7.430
n12853.in[0] (.names)                                            1.014     8.444
n12853.out[0] (.names)                                           0.261     8.705
n12855.in[1] (.names)                                            1.014     9.719
n12855.out[0] (.names)                                           0.261     9.980
n12863.in[3] (.names)                                            1.014    10.993
n12863.out[0] (.names)                                           0.261    11.254
n12864.in[0] (.names)                                            1.014    12.268
n12864.out[0] (.names)                                           0.261    12.529
n12865.in[1] (.names)                                            1.014    13.543
n12865.out[0] (.names)                                           0.261    13.804
n12826.in[2] (.names)                                            1.014    14.818
n12826.out[0] (.names)                                           0.261    15.079
n12829.in[0] (.names)                                            1.014    16.093
n12829.out[0] (.names)                                           0.261    16.354
n12847.in[0] (.names)                                            1.014    17.367
n12847.out[0] (.names)                                           0.261    17.628
n3317.in[0] (.names)                                             1.014    18.642
n3317.out[0] (.names)                                            0.261    18.903
n12868.in[2] (.names)                                            1.014    19.917
n12868.out[0] (.names)                                           0.261    20.178
n12869.in[0] (.names)                                            1.014    21.192
n12869.out[0] (.names)                                           0.261    21.453
n12398.in[0] (.names)                                            1.014    22.467
n12398.out[0] (.names)                                           0.261    22.728
n12359.in[3] (.names)                                            1.014    23.742
n12359.out[0] (.names)                                           0.261    24.003
n3681.in[0] (.names)                                             1.014    25.016
n3681.out[0] (.names)                                            0.261    25.277
n12332.in[1] (.names)                                            1.014    26.291
n12332.out[0] (.names)                                           0.261    26.552
n12333.in[0] (.names)                                            1.014    27.566
n12333.out[0] (.names)                                           0.261    27.827
n12334.in[0] (.names)                                            1.014    28.841
n12334.out[0] (.names)                                           0.261    29.102
n12365.in[0] (.names)                                            1.014    30.116
n12365.out[0] (.names)                                           0.261    30.377
n12374.in[1] (.names)                                            1.014    31.390
n12374.out[0] (.names)                                           0.261    31.651
n12323.in[0] (.names)                                            1.014    32.665
n12323.out[0] (.names)                                           0.261    32.926
n12324.in[0] (.names)                                            1.014    33.940
n12324.out[0] (.names)                                           0.261    34.201
n12326.in[1] (.names)                                            1.014    35.215
n12326.out[0] (.names)                                           0.261    35.476
n12382.in[1] (.names)                                            1.014    36.490
n12382.out[0] (.names)                                           0.261    36.751
n12155.in[1] (.names)                                            1.014    37.765
n12155.out[0] (.names)                                           0.261    38.026
n8504.in[1] (.names)                                             1.014    39.039
n8504.out[0] (.names)                                            0.261    39.300
n12160.in[0] (.names)                                            1.014    40.314
n12160.out[0] (.names)                                           0.261    40.575
n12164.in[0] (.names)                                            1.014    41.589
n12164.out[0] (.names)                                           0.261    41.850
n12224.in[0] (.names)                                            1.014    42.864
n12224.out[0] (.names)                                           0.261    43.125
n8762.in[2] (.names)                                             1.014    44.139
n8762.out[0] (.names)                                            0.261    44.400
n12226.in[0] (.names)                                            1.014    45.413
n12226.out[0] (.names)                                           0.261    45.674
n3875.in[0] (.names)                                             1.014    46.688
n3875.out[0] (.names)                                            0.261    46.949
n12082.in[0] (.names)                                            1.014    47.963
n12082.out[0] (.names)                                           0.261    48.224
n11993.in[0] (.names)                                            1.014    49.238
n11993.out[0] (.names)                                           0.261    49.499
n11994.in[0] (.names)                                            1.014    50.513
n11994.out[0] (.names)                                           0.261    50.774
n11991.in[2] (.names)                                            1.014    51.787
n11991.out[0] (.names)                                           0.261    52.048
n11974.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11974.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 57
Startpoint: n11277.Q[0] (.latch clocked by pclk)
Endpoint  : n12007.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11277.clk[0] (.latch)                                           1.014     1.014
n11277.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n3663.in[1] (.names)                                             1.014     2.070
n3663.out[0] (.names)                                            0.261     2.331
n12770.in[0] (.names)                                            1.014     3.344
n12770.out[0] (.names)                                           0.261     3.605
n12832.in[1] (.names)                                            1.014     4.619
n12832.out[0] (.names)                                           0.261     4.880
n12836.in[1] (.names)                                            1.014     5.894
n12836.out[0] (.names)                                           0.261     6.155
n12851.in[0] (.names)                                            1.014     7.169
n12851.out[0] (.names)                                           0.261     7.430
n12853.in[0] (.names)                                            1.014     8.444
n12853.out[0] (.names)                                           0.261     8.705
n12855.in[1] (.names)                                            1.014     9.719
n12855.out[0] (.names)                                           0.261     9.980
n12863.in[3] (.names)                                            1.014    10.993
n12863.out[0] (.names)                                           0.261    11.254
n12864.in[0] (.names)                                            1.014    12.268
n12864.out[0] (.names)                                           0.261    12.529
n12865.in[1] (.names)                                            1.014    13.543
n12865.out[0] (.names)                                           0.261    13.804
n12826.in[2] (.names)                                            1.014    14.818
n12826.out[0] (.names)                                           0.261    15.079
n12829.in[0] (.names)                                            1.014    16.093
n12829.out[0] (.names)                                           0.261    16.354
n12847.in[0] (.names)                                            1.014    17.367
n12847.out[0] (.names)                                           0.261    17.628
n3317.in[0] (.names)                                             1.014    18.642
n3317.out[0] (.names)                                            0.261    18.903
n12868.in[2] (.names)                                            1.014    19.917
n12868.out[0] (.names)                                           0.261    20.178
n12869.in[0] (.names)                                            1.014    21.192
n12869.out[0] (.names)                                           0.261    21.453
n12398.in[0] (.names)                                            1.014    22.467
n12398.out[0] (.names)                                           0.261    22.728
n12359.in[3] (.names)                                            1.014    23.742
n12359.out[0] (.names)                                           0.261    24.003
n3681.in[0] (.names)                                             1.014    25.016
n3681.out[0] (.names)                                            0.261    25.277
n12332.in[1] (.names)                                            1.014    26.291
n12332.out[0] (.names)                                           0.261    26.552
n12333.in[0] (.names)                                            1.014    27.566
n12333.out[0] (.names)                                           0.261    27.827
n12334.in[0] (.names)                                            1.014    28.841
n12334.out[0] (.names)                                           0.261    29.102
n12365.in[0] (.names)                                            1.014    30.116
n12365.out[0] (.names)                                           0.261    30.377
n12374.in[1] (.names)                                            1.014    31.390
n12374.out[0] (.names)                                           0.261    31.651
n12323.in[0] (.names)                                            1.014    32.665
n12323.out[0] (.names)                                           0.261    32.926
n12324.in[0] (.names)                                            1.014    33.940
n12324.out[0] (.names)                                           0.261    34.201
n12326.in[1] (.names)                                            1.014    35.215
n12326.out[0] (.names)                                           0.261    35.476
n12382.in[1] (.names)                                            1.014    36.490
n12382.out[0] (.names)                                           0.261    36.751
n12155.in[1] (.names)                                            1.014    37.765
n12155.out[0] (.names)                                           0.261    38.026
n8504.in[1] (.names)                                             1.014    39.039
n8504.out[0] (.names)                                            0.261    39.300
n12160.in[0] (.names)                                            1.014    40.314
n12160.out[0] (.names)                                           0.261    40.575
n12164.in[0] (.names)                                            1.014    41.589
n12164.out[0] (.names)                                           0.261    41.850
n12224.in[0] (.names)                                            1.014    42.864
n12224.out[0] (.names)                                           0.261    43.125
n8762.in[2] (.names)                                             1.014    44.139
n8762.out[0] (.names)                                            0.261    44.400
n12226.in[0] (.names)                                            1.014    45.413
n12226.out[0] (.names)                                           0.261    45.674
n3875.in[0] (.names)                                             1.014    46.688
n3875.out[0] (.names)                                            0.261    46.949
n12082.in[0] (.names)                                            1.014    47.963
n12082.out[0] (.names)                                           0.261    48.224
n11993.in[0] (.names)                                            1.014    49.238
n11993.out[0] (.names)                                           0.261    49.499
n11994.in[0] (.names)                                            1.014    50.513
n11994.out[0] (.names)                                           0.261    50.774
n11991.in[2] (.names)                                            1.014    51.787
n11991.out[0] (.names)                                           0.261    52.048
n12007.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12007.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 58
Startpoint: n11277.Q[0] (.latch clocked by pclk)
Endpoint  : n13459.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11277.clk[0] (.latch)                                           1.014     1.014
n11277.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n3663.in[1] (.names)                                             1.014     2.070
n3663.out[0] (.names)                                            0.261     2.331
n12770.in[0] (.names)                                            1.014     3.344
n12770.out[0] (.names)                                           0.261     3.605
n12832.in[1] (.names)                                            1.014     4.619
n12832.out[0] (.names)                                           0.261     4.880
n12836.in[1] (.names)                                            1.014     5.894
n12836.out[0] (.names)                                           0.261     6.155
n12851.in[0] (.names)                                            1.014     7.169
n12851.out[0] (.names)                                           0.261     7.430
n12853.in[0] (.names)                                            1.014     8.444
n12853.out[0] (.names)                                           0.261     8.705
n12855.in[1] (.names)                                            1.014     9.719
n12855.out[0] (.names)                                           0.261     9.980
n12863.in[3] (.names)                                            1.014    10.993
n12863.out[0] (.names)                                           0.261    11.254
n12864.in[0] (.names)                                            1.014    12.268
n12864.out[0] (.names)                                           0.261    12.529
n12865.in[1] (.names)                                            1.014    13.543
n12865.out[0] (.names)                                           0.261    13.804
n12826.in[2] (.names)                                            1.014    14.818
n12826.out[0] (.names)                                           0.261    15.079
n12829.in[0] (.names)                                            1.014    16.093
n12829.out[0] (.names)                                           0.261    16.354
n12847.in[0] (.names)                                            1.014    17.367
n12847.out[0] (.names)                                           0.261    17.628
n3317.in[0] (.names)                                             1.014    18.642
n3317.out[0] (.names)                                            0.261    18.903
n12868.in[2] (.names)                                            1.014    19.917
n12868.out[0] (.names)                                           0.261    20.178
n12869.in[0] (.names)                                            1.014    21.192
n12869.out[0] (.names)                                           0.261    21.453
n12398.in[0] (.names)                                            1.014    22.467
n12398.out[0] (.names)                                           0.261    22.728
n12359.in[3] (.names)                                            1.014    23.742
n12359.out[0] (.names)                                           0.261    24.003
n3681.in[0] (.names)                                             1.014    25.016
n3681.out[0] (.names)                                            0.261    25.277
n12332.in[1] (.names)                                            1.014    26.291
n12332.out[0] (.names)                                           0.261    26.552
n12333.in[0] (.names)                                            1.014    27.566
n12333.out[0] (.names)                                           0.261    27.827
n12334.in[0] (.names)                                            1.014    28.841
n12334.out[0] (.names)                                           0.261    29.102
n12365.in[0] (.names)                                            1.014    30.116
n12365.out[0] (.names)                                           0.261    30.377
n12374.in[1] (.names)                                            1.014    31.390
n12374.out[0] (.names)                                           0.261    31.651
n12323.in[0] (.names)                                            1.014    32.665
n12323.out[0] (.names)                                           0.261    32.926
n12324.in[0] (.names)                                            1.014    33.940
n12324.out[0] (.names)                                           0.261    34.201
n12326.in[1] (.names)                                            1.014    35.215
n12326.out[0] (.names)                                           0.261    35.476
n12382.in[1] (.names)                                            1.014    36.490
n12382.out[0] (.names)                                           0.261    36.751
n12155.in[1] (.names)                                            1.014    37.765
n12155.out[0] (.names)                                           0.261    38.026
n8504.in[1] (.names)                                             1.014    39.039
n8504.out[0] (.names)                                            0.261    39.300
n12160.in[0] (.names)                                            1.014    40.314
n12160.out[0] (.names)                                           0.261    40.575
n11852.in[0] (.names)                                            1.014    41.589
n11852.out[0] (.names)                                           0.261    41.850
n12143.in[1] (.names)                                            1.014    42.864
n12143.out[0] (.names)                                           0.261    43.125
n12058.in[0] (.names)                                            1.014    44.139
n12058.out[0] (.names)                                           0.261    44.400
n12144.in[0] (.names)                                            1.014    45.413
n12144.out[0] (.names)                                           0.261    45.674
n9471.in[1] (.names)                                             1.014    46.688
n9471.out[0] (.names)                                            0.261    46.949
n3699.in[0] (.names)                                             1.014    47.963
n3699.out[0] (.names)                                            0.261    48.224
n11240.in[0] (.names)                                            1.014    49.238
n11240.out[0] (.names)                                           0.261    49.499
n3985.in[0] (.names)                                             1.014    50.513
n3985.out[0] (.names)                                            0.261    50.774
n13456.in[0] (.names)                                            1.014    51.787
n13456.out[0] (.names)                                           0.261    52.048
n13459.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13459.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 59
Startpoint: n11277.Q[0] (.latch clocked by pclk)
Endpoint  : n2925.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11277.clk[0] (.latch)                                           1.014     1.014
n11277.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n3663.in[1] (.names)                                             1.014     2.070
n3663.out[0] (.names)                                            0.261     2.331
n12770.in[0] (.names)                                            1.014     3.344
n12770.out[0] (.names)                                           0.261     3.605
n12832.in[1] (.names)                                            1.014     4.619
n12832.out[0] (.names)                                           0.261     4.880
n12836.in[1] (.names)                                            1.014     5.894
n12836.out[0] (.names)                                           0.261     6.155
n12851.in[0] (.names)                                            1.014     7.169
n12851.out[0] (.names)                                           0.261     7.430
n12853.in[0] (.names)                                            1.014     8.444
n12853.out[0] (.names)                                           0.261     8.705
n12855.in[1] (.names)                                            1.014     9.719
n12855.out[0] (.names)                                           0.261     9.980
n12863.in[3] (.names)                                            1.014    10.993
n12863.out[0] (.names)                                           0.261    11.254
n12864.in[0] (.names)                                            1.014    12.268
n12864.out[0] (.names)                                           0.261    12.529
n12865.in[1] (.names)                                            1.014    13.543
n12865.out[0] (.names)                                           0.261    13.804
n12826.in[2] (.names)                                            1.014    14.818
n12826.out[0] (.names)                                           0.261    15.079
n12829.in[0] (.names)                                            1.014    16.093
n12829.out[0] (.names)                                           0.261    16.354
n12847.in[0] (.names)                                            1.014    17.367
n12847.out[0] (.names)                                           0.261    17.628
n3317.in[0] (.names)                                             1.014    18.642
n3317.out[0] (.names)                                            0.261    18.903
n12868.in[2] (.names)                                            1.014    19.917
n12868.out[0] (.names)                                           0.261    20.178
n12869.in[0] (.names)                                            1.014    21.192
n12869.out[0] (.names)                                           0.261    21.453
n12398.in[0] (.names)                                            1.014    22.467
n12398.out[0] (.names)                                           0.261    22.728
n12359.in[3] (.names)                                            1.014    23.742
n12359.out[0] (.names)                                           0.261    24.003
n3681.in[0] (.names)                                             1.014    25.016
n3681.out[0] (.names)                                            0.261    25.277
n12332.in[1] (.names)                                            1.014    26.291
n12332.out[0] (.names)                                           0.261    26.552
n12333.in[0] (.names)                                            1.014    27.566
n12333.out[0] (.names)                                           0.261    27.827
n12334.in[0] (.names)                                            1.014    28.841
n12334.out[0] (.names)                                           0.261    29.102
n12365.in[0] (.names)                                            1.014    30.116
n12365.out[0] (.names)                                           0.261    30.377
n12374.in[1] (.names)                                            1.014    31.390
n12374.out[0] (.names)                                           0.261    31.651
n12323.in[0] (.names)                                            1.014    32.665
n12323.out[0] (.names)                                           0.261    32.926
n12324.in[0] (.names)                                            1.014    33.940
n12324.out[0] (.names)                                           0.261    34.201
n12326.in[1] (.names)                                            1.014    35.215
n12326.out[0] (.names)                                           0.261    35.476
n12382.in[1] (.names)                                            1.014    36.490
n12382.out[0] (.names)                                           0.261    36.751
n12155.in[1] (.names)                                            1.014    37.765
n12155.out[0] (.names)                                           0.261    38.026
n3980.in[0] (.names)                                             1.014    39.039
n3980.out[0] (.names)                                            0.261    39.300
n12397.in[0] (.names)                                            1.014    40.314
n12397.out[0] (.names)                                           0.261    40.575
n3432.in[0] (.names)                                             1.014    41.589
n3432.out[0] (.names)                                            0.261    41.850
n11327.in[0] (.names)                                            1.014    42.864
n11327.out[0] (.names)                                           0.261    43.125
n12768.in[0] (.names)                                            1.014    44.139
n12768.out[0] (.names)                                           0.261    44.400
n12900.in[2] (.names)                                            1.014    45.413
n12900.out[0] (.names)                                           0.261    45.674
n12901.in[1] (.names)                                            1.014    46.688
n12901.out[0] (.names)                                           0.261    46.949
n4151.in[1] (.names)                                             1.014    47.963
n4151.out[0] (.names)                                            0.261    48.224
n4191.in[0] (.names)                                             1.014    49.238
n4191.out[0] (.names)                                            0.261    49.499
n11320.in[1] (.names)                                            1.014    50.513
n11320.out[0] (.names)                                           0.261    50.774
n11288.in[0] (.names)                                            1.014    51.787
n11288.out[0] (.names)                                           0.261    52.048
n2925.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2925.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 60
Startpoint: n7604.Q[0] (.latch clocked by pclk)
Endpoint  : n7883.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7604.clk[0] (.latch)                                            1.014     1.014
n7604.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7552.in[2] (.names)                                             1.014     2.070
n7552.out[0] (.names)                                            0.261     2.331
n7356.in[0] (.names)                                             1.014     3.344
n7356.out[0] (.names)                                            0.261     3.605
n7721.in[1] (.names)                                             1.014     4.619
n7721.out[0] (.names)                                            0.261     4.880
n7722.in[0] (.names)                                             1.014     5.894
n7722.out[0] (.names)                                            0.261     6.155
n7725.in[2] (.names)                                             1.014     7.169
n7725.out[0] (.names)                                            0.261     7.430
n7672.in[0] (.names)                                             1.014     8.444
n7672.out[0] (.names)                                            0.261     8.705
n7667.in[0] (.names)                                             1.014     9.719
n7667.out[0] (.names)                                            0.261     9.980
n7668.in[0] (.names)                                             1.014    10.993
n7668.out[0] (.names)                                            0.261    11.254
n7671.in[0] (.names)                                             1.014    12.268
n7671.out[0] (.names)                                            0.261    12.529
n7019.in[0] (.names)                                             1.014    13.543
n7019.out[0] (.names)                                            0.261    13.804
n3808.in[0] (.names)                                             1.014    14.818
n3808.out[0] (.names)                                            0.261    15.079
n7014.in[0] (.names)                                             1.014    16.093
n7014.out[0] (.names)                                            0.261    16.354
n7015.in[0] (.names)                                             1.014    17.367
n7015.out[0] (.names)                                            0.261    17.628
n7023.in[1] (.names)                                             1.014    18.642
n7023.out[0] (.names)                                            0.261    18.903
n7031.in[1] (.names)                                             1.014    19.917
n7031.out[0] (.names)                                            0.261    20.178
n7032.in[0] (.names)                                             1.014    21.192
n7032.out[0] (.names)                                            0.261    21.453
n6959.in[0] (.names)                                             1.014    22.467
n6959.out[0] (.names)                                            0.261    22.728
n6960.in[2] (.names)                                             1.014    23.742
n6960.out[0] (.names)                                            0.261    24.003
n6886.in[2] (.names)                                             1.014    25.016
n6886.out[0] (.names)                                            0.261    25.277
n6887.in[1] (.names)                                             1.014    26.291
n6887.out[0] (.names)                                            0.261    26.552
n6892.in[0] (.names)                                             1.014    27.566
n6892.out[0] (.names)                                            0.261    27.827
n6893.in[0] (.names)                                             1.014    28.841
n6893.out[0] (.names)                                            0.261    29.102
n6915.in[1] (.names)                                             1.014    30.116
n6915.out[0] (.names)                                            0.261    30.377
n6919.in[0] (.names)                                             1.014    31.390
n6919.out[0] (.names)                                            0.261    31.651
n6925.in[0] (.names)                                             1.014    32.665
n6925.out[0] (.names)                                            0.261    32.926
n6928.in[2] (.names)                                             1.014    33.940
n6928.out[0] (.names)                                            0.261    34.201
n6875.in[0] (.names)                                             1.014    35.215
n6875.out[0] (.names)                                            0.261    35.476
n6931.in[0] (.names)                                             1.014    36.490
n6931.out[0] (.names)                                            0.261    36.751
n6932.in[0] (.names)                                             1.014    37.765
n6932.out[0] (.names)                                            0.261    38.026
n6938.in[1] (.names)                                             1.014    39.039
n6938.out[0] (.names)                                            0.261    39.300
n6939.in[1] (.names)                                             1.014    40.314
n6939.out[0] (.names)                                            0.261    40.575
n6947.in[0] (.names)                                             1.014    41.589
n6947.out[0] (.names)                                            0.261    41.850
n6948.in[0] (.names)                                             1.014    42.864
n6948.out[0] (.names)                                            0.261    43.125
n3348.in[0] (.names)                                             1.014    44.139
n3348.out[0] (.names)                                            0.261    44.400
n7824.in[0] (.names)                                             1.014    45.413
n7824.out[0] (.names)                                            0.261    45.674
n4213.in[1] (.names)                                             1.014    46.688
n4213.out[0] (.names)                                            0.261    46.949
n6722.in[0] (.names)                                             1.014    47.963
n6722.out[0] (.names)                                            0.261    48.224
n7826.in[0] (.names)                                             1.014    49.238
n7826.out[0] (.names)                                            0.261    49.499
n6684.in[0] (.names)                                             1.014    50.513
n6684.out[0] (.names)                                            0.261    50.774
n7882.in[0] (.names)                                             1.014    51.787
n7882.out[0] (.names)                                            0.261    52.048
n7883.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7883.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 61
Startpoint: n10097.Q[0] (.latch clocked by pclk)
Endpoint  : n10631.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10097.clk[0] (.latch)                                           1.014     1.014
n10097.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n3494.in[0] (.names)                                             1.014     2.070
n3494.out[0] (.names)                                            0.261     2.331
n11064.in[0] (.names)                                            1.014     3.344
n11064.out[0] (.names)                                           0.261     3.605
n11065.in[1] (.names)                                            1.014     4.619
n11065.out[0] (.names)                                           0.261     4.880
n11061.in[0] (.names)                                            1.014     5.894
n11061.out[0] (.names)                                           0.261     6.155
n11071.in[0] (.names)                                            1.014     7.169
n11071.out[0] (.names)                                           0.261     7.430
n3811.in[0] (.names)                                             1.014     8.444
n3811.out[0] (.names)                                            0.261     8.705
n3132.in[1] (.names)                                             1.014     9.719
n3132.out[0] (.names)                                            0.261     9.980
n9941.in[1] (.names)                                             1.014    10.993
n9941.out[0] (.names)                                            0.261    11.254
n2784.in[0] (.names)                                             1.014    12.268
n2784.out[0] (.names)                                            0.261    12.529
n9561.in[1] (.names)                                             1.014    13.543
n9561.out[0] (.names)                                            0.261    13.804
n9567.in[1] (.names)                                             1.014    14.818
n9567.out[0] (.names)                                            0.261    15.079
n9568.in[0] (.names)                                             1.014    16.093
n9568.out[0] (.names)                                            0.261    16.354
n9558.in[1] (.names)                                             1.014    17.367
n9558.out[0] (.names)                                            0.261    17.628
n9574.in[1] (.names)                                             1.014    18.642
n9574.out[0] (.names)                                            0.261    18.903
n9836.in[0] (.names)                                             1.014    19.917
n9836.out[0] (.names)                                            0.261    20.178
n9837.in[0] (.names)                                             1.014    21.192
n9837.out[0] (.names)                                            0.261    21.453
n9838.in[0] (.names)                                             1.014    22.467
n9838.out[0] (.names)                                            0.261    22.728
n9839.in[1] (.names)                                             1.014    23.742
n9839.out[0] (.names)                                            0.261    24.003
n9815.in[0] (.names)                                             1.014    25.016
n9815.out[0] (.names)                                            0.261    25.277
n2788.in[0] (.names)                                             1.014    26.291
n2788.out[0] (.names)                                            0.261    26.552
n9840.in[0] (.names)                                             1.014    27.566
n9840.out[0] (.names)                                            0.261    27.827
n9851.in[3] (.names)                                             1.014    28.841
n9851.out[0] (.names)                                            0.261    29.102
n9863.in[1] (.names)                                             1.014    30.116
n9863.out[0] (.names)                                            0.261    30.377
n9843.in[0] (.names)                                             1.014    31.390
n9843.out[0] (.names)                                            0.261    31.651
n9849.in[0] (.names)                                             1.014    32.665
n9849.out[0] (.names)                                            0.261    32.926
n4024.in[1] (.names)                                             1.014    33.940
n4024.out[0] (.names)                                            0.261    34.201
n9853.in[2] (.names)                                             1.014    35.215
n9853.out[0] (.names)                                            0.261    35.476
n9854.in[0] (.names)                                             1.014    36.490
n9854.out[0] (.names)                                            0.261    36.751
n9856.in[2] (.names)                                             1.014    37.765
n9856.out[0] (.names)                                            0.261    38.026
n9683.in[1] (.names)                                             1.014    39.039
n9683.out[0] (.names)                                            0.261    39.300
n9858.in[0] (.names)                                             1.014    40.314
n9858.out[0] (.names)                                            0.261    40.575
n9842.in[2] (.names)                                             1.014    41.589
n9842.out[0] (.names)                                            0.261    41.850
n9844.in[1] (.names)                                             1.014    42.864
n9844.out[0] (.names)                                            0.261    43.125
n4125.in[1] (.names)                                             1.014    44.139
n4125.out[0] (.names)                                            0.261    44.400
n9848.in[0] (.names)                                             1.014    45.413
n9848.out[0] (.names)                                            0.261    45.674
n9879.in[2] (.names)                                             1.014    46.688
n9879.out[0] (.names)                                            0.261    46.949
n9882.in[0] (.names)                                             1.014    47.963
n9882.out[0] (.names)                                            0.261    48.224
n9883.in[2] (.names)                                             1.014    49.238
n9883.out[0] (.names)                                            0.261    49.499
n10629.in[1] (.names)                                            1.014    50.513
n10629.out[0] (.names)                                           0.261    50.774
n10630.in[1] (.names)                                            1.014    51.787
n10630.out[0] (.names)                                           0.261    52.048
n10631.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10631.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 62
Startpoint: n10663.Q[0] (.latch clocked by pclk)
Endpoint  : n6184.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10663.clk[0] (.latch)                                           1.014     1.014
n10663.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10662.in[0] (.names)                                            1.014     2.070
n10662.out[0] (.names)                                           0.261     2.331
n3687.in[0] (.names)                                             1.014     3.344
n3687.out[0] (.names)                                            0.261     3.605
n4546.in[0] (.names)                                             1.014     4.619
n4546.out[0] (.names)                                            0.261     4.880
n4554.in[1] (.names)                                             1.014     5.894
n4554.out[0] (.names)                                            0.261     6.155
n4645.in[1] (.names)                                             1.014     7.169
n4645.out[0] (.names)                                            0.261     7.430
n4646.in[0] (.names)                                             1.014     8.444
n4646.out[0] (.names)                                            0.261     8.705
n4647.in[0] (.names)                                             1.014     9.719
n4647.out[0] (.names)                                            0.261     9.980
n4614.in[2] (.names)                                             1.014    10.993
n4614.out[0] (.names)                                            0.261    11.254
n4616.in[0] (.names)                                             1.014    12.268
n4616.out[0] (.names)                                            0.261    12.529
n4619.in[0] (.names)                                             1.014    13.543
n4619.out[0] (.names)                                            0.261    13.804
n4653.in[1] (.names)                                             1.014    14.818
n4653.out[0] (.names)                                            0.261    15.079
n4654.in[1] (.names)                                             1.014    16.093
n4654.out[0] (.names)                                            0.261    16.354
n4655.in[0] (.names)                                             1.014    17.367
n4655.out[0] (.names)                                            0.261    17.628
n4656.in[0] (.names)                                             1.014    18.642
n4656.out[0] (.names)                                            0.261    18.903
n4657.in[2] (.names)                                             1.014    19.917
n4657.out[0] (.names)                                            0.261    20.178
n4662.in[0] (.names)                                             1.014    21.192
n4662.out[0] (.names)                                            0.261    21.453
n4664.in[0] (.names)                                             1.014    22.467
n4664.out[0] (.names)                                            0.261    22.728
n3072.in[0] (.names)                                             1.014    23.742
n3072.out[0] (.names)                                            0.261    24.003
n4676.in[1] (.names)                                             1.014    25.016
n4676.out[0] (.names)                                            0.261    25.277
n4678.in[0] (.names)                                             1.014    26.291
n4678.out[0] (.names)                                            0.261    26.552
n4681.in[1] (.names)                                             1.014    27.566
n4681.out[0] (.names)                                            0.261    27.827
n4487.in[1] (.names)                                             1.014    28.841
n4487.out[0] (.names)                                            0.261    29.102
n4674.in[0] (.names)                                             1.014    30.116
n4674.out[0] (.names)                                            0.261    30.377
n4673.in[2] (.names)                                             1.014    31.390
n4673.out[0] (.names)                                            0.261    31.651
n4675.in[1] (.names)                                             1.014    32.665
n4675.out[0] (.names)                                            0.261    32.926
n4677.in[0] (.names)                                             1.014    33.940
n4677.out[0] (.names)                                            0.261    34.201
n4682.in[0] (.names)                                             1.014    35.215
n4682.out[0] (.names)                                            0.261    35.476
n4687.in[1] (.names)                                             1.014    36.490
n4687.out[0] (.names)                                            0.261    36.751
n4561.in[0] (.names)                                             1.014    37.765
n4561.out[0] (.names)                                            0.261    38.026
n3287.in[1] (.names)                                             1.014    39.039
n3287.out[0] (.names)                                            0.261    39.300
n3468.in[1] (.names)                                             1.014    40.314
n3468.out[0] (.names)                                            0.261    40.575
n5947.in[0] (.names)                                             1.014    41.589
n5947.out[0] (.names)                                            0.261    41.850
n4330.in[0] (.names)                                             1.014    42.864
n4330.out[0] (.names)                                            0.261    43.125
n6444.in[0] (.names)                                             1.014    44.139
n6444.out[0] (.names)                                            0.261    44.400
n2977.in[2] (.names)                                             1.014    45.413
n2977.out[0] (.names)                                            0.261    45.674
n6449.in[0] (.names)                                             1.014    46.688
n6449.out[0] (.names)                                            0.261    46.949
n6431.in[1] (.names)                                             1.014    47.963
n6431.out[0] (.names)                                            0.261    48.224
n6543.in[1] (.names)                                             1.014    49.238
n6543.out[0] (.names)                                            0.261    49.499
n6182.in[0] (.names)                                             1.014    50.513
n6182.out[0] (.names)                                            0.261    50.774
n6183.in[2] (.names)                                             1.014    51.787
n6183.out[0] (.names)                                            0.261    52.048
n6184.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6184.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 63
Startpoint: n10663.Q[0] (.latch clocked by pclk)
Endpoint  : n4231.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10663.clk[0] (.latch)                                           1.014     1.014
n10663.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10662.in[0] (.names)                                            1.014     2.070
n10662.out[0] (.names)                                           0.261     2.331
n3687.in[0] (.names)                                             1.014     3.344
n3687.out[0] (.names)                                            0.261     3.605
n4546.in[0] (.names)                                             1.014     4.619
n4546.out[0] (.names)                                            0.261     4.880
n4554.in[1] (.names)                                             1.014     5.894
n4554.out[0] (.names)                                            0.261     6.155
n4645.in[1] (.names)                                             1.014     7.169
n4645.out[0] (.names)                                            0.261     7.430
n4646.in[0] (.names)                                             1.014     8.444
n4646.out[0] (.names)                                            0.261     8.705
n4647.in[0] (.names)                                             1.014     9.719
n4647.out[0] (.names)                                            0.261     9.980
n4614.in[2] (.names)                                             1.014    10.993
n4614.out[0] (.names)                                            0.261    11.254
n4616.in[0] (.names)                                             1.014    12.268
n4616.out[0] (.names)                                            0.261    12.529
n4619.in[0] (.names)                                             1.014    13.543
n4619.out[0] (.names)                                            0.261    13.804
n4653.in[1] (.names)                                             1.014    14.818
n4653.out[0] (.names)                                            0.261    15.079
n4654.in[1] (.names)                                             1.014    16.093
n4654.out[0] (.names)                                            0.261    16.354
n4655.in[0] (.names)                                             1.014    17.367
n4655.out[0] (.names)                                            0.261    17.628
n4656.in[0] (.names)                                             1.014    18.642
n4656.out[0] (.names)                                            0.261    18.903
n4657.in[2] (.names)                                             1.014    19.917
n4657.out[0] (.names)                                            0.261    20.178
n4662.in[0] (.names)                                             1.014    21.192
n4662.out[0] (.names)                                            0.261    21.453
n4664.in[0] (.names)                                             1.014    22.467
n4664.out[0] (.names)                                            0.261    22.728
n3072.in[0] (.names)                                             1.014    23.742
n3072.out[0] (.names)                                            0.261    24.003
n4676.in[1] (.names)                                             1.014    25.016
n4676.out[0] (.names)                                            0.261    25.277
n4678.in[0] (.names)                                             1.014    26.291
n4678.out[0] (.names)                                            0.261    26.552
n4681.in[1] (.names)                                             1.014    27.566
n4681.out[0] (.names)                                            0.261    27.827
n4487.in[1] (.names)                                             1.014    28.841
n4487.out[0] (.names)                                            0.261    29.102
n4674.in[0] (.names)                                             1.014    30.116
n4674.out[0] (.names)                                            0.261    30.377
n4673.in[2] (.names)                                             1.014    31.390
n4673.out[0] (.names)                                            0.261    31.651
n4675.in[1] (.names)                                             1.014    32.665
n4675.out[0] (.names)                                            0.261    32.926
n4677.in[0] (.names)                                             1.014    33.940
n4677.out[0] (.names)                                            0.261    34.201
n4682.in[0] (.names)                                             1.014    35.215
n4682.out[0] (.names)                                            0.261    35.476
n4687.in[1] (.names)                                             1.014    36.490
n4687.out[0] (.names)                                            0.261    36.751
n4561.in[0] (.names)                                             1.014    37.765
n4561.out[0] (.names)                                            0.261    38.026
n3287.in[1] (.names)                                             1.014    39.039
n3287.out[0] (.names)                                            0.261    39.300
n3468.in[1] (.names)                                             1.014    40.314
n3468.out[0] (.names)                                            0.261    40.575
n5947.in[0] (.names)                                             1.014    41.589
n5947.out[0] (.names)                                            0.261    41.850
n4330.in[0] (.names)                                             1.014    42.864
n4330.out[0] (.names)                                            0.261    43.125
n6444.in[0] (.names)                                             1.014    44.139
n6444.out[0] (.names)                                            0.261    44.400
n2977.in[2] (.names)                                             1.014    45.413
n2977.out[0] (.names)                                            0.261    45.674
n6449.in[0] (.names)                                             1.014    46.688
n6449.out[0] (.names)                                            0.261    46.949
n6431.in[1] (.names)                                             1.014    47.963
n6431.out[0] (.names)                                            0.261    48.224
n6543.in[1] (.names)                                             1.014    49.238
n6543.out[0] (.names)                                            0.261    49.499
n6182.in[0] (.names)                                             1.014    50.513
n6182.out[0] (.names)                                            0.261    50.774
n4230.in[1] (.names)                                             1.014    51.787
n4230.out[0] (.names)                                            0.261    52.048
n4231.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4231.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 64
Startpoint: n10663.Q[0] (.latch clocked by pclk)
Endpoint  : n6546.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10663.clk[0] (.latch)                                           1.014     1.014
n10663.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10662.in[0] (.names)                                            1.014     2.070
n10662.out[0] (.names)                                           0.261     2.331
n3687.in[0] (.names)                                             1.014     3.344
n3687.out[0] (.names)                                            0.261     3.605
n4546.in[0] (.names)                                             1.014     4.619
n4546.out[0] (.names)                                            0.261     4.880
n4554.in[1] (.names)                                             1.014     5.894
n4554.out[0] (.names)                                            0.261     6.155
n4645.in[1] (.names)                                             1.014     7.169
n4645.out[0] (.names)                                            0.261     7.430
n4646.in[0] (.names)                                             1.014     8.444
n4646.out[0] (.names)                                            0.261     8.705
n4647.in[0] (.names)                                             1.014     9.719
n4647.out[0] (.names)                                            0.261     9.980
n4614.in[2] (.names)                                             1.014    10.993
n4614.out[0] (.names)                                            0.261    11.254
n4616.in[0] (.names)                                             1.014    12.268
n4616.out[0] (.names)                                            0.261    12.529
n4619.in[0] (.names)                                             1.014    13.543
n4619.out[0] (.names)                                            0.261    13.804
n4653.in[1] (.names)                                             1.014    14.818
n4653.out[0] (.names)                                            0.261    15.079
n4654.in[1] (.names)                                             1.014    16.093
n4654.out[0] (.names)                                            0.261    16.354
n4655.in[0] (.names)                                             1.014    17.367
n4655.out[0] (.names)                                            0.261    17.628
n4656.in[0] (.names)                                             1.014    18.642
n4656.out[0] (.names)                                            0.261    18.903
n4657.in[2] (.names)                                             1.014    19.917
n4657.out[0] (.names)                                            0.261    20.178
n4662.in[0] (.names)                                             1.014    21.192
n4662.out[0] (.names)                                            0.261    21.453
n4664.in[0] (.names)                                             1.014    22.467
n4664.out[0] (.names)                                            0.261    22.728
n3072.in[0] (.names)                                             1.014    23.742
n3072.out[0] (.names)                                            0.261    24.003
n4676.in[1] (.names)                                             1.014    25.016
n4676.out[0] (.names)                                            0.261    25.277
n4678.in[0] (.names)                                             1.014    26.291
n4678.out[0] (.names)                                            0.261    26.552
n4681.in[1] (.names)                                             1.014    27.566
n4681.out[0] (.names)                                            0.261    27.827
n4487.in[1] (.names)                                             1.014    28.841
n4487.out[0] (.names)                                            0.261    29.102
n4674.in[0] (.names)                                             1.014    30.116
n4674.out[0] (.names)                                            0.261    30.377
n4673.in[2] (.names)                                             1.014    31.390
n4673.out[0] (.names)                                            0.261    31.651
n4675.in[1] (.names)                                             1.014    32.665
n4675.out[0] (.names)                                            0.261    32.926
n4677.in[0] (.names)                                             1.014    33.940
n4677.out[0] (.names)                                            0.261    34.201
n4682.in[0] (.names)                                             1.014    35.215
n4682.out[0] (.names)                                            0.261    35.476
n4687.in[1] (.names)                                             1.014    36.490
n4687.out[0] (.names)                                            0.261    36.751
n4561.in[0] (.names)                                             1.014    37.765
n4561.out[0] (.names)                                            0.261    38.026
n3287.in[1] (.names)                                             1.014    39.039
n3287.out[0] (.names)                                            0.261    39.300
n3468.in[1] (.names)                                             1.014    40.314
n3468.out[0] (.names)                                            0.261    40.575
n5947.in[0] (.names)                                             1.014    41.589
n5947.out[0] (.names)                                            0.261    41.850
n4330.in[0] (.names)                                             1.014    42.864
n4330.out[0] (.names)                                            0.261    43.125
n6444.in[0] (.names)                                             1.014    44.139
n6444.out[0] (.names)                                            0.261    44.400
n2977.in[2] (.names)                                             1.014    45.413
n2977.out[0] (.names)                                            0.261    45.674
n6449.in[0] (.names)                                             1.014    46.688
n6449.out[0] (.names)                                            0.261    46.949
n6431.in[1] (.names)                                             1.014    47.963
n6431.out[0] (.names)                                            0.261    48.224
n6543.in[1] (.names)                                             1.014    49.238
n6543.out[0] (.names)                                            0.261    49.499
n6182.in[0] (.names)                                             1.014    50.513
n6182.out[0] (.names)                                            0.261    50.774
n4230.in[1] (.names)                                             1.014    51.787
n4230.out[0] (.names)                                            0.261    52.048
n6546.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6546.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 65
Startpoint: n10663.Q[0] (.latch clocked by pclk)
Endpoint  : n4339.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10663.clk[0] (.latch)                                           1.014     1.014
n10663.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10662.in[0] (.names)                                            1.014     2.070
n10662.out[0] (.names)                                           0.261     2.331
n3687.in[0] (.names)                                             1.014     3.344
n3687.out[0] (.names)                                            0.261     3.605
n4546.in[0] (.names)                                             1.014     4.619
n4546.out[0] (.names)                                            0.261     4.880
n4554.in[1] (.names)                                             1.014     5.894
n4554.out[0] (.names)                                            0.261     6.155
n4645.in[1] (.names)                                             1.014     7.169
n4645.out[0] (.names)                                            0.261     7.430
n4646.in[0] (.names)                                             1.014     8.444
n4646.out[0] (.names)                                            0.261     8.705
n4647.in[0] (.names)                                             1.014     9.719
n4647.out[0] (.names)                                            0.261     9.980
n4614.in[2] (.names)                                             1.014    10.993
n4614.out[0] (.names)                                            0.261    11.254
n4616.in[0] (.names)                                             1.014    12.268
n4616.out[0] (.names)                                            0.261    12.529
n4619.in[0] (.names)                                             1.014    13.543
n4619.out[0] (.names)                                            0.261    13.804
n4653.in[1] (.names)                                             1.014    14.818
n4653.out[0] (.names)                                            0.261    15.079
n4654.in[1] (.names)                                             1.014    16.093
n4654.out[0] (.names)                                            0.261    16.354
n4655.in[0] (.names)                                             1.014    17.367
n4655.out[0] (.names)                                            0.261    17.628
n4656.in[0] (.names)                                             1.014    18.642
n4656.out[0] (.names)                                            0.261    18.903
n4657.in[2] (.names)                                             1.014    19.917
n4657.out[0] (.names)                                            0.261    20.178
n4662.in[0] (.names)                                             1.014    21.192
n4662.out[0] (.names)                                            0.261    21.453
n4664.in[0] (.names)                                             1.014    22.467
n4664.out[0] (.names)                                            0.261    22.728
n3072.in[0] (.names)                                             1.014    23.742
n3072.out[0] (.names)                                            0.261    24.003
n4676.in[1] (.names)                                             1.014    25.016
n4676.out[0] (.names)                                            0.261    25.277
n4678.in[0] (.names)                                             1.014    26.291
n4678.out[0] (.names)                                            0.261    26.552
n4681.in[1] (.names)                                             1.014    27.566
n4681.out[0] (.names)                                            0.261    27.827
n4487.in[1] (.names)                                             1.014    28.841
n4487.out[0] (.names)                                            0.261    29.102
n4674.in[0] (.names)                                             1.014    30.116
n4674.out[0] (.names)                                            0.261    30.377
n4673.in[2] (.names)                                             1.014    31.390
n4673.out[0] (.names)                                            0.261    31.651
n4675.in[1] (.names)                                             1.014    32.665
n4675.out[0] (.names)                                            0.261    32.926
n4677.in[0] (.names)                                             1.014    33.940
n4677.out[0] (.names)                                            0.261    34.201
n4682.in[0] (.names)                                             1.014    35.215
n4682.out[0] (.names)                                            0.261    35.476
n4687.in[1] (.names)                                             1.014    36.490
n4687.out[0] (.names)                                            0.261    36.751
n4561.in[0] (.names)                                             1.014    37.765
n4561.out[0] (.names)                                            0.261    38.026
n4688.in[0] (.names)                                             1.014    39.039
n4688.out[0] (.names)                                            0.261    39.300
n4716.in[3] (.names)                                             1.014    40.314
n4716.out[0] (.names)                                            0.261    40.575
n4717.in[2] (.names)                                             1.014    41.589
n4717.out[0] (.names)                                            0.261    41.850
n4718.in[0] (.names)                                             1.014    42.864
n4718.out[0] (.names)                                            0.261    43.125
n3069.in[1] (.names)                                             1.014    44.139
n3069.out[0] (.names)                                            0.261    44.400
n4728.in[1] (.names)                                             1.014    45.413
n4728.out[0] (.names)                                            0.261    45.674
n4712.in[0] (.names)                                             1.014    46.688
n4712.out[0] (.names)                                            0.261    46.949
n4714.in[0] (.names)                                             1.014    47.963
n4714.out[0] (.names)                                            0.261    48.224
n4038.in[2] (.names)                                             1.014    49.238
n4038.out[0] (.names)                                            0.261    49.499
n3474.in[1] (.names)                                             1.014    50.513
n3474.out[0] (.names)                                            0.261    50.774
n4338.in[0] (.names)                                             1.014    51.787
n4338.out[0] (.names)                                            0.261    52.048
n4339.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4339.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 66
Startpoint: n10663.Q[0] (.latch clocked by pclk)
Endpoint  : n4984.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10663.clk[0] (.latch)                                           1.014     1.014
n10663.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10662.in[0] (.names)                                            1.014     2.070
n10662.out[0] (.names)                                           0.261     2.331
n3687.in[0] (.names)                                             1.014     3.344
n3687.out[0] (.names)                                            0.261     3.605
n4546.in[0] (.names)                                             1.014     4.619
n4546.out[0] (.names)                                            0.261     4.880
n4554.in[1] (.names)                                             1.014     5.894
n4554.out[0] (.names)                                            0.261     6.155
n4645.in[1] (.names)                                             1.014     7.169
n4645.out[0] (.names)                                            0.261     7.430
n4646.in[0] (.names)                                             1.014     8.444
n4646.out[0] (.names)                                            0.261     8.705
n4647.in[0] (.names)                                             1.014     9.719
n4647.out[0] (.names)                                            0.261     9.980
n4614.in[2] (.names)                                             1.014    10.993
n4614.out[0] (.names)                                            0.261    11.254
n4616.in[0] (.names)                                             1.014    12.268
n4616.out[0] (.names)                                            0.261    12.529
n4619.in[0] (.names)                                             1.014    13.543
n4619.out[0] (.names)                                            0.261    13.804
n4653.in[1] (.names)                                             1.014    14.818
n4653.out[0] (.names)                                            0.261    15.079
n4654.in[1] (.names)                                             1.014    16.093
n4654.out[0] (.names)                                            0.261    16.354
n4655.in[0] (.names)                                             1.014    17.367
n4655.out[0] (.names)                                            0.261    17.628
n4656.in[0] (.names)                                             1.014    18.642
n4656.out[0] (.names)                                            0.261    18.903
n4657.in[2] (.names)                                             1.014    19.917
n4657.out[0] (.names)                                            0.261    20.178
n4662.in[0] (.names)                                             1.014    21.192
n4662.out[0] (.names)                                            0.261    21.453
n4664.in[0] (.names)                                             1.014    22.467
n4664.out[0] (.names)                                            0.261    22.728
n3072.in[0] (.names)                                             1.014    23.742
n3072.out[0] (.names)                                            0.261    24.003
n4676.in[1] (.names)                                             1.014    25.016
n4676.out[0] (.names)                                            0.261    25.277
n4678.in[0] (.names)                                             1.014    26.291
n4678.out[0] (.names)                                            0.261    26.552
n4681.in[1] (.names)                                             1.014    27.566
n4681.out[0] (.names)                                            0.261    27.827
n4487.in[1] (.names)                                             1.014    28.841
n4487.out[0] (.names)                                            0.261    29.102
n4674.in[0] (.names)                                             1.014    30.116
n4674.out[0] (.names)                                            0.261    30.377
n4673.in[2] (.names)                                             1.014    31.390
n4673.out[0] (.names)                                            0.261    31.651
n4675.in[1] (.names)                                             1.014    32.665
n4675.out[0] (.names)                                            0.261    32.926
n4677.in[0] (.names)                                             1.014    33.940
n4677.out[0] (.names)                                            0.261    34.201
n4907.in[1] (.names)                                             1.014    35.215
n4907.out[0] (.names)                                            0.261    35.476
n4381.in[0] (.names)                                             1.014    36.490
n4381.out[0] (.names)                                            0.261    36.751
n4903.in[1] (.names)                                             1.014    37.765
n4903.out[0] (.names)                                            0.261    38.026
n4841.in[0] (.names)                                             1.014    39.039
n4841.out[0] (.names)                                            0.261    39.300
n4897.in[1] (.names)                                             1.014    40.314
n4897.out[0] (.names)                                            0.261    40.575
n4898.in[0] (.names)                                             1.014    41.589
n4898.out[0] (.names)                                            0.261    41.850
n4900.in[0] (.names)                                             1.014    42.864
n4900.out[0] (.names)                                            0.261    43.125
n4901.in[0] (.names)                                             1.014    44.139
n4901.out[0] (.names)                                            0.261    44.400
n4933.in[1] (.names)                                             1.014    45.413
n4933.out[0] (.names)                                            0.261    45.674
n4939.in[0] (.names)                                             1.014    46.688
n4939.out[0] (.names)                                            0.261    46.949
n4192.in[1] (.names)                                             1.014    47.963
n4192.out[0] (.names)                                            0.261    48.224
n4982.in[1] (.names)                                             1.014    49.238
n4982.out[0] (.names)                                            0.261    49.499
n4054.in[3] (.names)                                             1.014    50.513
n4054.out[0] (.names)                                            0.261    50.774
n4983.in[0] (.names)                                             1.014    51.787
n4983.out[0] (.names)                                            0.261    52.048
n4984.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4984.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 67
Startpoint: n10663.Q[0] (.latch clocked by pclk)
Endpoint  : n5089.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10663.clk[0] (.latch)                                           1.014     1.014
n10663.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10662.in[0] (.names)                                            1.014     2.070
n10662.out[0] (.names)                                           0.261     2.331
n3687.in[0] (.names)                                             1.014     3.344
n3687.out[0] (.names)                                            0.261     3.605
n4546.in[0] (.names)                                             1.014     4.619
n4546.out[0] (.names)                                            0.261     4.880
n4554.in[1] (.names)                                             1.014     5.894
n4554.out[0] (.names)                                            0.261     6.155
n4645.in[1] (.names)                                             1.014     7.169
n4645.out[0] (.names)                                            0.261     7.430
n4646.in[0] (.names)                                             1.014     8.444
n4646.out[0] (.names)                                            0.261     8.705
n4647.in[0] (.names)                                             1.014     9.719
n4647.out[0] (.names)                                            0.261     9.980
n4614.in[2] (.names)                                             1.014    10.993
n4614.out[0] (.names)                                            0.261    11.254
n4616.in[0] (.names)                                             1.014    12.268
n4616.out[0] (.names)                                            0.261    12.529
n4619.in[0] (.names)                                             1.014    13.543
n4619.out[0] (.names)                                            0.261    13.804
n4653.in[1] (.names)                                             1.014    14.818
n4653.out[0] (.names)                                            0.261    15.079
n4654.in[1] (.names)                                             1.014    16.093
n4654.out[0] (.names)                                            0.261    16.354
n4655.in[0] (.names)                                             1.014    17.367
n4655.out[0] (.names)                                            0.261    17.628
n4656.in[0] (.names)                                             1.014    18.642
n4656.out[0] (.names)                                            0.261    18.903
n4657.in[2] (.names)                                             1.014    19.917
n4657.out[0] (.names)                                            0.261    20.178
n4662.in[0] (.names)                                             1.014    21.192
n4662.out[0] (.names)                                            0.261    21.453
n4664.in[0] (.names)                                             1.014    22.467
n4664.out[0] (.names)                                            0.261    22.728
n3072.in[0] (.names)                                             1.014    23.742
n3072.out[0] (.names)                                            0.261    24.003
n4676.in[1] (.names)                                             1.014    25.016
n4676.out[0] (.names)                                            0.261    25.277
n4678.in[0] (.names)                                             1.014    26.291
n4678.out[0] (.names)                                            0.261    26.552
n4681.in[1] (.names)                                             1.014    27.566
n4681.out[0] (.names)                                            0.261    27.827
n4487.in[1] (.names)                                             1.014    28.841
n4487.out[0] (.names)                                            0.261    29.102
n4674.in[0] (.names)                                             1.014    30.116
n4674.out[0] (.names)                                            0.261    30.377
n4673.in[2] (.names)                                             1.014    31.390
n4673.out[0] (.names)                                            0.261    31.651
n4675.in[1] (.names)                                             1.014    32.665
n4675.out[0] (.names)                                            0.261    32.926
n4677.in[0] (.names)                                             1.014    33.940
n4677.out[0] (.names)                                            0.261    34.201
n4907.in[1] (.names)                                             1.014    35.215
n4907.out[0] (.names)                                            0.261    35.476
n4381.in[0] (.names)                                             1.014    36.490
n4381.out[0] (.names)                                            0.261    36.751
n4903.in[1] (.names)                                             1.014    37.765
n4903.out[0] (.names)                                            0.261    38.026
n4841.in[0] (.names)                                             1.014    39.039
n4841.out[0] (.names)                                            0.261    39.300
n4897.in[1] (.names)                                             1.014    40.314
n4897.out[0] (.names)                                            0.261    40.575
n4898.in[0] (.names)                                             1.014    41.589
n4898.out[0] (.names)                                            0.261    41.850
n4900.in[0] (.names)                                             1.014    42.864
n4900.out[0] (.names)                                            0.261    43.125
n4901.in[0] (.names)                                             1.014    44.139
n4901.out[0] (.names)                                            0.261    44.400
n4933.in[1] (.names)                                             1.014    45.413
n4933.out[0] (.names)                                            0.261    45.674
n4939.in[0] (.names)                                             1.014    46.688
n4939.out[0] (.names)                                            0.261    46.949
n4192.in[1] (.names)                                             1.014    47.963
n4192.out[0] (.names)                                            0.261    48.224
n4982.in[1] (.names)                                             1.014    49.238
n4982.out[0] (.names)                                            0.261    49.499
n4054.in[3] (.names)                                             1.014    50.513
n4054.out[0] (.names)                                            0.261    50.774
n4983.in[0] (.names)                                             1.014    51.787
n4983.out[0] (.names)                                            0.261    52.048
n5089.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5089.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 68
Startpoint: n10255.Q[0] (.latch clocked by pclk)
Endpoint  : n9881.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10255.clk[0] (.latch)                                           1.014     1.014
n10255.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10256.in[0] (.names)                                            1.014     2.070
n10256.out[0] (.names)                                           0.261     2.331
n3550.in[0] (.names)                                             1.014     3.344
n3550.out[0] (.names)                                            0.261     3.605
n11010.in[1] (.names)                                            1.014     4.619
n11010.out[0] (.names)                                           0.261     4.880
n10990.in[0] (.names)                                            1.014     5.894
n10990.out[0] (.names)                                           0.261     6.155
n11021.in[0] (.names)                                            1.014     7.169
n11021.out[0] (.names)                                           0.261     7.430
n11022.in[1] (.names)                                            1.014     8.444
n11022.out[0] (.names)                                           0.261     8.705
n11024.in[0] (.names)                                            1.014     9.719
n11024.out[0] (.names)                                           0.261     9.980
n11053.in[1] (.names)                                            1.014    10.993
n11053.out[0] (.names)                                           0.261    11.254
n11054.in[0] (.names)                                            1.014    12.268
n11054.out[0] (.names)                                           0.261    12.529
n2796.in[0] (.names)                                             1.014    13.543
n2796.out[0] (.names)                                            0.261    13.804
n9681.in[0] (.names)                                             1.014    14.818
n9681.out[0] (.names)                                            0.261    15.079
n9682.in[0] (.names)                                             1.014    16.093
n9682.out[0] (.names)                                            0.261    16.354
n9687.in[0] (.names)                                             1.014    17.367
n9687.out[0] (.names)                                            0.261    17.628
n9666.in[0] (.names)                                             1.014    18.642
n9666.out[0] (.names)                                            0.261    18.903
n9669.in[0] (.names)                                             1.014    19.917
n9669.out[0] (.names)                                            0.261    20.178
n9688.in[1] (.names)                                             1.014    21.192
n9688.out[0] (.names)                                            0.261    21.453
n9690.in[0] (.names)                                             1.014    22.467
n9690.out[0] (.names)                                            0.261    22.728
n9691.in[0] (.names)                                             1.014    23.742
n9691.out[0] (.names)                                            0.261    24.003
n9765.in[0] (.names)                                             1.014    25.016
n9765.out[0] (.names)                                            0.261    25.277
n9723.in[1] (.names)                                             1.014    26.291
n9723.out[0] (.names)                                            0.261    26.552
n9724.in[0] (.names)                                             1.014    27.566
n9724.out[0] (.names)                                            0.261    27.827
n9728.in[2] (.names)                                             1.014    28.841
n9728.out[0] (.names)                                            0.261    29.102
n3109.in[0] (.names)                                             1.014    30.116
n3109.out[0] (.names)                                            0.261    30.377
n10086.in[0] (.names)                                            1.014    31.390
n10086.out[0] (.names)                                           0.261    31.651
n10088.in[1] (.names)                                            1.014    32.665
n10088.out[0] (.names)                                           0.261    32.926
n3841.in[0] (.names)                                             1.014    33.940
n3841.out[0] (.names)                                            0.261    34.201
n3845.in[0] (.names)                                             1.014    35.215
n3845.out[0] (.names)                                            0.261    35.476
n10459.in[2] (.names)                                            1.014    36.490
n10459.out[0] (.names)                                           0.261    36.751
n10649.in[0] (.names)                                            1.014    37.765
n10649.out[0] (.names)                                           0.261    38.026
n10650.in[0] (.names)                                            1.014    39.039
n10650.out[0] (.names)                                           0.261    39.300
n10636.in[0] (.names)                                            1.014    40.314
n10636.out[0] (.names)                                           0.261    40.575
n10323.in[0] (.names)                                            1.014    41.589
n10323.out[0] (.names)                                           0.261    41.850
n10585.in[0] (.names)                                            1.014    42.864
n10585.out[0] (.names)                                           0.261    43.125
n10586.in[1] (.names)                                            1.014    44.139
n10586.out[0] (.names)                                           0.261    44.400
n10588.in[1] (.names)                                            1.014    45.413
n10588.out[0] (.names)                                           0.261    45.674
n10591.in[2] (.names)                                            1.014    46.688
n10591.out[0] (.names)                                           0.261    46.949
n10337.in[1] (.names)                                            1.014    47.963
n10337.out[0] (.names)                                           0.261    48.224
n10321.in[0] (.names)                                            1.014    49.238
n10321.out[0] (.names)                                           0.261    49.499
n9457.in[3] (.names)                                             1.014    50.513
n9457.out[0] (.names)                                            0.261    50.774
n9880.in[1] (.names)                                             1.014    51.787
n9880.out[0] (.names)                                            0.261    52.048
n9881.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9881.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 69
Startpoint: n11095.Q[0] (.latch clocked by pclk)
Endpoint  : n3105.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11095.clk[0] (.latch)                                           1.014     1.014
n11095.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11072.in[0] (.names)                                            1.014     2.070
n11072.out[0] (.names)                                           0.261     2.331
n11073.in[0] (.names)                                            1.014     3.344
n11073.out[0] (.names)                                           0.261     3.605
n11076.in[0] (.names)                                            1.014     4.619
n11076.out[0] (.names)                                           0.261     4.880
n11078.in[0] (.names)                                            1.014     5.894
n11078.out[0] (.names)                                           0.261     6.155
n11082.in[2] (.names)                                            1.014     7.169
n11082.out[0] (.names)                                           0.261     7.430
n11074.in[0] (.names)                                            1.014     8.444
n11074.out[0] (.names)                                           0.261     8.705
n11075.in[0] (.names)                                            1.014     9.719
n11075.out[0] (.names)                                           0.261     9.980
n11085.in[1] (.names)                                            1.014    10.993
n11085.out[0] (.names)                                           0.261    11.254
n11079.in[2] (.names)                                            1.014    12.268
n11079.out[0] (.names)                                           0.261    12.529
n11080.in[0] (.names)                                            1.014    13.543
n11080.out[0] (.names)                                           0.261    13.804
n2886.in[1] (.names)                                             1.014    14.818
n2886.out[0] (.names)                                            0.261    15.079
n8606.in[0] (.names)                                             1.014    16.093
n8606.out[0] (.names)                                            0.261    16.354
n8615.in[1] (.names)                                             1.014    17.367
n8615.out[0] (.names)                                            0.261    17.628
n8633.in[2] (.names)                                             1.014    18.642
n8633.out[0] (.names)                                            0.261    18.903
n8636.in[1] (.names)                                             1.014    19.917
n8636.out[0] (.names)                                            0.261    20.178
n8692.in[0] (.names)                                             1.014    21.192
n8692.out[0] (.names)                                            0.261    21.453
n8693.in[1] (.names)                                             1.014    22.467
n8693.out[0] (.names)                                            0.261    22.728
n3225.in[0] (.names)                                             1.014    23.742
n3225.out[0] (.names)                                            0.261    24.003
n8705.in[0] (.names)                                             1.014    25.016
n8705.out[0] (.names)                                            0.261    25.277
n8706.in[1] (.names)                                             1.014    26.291
n8706.out[0] (.names)                                            0.261    26.552
n8699.in[0] (.names)                                             1.014    27.566
n8699.out[0] (.names)                                            0.261    27.827
n8701.in[0] (.names)                                             1.014    28.841
n8701.out[0] (.names)                                            0.261    29.102
n8709.in[2] (.names)                                             1.014    30.116
n8709.out[0] (.names)                                            0.261    30.377
n8710.in[1] (.names)                                             1.014    31.390
n8710.out[0] (.names)                                            0.261    31.651
n8736.in[0] (.names)                                             1.014    32.665
n8736.out[0] (.names)                                            0.261    32.926
n8738.in[0] (.names)                                             1.014    33.940
n8738.out[0] (.names)                                            0.261    34.201
n6759.in[0] (.names)                                             1.014    35.215
n6759.out[0] (.names)                                            0.261    35.476
n8739.in[0] (.names)                                             1.014    36.490
n8739.out[0] (.names)                                            0.261    36.751
n8742.in[2] (.names)                                             1.014    37.765
n8742.out[0] (.names)                                            0.261    38.026
n8747.in[3] (.names)                                             1.014    39.039
n8747.out[0] (.names)                                            0.261    39.300
n8748.in[1] (.names)                                             1.014    40.314
n8748.out[0] (.names)                                            0.261    40.575
n8659.in[0] (.names)                                             1.014    41.589
n8659.out[0] (.names)                                            0.261    41.850
n8749.in[0] (.names)                                             1.014    42.864
n8749.out[0] (.names)                                            0.261    43.125
n8160.in[0] (.names)                                             1.014    44.139
n8160.out[0] (.names)                                            0.261    44.400
n5864.in[2] (.names)                                             1.014    45.413
n5864.out[0] (.names)                                            0.261    45.674
n8743.in[0] (.names)                                             1.014    46.688
n8743.out[0] (.names)                                            0.261    46.949
n8719.in[1] (.names)                                             1.014    47.963
n8719.out[0] (.names)                                            0.261    48.224
n8721.in[0] (.names)                                             1.014    49.238
n8721.out[0] (.names)                                            0.261    49.499
n4306.in[0] (.names)                                             1.014    50.513
n4306.out[0] (.names)                                            0.261    50.774
n6596.in[0] (.names)                                             1.014    51.787
n6596.out[0] (.names)                                            0.261    52.048
n3105.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3105.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 70
Startpoint: n7371.Q[0] (.latch clocked by pclk)
Endpoint  : n3955.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7371.clk[0] (.latch)                                            1.014     1.014
n7371.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7063.in[0] (.names)                                             1.014     2.070
n7063.out[0] (.names)                                            0.261     2.331
n7374.in[0] (.names)                                             1.014     3.344
n7374.out[0] (.names)                                            0.261     3.605
n7429.in[1] (.names)                                             1.014     4.619
n7429.out[0] (.names)                                            0.261     4.880
n7436.in[0] (.names)                                             1.014     5.894
n7436.out[0] (.names)                                            0.261     6.155
n7810.in[1] (.names)                                             1.014     7.169
n7810.out[0] (.names)                                            0.261     7.430
n7806.in[1] (.names)                                             1.014     8.444
n7806.out[0] (.names)                                            0.261     8.705
n7795.in[0] (.names)                                             1.014     9.719
n7795.out[0] (.names)                                            0.261     9.980
n7788.in[0] (.names)                                             1.014    10.993
n7788.out[0] (.names)                                            0.261    11.254
n7789.in[0] (.names)                                             1.014    12.268
n7789.out[0] (.names)                                            0.261    12.529
n7790.in[1] (.names)                                             1.014    13.543
n7790.out[0] (.names)                                            0.261    13.804
n7791.in[0] (.names)                                             1.014    14.818
n7791.out[0] (.names)                                            0.261    15.079
n6740.in[1] (.names)                                             1.014    16.093
n6740.out[0] (.names)                                            0.261    16.354
n7793.in[0] (.names)                                             1.014    17.367
n7793.out[0] (.names)                                            0.261    17.628
n7772.in[0] (.names)                                             1.014    18.642
n7772.out[0] (.names)                                            0.261    18.903
n7497.in[0] (.names)                                             1.014    19.917
n7497.out[0] (.names)                                            0.261    20.178
n7797.in[0] (.names)                                             1.014    21.192
n7797.out[0] (.names)                                            0.261    21.453
n7202.in[2] (.names)                                             1.014    22.467
n7202.out[0] (.names)                                            0.261    22.728
n7203.in[2] (.names)                                             1.014    23.742
n7203.out[0] (.names)                                            0.261    24.003
n3469.in[3] (.names)                                             1.014    25.016
n3469.out[0] (.names)                                            0.261    25.277
n7147.in[0] (.names)                                             1.014    26.291
n7147.out[0] (.names)                                            0.261    26.552
n7148.in[2] (.names)                                             1.014    27.566
n7148.out[0] (.names)                                            0.261    27.827
n7155.in[1] (.names)                                             1.014    28.841
n7155.out[0] (.names)                                            0.261    29.102
n5888.in[2] (.names)                                             1.014    30.116
n5888.out[0] (.names)                                            0.261    30.377
n7160.in[0] (.names)                                             1.014    31.390
n7160.out[0] (.names)                                            0.261    31.651
n7197.in[2] (.names)                                             1.014    32.665
n7197.out[0] (.names)                                            0.261    32.926
n7198.in[1] (.names)                                             1.014    33.940
n7198.out[0] (.names)                                            0.261    34.201
n7199.in[0] (.names)                                             1.014    35.215
n7199.out[0] (.names)                                            0.261    35.476
n7200.in[0] (.names)                                             1.014    36.490
n7200.out[0] (.names)                                            0.261    36.751
n7219.in[0] (.names)                                             1.014    37.765
n7219.out[0] (.names)                                            0.261    38.026
n13422.in[0] (.names)                                            1.014    39.039
n13422.out[0] (.names)                                           0.261    39.300
n13448.in[1] (.names)                                            1.014    40.314
n13448.out[0] (.names)                                           0.261    40.575
n13449.in[0] (.names)                                            1.014    41.589
n13449.out[0] (.names)                                           0.261    41.850
n9401.in[0] (.names)                                             1.014    42.864
n9401.out[0] (.names)                                            0.261    43.125
n13462.in[0] (.names)                                            1.014    44.139
n13462.out[0] (.names)                                           0.261    44.400
n13193.in[1] (.names)                                            1.014    45.413
n13193.out[0] (.names)                                           0.261    45.674
n13245.in[0] (.names)                                            1.014    46.688
n13245.out[0] (.names)                                           0.261    46.949
n13227.in[2] (.names)                                            1.014    47.963
n13227.out[0] (.names)                                           0.261    48.224
n13248.in[0] (.names)                                            1.014    49.238
n13248.out[0] (.names)                                           0.261    49.499
n4130.in[0] (.names)                                             1.014    50.513
n4130.out[0] (.names)                                            0.261    50.774
n3954.in[0] (.names)                                             1.014    51.787
n3954.out[0] (.names)                                            0.261    52.048
n3955.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3955.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 71
Startpoint: n3215.Q[0] (.latch clocked by pclk)
Endpoint  : n3157.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3215.clk[0] (.latch)                                            1.014     1.014
n3215.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11931.in[0] (.names)                                            1.014     2.070
n11931.out[0] (.names)                                           0.261     2.331
n11937.in[0] (.names)                                            1.014     3.344
n11937.out[0] (.names)                                           0.261     3.605
n12171.in[0] (.names)                                            1.014     4.619
n12171.out[0] (.names)                                           0.261     4.880
n12172.in[0] (.names)                                            1.014     5.894
n12172.out[0] (.names)                                           0.261     6.155
n11889.in[2] (.names)                                            1.014     7.169
n11889.out[0] (.names)                                           0.261     7.430
n11862.in[1] (.names)                                            1.014     8.444
n11862.out[0] (.names)                                           0.261     8.705
n11863.in[3] (.names)                                            1.014     9.719
n11863.out[0] (.names)                                           0.261     9.980
n11898.in[1] (.names)                                            1.014    10.993
n11898.out[0] (.names)                                           0.261    11.254
n11899.in[1] (.names)                                            1.014    12.268
n11899.out[0] (.names)                                           0.261    12.529
n11672.in[0] (.names)                                            1.014    13.543
n11672.out[0] (.names)                                           0.261    13.804
n11778.in[0] (.names)                                            1.014    14.818
n11778.out[0] (.names)                                           0.261    15.079
n11779.in[0] (.names)                                            1.014    16.093
n11779.out[0] (.names)                                           0.261    16.354
n11794.in[3] (.names)                                            1.014    17.367
n11794.out[0] (.names)                                           0.261    17.628
n11795.in[0] (.names)                                            1.014    18.642
n11795.out[0] (.names)                                           0.261    18.903
n11654.in[1] (.names)                                            1.014    19.917
n11654.out[0] (.names)                                           0.261    20.178
n11683.in[0] (.names)                                            1.014    21.192
n11683.out[0] (.names)                                           0.261    21.453
n11684.in[2] (.names)                                            1.014    22.467
n11684.out[0] (.names)                                           0.261    22.728
n11727.in[1] (.names)                                            1.014    23.742
n11727.out[0] (.names)                                           0.261    24.003
n11826.in[1] (.names)                                            1.014    25.016
n11826.out[0] (.names)                                           0.261    25.277
n11797.in[0] (.names)                                            1.014    26.291
n11797.out[0] (.names)                                           0.261    26.552
n11848.in[0] (.names)                                            1.014    27.566
n11848.out[0] (.names)                                           0.261    27.827
n13075.in[1] (.names)                                            1.014    28.841
n13075.out[0] (.names)                                           0.261    29.102
n13090.in[2] (.names)                                            1.014    30.116
n13090.out[0] (.names)                                           0.261    30.377
n13092.in[0] (.names)                                            1.014    31.390
n13092.out[0] (.names)                                           0.261    31.651
n12375.in[0] (.names)                                            1.014    32.665
n12375.out[0] (.names)                                           0.261    32.926
n13078.in[0] (.names)                                            1.014    33.940
n13078.out[0] (.names)                                           0.261    34.201
n11305.in[1] (.names)                                            1.014    35.215
n11305.out[0] (.names)                                           0.261    35.476
n13079.in[1] (.names)                                            1.014    36.490
n13079.out[0] (.names)                                           0.261    36.751
n13080.in[0] (.names)                                            1.014    37.765
n13080.out[0] (.names)                                           0.261    38.026
n13081.in[0] (.names)                                            1.014    39.039
n13081.out[0] (.names)                                           0.261    39.300
n13014.in[0] (.names)                                            1.014    40.314
n13014.out[0] (.names)                                           0.261    40.575
n12979.in[1] (.names)                                            1.014    41.589
n12979.out[0] (.names)                                           0.261    41.850
n11978.in[2] (.names)                                            1.014    42.864
n11978.out[0] (.names)                                           0.261    43.125
n11979.in[3] (.names)                                            1.014    44.139
n11979.out[0] (.names)                                           0.261    44.400
n12002.in[2] (.names)                                            1.014    45.413
n12002.out[0] (.names)                                           0.261    45.674
n12003.in[0] (.names)                                            1.014    46.688
n12003.out[0] (.names)                                           0.261    46.949
n12004.in[1] (.names)                                            1.014    47.963
n12004.out[0] (.names)                                           0.261    48.224
n11507.in[1] (.names)                                            1.014    49.238
n11507.out[0] (.names)                                           0.261    49.499
n11316.in[0] (.names)                                            1.014    50.513
n11316.out[0] (.names)                                           0.261    50.774
n4180.in[0] (.names)                                             1.014    51.787
n4180.out[0] (.names)                                            0.261    52.048
n3157.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3157.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 72
Startpoint: n11176.Q[0] (.latch clocked by pclk)
Endpoint  : n12568.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11176.clk[0] (.latch)                                           1.014     1.014
n11176.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11178.in[0] (.names)                                            1.014     2.070
n11178.out[0] (.names)                                           0.261     2.331
n11187.in[2] (.names)                                            1.014     3.344
n11187.out[0] (.names)                                           0.261     3.605
n11193.in[0] (.names)                                            1.014     4.619
n11193.out[0] (.names)                                           0.261     4.880
n11912.in[1] (.names)                                            1.014     5.894
n11912.out[0] (.names)                                           0.261     6.155
n11939.in[2] (.names)                                            1.014     7.169
n11939.out[0] (.names)                                           0.261     7.430
n11913.in[0] (.names)                                            1.014     8.444
n11913.out[0] (.names)                                           0.261     8.705
n11914.in[0] (.names)                                            1.014     9.719
n11914.out[0] (.names)                                           0.261     9.980
n11915.in[1] (.names)                                            1.014    10.993
n11915.out[0] (.names)                                           0.261    11.254
n3310.in[1] (.names)                                             1.014    12.268
n3310.out[0] (.names)                                            0.261    12.529
n11646.in[0] (.names)                                            1.014    13.543
n11646.out[0] (.names)                                           0.261    13.804
n11615.in[1] (.names)                                            1.014    14.818
n11615.out[0] (.names)                                           0.261    15.079
n11606.in[2] (.names)                                            1.014    16.093
n11606.out[0] (.names)                                           0.261    16.354
n11569.in[1] (.names)                                            1.014    17.367
n11569.out[0] (.names)                                           0.261    17.628
n11564.in[0] (.names)                                            1.014    18.642
n11564.out[0] (.names)                                           0.261    18.903
n11565.in[2] (.names)                                            1.014    19.917
n11565.out[0] (.names)                                           0.261    20.178
n11566.in[0] (.names)                                            1.014    21.192
n11566.out[0] (.names)                                           0.261    21.453
n11537.in[0] (.names)                                            1.014    22.467
n11537.out[0] (.names)                                           0.261    22.728
n11538.in[3] (.names)                                            1.014    23.742
n11538.out[0] (.names)                                           0.261    24.003
n11904.in[1] (.names)                                            1.014    25.016
n11904.out[0] (.names)                                           0.261    25.277
n11546.in[1] (.names)                                            1.014    26.291
n11546.out[0] (.names)                                           0.261    26.552
n11547.in[2] (.names)                                            1.014    27.566
n11547.out[0] (.names)                                           0.261    27.827
n11559.in[2] (.names)                                            1.014    28.841
n11559.out[0] (.names)                                           0.261    29.102
n11560.in[0] (.names)                                            1.014    30.116
n11560.out[0] (.names)                                           0.261    30.377
n11575.in[1] (.names)                                            1.014    31.390
n11575.out[0] (.names)                                           0.261    31.651
n11579.in[0] (.names)                                            1.014    32.665
n11579.out[0] (.names)                                           0.261    32.926
n11580.in[0] (.names)                                            1.014    33.940
n11580.out[0] (.names)                                           0.261    34.201
n11581.in[0] (.names)                                            1.014    35.215
n11581.out[0] (.names)                                           0.261    35.476
n11523.in[2] (.names)                                            1.014    36.490
n11523.out[0] (.names)                                           0.261    36.751
n9395.in[0] (.names)                                             1.014    37.765
n9395.out[0] (.names)                                            0.261    38.026
n11583.in[1] (.names)                                            1.014    39.039
n11583.out[0] (.names)                                           0.261    39.300
n12692.in[1] (.names)                                            1.014    40.314
n12692.out[0] (.names)                                           0.261    40.575
n3063.in[1] (.names)                                             1.014    41.589
n3063.out[0] (.names)                                            0.261    41.850
n12676.in[1] (.names)                                            1.014    42.864
n12676.out[0] (.names)                                           0.261    43.125
n12677.in[3] (.names)                                            1.014    44.139
n12677.out[0] (.names)                                           0.261    44.400
n12672.in[2] (.names)                                            1.014    45.413
n12672.out[0] (.names)                                           0.261    45.674
n12674.in[0] (.names)                                            1.014    46.688
n12674.out[0] (.names)                                           0.261    46.949
n11301.in[1] (.names)                                            1.014    47.963
n11301.out[0] (.names)                                           0.261    48.224
n11275.in[1] (.names)                                            1.014    49.238
n11275.out[0] (.names)                                           0.261    49.499
n3180.in[0] (.names)                                             1.014    50.513
n3180.out[0] (.names)                                            0.261    50.774
n12567.in[0] (.names)                                            1.014    51.787
n12567.out[0] (.names)                                           0.261    52.048
n12568.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12568.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 73
Startpoint: n11176.Q[0] (.latch clocked by pclk)
Endpoint  : n12574.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11176.clk[0] (.latch)                                           1.014     1.014
n11176.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11178.in[0] (.names)                                            1.014     2.070
n11178.out[0] (.names)                                           0.261     2.331
n11187.in[2] (.names)                                            1.014     3.344
n11187.out[0] (.names)                                           0.261     3.605
n11193.in[0] (.names)                                            1.014     4.619
n11193.out[0] (.names)                                           0.261     4.880
n11912.in[1] (.names)                                            1.014     5.894
n11912.out[0] (.names)                                           0.261     6.155
n11939.in[2] (.names)                                            1.014     7.169
n11939.out[0] (.names)                                           0.261     7.430
n11913.in[0] (.names)                                            1.014     8.444
n11913.out[0] (.names)                                           0.261     8.705
n11914.in[0] (.names)                                            1.014     9.719
n11914.out[0] (.names)                                           0.261     9.980
n11915.in[1] (.names)                                            1.014    10.993
n11915.out[0] (.names)                                           0.261    11.254
n3310.in[1] (.names)                                             1.014    12.268
n3310.out[0] (.names)                                            0.261    12.529
n11646.in[0] (.names)                                            1.014    13.543
n11646.out[0] (.names)                                           0.261    13.804
n11615.in[1] (.names)                                            1.014    14.818
n11615.out[0] (.names)                                           0.261    15.079
n11606.in[2] (.names)                                            1.014    16.093
n11606.out[0] (.names)                                           0.261    16.354
n11569.in[1] (.names)                                            1.014    17.367
n11569.out[0] (.names)                                           0.261    17.628
n11564.in[0] (.names)                                            1.014    18.642
n11564.out[0] (.names)                                           0.261    18.903
n11565.in[2] (.names)                                            1.014    19.917
n11565.out[0] (.names)                                           0.261    20.178
n11566.in[0] (.names)                                            1.014    21.192
n11566.out[0] (.names)                                           0.261    21.453
n11537.in[0] (.names)                                            1.014    22.467
n11537.out[0] (.names)                                           0.261    22.728
n11538.in[3] (.names)                                            1.014    23.742
n11538.out[0] (.names)                                           0.261    24.003
n11904.in[1] (.names)                                            1.014    25.016
n11904.out[0] (.names)                                           0.261    25.277
n11546.in[1] (.names)                                            1.014    26.291
n11546.out[0] (.names)                                           0.261    26.552
n11547.in[2] (.names)                                            1.014    27.566
n11547.out[0] (.names)                                           0.261    27.827
n11559.in[2] (.names)                                            1.014    28.841
n11559.out[0] (.names)                                           0.261    29.102
n11560.in[0] (.names)                                            1.014    30.116
n11560.out[0] (.names)                                           0.261    30.377
n11575.in[1] (.names)                                            1.014    31.390
n11575.out[0] (.names)                                           0.261    31.651
n11579.in[0] (.names)                                            1.014    32.665
n11579.out[0] (.names)                                           0.261    32.926
n11580.in[0] (.names)                                            1.014    33.940
n11580.out[0] (.names)                                           0.261    34.201
n11581.in[0] (.names)                                            1.014    35.215
n11581.out[0] (.names)                                           0.261    35.476
n11523.in[2] (.names)                                            1.014    36.490
n11523.out[0] (.names)                                           0.261    36.751
n9395.in[0] (.names)                                             1.014    37.765
n9395.out[0] (.names)                                            0.261    38.026
n11583.in[1] (.names)                                            1.014    39.039
n11583.out[0] (.names)                                           0.261    39.300
n12692.in[1] (.names)                                            1.014    40.314
n12692.out[0] (.names)                                           0.261    40.575
n3063.in[1] (.names)                                             1.014    41.589
n3063.out[0] (.names)                                            0.261    41.850
n12676.in[1] (.names)                                            1.014    42.864
n12676.out[0] (.names)                                           0.261    43.125
n12677.in[3] (.names)                                            1.014    44.139
n12677.out[0] (.names)                                           0.261    44.400
n12672.in[2] (.names)                                            1.014    45.413
n12672.out[0] (.names)                                           0.261    45.674
n12013.in[0] (.names)                                            1.014    46.688
n12013.out[0] (.names)                                           0.261    46.949
n12689.in[0] (.names)                                            1.014    47.963
n12689.out[0] (.names)                                           0.261    48.224
n11265.in[1] (.names)                                            1.014    49.238
n11265.out[0] (.names)                                           0.261    49.499
n11234.in[0] (.names)                                            1.014    50.513
n11234.out[0] (.names)                                           0.261    50.774
n12573.in[1] (.names)                                            1.014    51.787
n12573.out[0] (.names)                                           0.261    52.048
n12574.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12574.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 74
Startpoint: n11095.Q[0] (.latch clocked by pclk)
Endpoint  : n10044.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11095.clk[0] (.latch)                                           1.014     1.014
n11095.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11072.in[0] (.names)                                            1.014     2.070
n11072.out[0] (.names)                                           0.261     2.331
n11073.in[0] (.names)                                            1.014     3.344
n11073.out[0] (.names)                                           0.261     3.605
n11076.in[0] (.names)                                            1.014     4.619
n11076.out[0] (.names)                                           0.261     4.880
n11078.in[0] (.names)                                            1.014     5.894
n11078.out[0] (.names)                                           0.261     6.155
n11082.in[2] (.names)                                            1.014     7.169
n11082.out[0] (.names)                                           0.261     7.430
n11074.in[0] (.names)                                            1.014     8.444
n11074.out[0] (.names)                                           0.261     8.705
n11075.in[0] (.names)                                            1.014     9.719
n11075.out[0] (.names)                                           0.261     9.980
n11085.in[1] (.names)                                            1.014    10.993
n11085.out[0] (.names)                                           0.261    11.254
n11079.in[2] (.names)                                            1.014    12.268
n11079.out[0] (.names)                                           0.261    12.529
n11080.in[0] (.names)                                            1.014    13.543
n11080.out[0] (.names)                                           0.261    13.804
n2886.in[1] (.names)                                             1.014    14.818
n2886.out[0] (.names)                                            0.261    15.079
n4606.in[2] (.names)                                             1.014    16.093
n4606.out[0] (.names)                                            0.261    16.354
n10393.in[0] (.names)                                            1.014    17.367
n10393.out[0] (.names)                                           0.261    17.628
n10394.in[0] (.names)                                            1.014    18.642
n10394.out[0] (.names)                                           0.261    18.903
n3045.in[1] (.names)                                             1.014    19.917
n3045.out[0] (.names)                                            0.261    20.178
n10854.in[1] (.names)                                            1.014    21.192
n10854.out[0] (.names)                                           0.261    21.453
n10856.in[1] (.names)                                            1.014    22.467
n10856.out[0] (.names)                                           0.261    22.728
n3838.in[1] (.names)                                             1.014    23.742
n3838.out[0] (.names)                                            0.261    24.003
n10859.in[1] (.names)                                            1.014    25.016
n10859.out[0] (.names)                                           0.261    25.277
n10866.in[0] (.names)                                            1.014    26.291
n10866.out[0] (.names)                                           0.261    26.552
n9793.in[1] (.names)                                             1.014    27.566
n9793.out[0] (.names)                                            0.261    27.827
n10803.in[0] (.names)                                            1.014    28.841
n10803.out[0] (.names)                                           0.261    29.102
n10686.in[2] (.names)                                            1.014    30.116
n10686.out[0] (.names)                                           0.261    30.377
n3768.in[0] (.names)                                             1.014    31.390
n3768.out[0] (.names)                                            0.261    31.651
n10804.in[0] (.names)                                            1.014    32.665
n10804.out[0] (.names)                                           0.261    32.926
n10807.in[1] (.names)                                            1.014    33.940
n10807.out[0] (.names)                                           0.261    34.201
n3952.in[0] (.names)                                             1.014    35.215
n3952.out[0] (.names)                                            0.261    35.476
n10824.in[0] (.names)                                            1.014    36.490
n10824.out[0] (.names)                                           0.261    36.751
n10825.in[1] (.names)                                            1.014    37.765
n10825.out[0] (.names)                                           0.261    38.026
n10466.in[1] (.names)                                            1.014    39.039
n10466.out[0] (.names)                                           0.261    39.300
n10467.in[0] (.names)                                            1.014    40.314
n10467.out[0] (.names)                                           0.261    40.575
n3649.in[3] (.names)                                             1.014    41.589
n3649.out[0] (.names)                                            0.261    41.850
n10661.in[1] (.names)                                            1.014    42.864
n10661.out[0] (.names)                                           0.261    43.125
n10675.in[1] (.names)                                            1.014    44.139
n10675.out[0] (.names)                                           0.261    44.400
n3807.in[1] (.names)                                             1.014    45.413
n3807.out[0] (.names)                                            0.261    45.674
n10281.in[0] (.names)                                            1.014    46.688
n10281.out[0] (.names)                                           0.261    46.949
n10230.in[0] (.names)                                            1.014    47.963
n10230.out[0] (.names)                                           0.261    48.224
n9945.in[0] (.names)                                             1.014    49.238
n9945.out[0] (.names)                                            0.261    49.499
n10042.in[0] (.names)                                            1.014    50.513
n10042.out[0] (.names)                                           0.261    50.774
n10043.in[3] (.names)                                            1.014    51.787
n10043.out[0] (.names)                                           0.261    52.048
n10044.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10044.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 75
Startpoint: n11095.Q[0] (.latch clocked by pclk)
Endpoint  : n10328.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11095.clk[0] (.latch)                                           1.014     1.014
n11095.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11072.in[0] (.names)                                            1.014     2.070
n11072.out[0] (.names)                                           0.261     2.331
n11073.in[0] (.names)                                            1.014     3.344
n11073.out[0] (.names)                                           0.261     3.605
n11076.in[0] (.names)                                            1.014     4.619
n11076.out[0] (.names)                                           0.261     4.880
n11078.in[0] (.names)                                            1.014     5.894
n11078.out[0] (.names)                                           0.261     6.155
n11082.in[2] (.names)                                            1.014     7.169
n11082.out[0] (.names)                                           0.261     7.430
n11074.in[0] (.names)                                            1.014     8.444
n11074.out[0] (.names)                                           0.261     8.705
n11075.in[0] (.names)                                            1.014     9.719
n11075.out[0] (.names)                                           0.261     9.980
n11085.in[1] (.names)                                            1.014    10.993
n11085.out[0] (.names)                                           0.261    11.254
n11079.in[2] (.names)                                            1.014    12.268
n11079.out[0] (.names)                                           0.261    12.529
n11080.in[0] (.names)                                            1.014    13.543
n11080.out[0] (.names)                                           0.261    13.804
n2886.in[1] (.names)                                             1.014    14.818
n2886.out[0] (.names)                                            0.261    15.079
n4606.in[2] (.names)                                             1.014    16.093
n4606.out[0] (.names)                                            0.261    16.354
n10393.in[0] (.names)                                            1.014    17.367
n10393.out[0] (.names)                                           0.261    17.628
n10394.in[0] (.names)                                            1.014    18.642
n10394.out[0] (.names)                                           0.261    18.903
n3045.in[1] (.names)                                             1.014    19.917
n3045.out[0] (.names)                                            0.261    20.178
n10854.in[1] (.names)                                            1.014    21.192
n10854.out[0] (.names)                                           0.261    21.453
n10856.in[1] (.names)                                            1.014    22.467
n10856.out[0] (.names)                                           0.261    22.728
n3838.in[1] (.names)                                             1.014    23.742
n3838.out[0] (.names)                                            0.261    24.003
n10859.in[1] (.names)                                            1.014    25.016
n10859.out[0] (.names)                                           0.261    25.277
n10866.in[0] (.names)                                            1.014    26.291
n10866.out[0] (.names)                                           0.261    26.552
n9793.in[1] (.names)                                             1.014    27.566
n9793.out[0] (.names)                                            0.261    27.827
n10803.in[0] (.names)                                            1.014    28.841
n10803.out[0] (.names)                                           0.261    29.102
n10686.in[2] (.names)                                            1.014    30.116
n10686.out[0] (.names)                                           0.261    30.377
n3768.in[0] (.names)                                             1.014    31.390
n3768.out[0] (.names)                                            0.261    31.651
n10804.in[0] (.names)                                            1.014    32.665
n10804.out[0] (.names)                                           0.261    32.926
n10807.in[1] (.names)                                            1.014    33.940
n10807.out[0] (.names)                                           0.261    34.201
n3952.in[0] (.names)                                             1.014    35.215
n3952.out[0] (.names)                                            0.261    35.476
n10824.in[0] (.names)                                            1.014    36.490
n10824.out[0] (.names)                                           0.261    36.751
n10825.in[1] (.names)                                            1.014    37.765
n10825.out[0] (.names)                                           0.261    38.026
n10466.in[1] (.names)                                            1.014    39.039
n10466.out[0] (.names)                                           0.261    39.300
n10067.in[0] (.names)                                            1.014    40.314
n10067.out[0] (.names)                                           0.261    40.575
n10068.in[3] (.names)                                            1.014    41.589
n10068.out[0] (.names)                                           0.261    41.850
n10056.in[1] (.names)                                            1.014    42.864
n10056.out[0] (.names)                                           0.261    43.125
n10058.in[0] (.names)                                            1.014    44.139
n10058.out[0] (.names)                                           0.261    44.400
n10061.in[1] (.names)                                            1.014    45.413
n10061.out[0] (.names)                                           0.261    45.674
n10063.in[0] (.names)                                            1.014    46.688
n10063.out[0] (.names)                                           0.261    46.949
n10064.in[0] (.names)                                            1.014    47.963
n10064.out[0] (.names)                                           0.261    48.224
n3537.in[0] (.names)                                             1.014    49.238
n3537.out[0] (.names)                                            0.261    49.499
n9504.in[1] (.names)                                             1.014    50.513
n9504.out[0] (.names)                                            0.261    50.774
n10327.in[0] (.names)                                            1.014    51.787
n10327.out[0] (.names)                                           0.261    52.048
n10328.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10328.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 76
Startpoint: n11328.Q[0] (.latch clocked by pclk)
Endpoint  : n11376.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11328.clk[0] (.latch)                                           1.014     1.014
n11328.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12526.in[2] (.names)                                            1.014     2.070
n12526.out[0] (.names)                                           0.261     2.331
n12543.in[0] (.names)                                            1.014     3.344
n12543.out[0] (.names)                                           0.261     3.605
n13101.in[0] (.names)                                            1.014     4.619
n13101.out[0] (.names)                                           0.261     4.880
n13102.in[2] (.names)                                            1.014     5.894
n13102.out[0] (.names)                                           0.261     6.155
n13103.in[1] (.names)                                            1.014     7.169
n13103.out[0] (.names)                                           0.261     7.430
n13108.in[2] (.names)                                            1.014     8.444
n13108.out[0] (.names)                                           0.261     8.705
n13109.in[0] (.names)                                            1.014     9.719
n13109.out[0] (.names)                                           0.261     9.980
n13125.in[3] (.names)                                            1.014    10.993
n13125.out[0] (.names)                                           0.261    11.254
n13128.in[2] (.names)                                            1.014    12.268
n13128.out[0] (.names)                                           0.261    12.529
n11007.in[1] (.names)                                            1.014    13.543
n11007.out[0] (.names)                                           0.261    13.804
n2921.in[1] (.names)                                             1.014    14.818
n2921.out[0] (.names)                                            0.261    15.079
n12959.in[0] (.names)                                            1.014    16.093
n12959.out[0] (.names)                                           0.261    16.354
n12960.in[2] (.names)                                            1.014    17.367
n12960.out[0] (.names)                                           0.261    17.628
n12961.in[1] (.names)                                            1.014    18.642
n12961.out[0] (.names)                                           0.261    18.903
n12903.in[1] (.names)                                            1.014    19.917
n12903.out[0] (.names)                                           0.261    20.178
n12905.in[2] (.names)                                            1.014    21.192
n12905.out[0] (.names)                                           0.261    21.453
n12906.in[2] (.names)                                            1.014    22.467
n12906.out[0] (.names)                                           0.261    22.728
n12908.in[2] (.names)                                            1.014    23.742
n12908.out[0] (.names)                                           0.261    24.003
n12909.in[1] (.names)                                            1.014    25.016
n12909.out[0] (.names)                                           0.261    25.277
n12911.in[3] (.names)                                            1.014    26.291
n12911.out[0] (.names)                                           0.261    26.552
n12902.in[0] (.names)                                            1.014    27.566
n12902.out[0] (.names)                                           0.261    27.827
n12892.in[0] (.names)                                            1.014    28.841
n12892.out[0] (.names)                                           0.261    29.102
n12891.in[0] (.names)                                            1.014    30.116
n12891.out[0] (.names)                                           0.261    30.377
n12895.in[0] (.names)                                            1.014    31.390
n12895.out[0] (.names)                                           0.261    31.651
n2984.in[2] (.names)                                             1.014    32.665
n2984.out[0] (.names)                                            0.261    32.926
n12980.in[1] (.names)                                            1.014    33.940
n12980.out[0] (.names)                                           0.261    34.201
n12977.in[0] (.names)                                            1.014    35.215
n12977.out[0] (.names)                                           0.261    35.476
n12978.in[0] (.names)                                            1.014    36.490
n12978.out[0] (.names)                                           0.261    36.751
n12581.in[0] (.names)                                            1.014    37.765
n12581.out[0] (.names)                                           0.261    38.026
n12985.in[1] (.names)                                            1.014    39.039
n12985.out[0] (.names)                                           0.261    39.300
n12986.in[0] (.names)                                            1.014    40.314
n12986.out[0] (.names)                                           0.261    40.575
n12988.in[0] (.names)                                            1.014    41.589
n12988.out[0] (.names)                                           0.261    41.850
n3230.in[0] (.names)                                             1.014    42.864
n3230.out[0] (.names)                                            0.261    43.125
n9366.in[0] (.names)                                             1.014    44.139
n9366.out[0] (.names)                                            0.261    44.400
n11725.in[0] (.names)                                            1.014    45.413
n11725.out[0] (.names)                                           0.261    45.674
n11726.in[1] (.names)                                            1.014    46.688
n11726.out[0] (.names)                                           0.261    46.949
n3830.in[0] (.names)                                             1.014    47.963
n3830.out[0] (.names)                                            0.261    48.224
n11730.in[1] (.names)                                            1.014    49.238
n11730.out[0] (.names)                                           0.261    49.499
n11341.in[1] (.names)                                            1.014    50.513
n11341.out[0] (.names)                                           0.261    50.774
n11375.in[0] (.names)                                            1.014    51.787
n11375.out[0] (.names)                                           0.261    52.048
n11376.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11376.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 77
Startpoint: n11328.Q[0] (.latch clocked by pclk)
Endpoint  : n12052.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11328.clk[0] (.latch)                                           1.014     1.014
n11328.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12526.in[2] (.names)                                            1.014     2.070
n12526.out[0] (.names)                                           0.261     2.331
n12543.in[0] (.names)                                            1.014     3.344
n12543.out[0] (.names)                                           0.261     3.605
n13101.in[0] (.names)                                            1.014     4.619
n13101.out[0] (.names)                                           0.261     4.880
n13102.in[2] (.names)                                            1.014     5.894
n13102.out[0] (.names)                                           0.261     6.155
n13103.in[1] (.names)                                            1.014     7.169
n13103.out[0] (.names)                                           0.261     7.430
n13108.in[2] (.names)                                            1.014     8.444
n13108.out[0] (.names)                                           0.261     8.705
n13109.in[0] (.names)                                            1.014     9.719
n13109.out[0] (.names)                                           0.261     9.980
n13125.in[3] (.names)                                            1.014    10.993
n13125.out[0] (.names)                                           0.261    11.254
n13128.in[2] (.names)                                            1.014    12.268
n13128.out[0] (.names)                                           0.261    12.529
n11007.in[1] (.names)                                            1.014    13.543
n11007.out[0] (.names)                                           0.261    13.804
n2921.in[1] (.names)                                             1.014    14.818
n2921.out[0] (.names)                                            0.261    15.079
n12959.in[0] (.names)                                            1.014    16.093
n12959.out[0] (.names)                                           0.261    16.354
n12960.in[2] (.names)                                            1.014    17.367
n12960.out[0] (.names)                                           0.261    17.628
n12961.in[1] (.names)                                            1.014    18.642
n12961.out[0] (.names)                                           0.261    18.903
n12903.in[1] (.names)                                            1.014    19.917
n12903.out[0] (.names)                                           0.261    20.178
n12905.in[2] (.names)                                            1.014    21.192
n12905.out[0] (.names)                                           0.261    21.453
n12906.in[2] (.names)                                            1.014    22.467
n12906.out[0] (.names)                                           0.261    22.728
n12908.in[2] (.names)                                            1.014    23.742
n12908.out[0] (.names)                                           0.261    24.003
n12909.in[1] (.names)                                            1.014    25.016
n12909.out[0] (.names)                                           0.261    25.277
n12911.in[3] (.names)                                            1.014    26.291
n12911.out[0] (.names)                                           0.261    26.552
n12902.in[0] (.names)                                            1.014    27.566
n12902.out[0] (.names)                                           0.261    27.827
n12892.in[0] (.names)                                            1.014    28.841
n12892.out[0] (.names)                                           0.261    29.102
n12891.in[0] (.names)                                            1.014    30.116
n12891.out[0] (.names)                                           0.261    30.377
n12895.in[0] (.names)                                            1.014    31.390
n12895.out[0] (.names)                                           0.261    31.651
n2984.in[2] (.names)                                             1.014    32.665
n2984.out[0] (.names)                                            0.261    32.926
n12980.in[1] (.names)                                            1.014    33.940
n12980.out[0] (.names)                                           0.261    34.201
n12977.in[0] (.names)                                            1.014    35.215
n12977.out[0] (.names)                                           0.261    35.476
n12978.in[0] (.names)                                            1.014    36.490
n12978.out[0] (.names)                                           0.261    36.751
n12581.in[0] (.names)                                            1.014    37.765
n12581.out[0] (.names)                                           0.261    38.026
n12985.in[1] (.names)                                            1.014    39.039
n12985.out[0] (.names)                                           0.261    39.300
n12986.in[0] (.names)                                            1.014    40.314
n12986.out[0] (.names)                                           0.261    40.575
n12988.in[0] (.names)                                            1.014    41.589
n12988.out[0] (.names)                                           0.261    41.850
n3230.in[0] (.names)                                             1.014    42.864
n3230.out[0] (.names)                                            0.261    43.125
n9366.in[0] (.names)                                             1.014    44.139
n9366.out[0] (.names)                                            0.261    44.400
n11725.in[0] (.names)                                            1.014    45.413
n11725.out[0] (.names)                                           0.261    45.674
n11726.in[1] (.names)                                            1.014    46.688
n11726.out[0] (.names)                                           0.261    46.949
n3830.in[0] (.names)                                             1.014    47.963
n3830.out[0] (.names)                                            0.261    48.224
n11730.in[1] (.names)                                            1.014    49.238
n11730.out[0] (.names)                                           0.261    49.499
n11341.in[1] (.names)                                            1.014    50.513
n11341.out[0] (.names)                                           0.261    50.774
n11375.in[0] (.names)                                            1.014    51.787
n11375.out[0] (.names)                                           0.261    52.048
n12052.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12052.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 78
Startpoint: n11328.Q[0] (.latch clocked by pclk)
Endpoint  : n12329.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11328.clk[0] (.latch)                                           1.014     1.014
n11328.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12526.in[2] (.names)                                            1.014     2.070
n12526.out[0] (.names)                                           0.261     2.331
n12543.in[0] (.names)                                            1.014     3.344
n12543.out[0] (.names)                                           0.261     3.605
n13101.in[0] (.names)                                            1.014     4.619
n13101.out[0] (.names)                                           0.261     4.880
n13102.in[2] (.names)                                            1.014     5.894
n13102.out[0] (.names)                                           0.261     6.155
n13103.in[1] (.names)                                            1.014     7.169
n13103.out[0] (.names)                                           0.261     7.430
n13108.in[2] (.names)                                            1.014     8.444
n13108.out[0] (.names)                                           0.261     8.705
n13109.in[0] (.names)                                            1.014     9.719
n13109.out[0] (.names)                                           0.261     9.980
n13125.in[3] (.names)                                            1.014    10.993
n13125.out[0] (.names)                                           0.261    11.254
n13128.in[2] (.names)                                            1.014    12.268
n13128.out[0] (.names)                                           0.261    12.529
n11007.in[1] (.names)                                            1.014    13.543
n11007.out[0] (.names)                                           0.261    13.804
n2921.in[1] (.names)                                             1.014    14.818
n2921.out[0] (.names)                                            0.261    15.079
n12959.in[0] (.names)                                            1.014    16.093
n12959.out[0] (.names)                                           0.261    16.354
n12960.in[2] (.names)                                            1.014    17.367
n12960.out[0] (.names)                                           0.261    17.628
n12961.in[1] (.names)                                            1.014    18.642
n12961.out[0] (.names)                                           0.261    18.903
n12903.in[1] (.names)                                            1.014    19.917
n12903.out[0] (.names)                                           0.261    20.178
n12905.in[2] (.names)                                            1.014    21.192
n12905.out[0] (.names)                                           0.261    21.453
n12906.in[2] (.names)                                            1.014    22.467
n12906.out[0] (.names)                                           0.261    22.728
n12908.in[2] (.names)                                            1.014    23.742
n12908.out[0] (.names)                                           0.261    24.003
n12909.in[1] (.names)                                            1.014    25.016
n12909.out[0] (.names)                                           0.261    25.277
n12911.in[3] (.names)                                            1.014    26.291
n12911.out[0] (.names)                                           0.261    26.552
n12902.in[0] (.names)                                            1.014    27.566
n12902.out[0] (.names)                                           0.261    27.827
n12892.in[0] (.names)                                            1.014    28.841
n12892.out[0] (.names)                                           0.261    29.102
n12891.in[0] (.names)                                            1.014    30.116
n12891.out[0] (.names)                                           0.261    30.377
n12895.in[0] (.names)                                            1.014    31.390
n12895.out[0] (.names)                                           0.261    31.651
n2984.in[2] (.names)                                             1.014    32.665
n2984.out[0] (.names)                                            0.261    32.926
n12980.in[1] (.names)                                            1.014    33.940
n12980.out[0] (.names)                                           0.261    34.201
n12977.in[0] (.names)                                            1.014    35.215
n12977.out[0] (.names)                                           0.261    35.476
n12978.in[0] (.names)                                            1.014    36.490
n12978.out[0] (.names)                                           0.261    36.751
n12581.in[0] (.names)                                            1.014    37.765
n12581.out[0] (.names)                                           0.261    38.026
n12985.in[1] (.names)                                            1.014    39.039
n12985.out[0] (.names)                                           0.261    39.300
n12986.in[0] (.names)                                            1.014    40.314
n12986.out[0] (.names)                                           0.261    40.575
n12988.in[0] (.names)                                            1.014    41.589
n12988.out[0] (.names)                                           0.261    41.850
n3230.in[0] (.names)                                             1.014    42.864
n3230.out[0] (.names)                                            0.261    43.125
n9366.in[0] (.names)                                             1.014    44.139
n9366.out[0] (.names)                                            0.261    44.400
n11725.in[0] (.names)                                            1.014    45.413
n11725.out[0] (.names)                                           0.261    45.674
n11726.in[1] (.names)                                            1.014    46.688
n11726.out[0] (.names)                                           0.261    46.949
n11246.in[0] (.names)                                            1.014    47.963
n11246.out[0] (.names)                                           0.261    48.224
n11252.in[1] (.names)                                            1.014    49.238
n11252.out[0] (.names)                                           0.261    49.499
n12327.in[0] (.names)                                            1.014    50.513
n12327.out[0] (.names)                                           0.261    50.774
n12328.in[0] (.names)                                            1.014    51.787
n12328.out[0] (.names)                                           0.261    52.048
n12329.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12329.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 79
Startpoint: n11328.Q[0] (.latch clocked by pclk)
Endpoint  : n12349.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11328.clk[0] (.latch)                                           1.014     1.014
n11328.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12526.in[2] (.names)                                            1.014     2.070
n12526.out[0] (.names)                                           0.261     2.331
n12543.in[0] (.names)                                            1.014     3.344
n12543.out[0] (.names)                                           0.261     3.605
n13101.in[0] (.names)                                            1.014     4.619
n13101.out[0] (.names)                                           0.261     4.880
n13102.in[2] (.names)                                            1.014     5.894
n13102.out[0] (.names)                                           0.261     6.155
n13103.in[1] (.names)                                            1.014     7.169
n13103.out[0] (.names)                                           0.261     7.430
n13108.in[2] (.names)                                            1.014     8.444
n13108.out[0] (.names)                                           0.261     8.705
n13109.in[0] (.names)                                            1.014     9.719
n13109.out[0] (.names)                                           0.261     9.980
n13125.in[3] (.names)                                            1.014    10.993
n13125.out[0] (.names)                                           0.261    11.254
n13128.in[2] (.names)                                            1.014    12.268
n13128.out[0] (.names)                                           0.261    12.529
n11007.in[1] (.names)                                            1.014    13.543
n11007.out[0] (.names)                                           0.261    13.804
n2921.in[1] (.names)                                             1.014    14.818
n2921.out[0] (.names)                                            0.261    15.079
n12959.in[0] (.names)                                            1.014    16.093
n12959.out[0] (.names)                                           0.261    16.354
n12960.in[2] (.names)                                            1.014    17.367
n12960.out[0] (.names)                                           0.261    17.628
n12961.in[1] (.names)                                            1.014    18.642
n12961.out[0] (.names)                                           0.261    18.903
n12903.in[1] (.names)                                            1.014    19.917
n12903.out[0] (.names)                                           0.261    20.178
n12905.in[2] (.names)                                            1.014    21.192
n12905.out[0] (.names)                                           0.261    21.453
n12906.in[2] (.names)                                            1.014    22.467
n12906.out[0] (.names)                                           0.261    22.728
n12908.in[2] (.names)                                            1.014    23.742
n12908.out[0] (.names)                                           0.261    24.003
n12909.in[1] (.names)                                            1.014    25.016
n12909.out[0] (.names)                                           0.261    25.277
n12911.in[3] (.names)                                            1.014    26.291
n12911.out[0] (.names)                                           0.261    26.552
n12902.in[0] (.names)                                            1.014    27.566
n12902.out[0] (.names)                                           0.261    27.827
n12892.in[0] (.names)                                            1.014    28.841
n12892.out[0] (.names)                                           0.261    29.102
n12891.in[0] (.names)                                            1.014    30.116
n12891.out[0] (.names)                                           0.261    30.377
n12895.in[0] (.names)                                            1.014    31.390
n12895.out[0] (.names)                                           0.261    31.651
n2984.in[2] (.names)                                             1.014    32.665
n2984.out[0] (.names)                                            0.261    32.926
n12980.in[1] (.names)                                            1.014    33.940
n12980.out[0] (.names)                                           0.261    34.201
n12977.in[0] (.names)                                            1.014    35.215
n12977.out[0] (.names)                                           0.261    35.476
n12978.in[0] (.names)                                            1.014    36.490
n12978.out[0] (.names)                                           0.261    36.751
n12581.in[0] (.names)                                            1.014    37.765
n12581.out[0] (.names)                                           0.261    38.026
n12985.in[1] (.names)                                            1.014    39.039
n12985.out[0] (.names)                                           0.261    39.300
n12986.in[0] (.names)                                            1.014    40.314
n12986.out[0] (.names)                                           0.261    40.575
n12988.in[0] (.names)                                            1.014    41.589
n12988.out[0] (.names)                                           0.261    41.850
n3230.in[0] (.names)                                             1.014    42.864
n3230.out[0] (.names)                                            0.261    43.125
n9366.in[0] (.names)                                             1.014    44.139
n9366.out[0] (.names)                                            0.261    44.400
n11725.in[0] (.names)                                            1.014    45.413
n11725.out[0] (.names)                                           0.261    45.674
n11726.in[1] (.names)                                            1.014    46.688
n11726.out[0] (.names)                                           0.261    46.949
n11246.in[0] (.names)                                            1.014    47.963
n11246.out[0] (.names)                                           0.261    48.224
n11252.in[1] (.names)                                            1.014    49.238
n11252.out[0] (.names)                                           0.261    49.499
n12327.in[0] (.names)                                            1.014    50.513
n12327.out[0] (.names)                                           0.261    50.774
n12328.in[0] (.names)                                            1.014    51.787
n12328.out[0] (.names)                                           0.261    52.048
n12349.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12349.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 80
Startpoint: n11328.Q[0] (.latch clocked by pclk)
Endpoint  : n9415.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11328.clk[0] (.latch)                                           1.014     1.014
n11328.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12526.in[2] (.names)                                            1.014     2.070
n12526.out[0] (.names)                                           0.261     2.331
n12543.in[0] (.names)                                            1.014     3.344
n12543.out[0] (.names)                                           0.261     3.605
n13101.in[0] (.names)                                            1.014     4.619
n13101.out[0] (.names)                                           0.261     4.880
n13102.in[2] (.names)                                            1.014     5.894
n13102.out[0] (.names)                                           0.261     6.155
n13103.in[1] (.names)                                            1.014     7.169
n13103.out[0] (.names)                                           0.261     7.430
n13108.in[2] (.names)                                            1.014     8.444
n13108.out[0] (.names)                                           0.261     8.705
n13109.in[0] (.names)                                            1.014     9.719
n13109.out[0] (.names)                                           0.261     9.980
n13125.in[3] (.names)                                            1.014    10.993
n13125.out[0] (.names)                                           0.261    11.254
n13128.in[2] (.names)                                            1.014    12.268
n13128.out[0] (.names)                                           0.261    12.529
n11007.in[1] (.names)                                            1.014    13.543
n11007.out[0] (.names)                                           0.261    13.804
n2921.in[1] (.names)                                             1.014    14.818
n2921.out[0] (.names)                                            0.261    15.079
n12959.in[0] (.names)                                            1.014    16.093
n12959.out[0] (.names)                                           0.261    16.354
n12960.in[2] (.names)                                            1.014    17.367
n12960.out[0] (.names)                                           0.261    17.628
n12961.in[1] (.names)                                            1.014    18.642
n12961.out[0] (.names)                                           0.261    18.903
n12903.in[1] (.names)                                            1.014    19.917
n12903.out[0] (.names)                                           0.261    20.178
n12905.in[2] (.names)                                            1.014    21.192
n12905.out[0] (.names)                                           0.261    21.453
n12906.in[2] (.names)                                            1.014    22.467
n12906.out[0] (.names)                                           0.261    22.728
n12908.in[2] (.names)                                            1.014    23.742
n12908.out[0] (.names)                                           0.261    24.003
n12909.in[1] (.names)                                            1.014    25.016
n12909.out[0] (.names)                                           0.261    25.277
n12911.in[3] (.names)                                            1.014    26.291
n12911.out[0] (.names)                                           0.261    26.552
n12902.in[0] (.names)                                            1.014    27.566
n12902.out[0] (.names)                                           0.261    27.827
n12892.in[0] (.names)                                            1.014    28.841
n12892.out[0] (.names)                                           0.261    29.102
n12891.in[0] (.names)                                            1.014    30.116
n12891.out[0] (.names)                                           0.261    30.377
n12895.in[0] (.names)                                            1.014    31.390
n12895.out[0] (.names)                                           0.261    31.651
n2984.in[2] (.names)                                             1.014    32.665
n2984.out[0] (.names)                                            0.261    32.926
n12980.in[1] (.names)                                            1.014    33.940
n12980.out[0] (.names)                                           0.261    34.201
n12977.in[0] (.names)                                            1.014    35.215
n12977.out[0] (.names)                                           0.261    35.476
n12978.in[0] (.names)                                            1.014    36.490
n12978.out[0] (.names)                                           0.261    36.751
n12581.in[0] (.names)                                            1.014    37.765
n12581.out[0] (.names)                                           0.261    38.026
n12985.in[1] (.names)                                            1.014    39.039
n12985.out[0] (.names)                                           0.261    39.300
n12986.in[0] (.names)                                            1.014    40.314
n12986.out[0] (.names)                                           0.261    40.575
n12988.in[0] (.names)                                            1.014    41.589
n12988.out[0] (.names)                                           0.261    41.850
n3230.in[0] (.names)                                             1.014    42.864
n3230.out[0] (.names)                                            0.261    43.125
n9366.in[0] (.names)                                             1.014    44.139
n9366.out[0] (.names)                                            0.261    44.400
n11725.in[0] (.names)                                            1.014    45.413
n11725.out[0] (.names)                                           0.261    45.674
n13169.in[2] (.names)                                            1.014    46.688
n13169.out[0] (.names)                                           0.261    46.949
n13170.in[1] (.names)                                            1.014    47.963
n13170.out[0] (.names)                                           0.261    48.224
n9456.in[0] (.names)                                             1.014    49.238
n9456.out[0] (.names)                                            0.261    49.499
n3166.in[0] (.names)                                             1.014    50.513
n3166.out[0] (.names)                                            0.261    50.774
n9414.in[1] (.names)                                             1.014    51.787
n9414.out[0] (.names)                                            0.261    52.048
n9415.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9415.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 81
Startpoint: n4288.Q[0] (.latch clocked by pclk)
Endpoint  : n5163.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4288.clk[0] (.latch)                                            1.014     1.014
n4288.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4443.in[0] (.names)                                             1.014     2.070
n4443.out[0] (.names)                                            0.261     2.331
n3576.in[2] (.names)                                             1.014     3.344
n3576.out[0] (.names)                                            0.261     3.605
n4445.in[1] (.names)                                             1.014     4.619
n4445.out[0] (.names)                                            0.261     4.880
n4450.in[0] (.names)                                             1.014     5.894
n4450.out[0] (.names)                                            0.261     6.155
n5220.in[0] (.names)                                             1.014     7.169
n5220.out[0] (.names)                                            0.261     7.430
n5162.in[1] (.names)                                             1.014     8.444
n5162.out[0] (.names)                                            0.261     8.705
n5164.in[0] (.names)                                             1.014     9.719
n5164.out[0] (.names)                                            0.261     9.980
n5165.in[0] (.names)                                             1.014    10.993
n5165.out[0] (.names)                                            0.261    11.254
n5184.in[1] (.names)                                             1.014    12.268
n5184.out[0] (.names)                                            0.261    12.529
n2870.in[1] (.names)                                             1.014    13.543
n2870.out[0] (.names)                                            0.261    13.804
n5186.in[0] (.names)                                             1.014    14.818
n5186.out[0] (.names)                                            0.261    15.079
n5233.in[2] (.names)                                             1.014    16.093
n5233.out[0] (.names)                                            0.261    16.354
n5236.in[0] (.names)                                             1.014    17.367
n5236.out[0] (.names)                                            0.261    17.628
n5237.in[3] (.names)                                             1.014    18.642
n5237.out[0] (.names)                                            0.261    18.903
n5238.in[0] (.names)                                             1.014    19.917
n5238.out[0] (.names)                                            0.261    20.178
n4356.in[0] (.names)                                             1.014    21.192
n4356.out[0] (.names)                                            0.261    21.453
n5246.in[1] (.names)                                             1.014    22.467
n5246.out[0] (.names)                                            0.261    22.728
n5139.in[3] (.names)                                             1.014    23.742
n5139.out[0] (.names)                                            0.261    24.003
n5140.in[0] (.names)                                             1.014    25.016
n5140.out[0] (.names)                                            0.261    25.277
n5063.in[1] (.names)                                             1.014    26.291
n5063.out[0] (.names)                                            0.261    26.552
n4133.in[2] (.names)                                             1.014    27.566
n4133.out[0] (.names)                                            0.261    27.827
n5064.in[2] (.names)                                             1.014    28.841
n5064.out[0] (.names)                                            0.261    29.102
n5065.in[0] (.names)                                             1.014    30.116
n5065.out[0] (.names)                                            0.261    30.377
n5071.in[1] (.names)                                             1.014    31.390
n5071.out[0] (.names)                                            0.261    31.651
n5073.in[1] (.names)                                             1.014    32.665
n5073.out[0] (.names)                                            0.261    32.926
n4061.in[0] (.names)                                             1.014    33.940
n4061.out[0] (.names)                                            0.261    34.201
n3262.in[0] (.names)                                             1.014    35.215
n3262.out[0] (.names)                                            0.261    35.476
n5081.in[1] (.names)                                             1.014    36.490
n5081.out[0] (.names)                                            0.261    36.751
n5082.in[0] (.names)                                             1.014    37.765
n5082.out[0] (.names)                                            0.261    38.026
n5084.in[1] (.names)                                             1.014    39.039
n5084.out[0] (.names)                                            0.261    39.300
n5091.in[0] (.names)                                             1.014    40.314
n5091.out[0] (.names)                                            0.261    40.575
n5092.in[0] (.names)                                             1.014    41.589
n5092.out[0] (.names)                                            0.261    41.850
n5094.in[0] (.names)                                             1.014    42.864
n5094.out[0] (.names)                                            0.261    43.125
n5096.in[1] (.names)                                             1.014    44.139
n5096.out[0] (.names)                                            0.261    44.400
n5170.in[0] (.names)                                             1.014    45.413
n5170.out[0] (.names)                                            0.261    45.674
n5172.in[1] (.names)                                             1.014    46.688
n5172.out[0] (.names)                                            0.261    46.949
n4173.in[0] (.names)                                             1.014    47.963
n4173.out[0] (.names)                                            0.261    48.224
n5178.in[2] (.names)                                             1.014    49.238
n5178.out[0] (.names)                                            0.261    49.499
n5179.in[0] (.names)                                             1.014    50.513
n5179.out[0] (.names)                                            0.261    50.774
n4340.in[0] (.names)                                             1.014    51.787
n4340.out[0] (.names)                                            0.261    52.048
n5163.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5163.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 82
Startpoint: n12578.Q[0] (.latch clocked by pclk)
Endpoint  : n11251.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12578.clk[0] (.latch)                                           1.014     1.014
n12578.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12987.in[0] (.names)                                            1.014     2.070
n12987.out[0] (.names)                                           0.261     2.331
n12990.in[0] (.names)                                            1.014     3.344
n12990.out[0] (.names)                                           0.261     3.605
n12731.in[0] (.names)                                            1.014     4.619
n12731.out[0] (.names)                                           0.261     4.880
n12630.in[2] (.names)                                            1.014     5.894
n12630.out[0] (.names)                                           0.261     6.155
n12734.in[2] (.names)                                            1.014     7.169
n12734.out[0] (.names)                                           0.261     7.430
n12737.in[2] (.names)                                            1.014     8.444
n12737.out[0] (.names)                                           0.261     8.705
n12739.in[0] (.names)                                            1.014     9.719
n12739.out[0] (.names)                                           0.261     9.980
n12741.in[1] (.names)                                            1.014    10.993
n12741.out[0] (.names)                                           0.261    11.254
n12599.in[1] (.names)                                            1.014    12.268
n12599.out[0] (.names)                                           0.261    12.529
n12600.in[1] (.names)                                            1.014    13.543
n12600.out[0] (.names)                                           0.261    13.804
n12603.in[2] (.names)                                            1.014    14.818
n12603.out[0] (.names)                                           0.261    15.079
n12604.in[0] (.names)                                            1.014    16.093
n12604.out[0] (.names)                                           0.261    16.354
n12609.in[0] (.names)                                            1.014    17.367
n12609.out[0] (.names)                                           0.261    17.628
n12618.in[0] (.names)                                            1.014    18.642
n12618.out[0] (.names)                                           0.261    18.903
n13029.in[2] (.names)                                            1.014    19.917
n13029.out[0] (.names)                                           0.261    20.178
n13053.in[2] (.names)                                            1.014    21.192
n13053.out[0] (.names)                                           0.261    21.453
n13055.in[0] (.names)                                            1.014    22.467
n13055.out[0] (.names)                                           0.261    22.728
n13056.in[1] (.names)                                            1.014    23.742
n13056.out[0] (.names)                                           0.261    24.003
n13037.in[2] (.names)                                            1.014    25.016
n13037.out[0] (.names)                                           0.261    25.277
n13035.in[0] (.names)                                            1.014    26.291
n13035.out[0] (.names)                                           0.261    26.552
n13058.in[0] (.names)                                            1.014    27.566
n13058.out[0] (.names)                                           0.261    27.827
n13018.in[0] (.names)                                            1.014    28.841
n13018.out[0] (.names)                                           0.261    29.102
n13019.in[2] (.names)                                            1.014    30.116
n13019.out[0] (.names)                                           0.261    30.377
n13140.in[3] (.names)                                            1.014    31.390
n13140.out[0] (.names)                                           0.261    31.651
n12555.in[0] (.names)                                            1.014    32.665
n12555.out[0] (.names)                                           0.261    32.926
n13142.in[1] (.names)                                            1.014    33.940
n13142.out[0] (.names)                                           0.261    34.201
n13120.in[2] (.names)                                            1.014    35.215
n13120.out[0] (.names)                                           0.261    35.476
n2895.in[0] (.names)                                             1.014    36.490
n2895.out[0] (.names)                                            0.261    36.751
n13104.in[0] (.names)                                            1.014    37.765
n13104.out[0] (.names)                                           0.261    38.026
n12687.in[0] (.names)                                            1.014    39.039
n12687.out[0] (.names)                                           0.261    39.300
n13015.in[1] (.names)                                            1.014    40.314
n13015.out[0] (.names)                                           0.261    40.575
n13020.in[1] (.names)                                            1.014    41.589
n13020.out[0] (.names)                                           0.261    41.850
n13130.in[2] (.names)                                            1.014    42.864
n13130.out[0] (.names)                                           0.261    43.125
n11312.in[0] (.names)                                            1.014    44.139
n11312.out[0] (.names)                                           0.261    44.400
n13113.in[1] (.names)                                            1.014    45.413
n13113.out[0] (.names)                                           0.261    45.674
n13111.in[1] (.names)                                            1.014    46.688
n13111.out[0] (.names)                                           0.261    46.949
n12825.in[1] (.names)                                            1.014    47.963
n12825.out[0] (.names)                                           0.261    48.224
n3255.in[1] (.names)                                             1.014    49.238
n3255.out[0] (.names)                                            0.261    49.499
n9473.in[1] (.names)                                             1.014    50.513
n9473.out[0] (.names)                                            0.261    50.774
n11250.in[0] (.names)                                            1.014    51.787
n11250.out[0] (.names)                                           0.261    52.048
n11251.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11251.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 83
Startpoint: n12578.Q[0] (.latch clocked by pclk)
Endpoint  : n11249.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12578.clk[0] (.latch)                                           1.014     1.014
n12578.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12987.in[0] (.names)                                            1.014     2.070
n12987.out[0] (.names)                                           0.261     2.331
n12990.in[0] (.names)                                            1.014     3.344
n12990.out[0] (.names)                                           0.261     3.605
n12731.in[0] (.names)                                            1.014     4.619
n12731.out[0] (.names)                                           0.261     4.880
n12630.in[2] (.names)                                            1.014     5.894
n12630.out[0] (.names)                                           0.261     6.155
n12734.in[2] (.names)                                            1.014     7.169
n12734.out[0] (.names)                                           0.261     7.430
n12737.in[2] (.names)                                            1.014     8.444
n12737.out[0] (.names)                                           0.261     8.705
n12739.in[0] (.names)                                            1.014     9.719
n12739.out[0] (.names)                                           0.261     9.980
n12741.in[1] (.names)                                            1.014    10.993
n12741.out[0] (.names)                                           0.261    11.254
n12599.in[1] (.names)                                            1.014    12.268
n12599.out[0] (.names)                                           0.261    12.529
n12600.in[1] (.names)                                            1.014    13.543
n12600.out[0] (.names)                                           0.261    13.804
n12603.in[2] (.names)                                            1.014    14.818
n12603.out[0] (.names)                                           0.261    15.079
n12604.in[0] (.names)                                            1.014    16.093
n12604.out[0] (.names)                                           0.261    16.354
n12609.in[0] (.names)                                            1.014    17.367
n12609.out[0] (.names)                                           0.261    17.628
n12618.in[0] (.names)                                            1.014    18.642
n12618.out[0] (.names)                                           0.261    18.903
n13029.in[2] (.names)                                            1.014    19.917
n13029.out[0] (.names)                                           0.261    20.178
n13053.in[2] (.names)                                            1.014    21.192
n13053.out[0] (.names)                                           0.261    21.453
n13055.in[0] (.names)                                            1.014    22.467
n13055.out[0] (.names)                                           0.261    22.728
n13056.in[1] (.names)                                            1.014    23.742
n13056.out[0] (.names)                                           0.261    24.003
n13037.in[2] (.names)                                            1.014    25.016
n13037.out[0] (.names)                                           0.261    25.277
n13035.in[0] (.names)                                            1.014    26.291
n13035.out[0] (.names)                                           0.261    26.552
n13058.in[0] (.names)                                            1.014    27.566
n13058.out[0] (.names)                                           0.261    27.827
n13018.in[0] (.names)                                            1.014    28.841
n13018.out[0] (.names)                                           0.261    29.102
n13019.in[2] (.names)                                            1.014    30.116
n13019.out[0] (.names)                                           0.261    30.377
n13140.in[3] (.names)                                            1.014    31.390
n13140.out[0] (.names)                                           0.261    31.651
n12555.in[0] (.names)                                            1.014    32.665
n12555.out[0] (.names)                                           0.261    32.926
n13142.in[1] (.names)                                            1.014    33.940
n13142.out[0] (.names)                                           0.261    34.201
n13120.in[2] (.names)                                            1.014    35.215
n13120.out[0] (.names)                                           0.261    35.476
n2895.in[0] (.names)                                             1.014    36.490
n2895.out[0] (.names)                                            0.261    36.751
n13104.in[0] (.names)                                            1.014    37.765
n13104.out[0] (.names)                                           0.261    38.026
n12687.in[0] (.names)                                            1.014    39.039
n12687.out[0] (.names)                                           0.261    39.300
n13015.in[1] (.names)                                            1.014    40.314
n13015.out[0] (.names)                                           0.261    40.575
n13020.in[1] (.names)                                            1.014    41.589
n13020.out[0] (.names)                                           0.261    41.850
n13130.in[2] (.names)                                            1.014    42.864
n13130.out[0] (.names)                                           0.261    43.125
n11312.in[0] (.names)                                            1.014    44.139
n11312.out[0] (.names)                                           0.261    44.400
n13113.in[1] (.names)                                            1.014    45.413
n13113.out[0] (.names)                                           0.261    45.674
n13111.in[1] (.names)                                            1.014    46.688
n13111.out[0] (.names)                                           0.261    46.949
n13115.in[3] (.names)                                            1.014    47.963
n13115.out[0] (.names)                                           0.261    48.224
n13121.in[0] (.names)                                            1.014    49.238
n13121.out[0] (.names)                                           0.261    49.499
n13122.in[0] (.names)                                            1.014    50.513
n13122.out[0] (.names)                                           0.261    50.774
n11248.in[0] (.names)                                            1.014    51.787
n11248.out[0] (.names)                                           0.261    52.048
n11249.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11249.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 84
Startpoint: n12578.Q[0] (.latch clocked by pclk)
Endpoint  : n13093.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12578.clk[0] (.latch)                                           1.014     1.014
n12578.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12987.in[0] (.names)                                            1.014     2.070
n12987.out[0] (.names)                                           0.261     2.331
n12990.in[0] (.names)                                            1.014     3.344
n12990.out[0] (.names)                                           0.261     3.605
n12731.in[0] (.names)                                            1.014     4.619
n12731.out[0] (.names)                                           0.261     4.880
n12630.in[2] (.names)                                            1.014     5.894
n12630.out[0] (.names)                                           0.261     6.155
n12734.in[2] (.names)                                            1.014     7.169
n12734.out[0] (.names)                                           0.261     7.430
n12737.in[2] (.names)                                            1.014     8.444
n12737.out[0] (.names)                                           0.261     8.705
n12739.in[0] (.names)                                            1.014     9.719
n12739.out[0] (.names)                                           0.261     9.980
n12741.in[1] (.names)                                            1.014    10.993
n12741.out[0] (.names)                                           0.261    11.254
n12599.in[1] (.names)                                            1.014    12.268
n12599.out[0] (.names)                                           0.261    12.529
n12600.in[1] (.names)                                            1.014    13.543
n12600.out[0] (.names)                                           0.261    13.804
n12603.in[2] (.names)                                            1.014    14.818
n12603.out[0] (.names)                                           0.261    15.079
n12604.in[0] (.names)                                            1.014    16.093
n12604.out[0] (.names)                                           0.261    16.354
n12609.in[0] (.names)                                            1.014    17.367
n12609.out[0] (.names)                                           0.261    17.628
n12618.in[0] (.names)                                            1.014    18.642
n12618.out[0] (.names)                                           0.261    18.903
n13029.in[2] (.names)                                            1.014    19.917
n13029.out[0] (.names)                                           0.261    20.178
n13053.in[2] (.names)                                            1.014    21.192
n13053.out[0] (.names)                                           0.261    21.453
n13055.in[0] (.names)                                            1.014    22.467
n13055.out[0] (.names)                                           0.261    22.728
n13056.in[1] (.names)                                            1.014    23.742
n13056.out[0] (.names)                                           0.261    24.003
n13037.in[2] (.names)                                            1.014    25.016
n13037.out[0] (.names)                                           0.261    25.277
n13035.in[0] (.names)                                            1.014    26.291
n13035.out[0] (.names)                                           0.261    26.552
n13058.in[0] (.names)                                            1.014    27.566
n13058.out[0] (.names)                                           0.261    27.827
n13018.in[0] (.names)                                            1.014    28.841
n13018.out[0] (.names)                                           0.261    29.102
n13019.in[2] (.names)                                            1.014    30.116
n13019.out[0] (.names)                                           0.261    30.377
n13140.in[3] (.names)                                            1.014    31.390
n13140.out[0] (.names)                                           0.261    31.651
n12555.in[0] (.names)                                            1.014    32.665
n12555.out[0] (.names)                                           0.261    32.926
n13142.in[1] (.names)                                            1.014    33.940
n13142.out[0] (.names)                                           0.261    34.201
n13120.in[2] (.names)                                            1.014    35.215
n13120.out[0] (.names)                                           0.261    35.476
n2895.in[0] (.names)                                             1.014    36.490
n2895.out[0] (.names)                                            0.261    36.751
n13104.in[0] (.names)                                            1.014    37.765
n13104.out[0] (.names)                                           0.261    38.026
n12687.in[0] (.names)                                            1.014    39.039
n12687.out[0] (.names)                                           0.261    39.300
n13015.in[1] (.names)                                            1.014    40.314
n13015.out[0] (.names)                                           0.261    40.575
n13020.in[1] (.names)                                            1.014    41.589
n13020.out[0] (.names)                                           0.261    41.850
n13130.in[2] (.names)                                            1.014    42.864
n13130.out[0] (.names)                                           0.261    43.125
n11312.in[0] (.names)                                            1.014    44.139
n11312.out[0] (.names)                                           0.261    44.400
n13113.in[1] (.names)                                            1.014    45.413
n13113.out[0] (.names)                                           0.261    45.674
n13111.in[1] (.names)                                            1.014    46.688
n13111.out[0] (.names)                                           0.261    46.949
n13115.in[3] (.names)                                            1.014    47.963
n13115.out[0] (.names)                                           0.261    48.224
n13121.in[0] (.names)                                            1.014    49.238
n13121.out[0] (.names)                                           0.261    49.499
n13122.in[0] (.names)                                            1.014    50.513
n13122.out[0] (.names)                                           0.261    50.774
n13123.in[0] (.names)                                            1.014    51.787
n13123.out[0] (.names)                                           0.261    52.048
n13093.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13093.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 85
Startpoint: n12578.Q[0] (.latch clocked by pclk)
Endpoint  : n9433.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12578.clk[0] (.latch)                                           1.014     1.014
n12578.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12987.in[0] (.names)                                            1.014     2.070
n12987.out[0] (.names)                                           0.261     2.331
n12990.in[0] (.names)                                            1.014     3.344
n12990.out[0] (.names)                                           0.261     3.605
n12731.in[0] (.names)                                            1.014     4.619
n12731.out[0] (.names)                                           0.261     4.880
n12630.in[2] (.names)                                            1.014     5.894
n12630.out[0] (.names)                                           0.261     6.155
n12734.in[2] (.names)                                            1.014     7.169
n12734.out[0] (.names)                                           0.261     7.430
n12737.in[2] (.names)                                            1.014     8.444
n12737.out[0] (.names)                                           0.261     8.705
n12739.in[0] (.names)                                            1.014     9.719
n12739.out[0] (.names)                                           0.261     9.980
n12741.in[1] (.names)                                            1.014    10.993
n12741.out[0] (.names)                                           0.261    11.254
n12599.in[1] (.names)                                            1.014    12.268
n12599.out[0] (.names)                                           0.261    12.529
n12600.in[1] (.names)                                            1.014    13.543
n12600.out[0] (.names)                                           0.261    13.804
n12603.in[2] (.names)                                            1.014    14.818
n12603.out[0] (.names)                                           0.261    15.079
n12611.in[0] (.names)                                            1.014    16.093
n12611.out[0] (.names)                                           0.261    16.354
n9716.in[3] (.names)                                             1.014    17.367
n9716.out[0] (.names)                                            0.261    17.628
n3281.in[1] (.names)                                             1.014    18.642
n3281.out[0] (.names)                                            0.261    18.903
n12648.in[1] (.names)                                            1.014    19.917
n12648.out[0] (.names)                                           0.261    20.178
n12649.in[0] (.names)                                            1.014    21.192
n12649.out[0] (.names)                                           0.261    21.453
n12650.in[0] (.names)                                            1.014    22.467
n12650.out[0] (.names)                                           0.261    22.728
n12644.in[1] (.names)                                            1.014    23.742
n12644.out[0] (.names)                                           0.261    24.003
n12646.in[1] (.names)                                            1.014    25.016
n12646.out[0] (.names)                                           0.261    25.277
n3778.in[1] (.names)                                             1.014    26.291
n3778.out[0] (.names)                                            0.261    26.552
n12663.in[1] (.names)                                            1.014    27.566
n12663.out[0] (.names)                                           0.261    27.827
n12664.in[0] (.names)                                            1.014    28.841
n12664.out[0] (.names)                                           0.261    29.102
n12658.in[0] (.names)                                            1.014    30.116
n12658.out[0] (.names)                                           0.261    30.377
n12660.in[0] (.names)                                            1.014    31.390
n12660.out[0] (.names)                                           0.261    31.651
n12126.in[0] (.names)                                            1.014    32.665
n12126.out[0] (.names)                                           0.261    32.926
n12667.in[1] (.names)                                            1.014    33.940
n12667.out[0] (.names)                                           0.261    34.201
n12668.in[0] (.names)                                            1.014    35.215
n12668.out[0] (.names)                                           0.261    35.476
n12698.in[2] (.names)                                            1.014    36.490
n12698.out[0] (.names)                                           0.261    36.751
n12700.in[1] (.names)                                            1.014    37.765
n12700.out[0] (.names)                                           0.261    38.026
n12713.in[2] (.names)                                            1.014    39.039
n12713.out[0] (.names)                                           0.261    39.300
n12714.in[1] (.names)                                            1.014    40.314
n12714.out[0] (.names)                                           0.261    40.575
n3048.in[2] (.names)                                             1.014    41.589
n3048.out[0] (.names)                                            0.261    41.850
n12557.in[0] (.names)                                            1.014    42.864
n12557.out[0] (.names)                                           0.261    43.125
n9418.in[1] (.names)                                             1.014    44.139
n9418.out[0] (.names)                                            0.261    44.400
n12690.in[0] (.names)                                            1.014    45.413
n12690.out[0] (.names)                                           0.261    45.674
n3482.in[0] (.names)                                             1.014    46.688
n3482.out[0] (.names)                                            0.261    46.949
n12450.in[0] (.names)                                            1.014    47.963
n12450.out[0] (.names)                                           0.261    48.224
n3837.in[0] (.names)                                             1.014    49.238
n3837.out[0] (.names)                                            0.261    49.499
n4029.in[1] (.names)                                             1.014    50.513
n4029.out[0] (.names)                                            0.261    50.774
n9432.in[0] (.names)                                             1.014    51.787
n9432.out[0] (.names)                                            0.261    52.048
n9433.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9433.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 86
Startpoint: n3215.Q[0] (.latch clocked by pclk)
Endpoint  : n4769.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3215.clk[0] (.latch)                                            1.014     1.014
n3215.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11931.in[0] (.names)                                            1.014     2.070
n11931.out[0] (.names)                                           0.261     2.331
n11937.in[0] (.names)                                            1.014     3.344
n11937.out[0] (.names)                                           0.261     3.605
n12171.in[0] (.names)                                            1.014     4.619
n12171.out[0] (.names)                                           0.261     4.880
n12172.in[0] (.names)                                            1.014     5.894
n12172.out[0] (.names)                                           0.261     6.155
n11889.in[2] (.names)                                            1.014     7.169
n11889.out[0] (.names)                                           0.261     7.430
n11862.in[1] (.names)                                            1.014     8.444
n11862.out[0] (.names)                                           0.261     8.705
n11863.in[3] (.names)                                            1.014     9.719
n11863.out[0] (.names)                                           0.261     9.980
n11898.in[1] (.names)                                            1.014    10.993
n11898.out[0] (.names)                                           0.261    11.254
n11899.in[1] (.names)                                            1.014    12.268
n11899.out[0] (.names)                                           0.261    12.529
n11672.in[0] (.names)                                            1.014    13.543
n11672.out[0] (.names)                                           0.261    13.804
n11778.in[0] (.names)                                            1.014    14.818
n11778.out[0] (.names)                                           0.261    15.079
n11779.in[0] (.names)                                            1.014    16.093
n11779.out[0] (.names)                                           0.261    16.354
n11794.in[3] (.names)                                            1.014    17.367
n11794.out[0] (.names)                                           0.261    17.628
n11795.in[0] (.names)                                            1.014    18.642
n11795.out[0] (.names)                                           0.261    18.903
n11654.in[1] (.names)                                            1.014    19.917
n11654.out[0] (.names)                                           0.261    20.178
n11683.in[0] (.names)                                            1.014    21.192
n11683.out[0] (.names)                                           0.261    21.453
n11684.in[2] (.names)                                            1.014    22.467
n11684.out[0] (.names)                                           0.261    22.728
n11727.in[1] (.names)                                            1.014    23.742
n11727.out[0] (.names)                                           0.261    24.003
n11826.in[1] (.names)                                            1.014    25.016
n11826.out[0] (.names)                                           0.261    25.277
n11797.in[0] (.names)                                            1.014    26.291
n11797.out[0] (.names)                                           0.261    26.552
n11848.in[0] (.names)                                            1.014    27.566
n11848.out[0] (.names)                                           0.261    27.827
n13075.in[1] (.names)                                            1.014    28.841
n13075.out[0] (.names)                                           0.261    29.102
n12290.in[0] (.names)                                            1.014    30.116
n12290.out[0] (.names)                                           0.261    30.377
n12220.in[0] (.names)                                            1.014    31.390
n12220.out[0] (.names)                                           0.261    31.651
n12221.in[1] (.names)                                            1.014    32.665
n12221.out[0] (.names)                                           0.261    32.926
n12222.in[1] (.names)                                            1.014    33.940
n12222.out[0] (.names)                                           0.261    34.201
n12223.in[0] (.names)                                            1.014    35.215
n12223.out[0] (.names)                                           0.261    35.476
n12225.in[0] (.names)                                            1.014    36.490
n12225.out[0] (.names)                                           0.261    36.751
n11754.in[0] (.names)                                            1.014    37.765
n11754.out[0] (.names)                                           0.261    38.026
n11755.in[1] (.names)                                            1.014    39.039
n11755.out[0] (.names)                                           0.261    39.300
n11759.in[0] (.names)                                            1.014    40.314
n11759.out[0] (.names)                                           0.261    40.575
n3325.in[2] (.names)                                             1.014    41.589
n3325.out[0] (.names)                                            0.261    41.850
n9434.in[0] (.names)                                             1.014    42.864
n9434.out[0] (.names)                                            0.261    43.125
n11756.in[0] (.names)                                            1.014    44.139
n11756.out[0] (.names)                                           0.261    44.400
n11527.in[2] (.names)                                            1.014    45.413
n11527.out[0] (.names)                                           0.261    45.674
n11750.in[0] (.names)                                            1.014    46.688
n11750.out[0] (.names)                                           0.261    46.949
n2976.in[0] (.names)                                             1.014    47.963
n2976.out[0] (.names)                                            0.261    48.224
n3560.in[1] (.names)                                             1.014    49.238
n3560.out[0] (.names)                                            0.261    49.499
n3417.in[1] (.names)                                             1.014    50.513
n3417.out[0] (.names)                                            0.261    50.774
n3075.in[0] (.names)                                             1.014    51.787
n3075.out[0] (.names)                                            0.261    52.048
n4769.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4769.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 87
Startpoint: n7371.Q[0] (.latch clocked by pclk)
Endpoint  : n4140.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7371.clk[0] (.latch)                                            1.014     1.014
n7371.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7063.in[0] (.names)                                             1.014     2.070
n7063.out[0] (.names)                                            0.261     2.331
n7374.in[0] (.names)                                             1.014     3.344
n7374.out[0] (.names)                                            0.261     3.605
n7429.in[1] (.names)                                             1.014     4.619
n7429.out[0] (.names)                                            0.261     4.880
n7436.in[0] (.names)                                             1.014     5.894
n7436.out[0] (.names)                                            0.261     6.155
n7810.in[1] (.names)                                             1.014     7.169
n7810.out[0] (.names)                                            0.261     7.430
n7806.in[1] (.names)                                             1.014     8.444
n7806.out[0] (.names)                                            0.261     8.705
n7795.in[0] (.names)                                             1.014     9.719
n7795.out[0] (.names)                                            0.261     9.980
n7788.in[0] (.names)                                             1.014    10.993
n7788.out[0] (.names)                                            0.261    11.254
n7807.in[0] (.names)                                             1.014    12.268
n7807.out[0] (.names)                                            0.261    12.529
n7779.in[1] (.names)                                             1.014    13.543
n7779.out[0] (.names)                                            0.261    13.804
n7811.in[0] (.names)                                             1.014    14.818
n7811.out[0] (.names)                                            0.261    15.079
n7712.in[0] (.names)                                             1.014    16.093
n7712.out[0] (.names)                                            0.261    16.354
n3827.in[0] (.names)                                             1.014    17.367
n3827.out[0] (.names)                                            0.261    17.628
n7713.in[1] (.names)                                             1.014    18.642
n7713.out[0] (.names)                                            0.261    18.903
n7714.in[0] (.names)                                             1.014    19.917
n7714.out[0] (.names)                                            0.261    20.178
n7715.in[0] (.names)                                             1.014    21.192
n7715.out[0] (.names)                                            0.261    21.453
n7720.in[0] (.names)                                             1.014    22.467
n7720.out[0] (.names)                                            0.261    22.728
n7626.in[0] (.names)                                             1.014    23.742
n7626.out[0] (.names)                                            0.261    24.003
n7723.in[0] (.names)                                             1.014    25.016
n7723.out[0] (.names)                                            0.261    25.277
n7644.in[2] (.names)                                             1.014    26.291
n7644.out[0] (.names)                                            0.261    26.552
n7726.in[1] (.names)                                             1.014    27.566
n7726.out[0] (.names)                                            0.261    27.827
n7754.in[0] (.names)                                             1.014    28.841
n7754.out[0] (.names)                                            0.261    29.102
n7755.in[0] (.names)                                             1.014    30.116
n7755.out[0] (.names)                                            0.261    30.377
n7765.in[0] (.names)                                             1.014    31.390
n7765.out[0] (.names)                                            0.261    31.651
n7770.in[0] (.names)                                             1.014    32.665
n7770.out[0] (.names)                                            0.261    32.926
n7771.in[0] (.names)                                             1.014    33.940
n7771.out[0] (.names)                                            0.261    34.201
n7812.in[0] (.names)                                             1.014    35.215
n7812.out[0] (.names)                                            0.261    35.476
n7801.in[1] (.names)                                             1.014    36.490
n7801.out[0] (.names)                                            0.261    36.751
n4517.in[0] (.names)                                             1.014    37.765
n4517.out[0] (.names)                                            0.261    38.026
n7813.in[0] (.names)                                             1.014    39.039
n7813.out[0] (.names)                                            0.261    39.300
n6787.in[3] (.names)                                             1.014    40.314
n6787.out[0] (.names)                                            0.261    40.575
n6788.in[3] (.names)                                             1.014    41.589
n6788.out[0] (.names)                                            0.261    41.850
n6792.in[0] (.names)                                             1.014    42.864
n6792.out[0] (.names)                                            0.261    43.125
n6793.in[0] (.names)                                             1.014    44.139
n6793.out[0] (.names)                                            0.261    44.400
n3908.in[0] (.names)                                             1.014    45.413
n3908.out[0] (.names)                                            0.261    45.674
n6794.in[0] (.names)                                             1.014    46.688
n6794.out[0] (.names)                                            0.261    46.949
n6552.in[1] (.names)                                             1.014    47.963
n6552.out[0] (.names)                                            0.261    48.224
n6795.in[0] (.names)                                             1.014    49.238
n6795.out[0] (.names)                                            0.261    49.499
n7947.in[2] (.names)                                             1.014    50.513
n7947.out[0] (.names)                                            0.261    50.774
n4139.in[1] (.names)                                             1.014    51.787
n4139.out[0] (.names)                                            0.261    52.048
n4140.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4140.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 88
Startpoint: n3215.Q[0] (.latch clocked by pclk)
Endpoint  : n13131.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3215.clk[0] (.latch)                                            1.014     1.014
n3215.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11931.in[0] (.names)                                            1.014     2.070
n11931.out[0] (.names)                                           0.261     2.331
n11937.in[0] (.names)                                            1.014     3.344
n11937.out[0] (.names)                                           0.261     3.605
n12171.in[0] (.names)                                            1.014     4.619
n12171.out[0] (.names)                                           0.261     4.880
n12172.in[0] (.names)                                            1.014     5.894
n12172.out[0] (.names)                                           0.261     6.155
n11889.in[2] (.names)                                            1.014     7.169
n11889.out[0] (.names)                                           0.261     7.430
n11862.in[1] (.names)                                            1.014     8.444
n11862.out[0] (.names)                                           0.261     8.705
n11863.in[3] (.names)                                            1.014     9.719
n11863.out[0] (.names)                                           0.261     9.980
n11898.in[1] (.names)                                            1.014    10.993
n11898.out[0] (.names)                                           0.261    11.254
n11899.in[1] (.names)                                            1.014    12.268
n11899.out[0] (.names)                                           0.261    12.529
n11672.in[0] (.names)                                            1.014    13.543
n11672.out[0] (.names)                                           0.261    13.804
n11778.in[0] (.names)                                            1.014    14.818
n11778.out[0] (.names)                                           0.261    15.079
n11779.in[0] (.names)                                            1.014    16.093
n11779.out[0] (.names)                                           0.261    16.354
n11794.in[3] (.names)                                            1.014    17.367
n11794.out[0] (.names)                                           0.261    17.628
n11795.in[0] (.names)                                            1.014    18.642
n11795.out[0] (.names)                                           0.261    18.903
n11654.in[1] (.names)                                            1.014    19.917
n11654.out[0] (.names)                                           0.261    20.178
n11683.in[0] (.names)                                            1.014    21.192
n11683.out[0] (.names)                                           0.261    21.453
n11684.in[2] (.names)                                            1.014    22.467
n11684.out[0] (.names)                                           0.261    22.728
n11727.in[1] (.names)                                            1.014    23.742
n11727.out[0] (.names)                                           0.261    24.003
n11826.in[1] (.names)                                            1.014    25.016
n11826.out[0] (.names)                                           0.261    25.277
n11797.in[0] (.names)                                            1.014    26.291
n11797.out[0] (.names)                                           0.261    26.552
n11848.in[0] (.names)                                            1.014    27.566
n11848.out[0] (.names)                                           0.261    27.827
n13075.in[1] (.names)                                            1.014    28.841
n13075.out[0] (.names)                                           0.261    29.102
n13090.in[2] (.names)                                            1.014    30.116
n13090.out[0] (.names)                                           0.261    30.377
n13092.in[0] (.names)                                            1.014    31.390
n13092.out[0] (.names)                                           0.261    31.651
n12375.in[0] (.names)                                            1.014    32.665
n12375.out[0] (.names)                                           0.261    32.926
n13078.in[0] (.names)                                            1.014    33.940
n13078.out[0] (.names)                                           0.261    34.201
n11305.in[1] (.names)                                            1.014    35.215
n11305.out[0] (.names)                                           0.261    35.476
n13079.in[1] (.names)                                            1.014    36.490
n13079.out[0] (.names)                                           0.261    36.751
n13080.in[0] (.names)                                            1.014    37.765
n13080.out[0] (.names)                                           0.261    38.026
n13081.in[0] (.names)                                            1.014    39.039
n13081.out[0] (.names)                                           0.261    39.300
n13086.in[0] (.names)                                            1.014    40.314
n13086.out[0] (.names)                                           0.261    40.575
n13087.in[0] (.names)                                            1.014    41.589
n13087.out[0] (.names)                                           0.261    41.850
n13099.in[0] (.names)                                            1.014    42.864
n13099.out[0] (.names)                                           0.261    43.125
n13096.in[2] (.names)                                            1.014    44.139
n13096.out[0] (.names)                                           0.261    44.400
n13097.in[2] (.names)                                            1.014    45.413
n13097.out[0] (.names)                                           0.261    45.674
n11284.in[0] (.names)                                            1.014    46.688
n11284.out[0] (.names)                                           0.261    46.949
n11310.in[0] (.names)                                            1.014    47.963
n11310.out[0] (.names)                                           0.261    48.224
n3391.in[0] (.names)                                             1.014    49.238
n3391.out[0] (.names)                                            0.261    49.499
n13098.in[0] (.names)                                            1.014    50.513
n13098.out[0] (.names)                                           0.261    50.774
n13141.in[1] (.names)                                            1.014    51.787
n13141.out[0] (.names)                                           0.261    52.048
n13131.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13131.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 89
Startpoint: n4288.Q[0] (.latch clocked by pclk)
Endpoint  : n4341.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4288.clk[0] (.latch)                                            1.014     1.014
n4288.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4443.in[0] (.names)                                             1.014     2.070
n4443.out[0] (.names)                                            0.261     2.331
n3576.in[2] (.names)                                             1.014     3.344
n3576.out[0] (.names)                                            0.261     3.605
n4445.in[1] (.names)                                             1.014     4.619
n4445.out[0] (.names)                                            0.261     4.880
n4450.in[0] (.names)                                             1.014     5.894
n4450.out[0] (.names)                                            0.261     6.155
n5220.in[0] (.names)                                             1.014     7.169
n5220.out[0] (.names)                                            0.261     7.430
n5162.in[1] (.names)                                             1.014     8.444
n5162.out[0] (.names)                                            0.261     8.705
n5164.in[0] (.names)                                             1.014     9.719
n5164.out[0] (.names)                                            0.261     9.980
n5165.in[0] (.names)                                             1.014    10.993
n5165.out[0] (.names)                                            0.261    11.254
n5184.in[1] (.names)                                             1.014    12.268
n5184.out[0] (.names)                                            0.261    12.529
n2870.in[1] (.names)                                             1.014    13.543
n2870.out[0] (.names)                                            0.261    13.804
n5186.in[0] (.names)                                             1.014    14.818
n5186.out[0] (.names)                                            0.261    15.079
n5233.in[2] (.names)                                             1.014    16.093
n5233.out[0] (.names)                                            0.261    16.354
n5236.in[0] (.names)                                             1.014    17.367
n5236.out[0] (.names)                                            0.261    17.628
n5237.in[3] (.names)                                             1.014    18.642
n5237.out[0] (.names)                                            0.261    18.903
n5238.in[0] (.names)                                             1.014    19.917
n5238.out[0] (.names)                                            0.261    20.178
n4356.in[0] (.names)                                             1.014    21.192
n4356.out[0] (.names)                                            0.261    21.453
n5246.in[1] (.names)                                             1.014    22.467
n5246.out[0] (.names)                                            0.261    22.728
n5139.in[3] (.names)                                             1.014    23.742
n5139.out[0] (.names)                                            0.261    24.003
n5140.in[0] (.names)                                             1.014    25.016
n5140.out[0] (.names)                                            0.261    25.277
n5063.in[1] (.names)                                             1.014    26.291
n5063.out[0] (.names)                                            0.261    26.552
n4133.in[2] (.names)                                             1.014    27.566
n4133.out[0] (.names)                                            0.261    27.827
n5064.in[2] (.names)                                             1.014    28.841
n5064.out[0] (.names)                                            0.261    29.102
n5065.in[0] (.names)                                             1.014    30.116
n5065.out[0] (.names)                                            0.261    30.377
n5071.in[1] (.names)                                             1.014    31.390
n5071.out[0] (.names)                                            0.261    31.651
n5073.in[1] (.names)                                             1.014    32.665
n5073.out[0] (.names)                                            0.261    32.926
n4061.in[0] (.names)                                             1.014    33.940
n4061.out[0] (.names)                                            0.261    34.201
n3262.in[0] (.names)                                             1.014    35.215
n3262.out[0] (.names)                                            0.261    35.476
n5081.in[1] (.names)                                             1.014    36.490
n5081.out[0] (.names)                                            0.261    36.751
n5082.in[0] (.names)                                             1.014    37.765
n5082.out[0] (.names)                                            0.261    38.026
n5084.in[1] (.names)                                             1.014    39.039
n5084.out[0] (.names)                                            0.261    39.300
n5091.in[0] (.names)                                             1.014    40.314
n5091.out[0] (.names)                                            0.261    40.575
n5092.in[0] (.names)                                             1.014    41.589
n5092.out[0] (.names)                                            0.261    41.850
n5094.in[0] (.names)                                             1.014    42.864
n5094.out[0] (.names)                                            0.261    43.125
n5096.in[1] (.names)                                             1.014    44.139
n5096.out[0] (.names)                                            0.261    44.400
n5170.in[0] (.names)                                             1.014    45.413
n5170.out[0] (.names)                                            0.261    45.674
n5172.in[1] (.names)                                             1.014    46.688
n5172.out[0] (.names)                                            0.261    46.949
n4173.in[0] (.names)                                             1.014    47.963
n4173.out[0] (.names)                                            0.261    48.224
n5178.in[2] (.names)                                             1.014    49.238
n5178.out[0] (.names)                                            0.261    49.499
n5179.in[0] (.names)                                             1.014    50.513
n5179.out[0] (.names)                                            0.261    50.774
n4340.in[0] (.names)                                             1.014    51.787
n4340.out[0] (.names)                                            0.261    52.048
n4341.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4341.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 90
Startpoint: n7371.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3033.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7371.clk[0] (.latch)                                            1.014     1.014
n7371.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7063.in[0] (.names)                                             1.014     2.070
n7063.out[0] (.names)                                            0.261     2.331
n7374.in[0] (.names)                                             1.014     3.344
n7374.out[0] (.names)                                            0.261     3.605
n7429.in[1] (.names)                                             1.014     4.619
n7429.out[0] (.names)                                            0.261     4.880
n7436.in[0] (.names)                                             1.014     5.894
n7436.out[0] (.names)                                            0.261     6.155
n7810.in[1] (.names)                                             1.014     7.169
n7810.out[0] (.names)                                            0.261     7.430
n7806.in[1] (.names)                                             1.014     8.444
n7806.out[0] (.names)                                            0.261     8.705
n7795.in[0] (.names)                                             1.014     9.719
n7795.out[0] (.names)                                            0.261     9.980
n7788.in[0] (.names)                                             1.014    10.993
n7788.out[0] (.names)                                            0.261    11.254
n7789.in[0] (.names)                                             1.014    12.268
n7789.out[0] (.names)                                            0.261    12.529
n7790.in[1] (.names)                                             1.014    13.543
n7790.out[0] (.names)                                            0.261    13.804
n7791.in[0] (.names)                                             1.014    14.818
n7791.out[0] (.names)                                            0.261    15.079
n6740.in[1] (.names)                                             1.014    16.093
n6740.out[0] (.names)                                            0.261    16.354
n7793.in[0] (.names)                                             1.014    17.367
n7793.out[0] (.names)                                            0.261    17.628
n7772.in[0] (.names)                                             1.014    18.642
n7772.out[0] (.names)                                            0.261    18.903
n7497.in[0] (.names)                                             1.014    19.917
n7497.out[0] (.names)                                            0.261    20.178
n7797.in[0] (.names)                                             1.014    21.192
n7797.out[0] (.names)                                            0.261    21.453
n7202.in[2] (.names)                                             1.014    22.467
n7202.out[0] (.names)                                            0.261    22.728
n7203.in[2] (.names)                                             1.014    23.742
n7203.out[0] (.names)                                            0.261    24.003
n3469.in[3] (.names)                                             1.014    25.016
n3469.out[0] (.names)                                            0.261    25.277
n7147.in[0] (.names)                                             1.014    26.291
n7147.out[0] (.names)                                            0.261    26.552
n7148.in[2] (.names)                                             1.014    27.566
n7148.out[0] (.names)                                            0.261    27.827
n7155.in[1] (.names)                                             1.014    28.841
n7155.out[0] (.names)                                            0.261    29.102
n5888.in[2] (.names)                                             1.014    30.116
n5888.out[0] (.names)                                            0.261    30.377
n7160.in[0] (.names)                                             1.014    31.390
n7160.out[0] (.names)                                            0.261    31.651
n7197.in[2] (.names)                                             1.014    32.665
n7197.out[0] (.names)                                            0.261    32.926
n7198.in[1] (.names)                                             1.014    33.940
n7198.out[0] (.names)                                            0.261    34.201
n7199.in[0] (.names)                                             1.014    35.215
n7199.out[0] (.names)                                            0.261    35.476
n7200.in[0] (.names)                                             1.014    36.490
n7200.out[0] (.names)                                            0.261    36.751
n7219.in[0] (.names)                                             1.014    37.765
n7219.out[0] (.names)                                            0.261    38.026
n13422.in[0] (.names)                                            1.014    39.039
n13422.out[0] (.names)                                           0.261    39.300
n13448.in[1] (.names)                                            1.014    40.314
n13448.out[0] (.names)                                           0.261    40.575
n13449.in[0] (.names)                                            1.014    41.589
n13449.out[0] (.names)                                           0.261    41.850
n9401.in[0] (.names)                                             1.014    42.864
n9401.out[0] (.names)                                            0.261    43.125
n13462.in[0] (.names)                                            1.014    44.139
n13462.out[0] (.names)                                           0.261    44.400
n13193.in[1] (.names)                                            1.014    45.413
n13193.out[0] (.names)                                           0.261    45.674
n13245.in[0] (.names)                                            1.014    46.688
n13245.out[0] (.names)                                           0.261    46.949
n13227.in[2] (.names)                                            1.014    47.963
n13227.out[0] (.names)                                           0.261    48.224
n13248.in[0] (.names)                                            1.014    49.238
n13248.out[0] (.names)                                           0.261    49.499
n3033.in[0] (.names)                                             1.014    50.513
n3033.out[0] (.names)                                            0.261    50.774
out:n3033.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 91
Startpoint: n11277.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2889.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11277.clk[0] (.latch)                                           1.014     1.014
n11277.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n3663.in[1] (.names)                                             1.014     2.070
n3663.out[0] (.names)                                            0.261     2.331
n12770.in[0] (.names)                                            1.014     3.344
n12770.out[0] (.names)                                           0.261     3.605
n12832.in[1] (.names)                                            1.014     4.619
n12832.out[0] (.names)                                           0.261     4.880
n12836.in[1] (.names)                                            1.014     5.894
n12836.out[0] (.names)                                           0.261     6.155
n12851.in[0] (.names)                                            1.014     7.169
n12851.out[0] (.names)                                           0.261     7.430
n12853.in[0] (.names)                                            1.014     8.444
n12853.out[0] (.names)                                           0.261     8.705
n12855.in[1] (.names)                                            1.014     9.719
n12855.out[0] (.names)                                           0.261     9.980
n12863.in[3] (.names)                                            1.014    10.993
n12863.out[0] (.names)                                           0.261    11.254
n12864.in[0] (.names)                                            1.014    12.268
n12864.out[0] (.names)                                           0.261    12.529
n12865.in[1] (.names)                                            1.014    13.543
n12865.out[0] (.names)                                           0.261    13.804
n12826.in[2] (.names)                                            1.014    14.818
n12826.out[0] (.names)                                           0.261    15.079
n12829.in[0] (.names)                                            1.014    16.093
n12829.out[0] (.names)                                           0.261    16.354
n12847.in[0] (.names)                                            1.014    17.367
n12847.out[0] (.names)                                           0.261    17.628
n3317.in[0] (.names)                                             1.014    18.642
n3317.out[0] (.names)                                            0.261    18.903
n12868.in[2] (.names)                                            1.014    19.917
n12868.out[0] (.names)                                           0.261    20.178
n12869.in[0] (.names)                                            1.014    21.192
n12869.out[0] (.names)                                           0.261    21.453
n12398.in[0] (.names)                                            1.014    22.467
n12398.out[0] (.names)                                           0.261    22.728
n12359.in[3] (.names)                                            1.014    23.742
n12359.out[0] (.names)                                           0.261    24.003
n3681.in[0] (.names)                                             1.014    25.016
n3681.out[0] (.names)                                            0.261    25.277
n12332.in[1] (.names)                                            1.014    26.291
n12332.out[0] (.names)                                           0.261    26.552
n12333.in[0] (.names)                                            1.014    27.566
n12333.out[0] (.names)                                           0.261    27.827
n12334.in[0] (.names)                                            1.014    28.841
n12334.out[0] (.names)                                           0.261    29.102
n12365.in[0] (.names)                                            1.014    30.116
n12365.out[0] (.names)                                           0.261    30.377
n9387.in[0] (.names)                                             1.014    31.390
n9387.out[0] (.names)                                            0.261    31.651
n12366.in[0] (.names)                                            1.014    32.665
n12366.out[0] (.names)                                           0.261    32.926
n12367.in[3] (.names)                                            1.014    33.940
n12367.out[0] (.names)                                           0.261    34.201
n12376.in[1] (.names)                                            1.014    35.215
n12376.out[0] (.names)                                           0.261    35.476
n12386.in[0] (.names)                                            1.014    36.490
n12386.out[0] (.names)                                           0.261    36.751
n4108.in[0] (.names)                                             1.014    37.765
n4108.out[0] (.names)                                            0.261    38.026
n11443.in[0] (.names)                                            1.014    39.039
n11443.out[0] (.names)                                           0.261    39.300
n12358.in[2] (.names)                                            1.014    40.314
n12358.out[0] (.names)                                           0.261    40.575
n12355.in[0] (.names)                                            1.014    41.589
n12355.out[0] (.names)                                           0.261    41.850
n12283.in[0] (.names)                                            1.014    42.864
n12283.out[0] (.names)                                           0.261    43.125
n12275.in[0] (.names)                                            1.014    44.139
n12275.out[0] (.names)                                           0.261    44.400
n12276.in[1] (.names)                                            1.014    45.413
n12276.out[0] (.names)                                           0.261    45.674
n11155.in[0] (.names)                                            1.014    46.688
n11155.out[0] (.names)                                           0.261    46.949
n11156.in[0] (.names)                                            1.014    47.963
n11156.out[0] (.names)                                           0.261    48.224
n4161.in[0] (.names)                                             1.014    49.238
n4161.out[0] (.names)                                            0.261    49.499
n2889.in[1] (.names)                                             1.014    50.513
n2889.out[0] (.names)                                            0.261    50.774
out:n2889.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 92
Startpoint: n7604.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3933.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7604.clk[0] (.latch)                                            1.014     1.014
n7604.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7552.in[2] (.names)                                             1.014     2.070
n7552.out[0] (.names)                                            0.261     2.331
n7356.in[0] (.names)                                             1.014     3.344
n7356.out[0] (.names)                                            0.261     3.605
n7721.in[1] (.names)                                             1.014     4.619
n7721.out[0] (.names)                                            0.261     4.880
n7722.in[0] (.names)                                             1.014     5.894
n7722.out[0] (.names)                                            0.261     6.155
n7725.in[2] (.names)                                             1.014     7.169
n7725.out[0] (.names)                                            0.261     7.430
n7672.in[0] (.names)                                             1.014     8.444
n7672.out[0] (.names)                                            0.261     8.705
n7667.in[0] (.names)                                             1.014     9.719
n7667.out[0] (.names)                                            0.261     9.980
n7668.in[0] (.names)                                             1.014    10.993
n7668.out[0] (.names)                                            0.261    11.254
n7671.in[0] (.names)                                             1.014    12.268
n7671.out[0] (.names)                                            0.261    12.529
n7019.in[0] (.names)                                             1.014    13.543
n7019.out[0] (.names)                                            0.261    13.804
n3808.in[0] (.names)                                             1.014    14.818
n3808.out[0] (.names)                                            0.261    15.079
n7014.in[0] (.names)                                             1.014    16.093
n7014.out[0] (.names)                                            0.261    16.354
n7015.in[0] (.names)                                             1.014    17.367
n7015.out[0] (.names)                                            0.261    17.628
n7023.in[1] (.names)                                             1.014    18.642
n7023.out[0] (.names)                                            0.261    18.903
n7031.in[1] (.names)                                             1.014    19.917
n7031.out[0] (.names)                                            0.261    20.178
n7032.in[0] (.names)                                             1.014    21.192
n7032.out[0] (.names)                                            0.261    21.453
n6959.in[0] (.names)                                             1.014    22.467
n6959.out[0] (.names)                                            0.261    22.728
n6960.in[2] (.names)                                             1.014    23.742
n6960.out[0] (.names)                                            0.261    24.003
n6886.in[2] (.names)                                             1.014    25.016
n6886.out[0] (.names)                                            0.261    25.277
n6887.in[1] (.names)                                             1.014    26.291
n6887.out[0] (.names)                                            0.261    26.552
n6892.in[0] (.names)                                             1.014    27.566
n6892.out[0] (.names)                                            0.261    27.827
n6893.in[0] (.names)                                             1.014    28.841
n6893.out[0] (.names)                                            0.261    29.102
n6915.in[1] (.names)                                             1.014    30.116
n6915.out[0] (.names)                                            0.261    30.377
n6919.in[0] (.names)                                             1.014    31.390
n6919.out[0] (.names)                                            0.261    31.651
n6925.in[0] (.names)                                             1.014    32.665
n6925.out[0] (.names)                                            0.261    32.926
n6928.in[2] (.names)                                             1.014    33.940
n6928.out[0] (.names)                                            0.261    34.201
n6875.in[0] (.names)                                             1.014    35.215
n6875.out[0] (.names)                                            0.261    35.476
n6931.in[0] (.names)                                             1.014    36.490
n6931.out[0] (.names)                                            0.261    36.751
n6932.in[0] (.names)                                             1.014    37.765
n6932.out[0] (.names)                                            0.261    38.026
n6938.in[1] (.names)                                             1.014    39.039
n6938.out[0] (.names)                                            0.261    39.300
n6939.in[1] (.names)                                             1.014    40.314
n6939.out[0] (.names)                                            0.261    40.575
n6947.in[0] (.names)                                             1.014    41.589
n6947.out[0] (.names)                                            0.261    41.850
n6948.in[0] (.names)                                             1.014    42.864
n6948.out[0] (.names)                                            0.261    43.125
n3348.in[0] (.names)                                             1.014    44.139
n3348.out[0] (.names)                                            0.261    44.400
n9347.in[1] (.names)                                             1.014    45.413
n9347.out[0] (.names)                                            0.261    45.674
n9287.in[2] (.names)                                             1.014    46.688
n9287.out[0] (.names)                                            0.261    46.949
n4097.in[1] (.names)                                             1.014    47.963
n4097.out[0] (.names)                                            0.261    48.224
n9289.in[0] (.names)                                             1.014    49.238
n9289.out[0] (.names)                                            0.261    49.499
n3933.in[1] (.names)                                             1.014    50.513
n3933.out[0] (.names)                                            0.261    50.774
out:n3933.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 93
Startpoint: n11277.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3880.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11277.clk[0] (.latch)                                           1.014     1.014
n11277.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n3663.in[1] (.names)                                             1.014     2.070
n3663.out[0] (.names)                                            0.261     2.331
n12770.in[0] (.names)                                            1.014     3.344
n12770.out[0] (.names)                                           0.261     3.605
n12832.in[1] (.names)                                            1.014     4.619
n12832.out[0] (.names)                                           0.261     4.880
n12836.in[1] (.names)                                            1.014     5.894
n12836.out[0] (.names)                                           0.261     6.155
n12851.in[0] (.names)                                            1.014     7.169
n12851.out[0] (.names)                                           0.261     7.430
n12853.in[0] (.names)                                            1.014     8.444
n12853.out[0] (.names)                                           0.261     8.705
n12855.in[1] (.names)                                            1.014     9.719
n12855.out[0] (.names)                                           0.261     9.980
n12863.in[3] (.names)                                            1.014    10.993
n12863.out[0] (.names)                                           0.261    11.254
n12864.in[0] (.names)                                            1.014    12.268
n12864.out[0] (.names)                                           0.261    12.529
n12865.in[1] (.names)                                            1.014    13.543
n12865.out[0] (.names)                                           0.261    13.804
n12826.in[2] (.names)                                            1.014    14.818
n12826.out[0] (.names)                                           0.261    15.079
n12829.in[0] (.names)                                            1.014    16.093
n12829.out[0] (.names)                                           0.261    16.354
n12847.in[0] (.names)                                            1.014    17.367
n12847.out[0] (.names)                                           0.261    17.628
n3317.in[0] (.names)                                             1.014    18.642
n3317.out[0] (.names)                                            0.261    18.903
n12868.in[2] (.names)                                            1.014    19.917
n12868.out[0] (.names)                                           0.261    20.178
n12869.in[0] (.names)                                            1.014    21.192
n12869.out[0] (.names)                                           0.261    21.453
n12398.in[0] (.names)                                            1.014    22.467
n12398.out[0] (.names)                                           0.261    22.728
n12359.in[3] (.names)                                            1.014    23.742
n12359.out[0] (.names)                                           0.261    24.003
n3681.in[0] (.names)                                             1.014    25.016
n3681.out[0] (.names)                                            0.261    25.277
n12332.in[1] (.names)                                            1.014    26.291
n12332.out[0] (.names)                                           0.261    26.552
n12333.in[0] (.names)                                            1.014    27.566
n12333.out[0] (.names)                                           0.261    27.827
n12334.in[0] (.names)                                            1.014    28.841
n12334.out[0] (.names)                                           0.261    29.102
n12365.in[0] (.names)                                            1.014    30.116
n12365.out[0] (.names)                                           0.261    30.377
n9387.in[0] (.names)                                             1.014    31.390
n9387.out[0] (.names)                                            0.261    31.651
n12366.in[0] (.names)                                            1.014    32.665
n12366.out[0] (.names)                                           0.261    32.926
n12367.in[3] (.names)                                            1.014    33.940
n12367.out[0] (.names)                                           0.261    34.201
n12376.in[1] (.names)                                            1.014    35.215
n12376.out[0] (.names)                                           0.261    35.476
n12386.in[0] (.names)                                            1.014    36.490
n12386.out[0] (.names)                                           0.261    36.751
n4108.in[0] (.names)                                             1.014    37.765
n4108.out[0] (.names)                                            0.261    38.026
n11443.in[0] (.names)                                            1.014    39.039
n11443.out[0] (.names)                                           0.261    39.300
n12358.in[2] (.names)                                            1.014    40.314
n12358.out[0] (.names)                                           0.261    40.575
n12355.in[0] (.names)                                            1.014    41.589
n12355.out[0] (.names)                                           0.261    41.850
n12283.in[0] (.names)                                            1.014    42.864
n12283.out[0] (.names)                                           0.261    43.125
n12275.in[0] (.names)                                            1.014    44.139
n12275.out[0] (.names)                                           0.261    44.400
n12276.in[1] (.names)                                            1.014    45.413
n12276.out[0] (.names)                                           0.261    45.674
n11155.in[0] (.names)                                            1.014    46.688
n11155.out[0] (.names)                                           0.261    46.949
n11156.in[0] (.names)                                            1.014    47.963
n11156.out[0] (.names)                                           0.261    48.224
n11157.in[1] (.names)                                            1.014    49.238
n11157.out[0] (.names)                                           0.261    49.499
n3880.in[0] (.names)                                             1.014    50.513
n3880.out[0] (.names)                                            0.261    50.774
out:n3880.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 94
Startpoint: n3215.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3309.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3215.clk[0] (.latch)                                            1.014     1.014
n3215.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11931.in[0] (.names)                                            1.014     2.070
n11931.out[0] (.names)                                           0.261     2.331
n11937.in[0] (.names)                                            1.014     3.344
n11937.out[0] (.names)                                           0.261     3.605
n12171.in[0] (.names)                                            1.014     4.619
n12171.out[0] (.names)                                           0.261     4.880
n12172.in[0] (.names)                                            1.014     5.894
n12172.out[0] (.names)                                           0.261     6.155
n11889.in[2] (.names)                                            1.014     7.169
n11889.out[0] (.names)                                           0.261     7.430
n11862.in[1] (.names)                                            1.014     8.444
n11862.out[0] (.names)                                           0.261     8.705
n11863.in[3] (.names)                                            1.014     9.719
n11863.out[0] (.names)                                           0.261     9.980
n11898.in[1] (.names)                                            1.014    10.993
n11898.out[0] (.names)                                           0.261    11.254
n11899.in[1] (.names)                                            1.014    12.268
n11899.out[0] (.names)                                           0.261    12.529
n11672.in[0] (.names)                                            1.014    13.543
n11672.out[0] (.names)                                           0.261    13.804
n11778.in[0] (.names)                                            1.014    14.818
n11778.out[0] (.names)                                           0.261    15.079
n11779.in[0] (.names)                                            1.014    16.093
n11779.out[0] (.names)                                           0.261    16.354
n11794.in[3] (.names)                                            1.014    17.367
n11794.out[0] (.names)                                           0.261    17.628
n11795.in[0] (.names)                                            1.014    18.642
n11795.out[0] (.names)                                           0.261    18.903
n11654.in[1] (.names)                                            1.014    19.917
n11654.out[0] (.names)                                           0.261    20.178
n11683.in[0] (.names)                                            1.014    21.192
n11683.out[0] (.names)                                           0.261    21.453
n11684.in[2] (.names)                                            1.014    22.467
n11684.out[0] (.names)                                           0.261    22.728
n11727.in[1] (.names)                                            1.014    23.742
n11727.out[0] (.names)                                           0.261    24.003
n11826.in[1] (.names)                                            1.014    25.016
n11826.out[0] (.names)                                           0.261    25.277
n11797.in[0] (.names)                                            1.014    26.291
n11797.out[0] (.names)                                           0.261    26.552
n11848.in[0] (.names)                                            1.014    27.566
n11848.out[0] (.names)                                           0.261    27.827
n13075.in[1] (.names)                                            1.014    28.841
n13075.out[0] (.names)                                           0.261    29.102
n13090.in[2] (.names)                                            1.014    30.116
n13090.out[0] (.names)                                           0.261    30.377
n13092.in[0] (.names)                                            1.014    31.390
n13092.out[0] (.names)                                           0.261    31.651
n12375.in[0] (.names)                                            1.014    32.665
n12375.out[0] (.names)                                           0.261    32.926
n13078.in[0] (.names)                                            1.014    33.940
n13078.out[0] (.names)                                           0.261    34.201
n11305.in[1] (.names)                                            1.014    35.215
n11305.out[0] (.names)                                           0.261    35.476
n13079.in[1] (.names)                                            1.014    36.490
n13079.out[0] (.names)                                           0.261    36.751
n13080.in[0] (.names)                                            1.014    37.765
n13080.out[0] (.names)                                           0.261    38.026
n13081.in[0] (.names)                                            1.014    39.039
n13081.out[0] (.names)                                           0.261    39.300
n13086.in[0] (.names)                                            1.014    40.314
n13086.out[0] (.names)                                           0.261    40.575
n13087.in[0] (.names)                                            1.014    41.589
n13087.out[0] (.names)                                           0.261    41.850
n13099.in[0] (.names)                                            1.014    42.864
n13099.out[0] (.names)                                           0.261    43.125
n13096.in[2] (.names)                                            1.014    44.139
n13096.out[0] (.names)                                           0.261    44.400
n13042.in[1] (.names)                                            1.014    45.413
n13042.out[0] (.names)                                           0.261    45.674
n13043.in[1] (.names)                                            1.014    46.688
n13043.out[0] (.names)                                           0.261    46.949
n3705.in[1] (.names)                                             1.014    47.963
n3705.out[0] (.names)                                            0.261    48.224
n13051.in[1] (.names)                                            1.014    49.238
n13051.out[0] (.names)                                           0.261    49.499
n3309.in[2] (.names)                                             1.014    50.513
n3309.out[0] (.names)                                            0.261    50.774
out:n3309.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 95
Startpoint: n7604.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2938.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7604.clk[0] (.latch)                                            1.014     1.014
n7604.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7552.in[2] (.names)                                             1.014     2.070
n7552.out[0] (.names)                                            0.261     2.331
n7356.in[0] (.names)                                             1.014     3.344
n7356.out[0] (.names)                                            0.261     3.605
n7721.in[1] (.names)                                             1.014     4.619
n7721.out[0] (.names)                                            0.261     4.880
n7722.in[0] (.names)                                             1.014     5.894
n7722.out[0] (.names)                                            0.261     6.155
n7725.in[2] (.names)                                             1.014     7.169
n7725.out[0] (.names)                                            0.261     7.430
n7672.in[0] (.names)                                             1.014     8.444
n7672.out[0] (.names)                                            0.261     8.705
n7667.in[0] (.names)                                             1.014     9.719
n7667.out[0] (.names)                                            0.261     9.980
n7668.in[0] (.names)                                             1.014    10.993
n7668.out[0] (.names)                                            0.261    11.254
n7671.in[0] (.names)                                             1.014    12.268
n7671.out[0] (.names)                                            0.261    12.529
n7019.in[0] (.names)                                             1.014    13.543
n7019.out[0] (.names)                                            0.261    13.804
n3808.in[0] (.names)                                             1.014    14.818
n3808.out[0] (.names)                                            0.261    15.079
n7014.in[0] (.names)                                             1.014    16.093
n7014.out[0] (.names)                                            0.261    16.354
n7015.in[0] (.names)                                             1.014    17.367
n7015.out[0] (.names)                                            0.261    17.628
n7023.in[1] (.names)                                             1.014    18.642
n7023.out[0] (.names)                                            0.261    18.903
n7031.in[1] (.names)                                             1.014    19.917
n7031.out[0] (.names)                                            0.261    20.178
n7032.in[0] (.names)                                             1.014    21.192
n7032.out[0] (.names)                                            0.261    21.453
n6959.in[0] (.names)                                             1.014    22.467
n6959.out[0] (.names)                                            0.261    22.728
n6960.in[2] (.names)                                             1.014    23.742
n6960.out[0] (.names)                                            0.261    24.003
n6886.in[2] (.names)                                             1.014    25.016
n6886.out[0] (.names)                                            0.261    25.277
n3610.in[3] (.names)                                             1.014    26.291
n3610.out[0] (.names)                                            0.261    26.552
n3584.in[3] (.names)                                             1.014    27.566
n3584.out[0] (.names)                                            0.261    27.827
n8755.in[1] (.names)                                             1.014    28.841
n8755.out[0] (.names)                                            0.261    29.102
n8758.in[0] (.names)                                             1.014    30.116
n8758.out[0] (.names)                                            0.261    30.377
n5918.in[0] (.names)                                             1.014    31.390
n5918.out[0] (.names)                                            0.261    31.651
n5919.in[2] (.names)                                             1.014    32.665
n5919.out[0] (.names)                                            0.261    32.926
n5927.in[2] (.names)                                             1.014    33.940
n5927.out[0] (.names)                                            0.261    34.201
n5929.in[2] (.names)                                             1.014    35.215
n5929.out[0] (.names)                                            0.261    35.476
n3997.in[1] (.names)                                             1.014    36.490
n3997.out[0] (.names)                                            0.261    36.751
n5930.in[3] (.names)                                             1.014    37.765
n5930.out[0] (.names)                                            0.261    38.026
n5931.in[0] (.names)                                             1.014    39.039
n5931.out[0] (.names)                                            0.261    39.300
n5932.in[0] (.names)                                             1.014    40.314
n5932.out[0] (.names)                                            0.261    40.575
n5872.in[0] (.names)                                             1.014    41.589
n5872.out[0] (.names)                                            0.261    41.850
n4410.in[0] (.names)                                             1.014    42.864
n4410.out[0] (.names)                                            0.261    43.125
n5933.in[0] (.names)                                             1.014    44.139
n5933.out[0] (.names)                                            0.261    44.400
n5934.in[2] (.names)                                             1.014    45.413
n5934.out[0] (.names)                                            0.261    45.674
n4279.in[0] (.names)                                             1.014    46.688
n4279.out[0] (.names)                                            0.261    46.949
n2934.in[2] (.names)                                             1.014    47.963
n2934.out[0] (.names)                                            0.261    48.224
n3475.in[0] (.names)                                             1.014    49.238
n3475.out[0] (.names)                                            0.261    49.499
n2938.in[0] (.names)                                             1.014    50.513
n2938.out[0] (.names)                                            0.261    50.774
out:n2938.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 96
Startpoint: n3215.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3417.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3215.clk[0] (.latch)                                            1.014     1.014
n3215.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11931.in[0] (.names)                                            1.014     2.070
n11931.out[0] (.names)                                           0.261     2.331
n11937.in[0] (.names)                                            1.014     3.344
n11937.out[0] (.names)                                           0.261     3.605
n12171.in[0] (.names)                                            1.014     4.619
n12171.out[0] (.names)                                           0.261     4.880
n12172.in[0] (.names)                                            1.014     5.894
n12172.out[0] (.names)                                           0.261     6.155
n11889.in[2] (.names)                                            1.014     7.169
n11889.out[0] (.names)                                           0.261     7.430
n11862.in[1] (.names)                                            1.014     8.444
n11862.out[0] (.names)                                           0.261     8.705
n11863.in[3] (.names)                                            1.014     9.719
n11863.out[0] (.names)                                           0.261     9.980
n11898.in[1] (.names)                                            1.014    10.993
n11898.out[0] (.names)                                           0.261    11.254
n11899.in[1] (.names)                                            1.014    12.268
n11899.out[0] (.names)                                           0.261    12.529
n11672.in[0] (.names)                                            1.014    13.543
n11672.out[0] (.names)                                           0.261    13.804
n11778.in[0] (.names)                                            1.014    14.818
n11778.out[0] (.names)                                           0.261    15.079
n11779.in[0] (.names)                                            1.014    16.093
n11779.out[0] (.names)                                           0.261    16.354
n11794.in[3] (.names)                                            1.014    17.367
n11794.out[0] (.names)                                           0.261    17.628
n11795.in[0] (.names)                                            1.014    18.642
n11795.out[0] (.names)                                           0.261    18.903
n11654.in[1] (.names)                                            1.014    19.917
n11654.out[0] (.names)                                           0.261    20.178
n11683.in[0] (.names)                                            1.014    21.192
n11683.out[0] (.names)                                           0.261    21.453
n11684.in[2] (.names)                                            1.014    22.467
n11684.out[0] (.names)                                           0.261    22.728
n11727.in[1] (.names)                                            1.014    23.742
n11727.out[0] (.names)                                           0.261    24.003
n11826.in[1] (.names)                                            1.014    25.016
n11826.out[0] (.names)                                           0.261    25.277
n11797.in[0] (.names)                                            1.014    26.291
n11797.out[0] (.names)                                           0.261    26.552
n11848.in[0] (.names)                                            1.014    27.566
n11848.out[0] (.names)                                           0.261    27.827
n13075.in[1] (.names)                                            1.014    28.841
n13075.out[0] (.names)                                           0.261    29.102
n12290.in[0] (.names)                                            1.014    30.116
n12290.out[0] (.names)                                           0.261    30.377
n12220.in[0] (.names)                                            1.014    31.390
n12220.out[0] (.names)                                           0.261    31.651
n12221.in[1] (.names)                                            1.014    32.665
n12221.out[0] (.names)                                           0.261    32.926
n12222.in[1] (.names)                                            1.014    33.940
n12222.out[0] (.names)                                           0.261    34.201
n12223.in[0] (.names)                                            1.014    35.215
n12223.out[0] (.names)                                           0.261    35.476
n12225.in[0] (.names)                                            1.014    36.490
n12225.out[0] (.names)                                           0.261    36.751
n11754.in[0] (.names)                                            1.014    37.765
n11754.out[0] (.names)                                           0.261    38.026
n11755.in[1] (.names)                                            1.014    39.039
n11755.out[0] (.names)                                           0.261    39.300
n11759.in[0] (.names)                                            1.014    40.314
n11759.out[0] (.names)                                           0.261    40.575
n3325.in[2] (.names)                                             1.014    41.589
n3325.out[0] (.names)                                            0.261    41.850
n9434.in[0] (.names)                                             1.014    42.864
n9434.out[0] (.names)                                            0.261    43.125
n11756.in[0] (.names)                                            1.014    44.139
n11756.out[0] (.names)                                           0.261    44.400
n11527.in[2] (.names)                                            1.014    45.413
n11527.out[0] (.names)                                           0.261    45.674
n11750.in[0] (.names)                                            1.014    46.688
n11750.out[0] (.names)                                           0.261    46.949
n2976.in[0] (.names)                                             1.014    47.963
n2976.out[0] (.names)                                            0.261    48.224
n3560.in[1] (.names)                                             1.014    49.238
n3560.out[0] (.names)                                            0.261    49.499
n3417.in[1] (.names)                                             1.014    50.513
n3417.out[0] (.names)                                            0.261    50.774
out:n3417.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 97
Startpoint: n7296.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2843.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7296.clk[0] (.latch)                                            1.014     1.014
n7296.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7297.in[0] (.names)                                             1.014     2.070
n7297.out[0] (.names)                                            0.261     2.331
n7582.in[0] (.names)                                             1.014     3.344
n7582.out[0] (.names)                                            0.261     3.605
n7583.in[1] (.names)                                             1.014     4.619
n7583.out[0] (.names)                                            0.261     4.880
n7584.in[1] (.names)                                             1.014     5.894
n7584.out[0] (.names)                                            0.261     6.155
n7586.in[0] (.names)                                             1.014     7.169
n7586.out[0] (.names)                                            0.261     7.430
n7565.in[0] (.names)                                             1.014     8.444
n7565.out[0] (.names)                                            0.261     8.705
n7589.in[0] (.names)                                             1.014     9.719
n7589.out[0] (.names)                                            0.261     9.980
n7524.in[1] (.names)                                             1.014    10.993
n7524.out[0] (.names)                                            0.261    11.254
n7525.in[2] (.names)                                             1.014    12.268
n7525.out[0] (.names)                                            0.261    12.529
n7530.in[0] (.names)                                             1.014    13.543
n7530.out[0] (.names)                                            0.261    13.804
n7390.in[0] (.names)                                             1.014    14.818
n7390.out[0] (.names)                                            0.261    15.079
n7532.in[0] (.names)                                             1.014    16.093
n7532.out[0] (.names)                                            0.261    16.354
n7538.in[1] (.names)                                             1.014    17.367
n7538.out[0] (.names)                                            0.261    17.628
n7539.in[0] (.names)                                             1.014    18.642
n7539.out[0] (.names)                                            0.261    18.903
n7541.in[1] (.names)                                             1.014    19.917
n7541.out[0] (.names)                                            0.261    20.178
n7500.in[3] (.names)                                             1.014    21.192
n7500.out[0] (.names)                                            0.261    21.453
n7546.in[0] (.names)                                             1.014    22.467
n7546.out[0] (.names)                                            0.261    22.728
n7547.in[0] (.names)                                             1.014    23.742
n7547.out[0] (.names)                                            0.261    24.003
n7510.in[0] (.names)                                             1.014    25.016
n7510.out[0] (.names)                                            0.261    25.277
n7508.in[0] (.names)                                             1.014    26.291
n7508.out[0] (.names)                                            0.261    26.552
n7548.in[0] (.names)                                             1.014    27.566
n7548.out[0] (.names)                                            0.261    27.827
n3020.in[1] (.names)                                             1.014    28.841
n3020.out[0] (.names)                                            0.261    29.102
n7167.in[1] (.names)                                             1.014    30.116
n7167.out[0] (.names)                                            0.261    30.377
n3597.in[0] (.names)                                             1.014    31.390
n3597.out[0] (.names)                                            0.261    31.651
n6943.in[2] (.names)                                             1.014    32.665
n6943.out[0] (.names)                                            0.261    32.926
n7237.in[1] (.names)                                             1.014    33.940
n7237.out[0] (.names)                                            0.261    34.201
n7238.in[0] (.names)                                             1.014    35.215
n7238.out[0] (.names)                                            0.261    35.476
n7239.in[0] (.names)                                             1.014    36.490
n7239.out[0] (.names)                                            0.261    36.751
n7242.in[0] (.names)                                             1.014    37.765
n7242.out[0] (.names)                                            0.261    38.026
n7243.in[0] (.names)                                             1.014    39.039
n7243.out[0] (.names)                                            0.261    39.300
n7337.in[3] (.names)                                             1.014    40.314
n7337.out[0] (.names)                                            0.261    40.575
n3634.in[0] (.names)                                             1.014    41.589
n3634.out[0] (.names)                                            0.261    41.850
n11223.in[0] (.names)                                            1.014    42.864
n11223.out[0] (.names)                                           0.261    43.125
n3961.in[0] (.names)                                             1.014    44.139
n3961.out[0] (.names)                                            0.261    44.400
n11225.in[1] (.names)                                            1.014    45.413
n11225.out[0] (.names)                                           0.261    45.674
n4005.in[0] (.names)                                             1.014    46.688
n4005.out[0] (.names)                                            0.261    46.949
n3265.in[1] (.names)                                             1.014    47.963
n3265.out[0] (.names)                                            0.261    48.224
n13455.in[0] (.names)                                            1.014    49.238
n13455.out[0] (.names)                                           0.261    49.499
n2843.in[0] (.names)                                             1.014    50.513
n2843.out[0] (.names)                                            0.261    50.774
out:n2843.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 98
Startpoint: n11530.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3632.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11530.clk[0] (.latch)                                           1.014     1.014
n11530.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11884.in[2] (.names)                                            1.014     2.070
n11884.out[0] (.names)                                           0.261     2.331
n11882.in[2] (.names)                                            1.014     3.344
n11882.out[0] (.names)                                           0.261     3.605
n11881.in[1] (.names)                                            1.014     4.619
n11881.out[0] (.names)                                           0.261     4.880
n11886.in[0] (.names)                                            1.014     5.894
n11886.out[0] (.names)                                           0.261     6.155
n11887.in[0] (.names)                                            1.014     7.169
n11887.out[0] (.names)                                           0.261     7.430
n11636.in[0] (.names)                                            1.014     8.444
n11636.out[0] (.names)                                           0.261     8.705
n11637.in[2] (.names)                                            1.014     9.719
n11637.out[0] (.names)                                           0.261     9.980
n11644.in[0] (.names)                                            1.014    10.993
n11644.out[0] (.names)                                           0.261    11.254
n11975.in[2] (.names)                                            1.014    12.268
n11975.out[0] (.names)                                           0.261    12.529
n11980.in[0] (.names)                                            1.014    13.543
n11980.out[0] (.names)                                           0.261    13.804
n11987.in[2] (.names)                                            1.014    14.818
n11987.out[0] (.names)                                           0.261    15.079
n3284.in[2] (.names)                                             1.014    16.093
n3284.out[0] (.names)                                            0.261    16.354
n11996.in[1] (.names)                                            1.014    17.367
n11996.out[0] (.names)                                           0.261    17.628
n10172.in[1] (.names)                                            1.014    18.642
n10172.out[0] (.names)                                           0.261    18.903
n12208.in[0] (.names)                                            1.014    19.917
n12208.out[0] (.names)                                           0.261    20.178
n7628.in[2] (.names)                                             1.014    21.192
n7628.out[0] (.names)                                            0.261    21.453
n3301.in[2] (.names)                                             1.014    22.467
n3301.out[0] (.names)                                            0.261    22.728
n12209.in[0] (.names)                                            1.014    23.742
n12209.out[0] (.names)                                           0.261    24.003
n3311.in[0] (.names)                                             1.014    25.016
n3311.out[0] (.names)                                            0.261    25.277
n12210.in[0] (.names)                                            1.014    26.291
n12210.out[0] (.names)                                           0.261    26.552
n12214.in[0] (.names)                                            1.014    27.566
n12214.out[0] (.names)                                           0.261    27.827
n12215.in[1] (.names)                                            1.014    28.841
n12215.out[0] (.names)                                           0.261    29.102
n12216.in[0] (.names)                                            1.014    30.116
n12216.out[0] (.names)                                           0.261    30.377
n12119.in[0] (.names)                                            1.014    31.390
n12119.out[0] (.names)                                           0.261    31.651
n12120.in[0] (.names)                                            1.014    32.665
n12120.out[0] (.names)                                           0.261    32.926
n12122.in[1] (.names)                                            1.014    33.940
n12122.out[0] (.names)                                           0.261    34.201
n12114.in[1] (.names)                                            1.014    35.215
n12114.out[0] (.names)                                           0.261    35.476
n12116.in[0] (.names)                                            1.014    36.490
n12116.out[0] (.names)                                           0.261    36.751
n11276.in[0] (.names)                                            1.014    37.765
n11276.out[0] (.names)                                           0.261    38.026
n12123.in[1] (.names)                                            1.014    39.039
n12123.out[0] (.names)                                           0.261    39.300
n12128.in[2] (.names)                                            1.014    40.314
n12128.out[0] (.names)                                           0.261    40.575
n10351.in[0] (.names)                                            1.014    41.589
n10351.out[0] (.names)                                           0.261    41.850
n12129.in[0] (.names)                                            1.014    42.864
n12129.out[0] (.names)                                           0.261    43.125
n11424.in[1] (.names)                                            1.014    44.139
n11424.out[0] (.names)                                           0.261    44.400
n2926.in[1] (.names)                                             1.014    45.413
n2926.out[0] (.names)                                            0.261    45.674
n12134.in[1] (.names)                                            1.014    46.688
n12134.out[0] (.names)                                           0.261    46.949
n12135.in[0] (.names)                                            1.014    47.963
n12135.out[0] (.names)                                           0.261    48.224
n9385.in[0] (.names)                                             1.014    49.238
n9385.out[0] (.names)                                            0.261    49.499
n3632.in[0] (.names)                                             1.014    50.513
n3632.out[0] (.names)                                            0.261    50.774
out:n3632.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 99
Startpoint: n11328.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3166.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11328.clk[0] (.latch)                                           1.014     1.014
n11328.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12526.in[2] (.names)                                            1.014     2.070
n12526.out[0] (.names)                                           0.261     2.331
n12543.in[0] (.names)                                            1.014     3.344
n12543.out[0] (.names)                                           0.261     3.605
n13101.in[0] (.names)                                            1.014     4.619
n13101.out[0] (.names)                                           0.261     4.880
n13102.in[2] (.names)                                            1.014     5.894
n13102.out[0] (.names)                                           0.261     6.155
n13103.in[1] (.names)                                            1.014     7.169
n13103.out[0] (.names)                                           0.261     7.430
n13108.in[2] (.names)                                            1.014     8.444
n13108.out[0] (.names)                                           0.261     8.705
n13109.in[0] (.names)                                            1.014     9.719
n13109.out[0] (.names)                                           0.261     9.980
n13125.in[3] (.names)                                            1.014    10.993
n13125.out[0] (.names)                                           0.261    11.254
n13128.in[2] (.names)                                            1.014    12.268
n13128.out[0] (.names)                                           0.261    12.529
n11007.in[1] (.names)                                            1.014    13.543
n11007.out[0] (.names)                                           0.261    13.804
n2921.in[1] (.names)                                             1.014    14.818
n2921.out[0] (.names)                                            0.261    15.079
n12959.in[0] (.names)                                            1.014    16.093
n12959.out[0] (.names)                                           0.261    16.354
n12960.in[2] (.names)                                            1.014    17.367
n12960.out[0] (.names)                                           0.261    17.628
n12961.in[1] (.names)                                            1.014    18.642
n12961.out[0] (.names)                                           0.261    18.903
n12903.in[1] (.names)                                            1.014    19.917
n12903.out[0] (.names)                                           0.261    20.178
n12905.in[2] (.names)                                            1.014    21.192
n12905.out[0] (.names)                                           0.261    21.453
n12906.in[2] (.names)                                            1.014    22.467
n12906.out[0] (.names)                                           0.261    22.728
n12908.in[2] (.names)                                            1.014    23.742
n12908.out[0] (.names)                                           0.261    24.003
n12909.in[1] (.names)                                            1.014    25.016
n12909.out[0] (.names)                                           0.261    25.277
n12911.in[3] (.names)                                            1.014    26.291
n12911.out[0] (.names)                                           0.261    26.552
n12902.in[0] (.names)                                            1.014    27.566
n12902.out[0] (.names)                                           0.261    27.827
n12892.in[0] (.names)                                            1.014    28.841
n12892.out[0] (.names)                                           0.261    29.102
n12891.in[0] (.names)                                            1.014    30.116
n12891.out[0] (.names)                                           0.261    30.377
n12895.in[0] (.names)                                            1.014    31.390
n12895.out[0] (.names)                                           0.261    31.651
n2984.in[2] (.names)                                             1.014    32.665
n2984.out[0] (.names)                                            0.261    32.926
n12980.in[1] (.names)                                            1.014    33.940
n12980.out[0] (.names)                                           0.261    34.201
n12977.in[0] (.names)                                            1.014    35.215
n12977.out[0] (.names)                                           0.261    35.476
n12978.in[0] (.names)                                            1.014    36.490
n12978.out[0] (.names)                                           0.261    36.751
n12581.in[0] (.names)                                            1.014    37.765
n12581.out[0] (.names)                                           0.261    38.026
n12985.in[1] (.names)                                            1.014    39.039
n12985.out[0] (.names)                                           0.261    39.300
n12986.in[0] (.names)                                            1.014    40.314
n12986.out[0] (.names)                                           0.261    40.575
n12988.in[0] (.names)                                            1.014    41.589
n12988.out[0] (.names)                                           0.261    41.850
n3230.in[0] (.names)                                             1.014    42.864
n3230.out[0] (.names)                                            0.261    43.125
n9366.in[0] (.names)                                             1.014    44.139
n9366.out[0] (.names)                                            0.261    44.400
n11725.in[0] (.names)                                            1.014    45.413
n11725.out[0] (.names)                                           0.261    45.674
n13169.in[2] (.names)                                            1.014    46.688
n13169.out[0] (.names)                                           0.261    46.949
n13170.in[1] (.names)                                            1.014    47.963
n13170.out[0] (.names)                                           0.261    48.224
n9456.in[0] (.names)                                             1.014    49.238
n9456.out[0] (.names)                                            0.261    49.499
n3166.in[0] (.names)                                             1.014    50.513
n3166.out[0] (.names)                                            0.261    50.774
out:n3166.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 100
Startpoint: n7371.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3592.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7371.clk[0] (.latch)                                            1.014     1.014
n7371.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7063.in[0] (.names)                                             1.014     2.070
n7063.out[0] (.names)                                            0.261     2.331
n7374.in[0] (.names)                                             1.014     3.344
n7374.out[0] (.names)                                            0.261     3.605
n7429.in[1] (.names)                                             1.014     4.619
n7429.out[0] (.names)                                            0.261     4.880
n7436.in[0] (.names)                                             1.014     5.894
n7436.out[0] (.names)                                            0.261     6.155
n7810.in[1] (.names)                                             1.014     7.169
n7810.out[0] (.names)                                            0.261     7.430
n7806.in[1] (.names)                                             1.014     8.444
n7806.out[0] (.names)                                            0.261     8.705
n7795.in[0] (.names)                                             1.014     9.719
n7795.out[0] (.names)                                            0.261     9.980
n7788.in[0] (.names)                                             1.014    10.993
n7788.out[0] (.names)                                            0.261    11.254
n7789.in[0] (.names)                                             1.014    12.268
n7789.out[0] (.names)                                            0.261    12.529
n7790.in[1] (.names)                                             1.014    13.543
n7790.out[0] (.names)                                            0.261    13.804
n7791.in[0] (.names)                                             1.014    14.818
n7791.out[0] (.names)                                            0.261    15.079
n6740.in[1] (.names)                                             1.014    16.093
n6740.out[0] (.names)                                            0.261    16.354
n7793.in[0] (.names)                                             1.014    17.367
n7793.out[0] (.names)                                            0.261    17.628
n7772.in[0] (.names)                                             1.014    18.642
n7772.out[0] (.names)                                            0.261    18.903
n7497.in[0] (.names)                                             1.014    19.917
n7497.out[0] (.names)                                            0.261    20.178
n7797.in[0] (.names)                                             1.014    21.192
n7797.out[0] (.names)                                            0.261    21.453
n7202.in[2] (.names)                                             1.014    22.467
n7202.out[0] (.names)                                            0.261    22.728
n7203.in[2] (.names)                                             1.014    23.742
n7203.out[0] (.names)                                            0.261    24.003
n3469.in[3] (.names)                                             1.014    25.016
n3469.out[0] (.names)                                            0.261    25.277
n7147.in[0] (.names)                                             1.014    26.291
n7147.out[0] (.names)                                            0.261    26.552
n7148.in[2] (.names)                                             1.014    27.566
n7148.out[0] (.names)                                            0.261    27.827
n7155.in[1] (.names)                                             1.014    28.841
n7155.out[0] (.names)                                            0.261    29.102
n5888.in[2] (.names)                                             1.014    30.116
n5888.out[0] (.names)                                            0.261    30.377
n7160.in[0] (.names)                                             1.014    31.390
n7160.out[0] (.names)                                            0.261    31.651
n7161.in[0] (.names)                                             1.014    32.665
n7161.out[0] (.names)                                            0.261    32.926
n7556.in[0] (.names)                                             1.014    33.940
n7556.out[0] (.names)                                            0.261    34.201
n7558.in[0] (.names)                                             1.014    35.215
n7558.out[0] (.names)                                            0.261    35.476
n7103.in[0] (.names)                                             1.014    36.490
n7103.out[0] (.names)                                            0.261    36.751
n7561.in[0] (.names)                                             1.014    37.765
n7561.out[0] (.names)                                            0.261    38.026
n7507.in[1] (.names)                                             1.014    39.039
n7507.out[0] (.names)                                            0.261    39.300
n7518.in[1] (.names)                                             1.014    40.314
n7518.out[0] (.names)                                            0.261    40.575
n7405.in[1] (.names)                                             1.014    41.589
n7405.out[0] (.names)                                            0.261    41.850
n7250.in[0] (.names)                                             1.014    42.864
n7250.out[0] (.names)                                            0.261    43.125
n7251.in[3] (.names)                                             1.014    44.139
n7251.out[0] (.names)                                            0.261    44.400
n7252.in[1] (.names)                                             1.014    45.413
n7252.out[0] (.names)                                            0.261    45.674
n3092.in[0] (.names)                                             1.014    46.688
n3092.out[0] (.names)                                            0.261    46.949
n7253.in[0] (.names)                                             1.014    47.963
n7253.out[0] (.names)                                            0.261    48.224
n6632.in[2] (.names)                                             1.014    49.238
n6632.out[0] (.names)                                            0.261    49.499
n3592.in[1] (.names)                                             1.014    50.513
n3592.out[0] (.names)                                            0.261    50.774
out:n3592.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#End of timing report
