{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1546866889823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546866889823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 07 14:14:49 2019 " "Processing started: Mon Jan 07 14:14:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546866889823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1546866889823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stoperJedenPrzycisk -c stoperJedenPrzycisk " "Command: quartus_map --read_settings_files=on --write_settings_files=off stoperJedenPrzycisk -c stoperJedenPrzycisk" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1546866889823 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1546866890588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dzielnik.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dzielnik.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dzielnik-Behavioral " "Found design unit 1: dzielnik-Behavioral" {  } { { "dzielnik.vhd" "" { Text "D:/KSUC/Grupa C/sroda/timewatch vhdl/dzielnik.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546866891385 ""} { "Info" "ISGN_ENTITY_NAME" "1 dzielnik " "Found entity 1: dzielnik" {  } { { "dzielnik.vhd" "" { Text "D:/KSUC/Grupa C/sroda/timewatch vhdl/dzielnik.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546866891385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546866891385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stoperjedenprzycisk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stoperjedenprzycisk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stoperJedenPrzycisk-Behavioral " "Found design unit 1: stoperJedenPrzycisk-Behavioral" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "D:/KSUC/Grupa C/sroda/timewatch vhdl/stoperJedenPrzycisk.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546866891385 ""} { "Info" "ISGN_ENTITY_NAME" "1 stoperJedenPrzycisk " "Found entity 1: stoperJedenPrzycisk" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "D:/KSUC/Grupa C/sroda/timewatch vhdl/stoperJedenPrzycisk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546866891385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546866891385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSeg-Behavioral " "Found design unit 1: sevenSeg-Behavioral" {  } { { "sevenSeg.vhd" "" { Text "D:/KSUC/Grupa C/sroda/timewatch vhdl/sevenSeg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546866891385 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg " "Found entity 1: sevenSeg" {  } { { "sevenSeg.vhd" "" { Text "D:/KSUC/Grupa C/sroda/timewatch vhdl/sevenSeg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546866891385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546866891385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonlogika.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buttonlogika.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buttonLogika-Behavioral " "Found design unit 1: buttonLogika-Behavioral" {  } { { "buttonLogika.vhd" "" { Text "D:/KSUC/Grupa C/sroda/timewatch vhdl/buttonLogika.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546866891385 ""} { "Info" "ISGN_ENTITY_NAME" "1 buttonLogika " "Found entity 1: buttonLogika" {  } { { "buttonLogika.vhd" "" { Text "D:/KSUC/Grupa C/sroda/timewatch vhdl/buttonLogika.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546866891385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546866891385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "licznik16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file licznik16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 licznik16bit-Behavioral " "Found design unit 1: licznik16bit-Behavioral" {  } { { "licznik16bit.vhd" "" { Text "D:/KSUC/Grupa C/sroda/timewatch vhdl/licznik16bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546866891385 ""} { "Info" "ISGN_ENTITY_NAME" "1 licznik16bit " "Found entity 1: licznik16bit" {  } { { "licznik16bit.vhd" "" { Text "D:/KSUC/Grupa C/sroda/timewatch vhdl/licznik16bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546866891385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546866891385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546866891401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546866891401 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1546866891448 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "segment72\[0\] segment7 " "Bus \"segment72\[0\]\" found using same base name as \"segment7\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 272 744 811 288 "segment72\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1546866891463 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "segment72\[1\] segment7 " "Bus \"segment72\[1\]\" found using same base name as \"segment7\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 288 744 811 304 "segment72\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1546866891463 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "segment72\[2\] segment7 " "Bus \"segment72\[2\]\" found using same base name as \"segment7\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 304 744 811 320 "segment72\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1546866891463 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "segment72\[3\] segment7 " "Bus \"segment72\[3\]\" found using same base name as \"segment7\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 320 744 811 336 "segment72\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1546866891463 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "segment72\[4\] segment7 " "Bus \"segment72\[4\]\" found using same base name as \"segment7\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 336 744 811 352 "segment72\[4\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1546866891463 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "segment72\[5\] segment7 " "Bus \"segment72\[5\]\" found using same base name as \"segment7\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 352 744 811 368 "segment72\[5\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1546866891463 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "segment72\[6\] segment7 " "Bus \"segment72\[6\]\" found using same base name as \"segment7\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 368 744 811 384 "segment72\[6\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1546866891463 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "segment73\[0\] segment7 " "Bus \"segment73\[0\]\" found using same base name as \"segment7\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 400 728 795 416 "segment73\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1546866891463 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "segment73\[1\] segment7 " "Bus \"segment73\[1\]\" found using same base name as \"segment7\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 416 728 795 432 "segment73\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1546866891463 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "segment73\[2\] segment7 " "Bus \"segment73\[2\]\" found using same base name as \"segment7\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 432 728 795 448 "segment73\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1546866891463 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "segment73\[3\] segment7 " "Bus \"segment73\[3\]\" found using same base name as \"segment7\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 448 728 795 464 "segment73\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1546866891463 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "segment73\[4\] segment7 " "Bus \"segment73\[4\]\" found using same base name as \"segment7\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 464 728 795 480 "segment73\[4\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1546866891463 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "segment73\[5\] segment7 " "Bus \"segment73\[5\]\" found using same base name as \"segment7\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 480 728 795 496 "segment73\[5\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1546866891463 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "segment73\[6\] segment7 " "Bus \"segment73\[6\]\" found using same base name as \"segment7\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 496 728 795 512 "segment73\[6\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1546866891463 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "segment74\[0\] segment7 " "Bus \"segment74\[0\]\" found using same base name as \"segment7\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 552 712 779 568 "segment74\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1546866891463 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "segment74\[1\] segment7 " "Bus \"segment74\[1\]\" found using same base name as \"segment7\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 568 712 779 584 "segment74\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1546866891463 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "segment74\[2\] segment7 " "Bus \"segment74\[2\]\" found using same base name as \"segment7\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 584 712 779 600 "segment74\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1546866891463 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "segment74\[3\] segment7 " "Bus \"segment74\[3\]\" found using same base name as \"segment7\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 600 712 779 616 "segment74\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1546866891463 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "segment74\[4\] segment7 " "Bus \"segment74\[4\]\" found using same base name as \"segment7\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 616 712 779 632 "segment74\[4\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1546866891463 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "segment74\[5\] segment7 " "Bus \"segment74\[5\]\" found using same base name as \"segment7\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 632 712 779 648 "segment74\[5\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1546866891463 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "segment74\[6\] segment7 " "Bus \"segment74\[6\]\" found using same base name as \"segment7\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 648 712 779 664 "segment74\[6\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1546866891463 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "segment72\[6..0\] segment7 " "Bus \"segment72\[6..0\]\" found using same base name as \"segment7\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 232 704 784 248 "segment72\[6..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1546866891463 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "segment73\[6..0\] segment7 " "Bus \"segment73\[6..0\]\" found using same base name as \"segment7\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 336 704 784 352 "segment73\[6..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1546866891463 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "segment74\[6..0\] segment7 " "Bus \"segment74\[6..0\]\" found using same base name as \"segment7\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 440 696 776 456 "segment74\[6..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1546866891463 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "segment7 " "Converted elements in bus name \"segment7\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segment7\[0\] segment70 " "Converted element name(s) from \"segment7\[0\]\" to \"segment70\"" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 32 752 813 48 "segment7\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891463 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segment7\[1\] segment71 " "Converted element name(s) from \"segment7\[1\]\" to \"segment71\"" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 48 752 813 64 "segment7\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891463 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segment7\[2\] segment72 " "Converted element name(s) from \"segment7\[2\]\" to \"segment72\"" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 64 752 813 80 "segment7\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891463 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segment7\[3\] segment73 " "Converted element name(s) from \"segment7\[3\]\" to \"segment73\"" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 80 752 813 96 "segment7\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891463 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segment7\[4\] segment74 " "Converted element name(s) from \"segment7\[4\]\" to \"segment74\"" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 96 752 813 112 "segment7\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891463 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segment7\[5\] segment75 " "Converted element name(s) from \"segment7\[5\]\" to \"segment75\"" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 112 752 813 128 "segment7\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891463 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segment7\[6\] segment76 " "Converted element name(s) from \"segment7\[6\]\" to \"segment76\"" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 128 752 813 144 "segment7\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891463 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segment7\[6..0\] segment76..0 " "Converted element name(s) from \"segment7\[6..0\]\" to \"segment76..0\"" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 136 712 786 152 "segment7\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891463 ""}  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 32 752 813 48 "segment7\[0\]" "" } { 48 752 813 64 "segment7\[1\]" "" } { 64 752 813 80 "segment7\[2\]" "" } { 80 752 813 96 "segment7\[3\]" "" } { 96 752 813 112 "segment7\[4\]" "" } { 112 752 813 128 "segment7\[5\]" "" } { 128 752 813 144 "segment7\[6\]" "" } { 136 712 786 152 "segment7\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1546866891463 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "segment72 " "Converted elements in bus name \"segment72\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segment72\[0\] segment720 " "Converted element name(s) from \"segment72\[0\]\" to \"segment720\"" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 272 744 811 288 "segment72\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891463 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segment72\[1\] segment721 " "Converted element name(s) from \"segment72\[1\]\" to \"segment721\"" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 288 744 811 304 "segment72\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891463 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segment72\[2\] segment722 " "Converted element name(s) from \"segment72\[2\]\" to \"segment722\"" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 304 744 811 320 "segment72\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891463 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segment72\[3\] segment723 " "Converted element name(s) from \"segment72\[3\]\" to \"segment723\"" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 320 744 811 336 "segment72\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891463 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segment72\[4\] segment724 " "Converted element name(s) from \"segment72\[4\]\" to \"segment724\"" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 336 744 811 352 "segment72\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891463 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segment72\[5\] segment725 " "Converted element name(s) from \"segment72\[5\]\" to \"segment725\"" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 352 744 811 368 "segment72\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891463 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segment72\[6\] segment726 " "Converted element name(s) from \"segment72\[6\]\" to \"segment726\"" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 368 744 811 384 "segment72\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891463 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segment72\[6..0\] segment726..0 " "Converted element name(s) from \"segment72\[6..0\]\" to \"segment726..0\"" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 232 704 784 248 "segment72\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891463 ""}  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 272 744 811 288 "segment72\[0\]" "" } { 288 744 811 304 "segment72\[1\]" "" } { 304 744 811 320 "segment72\[2\]" "" } { 320 744 811 336 "segment72\[3\]" "" } { 336 744 811 352 "segment72\[4\]" "" } { 352 744 811 368 "segment72\[5\]" "" } { 368 744 811 384 "segment72\[6\]" "" } { 232 704 784 248 "segment72\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1546866891463 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "segment73 " "Converted elements in bus name \"segment73\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segment73\[0\] segment730 " "Converted element name(s) from \"segment73\[0\]\" to \"segment730\"" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 400 728 795 416 "segment73\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891463 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segment73\[1\] segment731 " "Converted element name(s) from \"segment73\[1\]\" to \"segment731\"" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 416 728 795 432 "segment73\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891463 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segment73\[2\] segment732 " "Converted element name(s) from \"segment73\[2\]\" to \"segment732\"" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 432 728 795 448 "segment73\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891463 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segment73\[3\] segment733 " "Converted element name(s) from \"segment73\[3\]\" to \"segment733\"" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 448 728 795 464 "segment73\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891463 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segment73\[4\] segment734 " "Converted element name(s) from \"segment73\[4\]\" to \"segment734\"" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 464 728 795 480 "segment73\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891463 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segment73\[5\] segment735 " "Converted element name(s) from \"segment73\[5\]\" to \"segment735\"" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 480 728 795 496 "segment73\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891463 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segment73\[6\] segment736 " "Converted element name(s) from \"segment73\[6\]\" to \"segment736\"" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 496 728 795 512 "segment73\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891463 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segment73\[6..0\] segment736..0 " "Converted element name(s) from \"segment73\[6..0\]\" to \"segment736..0\"" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 336 704 784 352 "segment73\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891463 ""}  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 400 728 795 416 "segment73\[0\]" "" } { 416 728 795 432 "segment73\[1\]" "" } { 432 728 795 448 "segment73\[2\]" "" } { 448 728 795 464 "segment73\[3\]" "" } { 464 728 795 480 "segment73\[4\]" "" } { 480 728 795 496 "segment73\[5\]" "" } { 496 728 795 512 "segment73\[6\]" "" } { 336 704 784 352 "segment73\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1546866891463 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "segment74 " "Converted elements in bus name \"segment74\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segment74\[0\] segment740 " "Converted element name(s) from \"segment74\[0\]\" to \"segment740\"" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 552 712 779 568 "segment74\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891463 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segment74\[1\] segment741 " "Converted element name(s) from \"segment74\[1\]\" to \"segment741\"" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 568 712 779 584 "segment74\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891463 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segment74\[2\] segment742 " "Converted element name(s) from \"segment74\[2\]\" to \"segment742\"" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 584 712 779 600 "segment74\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891463 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segment74\[3\] segment743 " "Converted element name(s) from \"segment74\[3\]\" to \"segment743\"" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 600 712 779 616 "segment74\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891463 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segment74\[4\] segment744 " "Converted element name(s) from \"segment74\[4\]\" to \"segment744\"" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 616 712 779 632 "segment74\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891463 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segment74\[5\] segment745 " "Converted element name(s) from \"segment74\[5\]\" to \"segment745\"" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 632 712 779 648 "segment74\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891463 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segment74\[6\] segment746 " "Converted element name(s) from \"segment74\[6\]\" to \"segment746\"" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 648 712 779 664 "segment74\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891463 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segment74\[6..0\] segment746..0 " "Converted element name(s) from \"segment74\[6..0\]\" to \"segment746..0\"" {  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 440 696 776 456 "segment74\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891463 ""}  } { { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 552 712 779 568 "segment74\[0\]" "" } { 568 712 779 584 "segment74\[1\]" "" } { 584 712 779 600 "segment74\[2\]" "" } { 600 712 779 616 "segment74\[3\]" "" } { 616 712 779 632 "segment74\[4\]" "" } { 632 712 779 648 "segment74\[5\]" "" } { 648 712 779 664 "segment74\[6\]" "" } { 440 696 776 456 "segment74\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1546866891463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSeg sevenSeg:inst9 " "Elaborating entity \"sevenSeg\" for hierarchy \"sevenSeg:inst9\"" {  } { { "Block1.bdf" "inst9" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 120 520 712 200 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "licznik16bit licznik16bit:inst " "Elaborating entity \"licznik16bit\" for hierarchy \"licznik16bit:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 232 208 408 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891479 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable licznik16bit.vhd(29) " "VHDL Process Statement warning at licznik16bit.vhd(29): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "licznik16bit.vhd" "" { Text "D:/KSUC/Grupa C/sroda/timewatch vhdl/licznik16bit.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1546866891495 "|Block1|licznik16bit:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttonLogika buttonLogika:inst50 " "Elaborating entity \"buttonLogika\" for hierarchy \"buttonLogika:inst50\"" {  } { { "Block1.bdf" "inst50" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 136 -56 104 216 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dzielnik dzielnik:inst45 " "Elaborating entity \"dzielnik\" for hierarchy \"dzielnik:inst45\"" {  } { { "Block1.bdf" "inst45" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 248 -64 136 328 "inst45" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546866891495 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1546866892541 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546866892541 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "139 " "Implemented 139 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1546866892604 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1546866892604 ""} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Implemented 109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1546866892604 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1546866892604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "366 " "Peak virtual memory: 366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546866892635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 07 14:14:52 2019 " "Processing ended: Mon Jan 07 14:14:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546866892635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546866892635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546866892635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546866892635 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1546866894401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546866894401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 07 14:14:53 2019 " "Processing started: Mon Jan 07 14:14:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546866894401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1546866894401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off stoperJedenPrzycisk -c stoperJedenPrzycisk " "Command: quartus_fit --read_settings_files=off --write_settings_files=off stoperJedenPrzycisk -c stoperJedenPrzycisk" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1546866894401 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1546866894635 ""}
{ "Info" "0" "" "Project  = stoperJedenPrzycisk" {  } {  } 0 0 "Project  = stoperJedenPrzycisk" 0 0 "Fitter" 0 0 1546866894635 ""}
{ "Info" "0" "" "Revision = stoperJedenPrzycisk" {  } {  } 0 0 "Revision = stoperJedenPrzycisk" 0 0 "Fitter" 0 0 1546866894635 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1546866894745 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "stoperJedenPrzycisk EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"stoperJedenPrzycisk\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1546866894760 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1546866894823 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1546866894823 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1546866894948 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1546866894963 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546866895604 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546866895604 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546866895604 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1546866895604 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KSUC/Grupa C/sroda/timewatch vhdl/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1546866895620 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KSUC/Grupa C/sroda/timewatch vhdl/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1546866895620 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KSUC/Grupa C/sroda/timewatch vhdl/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1546866895620 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1546866895620 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "stoperJedenPrzycisk.sdc " "Synopsys Design Constraints File file not found: 'stoperJedenPrzycisk.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1546866895823 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1546866895823 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1546866895823 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546866895838 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clock } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "Block1.bdf" "" { Schematic "D:/KSUC/Grupa C/sroda/timewatch vhdl/Block1.bdf" { { 280 -376 -208 296 "clock" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KSUC/Grupa C/sroda/timewatch vhdl/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546866895838 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dzielnik:inst45\|temp  " "Automatically promoted node dzielnik:inst45\|temp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546866895838 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dzielnik:inst45\|temp~0 " "Destination node dzielnik:inst45\|temp~0" {  } { { "dzielnik.vhd" "" { Text "D:/KSUC/Grupa C/sroda/timewatch vhdl/dzielnik.vhd" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzielnik:inst45|temp~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KSUC/Grupa C/sroda/timewatch vhdl/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546866895838 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1546866895838 ""}  } { { "dzielnik.vhd" "" { Text "D:/KSUC/Grupa C/sroda/timewatch vhdl/dzielnik.vhd" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzielnik:inst45|temp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KSUC/Grupa C/sroda/timewatch vhdl/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546866895838 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1546866895932 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1546866895932 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1546866895932 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1546866895932 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1546866895932 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1546866895948 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1546866895948 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1546866895948 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1546866895963 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1546866895963 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1546866895963 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546866895979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1546866897604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546866897745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1546866897760 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1546866898651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546866898651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1546866898745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y14 X11_Y27 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y14 to location X11_Y27" {  } { { "loc" "" { Generic "D:/KSUC/Grupa C/sroda/timewatch vhdl/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y14 to location X11_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y14 to location X11_Y27"} 0 14 12 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1546866899834 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1546866899834 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546866900225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1546866900241 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1546866900241 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.41 " "Total time spent on timing analysis during the Fitter is 0.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1546866900241 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1546866900241 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name3 0 " "Pin \"pin_name3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546866900256 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name4 0 " "Pin \"pin_name4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546866900256 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name5 0 " "Pin \"pin_name5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546866900256 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name6 0 " "Pin \"pin_name6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546866900256 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name7 0 " "Pin \"pin_name7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546866900256 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name8 0 " "Pin \"pin_name8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546866900256 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name9 0 " "Pin \"pin_name9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546866900256 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name10 0 " "Pin \"pin_name10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546866900256 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name11 0 " "Pin \"pin_name11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546866900256 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name12 0 " "Pin \"pin_name12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546866900256 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name13 0 " "Pin \"pin_name13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546866900256 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name14 0 " "Pin \"pin_name14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546866900256 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name15 0 " "Pin \"pin_name15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546866900256 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name16 0 " "Pin \"pin_name16\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546866900256 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name17 0 " "Pin \"pin_name17\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546866900256 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name18 0 " "Pin \"pin_name18\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546866900256 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name19 0 " "Pin \"pin_name19\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546866900256 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name20 0 " "Pin \"pin_name20\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546866900256 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name21 0 " "Pin \"pin_name21\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546866900256 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name22 0 " "Pin \"pin_name22\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546866900256 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name23 0 " "Pin \"pin_name23\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546866900256 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name24 0 " "Pin \"pin_name24\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546866900256 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name25 0 " "Pin \"pin_name25\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546866900256 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name26 0 " "Pin \"pin_name26\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546866900256 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name27 0 " "Pin \"pin_name27\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546866900256 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name28 0 " "Pin \"pin_name28\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546866900256 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name29 0 " "Pin \"pin_name29\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546866900256 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name30 0 " "Pin \"pin_name30\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1546866900256 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1546866900256 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1546866900444 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1546866900459 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1546866900616 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546866900975 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1546866901006 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/KSUC/Grupa C/sroda/timewatch vhdl/output_files/stoperJedenPrzycisk.fit.smsg " "Generated suppressed messages file D:/KSUC/Grupa C/sroda/timewatch vhdl/output_files/stoperJedenPrzycisk.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1546866901116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "436 " "Peak virtual memory: 436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546866901272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 07 14:15:01 2019 " "Processing ended: Mon Jan 07 14:15:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546866901272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546866901272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546866901272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1546866901272 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1546866902631 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546866902631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 07 14:15:02 2019 " "Processing started: Mon Jan 07 14:15:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546866902631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1546866902631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off stoperJedenPrzycisk -c stoperJedenPrzycisk " "Command: quartus_asm --read_settings_files=off --write_settings_files=off stoperJedenPrzycisk -c stoperJedenPrzycisk" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1546866902631 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1546866904038 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1546866904084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546866904803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 07 14:15:04 2019 " "Processing ended: Mon Jan 07 14:15:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546866904803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546866904803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546866904803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1546866904803 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1546866905663 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1546866906616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546866906616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 07 14:15:05 2019 " "Processing started: Mon Jan 07 14:15:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546866906616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1546866906616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta stoperJedenPrzycisk -c stoperJedenPrzycisk " "Command: quartus_sta stoperJedenPrzycisk -c stoperJedenPrzycisk" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1546866906631 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1546866906834 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1546866907163 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1546866907225 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1546866907225 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "stoperJedenPrzycisk.sdc " "Synopsys Design Constraints File file not found: 'stoperJedenPrzycisk.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1546866907350 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1546866907350 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907350 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dzielnik:inst45\|temp dzielnik:inst45\|temp " "create_clock -period 1.000 -name dzielnik:inst45\|temp dzielnik:inst45\|temp" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907350 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907350 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1546866907366 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1546866907366 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1546866907381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.128 " "Worst-case setup slack is -3.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.128       -78.314 clock  " "   -3.128       -78.314 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.748       -32.390 dzielnik:inst45\|temp  " "   -2.748       -32.390 dzielnik:inst45\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546866907381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.686 " "Worst-case hold slack is -2.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.686        -2.686 clock  " "   -2.686        -2.686 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 dzielnik:inst45\|temp  " "    0.445         0.000 dzielnik:inst45\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546866907381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.631 " "Worst-case recovery slack is -0.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.631        -7.512 dzielnik:inst45\|temp  " "   -0.631        -7.512 dzielnik:inst45\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546866907381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.809 " "Worst-case removal slack is 0.809" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.809         0.000 dzielnik:inst45\|temp  " "    0.809         0.000 dzielnik:inst45\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546866907381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -70.063 clock  " "   -1.631       -70.063 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -19.552 dzielnik:inst45\|temp  " "   -0.611       -19.552 dzielnik:inst45\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546866907397 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1546866907475 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1546866907475 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1546866907491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.693 " "Worst-case setup slack is -0.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.693        -7.846 clock  " "   -0.693        -7.846 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.531        -4.536 dzielnik:inst45\|temp  " "   -0.531        -4.536 dzielnik:inst45\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546866907491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.715 " "Worst-case hold slack is -1.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.715        -1.715 clock  " "   -1.715        -1.715 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 dzielnik:inst45\|temp  " "    0.215         0.000 dzielnik:inst45\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546866907506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.134 " "Worst-case recovery slack is 0.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134         0.000 dzielnik:inst45\|temp  " "    0.134         0.000 dzielnik:inst45\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546866907506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.531 " "Worst-case removal slack is 0.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.531         0.000 dzielnik:inst45\|temp  " "    0.531         0.000 dzielnik:inst45\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546866907506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -57.380 clock  " "   -1.380       -57.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -16.000 dzielnik:inst45\|temp  " "   -0.500       -16.000 dzielnik:inst45\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546866907522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546866907522 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1546866907616 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1546866907647 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1546866907647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "308 " "Peak virtual memory: 308 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546866907725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 07 14:15:07 2019 " "Processing ended: Mon Jan 07 14:15:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546866907725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546866907725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546866907725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546866907725 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 71 s " "Quartus II Full Compilation was successful. 0 errors, 71 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546866908381 ""}
