# /*
# * Copyright 2019 Xilinx Inc.
# *
# * Licensed under the Apache License, Version 2.0 (the "License");
# * you may not use this file except in compliance with the License.
# * You may obtain a copy of the License at
# *
# *    http://www.apache.org/licenses/LICENSE-2.0
# *
# * Unless required by applicable law or agreed to in writing, software
# * distributed under the License is distributed on an "AS IS" BASIS,
# * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# * See the License for the specific language governing permissions and
# * limitations under the License.
# */


[clock]

freqHz=300000000:DPUCZDX8G_1.aclk
freqHz=600000000:DPUCZDX8G_1.ap_clk_2
freqHz=250000000:Corr_1.m_axi_aclk
freqHz=500000000:Corr_1.m_axi_2x_aclk

#id=0:DPUCZDX8G_1.aclk
#id=1:DPUCZDX8G_1.ap_clk_2

[connectivity]

sp=DPUCZDX8G_1.M_AXI_GP0:HP1
sp=DPUCZDX8G_1.M_AXI_HP0:HP1
sp=DPUCZDX8G_1.M_AXI_HP2:HPC1
sp=Corr_1.M0_R_IMG_AXI:HP3
sp=Corr_1.M0_L_IMG_AXI:HP3

[advanced]
misc=:solution_name=link
param=compiler.addOutputTypes=hw_export
#param=compiler.addOutputTypes=sd_card
#param=compiler.skipTimingCheckAndFrequencyScaling=TRUE
param=compiler.multiStrategiesWaitOnAllRuns=1

[vivado]
impl.strategies=Performance_Explore,Performance_NetDelay_high,Performance_WLBlockPlacement,Performance_BalanceSLRs,Performance_NetDelay_low,Congestion_SpreadLogic_medium,Congestion_SSI_SpreadLogic_high
#prop=run.impl_1.strategy=Performance_Explore
#prop=run.impl_2.strategy=Performance_NetDelay_high
#prop=run.impl_3.strategy=Performance_WLBlockPlacementFanoutOpt
#prop=run.impl_4.strategy=Performance_WLBlockPlacement
#prop=run.impl_5.strategy=Performance_ExploreWithRemap
#prop=run.impl_6.strategy=Performance_BalanceSLRs
#prop=run.impl_7.strategy=Performance_EarlyBlockPlacement
#prop=run.impl_1.strategy=Performance_ExtraTimingOpt
#prop=run.impl_1.strategy=Performance_NetDelay_low
#param=place.runPartPlacer=0

