<stg><name>load_filter_buffer</name>


<trans_list>

<trans id="349" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i512* %wgt, [5 x i8]* @p_str15, i32 0, i32 0, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i9 [ 0, %0 ], [ %add_ln92, %hls_label_3_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %m_0 = phi i5 [ 0, %0 ], [ %select_ln107_1, %hls_label_3_end ]

]]></Node>
<StgValue><ssdm name="m_0"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:2  %n_0 = phi i5 [ 0, %0 ], [ %n, %hls_label_3_end ]

]]></Node>
<StgValue><ssdm name="n_0"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %icmp_ln92 = icmp eq i9 %indvar_flatten, -256

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln92 = add i9 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln92, label %2, label %hls_label_3_begin

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_3_begin:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_3_begin:1  %icmp_ln94 = icmp eq i5 %n_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_3_begin:2  %select_ln107 = select i1 %icmp_ln94, i5 0, i5 %n_0

]]></Node>
<StgValue><ssdm name="select_ln107"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_3_begin:3  %add_ln92_1 = add i5 1, %m_0

]]></Node>
<StgValue><ssdm name="add_ln92_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_3_begin:4  %select_ln107_1 = select i1 %icmp_ln94, i5 %add_ln92_1, i5 %m_0

]]></Node>
<StgValue><ssdm name="select_ln107_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="5">
<![CDATA[
hls_label_3_begin:5  %zext_ln107 = zext i5 %select_ln107_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3_begin:6  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_3_begin:7  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln97"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
hls_label_3_begin:8  %wgt_read = call i512 @_ssdm_op_Read.axis.volatile.i512P(i512* %wgt)

]]></Node>
<StgValue><ssdm name="wgt_read"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="512">
<![CDATA[
hls_label_3_begin:9  %trunc_ln98 = trunc i512 %wgt_read to i32

]]></Node>
<StgValue><ssdm name="trunc_ln98"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
hls_label_3_begin:10  %bitcast_ln98 = bitcast i32 %trunc_ln98 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln98"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="5">
<![CDATA[
hls_label_3_begin:11  %trunc_ln98_1 = trunc i5 %select_ln107 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln98_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3_begin:12  %wgt_f1_load_new6 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %wgt_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="wgt_f1_load_new6"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
hls_label_3_begin:13  %bitcast_ln99 = bitcast i32 %wgt_f1_load_new6 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln99"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3_begin:14  %wgt_f2_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %wgt_read, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="wgt_f2_load_new"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
hls_label_3_begin:15  %bitcast_ln100 = bitcast i32 %wgt_f2_load_new to float

]]></Node>
<StgValue><ssdm name="bitcast_ln100"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3_begin:16  %wgt_f3_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %wgt_read, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="wgt_f3_load_new"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
hls_label_3_begin:17  %bitcast_ln101 = bitcast i32 %wgt_f3_load_new to float

]]></Node>
<StgValue><ssdm name="bitcast_ln101"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3_begin:18  %wgt_f4_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %wgt_read, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="wgt_f4_load_new"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
hls_label_3_begin:19  %bitcast_ln102 = bitcast i32 %wgt_f4_load_new to float

]]></Node>
<StgValue><ssdm name="bitcast_ln102"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3_begin:20  %wgt_f5_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %wgt_read, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="wgt_f5_load_new"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
hls_label_3_begin:21  %bitcast_ln103 = bitcast i32 %wgt_f5_load_new to float

]]></Node>
<StgValue><ssdm name="bitcast_ln103"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3_begin:22  %wgt_f6_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %wgt_read, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="wgt_f6_load_new"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
hls_label_3_begin:23  %bitcast_ln104 = bitcast i32 %wgt_f6_load_new to float

]]></Node>
<StgValue><ssdm name="bitcast_ln104"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3_begin:24  %wgt_f7_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %wgt_read, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="wgt_f7_load_new"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
hls_label_3_begin:25  %bitcast_ln105 = bitcast i32 %wgt_f7_load_new to float

]]></Node>
<StgValue><ssdm name="bitcast_ln105"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3_begin:26  %wgt_f8_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %wgt_read, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="wgt_f8_load_new"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32">
<![CDATA[
hls_label_3_begin:27  %bitcast_ln106 = bitcast i32 %wgt_f8_load_new to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
hls_label_3_begin:28  switch i4 %trunc_ln98_1, label %branch143 [
    i4 0, label %branch128
    i4 1, label %branch129
    i4 2, label %branch130
    i4 3, label %branch131
    i4 4, label %branch132
    i4 5, label %branch133
    i4 6, label %branch134
    i4 7, label %branch135
    i4 -8, label %branch136
    i4 -7, label %branch137
    i4 -6, label %branch138
    i4 -5, label %branch139
    i4 -4, label %branch140
    i4 -3, label %branch141
    i4 -2, label %branch142
  ]

]]></Node>
<StgValue><ssdm name="switch_ln98"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch142:0  %filter_buff_14_0_0_1 = getelementptr [16 x float]* %filter_buff_14_0_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_14_0_0_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch142:1  store float %bitcast_ln98, float* %filter_buff_14_0_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch142:2  %filter_buff_14_0_1_1 = getelementptr [16 x float]* %filter_buff_14_0_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_14_0_1_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch142:3  store float %bitcast_ln99, float* %filter_buff_14_0_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch142:4  %filter_buff_14_0_2_1 = getelementptr [16 x float]* %filter_buff_14_0_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_14_0_2_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch142:5  store float %bitcast_ln100, float* %filter_buff_14_0_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch142:6  %filter_buff_14_1_0_1 = getelementptr [16 x float]* %filter_buff_14_1_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_14_1_0_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch142:7  store float %bitcast_ln101, float* %filter_buff_14_1_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch142:8  %filter_buff_14_1_1_1 = getelementptr [16 x float]* %filter_buff_14_1_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_14_1_1_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch142:9  store float %bitcast_ln102, float* %filter_buff_14_1_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch142:10  %filter_buff_14_1_2_1 = getelementptr [16 x float]* %filter_buff_14_1_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_14_1_2_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch142:11  store float %bitcast_ln103, float* %filter_buff_14_1_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch142:12  %filter_buff_14_2_0_1 = getelementptr [16 x float]* %filter_buff_14_2_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_14_2_0_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch142:13  store float %bitcast_ln104, float* %filter_buff_14_2_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch142:14  %filter_buff_14_2_1_1 = getelementptr [16 x float]* %filter_buff_14_2_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_14_2_1_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch142:15  store float %bitcast_ln105, float* %filter_buff_14_2_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch142:16  %filter_buff_14_2_2_1 = getelementptr [16 x float]* %filter_buff_14_2_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_14_2_2_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch142:17  store float %bitcast_ln106, float* %filter_buff_14_2_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
branch142:18  br label %hls_label_3_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch141:0  %filter_buff_13_0_0_1 = getelementptr [16 x float]* %filter_buff_13_0_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_13_0_0_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch141:1  store float %bitcast_ln98, float* %filter_buff_13_0_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch141:2  %filter_buff_13_0_1_1 = getelementptr [16 x float]* %filter_buff_13_0_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_13_0_1_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch141:3  store float %bitcast_ln99, float* %filter_buff_13_0_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch141:4  %filter_buff_13_0_2_1 = getelementptr [16 x float]* %filter_buff_13_0_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_13_0_2_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch141:5  store float %bitcast_ln100, float* %filter_buff_13_0_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch141:6  %filter_buff_13_1_0_1 = getelementptr [16 x float]* %filter_buff_13_1_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_13_1_0_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch141:7  store float %bitcast_ln101, float* %filter_buff_13_1_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch141:8  %filter_buff_13_1_1_1 = getelementptr [16 x float]* %filter_buff_13_1_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_13_1_1_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch141:9  store float %bitcast_ln102, float* %filter_buff_13_1_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch141:10  %filter_buff_13_1_2_1 = getelementptr [16 x float]* %filter_buff_13_1_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_13_1_2_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch141:11  store float %bitcast_ln103, float* %filter_buff_13_1_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch141:12  %filter_buff_13_2_0_1 = getelementptr [16 x float]* %filter_buff_13_2_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_13_2_0_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch141:13  store float %bitcast_ln104, float* %filter_buff_13_2_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch141:14  %filter_buff_13_2_1_1 = getelementptr [16 x float]* %filter_buff_13_2_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_13_2_1_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch141:15  store float %bitcast_ln105, float* %filter_buff_13_2_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch141:16  %filter_buff_13_2_2_1 = getelementptr [16 x float]* %filter_buff_13_2_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_13_2_2_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch141:17  store float %bitcast_ln106, float* %filter_buff_13_2_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
branch141:18  br label %hls_label_3_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch140:0  %filter_buff_12_0_0_1 = getelementptr [16 x float]* %filter_buff_12_0_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_12_0_0_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch140:1  store float %bitcast_ln98, float* %filter_buff_12_0_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch140:2  %filter_buff_12_0_1_1 = getelementptr [16 x float]* %filter_buff_12_0_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_12_0_1_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch140:3  store float %bitcast_ln99, float* %filter_buff_12_0_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch140:4  %filter_buff_12_0_2_1 = getelementptr [16 x float]* %filter_buff_12_0_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_12_0_2_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch140:5  store float %bitcast_ln100, float* %filter_buff_12_0_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch140:6  %filter_buff_12_1_0_1 = getelementptr [16 x float]* %filter_buff_12_1_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_12_1_0_1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch140:7  store float %bitcast_ln101, float* %filter_buff_12_1_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch140:8  %filter_buff_12_1_1_1 = getelementptr [16 x float]* %filter_buff_12_1_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_12_1_1_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch140:9  store float %bitcast_ln102, float* %filter_buff_12_1_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch140:10  %filter_buff_12_1_2_1 = getelementptr [16 x float]* %filter_buff_12_1_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_12_1_2_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch140:11  store float %bitcast_ln103, float* %filter_buff_12_1_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch140:12  %filter_buff_12_2_0_1 = getelementptr [16 x float]* %filter_buff_12_2_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_12_2_0_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch140:13  store float %bitcast_ln104, float* %filter_buff_12_2_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch140:14  %filter_buff_12_2_1_1 = getelementptr [16 x float]* %filter_buff_12_2_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_12_2_1_1"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch140:15  store float %bitcast_ln105, float* %filter_buff_12_2_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch140:16  %filter_buff_12_2_2_1 = getelementptr [16 x float]* %filter_buff_12_2_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_12_2_2_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch140:17  store float %bitcast_ln106, float* %filter_buff_12_2_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
branch140:18  br label %hls_label_3_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch139:0  %filter_buff_11_0_0_1 = getelementptr [16 x float]* %filter_buff_11_0_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_11_0_0_1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch139:1  store float %bitcast_ln98, float* %filter_buff_11_0_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch139:2  %filter_buff_11_0_1_1 = getelementptr [16 x float]* %filter_buff_11_0_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_11_0_1_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch139:3  store float %bitcast_ln99, float* %filter_buff_11_0_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch139:4  %filter_buff_11_0_2_1 = getelementptr [16 x float]* %filter_buff_11_0_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_11_0_2_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch139:5  store float %bitcast_ln100, float* %filter_buff_11_0_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch139:6  %filter_buff_11_1_0_1 = getelementptr [16 x float]* %filter_buff_11_1_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_11_1_0_1"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch139:7  store float %bitcast_ln101, float* %filter_buff_11_1_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch139:8  %filter_buff_11_1_1_1 = getelementptr [16 x float]* %filter_buff_11_1_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_11_1_1_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch139:9  store float %bitcast_ln102, float* %filter_buff_11_1_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch139:10  %filter_buff_11_1_2_1 = getelementptr [16 x float]* %filter_buff_11_1_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_11_1_2_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch139:11  store float %bitcast_ln103, float* %filter_buff_11_1_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch139:12  %filter_buff_11_2_0_1 = getelementptr [16 x float]* %filter_buff_11_2_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_11_2_0_1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch139:13  store float %bitcast_ln104, float* %filter_buff_11_2_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch139:14  %filter_buff_11_2_1_1 = getelementptr [16 x float]* %filter_buff_11_2_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_11_2_1_1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch139:15  store float %bitcast_ln105, float* %filter_buff_11_2_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch139:16  %filter_buff_11_2_2_1 = getelementptr [16 x float]* %filter_buff_11_2_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_11_2_2_1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch139:17  store float %bitcast_ln106, float* %filter_buff_11_2_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
branch139:18  br label %hls_label_3_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch138:0  %filter_buff_10_0_0_1 = getelementptr [16 x float]* %filter_buff_10_0_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_10_0_0_1"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch138:1  store float %bitcast_ln98, float* %filter_buff_10_0_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch138:2  %filter_buff_10_0_1_1 = getelementptr [16 x float]* %filter_buff_10_0_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_10_0_1_1"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch138:3  store float %bitcast_ln99, float* %filter_buff_10_0_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch138:4  %filter_buff_10_0_2_1 = getelementptr [16 x float]* %filter_buff_10_0_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_10_0_2_1"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch138:5  store float %bitcast_ln100, float* %filter_buff_10_0_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch138:6  %filter_buff_10_1_0_1 = getelementptr [16 x float]* %filter_buff_10_1_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_10_1_0_1"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch138:7  store float %bitcast_ln101, float* %filter_buff_10_1_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch138:8  %filter_buff_10_1_1_1 = getelementptr [16 x float]* %filter_buff_10_1_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_10_1_1_1"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch138:9  store float %bitcast_ln102, float* %filter_buff_10_1_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch138:10  %filter_buff_10_1_2_1 = getelementptr [16 x float]* %filter_buff_10_1_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_10_1_2_1"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch138:11  store float %bitcast_ln103, float* %filter_buff_10_1_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch138:12  %filter_buff_10_2_0_1 = getelementptr [16 x float]* %filter_buff_10_2_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_10_2_0_1"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch138:13  store float %bitcast_ln104, float* %filter_buff_10_2_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch138:14  %filter_buff_10_2_1_1 = getelementptr [16 x float]* %filter_buff_10_2_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_10_2_1_1"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch138:15  store float %bitcast_ln105, float* %filter_buff_10_2_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch138:16  %filter_buff_10_2_2_1 = getelementptr [16 x float]* %filter_buff_10_2_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_10_2_2_1"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch138:17  store float %bitcast_ln106, float* %filter_buff_10_2_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
branch138:18  br label %hls_label_3_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch137:0  %filter_buff_9_0_0_1 = getelementptr [16 x float]* %filter_buff_9_0_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_9_0_0_1"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch137:1  store float %bitcast_ln98, float* %filter_buff_9_0_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch137:2  %filter_buff_9_0_1_1 = getelementptr [16 x float]* %filter_buff_9_0_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_9_0_1_1"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch137:3  store float %bitcast_ln99, float* %filter_buff_9_0_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch137:4  %filter_buff_9_0_2_1 = getelementptr [16 x float]* %filter_buff_9_0_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_9_0_2_1"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch137:5  store float %bitcast_ln100, float* %filter_buff_9_0_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch137:6  %filter_buff_9_1_0_1 = getelementptr [16 x float]* %filter_buff_9_1_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_9_1_0_1"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch137:7  store float %bitcast_ln101, float* %filter_buff_9_1_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch137:8  %filter_buff_9_1_1_1 = getelementptr [16 x float]* %filter_buff_9_1_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_9_1_1_1"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch137:9  store float %bitcast_ln102, float* %filter_buff_9_1_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch137:10  %filter_buff_9_1_2_1 = getelementptr [16 x float]* %filter_buff_9_1_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_9_1_2_1"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch137:11  store float %bitcast_ln103, float* %filter_buff_9_1_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch137:12  %filter_buff_9_2_0_1 = getelementptr [16 x float]* %filter_buff_9_2_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_9_2_0_1"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch137:13  store float %bitcast_ln104, float* %filter_buff_9_2_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch137:14  %filter_buff_9_2_1_1 = getelementptr [16 x float]* %filter_buff_9_2_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_9_2_1_1"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch137:15  store float %bitcast_ln105, float* %filter_buff_9_2_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch137:16  %filter_buff_9_2_2_1 = getelementptr [16 x float]* %filter_buff_9_2_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_9_2_2_1"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch137:17  store float %bitcast_ln106, float* %filter_buff_9_2_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
branch137:18  br label %hls_label_3_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch136:0  %filter_buff_8_0_0_1 = getelementptr [16 x float]* %filter_buff_8_0_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_8_0_0_1"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch136:1  store float %bitcast_ln98, float* %filter_buff_8_0_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch136:2  %filter_buff_8_0_1_1 = getelementptr [16 x float]* %filter_buff_8_0_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_8_0_1_1"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch136:3  store float %bitcast_ln99, float* %filter_buff_8_0_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch136:4  %filter_buff_8_0_2_1 = getelementptr [16 x float]* %filter_buff_8_0_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_8_0_2_1"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch136:5  store float %bitcast_ln100, float* %filter_buff_8_0_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch136:6  %filter_buff_8_1_0_1 = getelementptr [16 x float]* %filter_buff_8_1_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_8_1_0_1"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch136:7  store float %bitcast_ln101, float* %filter_buff_8_1_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch136:8  %filter_buff_8_1_1_1 = getelementptr [16 x float]* %filter_buff_8_1_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_8_1_1_1"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch136:9  store float %bitcast_ln102, float* %filter_buff_8_1_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch136:10  %filter_buff_8_1_2_1 = getelementptr [16 x float]* %filter_buff_8_1_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_8_1_2_1"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch136:11  store float %bitcast_ln103, float* %filter_buff_8_1_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch136:12  %filter_buff_8_2_0_1 = getelementptr [16 x float]* %filter_buff_8_2_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_8_2_0_1"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch136:13  store float %bitcast_ln104, float* %filter_buff_8_2_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch136:14  %filter_buff_8_2_1_1 = getelementptr [16 x float]* %filter_buff_8_2_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_8_2_1_1"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch136:15  store float %bitcast_ln105, float* %filter_buff_8_2_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch136:16  %filter_buff_8_2_2_1 = getelementptr [16 x float]* %filter_buff_8_2_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_8_2_2_1"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch136:17  store float %bitcast_ln106, float* %filter_buff_8_2_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
branch136:18  br label %hls_label_3_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch135:0  %filter_buff_7_0_0_1 = getelementptr [16 x float]* %filter_buff_7_0_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_7_0_0_1"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch135:1  store float %bitcast_ln98, float* %filter_buff_7_0_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch135:2  %filter_buff_7_0_1_1 = getelementptr [16 x float]* %filter_buff_7_0_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_7_0_1_1"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch135:3  store float %bitcast_ln99, float* %filter_buff_7_0_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch135:4  %filter_buff_7_0_2_1 = getelementptr [16 x float]* %filter_buff_7_0_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_7_0_2_1"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch135:5  store float %bitcast_ln100, float* %filter_buff_7_0_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch135:6  %filter_buff_7_1_0_1 = getelementptr [16 x float]* %filter_buff_7_1_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_7_1_0_1"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch135:7  store float %bitcast_ln101, float* %filter_buff_7_1_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch135:8  %filter_buff_7_1_1_1 = getelementptr [16 x float]* %filter_buff_7_1_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_7_1_1_1"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch135:9  store float %bitcast_ln102, float* %filter_buff_7_1_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch135:10  %filter_buff_7_1_2_1 = getelementptr [16 x float]* %filter_buff_7_1_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_7_1_2_1"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch135:11  store float %bitcast_ln103, float* %filter_buff_7_1_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch135:12  %filter_buff_7_2_0_1 = getelementptr [16 x float]* %filter_buff_7_2_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_7_2_0_1"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch135:13  store float %bitcast_ln104, float* %filter_buff_7_2_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch135:14  %filter_buff_7_2_1_1 = getelementptr [16 x float]* %filter_buff_7_2_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_7_2_1_1"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch135:15  store float %bitcast_ln105, float* %filter_buff_7_2_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch135:16  %filter_buff_7_2_2_1 = getelementptr [16 x float]* %filter_buff_7_2_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_7_2_2_1"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch135:17  store float %bitcast_ln106, float* %filter_buff_7_2_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
branch135:18  br label %hls_label_3_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch134:0  %filter_buff_6_0_0_1 = getelementptr [16 x float]* %filter_buff_6_0_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_6_0_0_1"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch134:1  store float %bitcast_ln98, float* %filter_buff_6_0_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch134:2  %filter_buff_6_0_1_1 = getelementptr [16 x float]* %filter_buff_6_0_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_6_0_1_1"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch134:3  store float %bitcast_ln99, float* %filter_buff_6_0_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch134:4  %filter_buff_6_0_2_1 = getelementptr [16 x float]* %filter_buff_6_0_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_6_0_2_1"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch134:5  store float %bitcast_ln100, float* %filter_buff_6_0_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch134:6  %filter_buff_6_1_0_1 = getelementptr [16 x float]* %filter_buff_6_1_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_6_1_0_1"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch134:7  store float %bitcast_ln101, float* %filter_buff_6_1_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch134:8  %filter_buff_6_1_1_1 = getelementptr [16 x float]* %filter_buff_6_1_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_6_1_1_1"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch134:9  store float %bitcast_ln102, float* %filter_buff_6_1_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch134:10  %filter_buff_6_1_2_1 = getelementptr [16 x float]* %filter_buff_6_1_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_6_1_2_1"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch134:11  store float %bitcast_ln103, float* %filter_buff_6_1_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch134:12  %filter_buff_6_2_0_1 = getelementptr [16 x float]* %filter_buff_6_2_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_6_2_0_1"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch134:13  store float %bitcast_ln104, float* %filter_buff_6_2_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch134:14  %filter_buff_6_2_1_1 = getelementptr [16 x float]* %filter_buff_6_2_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_6_2_1_1"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch134:15  store float %bitcast_ln105, float* %filter_buff_6_2_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch134:16  %filter_buff_6_2_2_1 = getelementptr [16 x float]* %filter_buff_6_2_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_6_2_2_1"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch134:17  store float %bitcast_ln106, float* %filter_buff_6_2_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
branch134:18  br label %hls_label_3_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch133:0  %filter_buff_5_0_0_1 = getelementptr [16 x float]* %filter_buff_5_0_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_5_0_0_1"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch133:1  store float %bitcast_ln98, float* %filter_buff_5_0_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch133:2  %filter_buff_5_0_1_1 = getelementptr [16 x float]* %filter_buff_5_0_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_5_0_1_1"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch133:3  store float %bitcast_ln99, float* %filter_buff_5_0_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch133:4  %filter_buff_5_0_2_1 = getelementptr [16 x float]* %filter_buff_5_0_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_5_0_2_1"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch133:5  store float %bitcast_ln100, float* %filter_buff_5_0_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch133:6  %filter_buff_5_1_0_1 = getelementptr [16 x float]* %filter_buff_5_1_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_5_1_0_1"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch133:7  store float %bitcast_ln101, float* %filter_buff_5_1_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch133:8  %filter_buff_5_1_1_1 = getelementptr [16 x float]* %filter_buff_5_1_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_5_1_1_1"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch133:9  store float %bitcast_ln102, float* %filter_buff_5_1_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch133:10  %filter_buff_5_1_2_1 = getelementptr [16 x float]* %filter_buff_5_1_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_5_1_2_1"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch133:11  store float %bitcast_ln103, float* %filter_buff_5_1_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch133:12  %filter_buff_5_2_0_1 = getelementptr [16 x float]* %filter_buff_5_2_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_5_2_0_1"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch133:13  store float %bitcast_ln104, float* %filter_buff_5_2_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch133:14  %filter_buff_5_2_1_1 = getelementptr [16 x float]* %filter_buff_5_2_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_5_2_1_1"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch133:15  store float %bitcast_ln105, float* %filter_buff_5_2_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch133:16  %filter_buff_5_2_2_1 = getelementptr [16 x float]* %filter_buff_5_2_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_5_2_2_1"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch133:17  store float %bitcast_ln106, float* %filter_buff_5_2_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
branch133:18  br label %hls_label_3_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch132:0  %filter_buff_4_0_0_1 = getelementptr [16 x float]* %filter_buff_4_0_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_4_0_0_1"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch132:1  store float %bitcast_ln98, float* %filter_buff_4_0_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch132:2  %filter_buff_4_0_1_1 = getelementptr [16 x float]* %filter_buff_4_0_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_4_0_1_1"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch132:3  store float %bitcast_ln99, float* %filter_buff_4_0_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch132:4  %filter_buff_4_0_2_1 = getelementptr [16 x float]* %filter_buff_4_0_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_4_0_2_1"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch132:5  store float %bitcast_ln100, float* %filter_buff_4_0_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch132:6  %filter_buff_4_1_0_1 = getelementptr [16 x float]* %filter_buff_4_1_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_4_1_0_1"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch132:7  store float %bitcast_ln101, float* %filter_buff_4_1_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch132:8  %filter_buff_4_1_1_1 = getelementptr [16 x float]* %filter_buff_4_1_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_4_1_1_1"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch132:9  store float %bitcast_ln102, float* %filter_buff_4_1_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch132:10  %filter_buff_4_1_2_1 = getelementptr [16 x float]* %filter_buff_4_1_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_4_1_2_1"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch132:11  store float %bitcast_ln103, float* %filter_buff_4_1_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch132:12  %filter_buff_4_2_0_1 = getelementptr [16 x float]* %filter_buff_4_2_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_4_2_0_1"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch132:13  store float %bitcast_ln104, float* %filter_buff_4_2_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch132:14  %filter_buff_4_2_1_1 = getelementptr [16 x float]* %filter_buff_4_2_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_4_2_1_1"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch132:15  store float %bitcast_ln105, float* %filter_buff_4_2_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch132:16  %filter_buff_4_2_2_1 = getelementptr [16 x float]* %filter_buff_4_2_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_4_2_2_1"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch132:17  store float %bitcast_ln106, float* %filter_buff_4_2_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
branch132:18  br label %hls_label_3_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch131:0  %filter_buff_3_0_0_1 = getelementptr [16 x float]* %filter_buff_3_0_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_3_0_0_1"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch131:1  store float %bitcast_ln98, float* %filter_buff_3_0_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch131:2  %filter_buff_3_0_1_1 = getelementptr [16 x float]* %filter_buff_3_0_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_3_0_1_1"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch131:3  store float %bitcast_ln99, float* %filter_buff_3_0_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch131:4  %filter_buff_3_0_2_1 = getelementptr [16 x float]* %filter_buff_3_0_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_3_0_2_1"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch131:5  store float %bitcast_ln100, float* %filter_buff_3_0_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch131:6  %filter_buff_3_1_0_1 = getelementptr [16 x float]* %filter_buff_3_1_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_3_1_0_1"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch131:7  store float %bitcast_ln101, float* %filter_buff_3_1_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch131:8  %filter_buff_3_1_1_1 = getelementptr [16 x float]* %filter_buff_3_1_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_3_1_1_1"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch131:9  store float %bitcast_ln102, float* %filter_buff_3_1_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch131:10  %filter_buff_3_1_2_1 = getelementptr [16 x float]* %filter_buff_3_1_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_3_1_2_1"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch131:11  store float %bitcast_ln103, float* %filter_buff_3_1_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch131:12  %filter_buff_3_2_0_1 = getelementptr [16 x float]* %filter_buff_3_2_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_3_2_0_1"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch131:13  store float %bitcast_ln104, float* %filter_buff_3_2_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch131:14  %filter_buff_3_2_1_1 = getelementptr [16 x float]* %filter_buff_3_2_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_3_2_1_1"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch131:15  store float %bitcast_ln105, float* %filter_buff_3_2_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch131:16  %filter_buff_3_2_2_1 = getelementptr [16 x float]* %filter_buff_3_2_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_3_2_2_1"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch131:17  store float %bitcast_ln106, float* %filter_buff_3_2_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
branch131:18  br label %hls_label_3_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch130:0  %filter_buff_2_0_0_1 = getelementptr [16 x float]* %filter_buff_2_0_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_2_0_0_1"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch130:1  store float %bitcast_ln98, float* %filter_buff_2_0_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch130:2  %filter_buff_2_0_1_1 = getelementptr [16 x float]* %filter_buff_2_0_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_2_0_1_1"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch130:3  store float %bitcast_ln99, float* %filter_buff_2_0_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch130:4  %filter_buff_2_0_2_1 = getelementptr [16 x float]* %filter_buff_2_0_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_2_0_2_1"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch130:5  store float %bitcast_ln100, float* %filter_buff_2_0_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch130:6  %filter_buff_2_1_0_1 = getelementptr [16 x float]* %filter_buff_2_1_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_2_1_0_1"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch130:7  store float %bitcast_ln101, float* %filter_buff_2_1_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch130:8  %filter_buff_2_1_1_1 = getelementptr [16 x float]* %filter_buff_2_1_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_2_1_1_1"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch130:9  store float %bitcast_ln102, float* %filter_buff_2_1_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch130:10  %filter_buff_2_1_2_1 = getelementptr [16 x float]* %filter_buff_2_1_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_2_1_2_1"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch130:11  store float %bitcast_ln103, float* %filter_buff_2_1_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch130:12  %filter_buff_2_2_0_1 = getelementptr [16 x float]* %filter_buff_2_2_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_2_2_0_1"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch130:13  store float %bitcast_ln104, float* %filter_buff_2_2_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch130:14  %filter_buff_2_2_1_1 = getelementptr [16 x float]* %filter_buff_2_2_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_2_2_1_1"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch130:15  store float %bitcast_ln105, float* %filter_buff_2_2_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch130:16  %filter_buff_2_2_2_1 = getelementptr [16 x float]* %filter_buff_2_2_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_2_2_2_1"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch130:17  store float %bitcast_ln106, float* %filter_buff_2_2_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
branch130:18  br label %hls_label_3_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch129:0  %filter_buff_1_0_0_1 = getelementptr [16 x float]* %filter_buff_1_0_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_1_0_0_1"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch129:1  store float %bitcast_ln98, float* %filter_buff_1_0_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch129:2  %filter_buff_1_0_1_1 = getelementptr [16 x float]* %filter_buff_1_0_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_1_0_1_1"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch129:3  store float %bitcast_ln99, float* %filter_buff_1_0_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch129:4  %filter_buff_1_0_2_1 = getelementptr [16 x float]* %filter_buff_1_0_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_1_0_2_1"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch129:5  store float %bitcast_ln100, float* %filter_buff_1_0_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch129:6  %filter_buff_1_1_0_1 = getelementptr [16 x float]* %filter_buff_1_1_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_1_1_0_1"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch129:7  store float %bitcast_ln101, float* %filter_buff_1_1_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch129:8  %filter_buff_1_1_1_1 = getelementptr [16 x float]* %filter_buff_1_1_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_1_1_1_1"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch129:9  store float %bitcast_ln102, float* %filter_buff_1_1_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch129:10  %filter_buff_1_1_2_1 = getelementptr [16 x float]* %filter_buff_1_1_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_1_1_2_1"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch129:11  store float %bitcast_ln103, float* %filter_buff_1_1_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch129:12  %filter_buff_1_2_0_1 = getelementptr [16 x float]* %filter_buff_1_2_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_1_2_0_1"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch129:13  store float %bitcast_ln104, float* %filter_buff_1_2_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch129:14  %filter_buff_1_2_1_1 = getelementptr [16 x float]* %filter_buff_1_2_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_1_2_1_1"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch129:15  store float %bitcast_ln105, float* %filter_buff_1_2_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch129:16  %filter_buff_1_2_2_1 = getelementptr [16 x float]* %filter_buff_1_2_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_1_2_2_1"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch129:17  store float %bitcast_ln106, float* %filter_buff_1_2_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
branch129:18  br label %hls_label_3_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch128:0  %filter_buff_0_0_0_1 = getelementptr [16 x float]* %filter_buff_0_0_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_0_0_0_1"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch128:1  store float %bitcast_ln98, float* %filter_buff_0_0_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch128:2  %filter_buff_0_0_1_1 = getelementptr [16 x float]* %filter_buff_0_0_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_0_0_1_1"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch128:3  store float %bitcast_ln99, float* %filter_buff_0_0_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch128:4  %filter_buff_0_0_2_1 = getelementptr [16 x float]* %filter_buff_0_0_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_0_0_2_1"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch128:5  store float %bitcast_ln100, float* %filter_buff_0_0_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch128:6  %filter_buff_0_1_0_1 = getelementptr [16 x float]* %filter_buff_0_1_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_0_1_0_1"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch128:7  store float %bitcast_ln101, float* %filter_buff_0_1_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch128:8  %filter_buff_0_1_1_1 = getelementptr [16 x float]* %filter_buff_0_1_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_0_1_1_1"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch128:9  store float %bitcast_ln102, float* %filter_buff_0_1_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch128:10  %filter_buff_0_1_2_1 = getelementptr [16 x float]* %filter_buff_0_1_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_0_1_2_1"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch128:11  store float %bitcast_ln103, float* %filter_buff_0_1_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch128:12  %filter_buff_0_2_0_1 = getelementptr [16 x float]* %filter_buff_0_2_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_0_2_0_1"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch128:13  store float %bitcast_ln104, float* %filter_buff_0_2_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch128:14  %filter_buff_0_2_1_1 = getelementptr [16 x float]* %filter_buff_0_2_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_0_2_1_1"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch128:15  store float %bitcast_ln105, float* %filter_buff_0_2_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch128:16  %filter_buff_0_2_2_1 = getelementptr [16 x float]* %filter_buff_0_2_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_0_2_2_1"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch128:17  store float %bitcast_ln106, float* %filter_buff_0_2_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
branch128:18  br label %hls_label_3_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch143:0  %filter_buff_15_0_0_1 = getelementptr [16 x float]* %filter_buff_15_0_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_15_0_0_1"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch143:1  store float %bitcast_ln98, float* %filter_buff_15_0_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch143:2  %filter_buff_15_0_1_1 = getelementptr [16 x float]* %filter_buff_15_0_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_15_0_1_1"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch143:3  store float %bitcast_ln99, float* %filter_buff_15_0_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch143:4  %filter_buff_15_0_2_1 = getelementptr [16 x float]* %filter_buff_15_0_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_15_0_2_1"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch143:5  store float %bitcast_ln100, float* %filter_buff_15_0_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch143:6  %filter_buff_15_1_0_1 = getelementptr [16 x float]* %filter_buff_15_1_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_15_1_0_1"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch143:7  store float %bitcast_ln101, float* %filter_buff_15_1_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch143:8  %filter_buff_15_1_1_1 = getelementptr [16 x float]* %filter_buff_15_1_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_15_1_1_1"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch143:9  store float %bitcast_ln102, float* %filter_buff_15_1_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch143:10  %filter_buff_15_1_2_1 = getelementptr [16 x float]* %filter_buff_15_1_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_15_1_2_1"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch143:11  store float %bitcast_ln103, float* %filter_buff_15_1_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch143:12  %filter_buff_15_2_0_1 = getelementptr [16 x float]* %filter_buff_15_2_0, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_15_2_0_1"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch143:13  store float %bitcast_ln104, float* %filter_buff_15_2_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch143:14  %filter_buff_15_2_1_1 = getelementptr [16 x float]* %filter_buff_15_2_1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_15_2_1_1"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch143:15  store float %bitcast_ln105, float* %filter_buff_15_2_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch143:16  %filter_buff_15_2_2_1 = getelementptr [16 x float]* %filter_buff_15_2_2, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="filter_buff_15_2_2_1"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch143:17  store float %bitcast_ln106, float* %filter_buff_15_2_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="trunc_ln98_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
branch143:18  br label %hls_label_3_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_3_end:1  %n = add i5 %select_ln107, 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
hls_label_3_end:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln110"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
