# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom myTypes.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:45:35 on May 06,2021
# vcom -reportprogress 300 myTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 11:45:35 on May 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom CU_FSM.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:45:53 on May 06,2021
# vcom -reportprogress 300 CU_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity CU_FSM
# -- Compiling architecture behav of CU_FSM
# ** Error: CU_FSM.vhd(234): Case choice "op_mov_1" has already been specified on line 230.
# ** Note: CU_FSM.vhd(318): VHDL Compiler exiting
# End time: 11:45:53 on May 06,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
vcom CU_FSM.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:46:15 on May 06,2021
# vcom -reportprogress 300 CU_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity CU_FSM
# -- Compiling architecture behav of CU_FSM
# End time: 11:46:15 on May 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom tb
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:46:21 on May 06,2021
# vcom -reportprogress 300 tb 
# ** Error: (vcom-7) Failed to open design unit file "tb" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 11:46:21 on May 06,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
vcom tb_CU_FSM.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:46:24 on May 06,2021
# vcom -reportprogress 300 tb_CU_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity tb_cu_fsm
# -- Compiling architecture test of tb_cu_fsm
# End time: 11:46:25 on May 06,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vopt +acc tb_cu_fsm -o tb_cu_fsm2
# QuestaSim-64 vopt 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:46:37 on May 06,2021
# vopt -reportprogress 300 "+acc" tb_cu_fsm -o tb_cu_fsm2 
# 
# Top level modules:
# 	tb_cu_fsm
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Loading entity tb_cu_fsm
# -- Loading architecture test of tb_cu_fsm
# -- Loading entity CU_FSM
# -- Loading architecture behav of CU_FSM
# Incremental compilation check found 1 design-unit (out of 3) may be reused.
# Optimizing 2 design-units (inlining 0/2 architecture instances):
# -- Optimizing architecture behav of CU_FSM
# -- Optimizing architecture test of tb_cu_fsm
# Optimized design name is tb_cu_fsm2
# End time: 11:46:38 on May 06,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -t 10ps work.tb_cu_fsm2
# vsim -t 10ps work.tb_cu_fsm2 
# Start time: 11:46:43 on May 06,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mytypes
# Loading work.tb_cu_fsm(test)#1
# Loading work.cu_fsm(behav)#1
log -r *
add wave *
run 50 ns
vcom CU_FSM.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:50:57 on May 06,2021
# vcom -reportprogress 300 CU_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity CU_FSM
# -- Compiling architecture behav of CU_FSM
# End time: 11:50:57 on May 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vopt +acc tb_cu_fsm -o tb_cu_fsm2
# QuestaSim-64 vopt 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:51:01 on May 06,2021
# vopt -reportprogress 300 "+acc" tb_cu_fsm -o tb_cu_fsm2 
# 
# Top level modules:
# 	tb_cu_fsm
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Loading entity tb_cu_fsm
# -- Loading architecture test of tb_cu_fsm
# -- Loading entity CU_FSM
# -- Loading architecture behav of CU_FSM
# Incremental compilation check found 1 design-unit (out of 3) may be reused.
# Optimizing 2 design-units (inlining 0/2 architecture instances):
# -- Optimizing architecture behav of CU_FSM
# -- Optimizing architecture test of tb_cu_fsm
# Optimized design name is tb_cu_fsm2
# End time: 11:51:02 on May 06,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# Loading work.tb_cu_fsm(test)#1
# Loading work.cu_fsm(behav)#1
run 50 ns
vcom CU_FSM.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:54:03 on May 06,2021
# vcom -reportprogress 300 CU_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity CU_FSM
# -- Compiling architecture behav of CU_FSM
# End time: 11:54:03 on May 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vopt +acc tb_cu_fsm -o tb_cu_fsm2
# QuestaSim-64 vopt 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:54:05 on May 06,2021
# vopt -reportprogress 300 "+acc" tb_cu_fsm -o tb_cu_fsm2 
# 
# Top level modules:
# 	tb_cu_fsm
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Loading entity tb_cu_fsm
# -- Loading architecture test of tb_cu_fsm
# -- Loading entity CU_FSM
# -- Loading architecture behav of CU_FSM
# Incremental compilation check found 1 design-unit (out of 3) may be reused.
# Optimizing 2 design-units (inlining 0/2 architecture instances):
# -- Optimizing architecture behav of CU_FSM
# -- Optimizing architecture test of tb_cu_fsm
# Optimized design name is tb_cu_fsm2
# End time: 11:54:05 on May 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.tb_cu_fsm(test)#1
# Loading work.cu_fsm(behav)#1
run 50 ns
