
TEST_FOC_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005790  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  0800584c  0800584c  0000684c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080058e0  080058e0  0000700c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080058e0  080058e0  0000700c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080058e0  080058e0  0000700c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080058e0  080058e0  000068e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080058e4  080058e4  000068e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080058e8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000290  2000000c  080058f4  0000700c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000029c  080058f4  0000729c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000700c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011595  00000000  00000000  00007034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002dcd  00000000  00000000  000185c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001110  00000000  00000000  0001b398  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d1a  00000000  00000000  0001c4a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016d66  00000000  00000000  0001d1c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014f66  00000000  00000000  00033f28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099c00  00000000  00000000  00048e8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e2a8e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c64  00000000  00000000  000e2ad4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000083  00000000  00000000  000e6738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08005834 	.word	0x08005834

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08005834 	.word	0x08005834

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <cs_low>:
#include <math.h>
#include "MA330.h"



static void cs_low(MA330_t *encd) {
 800021c:	b580      	push	{r7, lr}
 800021e:	b082      	sub	sp, #8
 8000220:	af00      	add	r7, sp, #0
 8000222:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(encd->MA330_cs_port, encd->MA330_cs_pin, GPIO_PIN_RESET);
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	6858      	ldr	r0, [r3, #4]
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	891b      	ldrh	r3, [r3, #8]
 800022c:	2200      	movs	r2, #0
 800022e:	0019      	movs	r1, r3
 8000230:	f002 fb58 	bl	80028e4 <HAL_GPIO_WritePin>
}
 8000234:	46c0      	nop			@ (mov r8, r8)
 8000236:	46bd      	mov	sp, r7
 8000238:	b002      	add	sp, #8
 800023a:	bd80      	pop	{r7, pc}

0800023c <cs_high>:

static void cs_high(MA330_t *encd) {
 800023c:	b580      	push	{r7, lr}
 800023e:	b082      	sub	sp, #8
 8000240:	af00      	add	r7, sp, #0
 8000242:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(encd->MA330_cs_port, encd->MA330_cs_pin, GPIO_PIN_SET);
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	6858      	ldr	r0, [r3, #4]
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	891b      	ldrh	r3, [r3, #8]
 800024c:	2201      	movs	r2, #1
 800024e:	0019      	movs	r1, r3
 8000250:	f002 fb48 	bl	80028e4 <HAL_GPIO_WritePin>
}
 8000254:	46c0      	nop			@ (mov r8, r8)
 8000256:	46bd      	mov	sp, r7
 8000258:	b002      	add	sp, #8
 800025a:	bd80      	pop	{r7, pc}

0800025c <MA330_Init>:




//attention 20ms minimum apres une ecriture de registre
int MA330_Init(MA330_t *encd, SPI_HandleTypeDef *hspi, GPIO_TypeDef *cs_port, uint16_t cs_pin,uint8_t FW){
 800025c:	b590      	push	{r4, r7, lr}
 800025e:	b089      	sub	sp, #36	@ 0x24
 8000260:	af02      	add	r7, sp, #8
 8000262:	60f8      	str	r0, [r7, #12]
 8000264:	60b9      	str	r1, [r7, #8]
 8000266:	607a      	str	r2, [r7, #4]
 8000268:	001a      	movs	r2, r3
 800026a:	1cbb      	adds	r3, r7, #2
 800026c:	801a      	strh	r2, [r3, #0]
    if (encd == NULL || hspi == NULL || cs_port == NULL || cs_pin == 0) {
 800026e:	68fb      	ldr	r3, [r7, #12]
 8000270:	2b00      	cmp	r3, #0
 8000272:	d009      	beq.n	8000288 <MA330_Init+0x2c>
 8000274:	68bb      	ldr	r3, [r7, #8]
 8000276:	2b00      	cmp	r3, #0
 8000278:	d006      	beq.n	8000288 <MA330_Init+0x2c>
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	2b00      	cmp	r3, #0
 800027e:	d003      	beq.n	8000288 <MA330_Init+0x2c>
 8000280:	1cbb      	adds	r3, r7, #2
 8000282:	881b      	ldrh	r3, [r3, #0]
 8000284:	2b00      	cmp	r3, #0
 8000286:	d101      	bne.n	800028c <MA330_Init+0x30>
        return 0;
 8000288:	2300      	movs	r3, #0
 800028a:	e0c0      	b.n	800040e <MA330_Init+0x1b2>
    }

    encd->MA330_spi = hspi;
 800028c:	68fb      	ldr	r3, [r7, #12]
 800028e:	68ba      	ldr	r2, [r7, #8]
 8000290:	601a      	str	r2, [r3, #0]
    encd->MA330_cs_port = cs_port;
 8000292:	68fb      	ldr	r3, [r7, #12]
 8000294:	687a      	ldr	r2, [r7, #4]
 8000296:	605a      	str	r2, [r3, #4]
    encd->MA330_cs_pin = cs_pin;
 8000298:	68fb      	ldr	r3, [r7, #12]
 800029a:	1cba      	adds	r2, r7, #2
 800029c:	8812      	ldrh	r2, [r2, #0]
 800029e:	811a      	strh	r2, [r3, #8]
    
    cs_high(encd);
 80002a0:	68fb      	ldr	r3, [r7, #12]
 80002a2:	0018      	movs	r0, r3
 80002a4:	f7ff ffca 	bl	800023c <cs_high>
    
    HAL_Delay(1);
 80002a8:	2001      	movs	r0, #1
 80002aa:	f001 f815 	bl	80012d8 <HAL_Delay>

    if(FW>0){
 80002ae:	2320      	movs	r3, #32
 80002b0:	2208      	movs	r2, #8
 80002b2:	189b      	adds	r3, r3, r2
 80002b4:	19db      	adds	r3, r3, r7
 80002b6:	781b      	ldrb	r3, [r3, #0]
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d100      	bne.n	80002be <MA330_Init+0x62>
 80002bc:	e0a6      	b.n	800040c <MA330_Init+0x1b0>
    cs_low(encd);
 80002be:	68fb      	ldr	r3, [r7, #12]
 80002c0:	0018      	movs	r0, r3
 80002c2:	f7ff ffab 	bl	800021c <cs_low>
    uint8_t receive_buffer[2];
    uint8_t send_buffer[]={0x4E,0x00};
 80002c6:	2110      	movs	r1, #16
 80002c8:	187b      	adds	r3, r7, r1
 80002ca:	224e      	movs	r2, #78	@ 0x4e
 80002cc:	801a      	strh	r2, [r3, #0]

	if (HAL_SPI_TransmitReceive(encd->MA330_spi, send_buffer, receive_buffer, 2, 1000) != HAL_OK) {
 80002ce:	68fb      	ldr	r3, [r7, #12]
 80002d0:	6818      	ldr	r0, [r3, #0]
 80002d2:	2314      	movs	r3, #20
 80002d4:	18fa      	adds	r2, r7, r3
 80002d6:	1879      	adds	r1, r7, r1
 80002d8:	23fa      	movs	r3, #250	@ 0xfa
 80002da:	009b      	lsls	r3, r3, #2
 80002dc:	9300      	str	r3, [sp, #0]
 80002de:	2302      	movs	r3, #2
 80002e0:	f003 fa78 	bl	80037d4 <HAL_SPI_TransmitReceive>
 80002e4:	1e03      	subs	r3, r0, #0
 80002e6:	d005      	beq.n	80002f4 <MA330_Init+0x98>
		cs_high(encd);
 80002e8:	68fb      	ldr	r3, [r7, #12]
 80002ea:	0018      	movs	r0, r3
 80002ec:	f7ff ffa6 	bl	800023c <cs_high>
        return 0;
 80002f0:	2300      	movs	r3, #0
 80002f2:	e08c      	b.n	800040e <MA330_Init+0x1b2>
    }
	cs_high(encd);
 80002f4:	68fb      	ldr	r3, [r7, #12]
 80002f6:	0018      	movs	r0, r3
 80002f8:	f7ff ffa0 	bl	800023c <cs_high>
	HAL_Delay(1);
 80002fc:	2001      	movs	r0, #1
 80002fe:	f000 ffeb 	bl	80012d8 <HAL_Delay>
	cs_low(encd);
 8000302:	68fb      	ldr	r3, [r7, #12]
 8000304:	0018      	movs	r0, r3
 8000306:	f7ff ff89 	bl	800021c <cs_low>

	send_buffer[0]=0x00;
 800030a:	2110      	movs	r1, #16
 800030c:	187b      	adds	r3, r7, r1
 800030e:	2200      	movs	r2, #0
 8000310:	701a      	strb	r2, [r3, #0]
	send_buffer[1]=0x00;
 8000312:	187b      	adds	r3, r7, r1
 8000314:	2200      	movs	r2, #0
 8000316:	705a      	strb	r2, [r3, #1]
	if (HAL_SPI_TransmitReceive(encd->MA330_spi, send_buffer, receive_buffer, 2, 1000) != HAL_OK) {
 8000318:	68fb      	ldr	r3, [r7, #12]
 800031a:	6818      	ldr	r0, [r3, #0]
 800031c:	2314      	movs	r3, #20
 800031e:	18fa      	adds	r2, r7, r3
 8000320:	1879      	adds	r1, r7, r1
 8000322:	23fa      	movs	r3, #250	@ 0xfa
 8000324:	009b      	lsls	r3, r3, #2
 8000326:	9300      	str	r3, [sp, #0]
 8000328:	2302      	movs	r3, #2
 800032a:	f003 fa53 	bl	80037d4 <HAL_SPI_TransmitReceive>
 800032e:	1e03      	subs	r3, r0, #0
 8000330:	d005      	beq.n	800033e <MA330_Init+0xe2>
		cs_high(encd);
 8000332:	68fb      	ldr	r3, [r7, #12]
 8000334:	0018      	movs	r0, r3
 8000336:	f7ff ff81 	bl	800023c <cs_high>
        return 0;
 800033a:	2300      	movs	r3, #0
 800033c:	e067      	b.n	800040e <MA330_Init+0x1b2>
    }
	uint8_t actualfw=receive_buffer[0];
 800033e:	2317      	movs	r3, #23
 8000340:	18fb      	adds	r3, r7, r3
 8000342:	2414      	movs	r4, #20
 8000344:	193a      	adds	r2, r7, r4
 8000346:	7812      	ldrb	r2, [r2, #0]
 8000348:	701a      	strb	r2, [r3, #0]
	cs_high(encd);
 800034a:	68fb      	ldr	r3, [r7, #12]
 800034c:	0018      	movs	r0, r3
 800034e:	f7ff ff75 	bl	800023c <cs_high>
	HAL_Delay(1);
 8000352:	2001      	movs	r0, #1
 8000354:	f000 ffc0 	bl	80012d8 <HAL_Delay>
	cs_low(encd);
 8000358:	68fb      	ldr	r3, [r7, #12]
 800035a:	0018      	movs	r0, r3
 800035c:	f7ff ff5e 	bl	800021c <cs_low>

	send_buffer[0]=0x8E;
 8000360:	2110      	movs	r1, #16
 8000362:	187b      	adds	r3, r7, r1
 8000364:	228e      	movs	r2, #142	@ 0x8e
 8000366:	701a      	strb	r2, [r3, #0]
	send_buffer[1]=FW;
 8000368:	187a      	adds	r2, r7, r1
 800036a:	2320      	movs	r3, #32
 800036c:	2008      	movs	r0, #8
 800036e:	181b      	adds	r3, r3, r0
 8000370:	19db      	adds	r3, r3, r7
 8000372:	781b      	ldrb	r3, [r3, #0]
 8000374:	7053      	strb	r3, [r2, #1]

	if (HAL_SPI_TransmitReceive(encd->MA330_spi, send_buffer, receive_buffer, 2, 1000) != HAL_OK) {
 8000376:	68fb      	ldr	r3, [r7, #12]
 8000378:	6818      	ldr	r0, [r3, #0]
 800037a:	193a      	adds	r2, r7, r4
 800037c:	1879      	adds	r1, r7, r1
 800037e:	23fa      	movs	r3, #250	@ 0xfa
 8000380:	009b      	lsls	r3, r3, #2
 8000382:	9300      	str	r3, [sp, #0]
 8000384:	2302      	movs	r3, #2
 8000386:	f003 fa25 	bl	80037d4 <HAL_SPI_TransmitReceive>
 800038a:	1e03      	subs	r3, r0, #0
 800038c:	d005      	beq.n	800039a <MA330_Init+0x13e>
		cs_high(encd);
 800038e:	68fb      	ldr	r3, [r7, #12]
 8000390:	0018      	movs	r0, r3
 8000392:	f7ff ff53 	bl	800023c <cs_high>
        return 0;
 8000396:	2300      	movs	r3, #0
 8000398:	e039      	b.n	800040e <MA330_Init+0x1b2>
    }

	cs_high(encd);
 800039a:	68fb      	ldr	r3, [r7, #12]
 800039c:	0018      	movs	r0, r3
 800039e:	f7ff ff4d 	bl	800023c <cs_high>
	HAL_Delay(25);
 80003a2:	2019      	movs	r0, #25
 80003a4:	f000 ff98 	bl	80012d8 <HAL_Delay>
	cs_low(encd);
 80003a8:	68fb      	ldr	r3, [r7, #12]
 80003aa:	0018      	movs	r0, r3
 80003ac:	f7ff ff36 	bl	800021c <cs_low>

	send_buffer[0]=0x00;
 80003b0:	2110      	movs	r1, #16
 80003b2:	187b      	adds	r3, r7, r1
 80003b4:	2200      	movs	r2, #0
 80003b6:	701a      	strb	r2, [r3, #0]
	send_buffer[1]=0x00;
 80003b8:	187b      	adds	r3, r7, r1
 80003ba:	2200      	movs	r2, #0
 80003bc:	705a      	strb	r2, [r3, #1]

	if (HAL_SPI_TransmitReceive(encd->MA330_spi, send_buffer, receive_buffer, 2, 1000) != HAL_OK) {
 80003be:	68fb      	ldr	r3, [r7, #12]
 80003c0:	6818      	ldr	r0, [r3, #0]
 80003c2:	2314      	movs	r3, #20
 80003c4:	18fa      	adds	r2, r7, r3
 80003c6:	1879      	adds	r1, r7, r1
 80003c8:	23fa      	movs	r3, #250	@ 0xfa
 80003ca:	009b      	lsls	r3, r3, #2
 80003cc:	9300      	str	r3, [sp, #0]
 80003ce:	2302      	movs	r3, #2
 80003d0:	f003 fa00 	bl	80037d4 <HAL_SPI_TransmitReceive>
 80003d4:	1e03      	subs	r3, r0, #0
 80003d6:	d005      	beq.n	80003e4 <MA330_Init+0x188>
		cs_high(encd);
 80003d8:	68fb      	ldr	r3, [r7, #12]
 80003da:	0018      	movs	r0, r3
 80003dc:	f7ff ff2e 	bl	800023c <cs_high>
        return 0;
 80003e0:	2300      	movs	r3, #0
 80003e2:	e014      	b.n	800040e <MA330_Init+0x1b2>
    }

	if(receive_buffer[0]!=FW){
 80003e4:	2314      	movs	r3, #20
 80003e6:	18fb      	adds	r3, r7, r3
 80003e8:	781a      	ldrb	r2, [r3, #0]
 80003ea:	2320      	movs	r3, #32
 80003ec:	2108      	movs	r1, #8
 80003ee:	185b      	adds	r3, r3, r1
 80003f0:	19db      	adds	r3, r3, r7
 80003f2:	781b      	ldrb	r3, [r3, #0]
 80003f4:	4293      	cmp	r3, r2
 80003f6:	d005      	beq.n	8000404 <MA330_Init+0x1a8>
		cs_high(encd);
 80003f8:	68fb      	ldr	r3, [r7, #12]
 80003fa:	0018      	movs	r0, r3
 80003fc:	f7ff ff1e 	bl	800023c <cs_high>

		return 0;
 8000400:	2300      	movs	r3, #0
 8000402:	e004      	b.n	800040e <MA330_Init+0x1b2>
	}
	cs_high(encd);
 8000404:	68fb      	ldr	r3, [r7, #12]
 8000406:	0018      	movs	r0, r3
 8000408:	f7ff ff18 	bl	800023c <cs_high>

    }
    return 1;
 800040c:	2301      	movs	r3, #1
}
 800040e:	0018      	movs	r0, r3
 8000410:	46bd      	mov	sp, r7
 8000412:	b007      	add	sp, #28
 8000414:	bd90      	pop	{r4, r7, pc}
	...

08000418 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	b084      	sub	sp, #16
 800041c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800041e:	1d3b      	adds	r3, r7, #4
 8000420:	0018      	movs	r0, r3
 8000422:	230c      	movs	r3, #12
 8000424:	001a      	movs	r2, r3
 8000426:	2100      	movs	r1, #0
 8000428:	f005 f9d8 	bl	80057dc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800042c:	4b4f      	ldr	r3, [pc, #316]	@ (800056c <MX_ADC1_Init+0x154>)
 800042e:	4a50      	ldr	r2, [pc, #320]	@ (8000570 <MX_ADC1_Init+0x158>)
 8000430:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000432:	4b4e      	ldr	r3, [pc, #312]	@ (800056c <MX_ADC1_Init+0x154>)
 8000434:	2280      	movs	r2, #128	@ 0x80
 8000436:	05d2      	lsls	r2, r2, #23
 8000438:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800043a:	4b4c      	ldr	r3, [pc, #304]	@ (800056c <MX_ADC1_Init+0x154>)
 800043c:	2200      	movs	r2, #0
 800043e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000440:	4b4a      	ldr	r3, [pc, #296]	@ (800056c <MX_ADC1_Init+0x154>)
 8000442:	2200      	movs	r2, #0
 8000444:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000446:	4b49      	ldr	r3, [pc, #292]	@ (800056c <MX_ADC1_Init+0x154>)
 8000448:	2280      	movs	r2, #128	@ 0x80
 800044a:	0392      	lsls	r2, r2, #14
 800044c:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800044e:	4b47      	ldr	r3, [pc, #284]	@ (800056c <MX_ADC1_Init+0x154>)
 8000450:	2208      	movs	r2, #8
 8000452:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000454:	4b45      	ldr	r3, [pc, #276]	@ (800056c <MX_ADC1_Init+0x154>)
 8000456:	2200      	movs	r2, #0
 8000458:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 800045a:	4b44      	ldr	r3, [pc, #272]	@ (800056c <MX_ADC1_Init+0x154>)
 800045c:	2200      	movs	r2, #0
 800045e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000460:	4b42      	ldr	r3, [pc, #264]	@ (800056c <MX_ADC1_Init+0x154>)
 8000462:	2200      	movs	r2, #0
 8000464:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 5;
 8000466:	4b41      	ldr	r3, [pc, #260]	@ (800056c <MX_ADC1_Init+0x154>)
 8000468:	2205      	movs	r2, #5
 800046a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 800046c:	4b3f      	ldr	r3, [pc, #252]	@ (800056c <MX_ADC1_Init+0x154>)
 800046e:	2220      	movs	r2, #32
 8000470:	2101      	movs	r1, #1
 8000472:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO2;
 8000474:	4b3d      	ldr	r3, [pc, #244]	@ (800056c <MX_ADC1_Init+0x154>)
 8000476:	2280      	movs	r2, #128	@ 0x80
 8000478:	00d2      	lsls	r2, r2, #3
 800047a:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800047c:	4b3b      	ldr	r3, [pc, #236]	@ (800056c <MX_ADC1_Init+0x154>)
 800047e:	2280      	movs	r2, #128	@ 0x80
 8000480:	00d2      	lsls	r2, r2, #3
 8000482:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000484:	4b39      	ldr	r3, [pc, #228]	@ (800056c <MX_ADC1_Init+0x154>)
 8000486:	222c      	movs	r2, #44	@ 0x2c
 8000488:	2101      	movs	r1, #1
 800048a:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800048c:	4b37      	ldr	r3, [pc, #220]	@ (800056c <MX_ADC1_Init+0x154>)
 800048e:	2200      	movs	r2, #0
 8000490:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8000492:	4b36      	ldr	r3, [pc, #216]	@ (800056c <MX_ADC1_Init+0x154>)
 8000494:	2200      	movs	r2, #0
 8000496:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8000498:	4b34      	ldr	r3, [pc, #208]	@ (800056c <MX_ADC1_Init+0x154>)
 800049a:	2200      	movs	r2, #0
 800049c:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 800049e:	4b33      	ldr	r3, [pc, #204]	@ (800056c <MX_ADC1_Init+0x154>)
 80004a0:	223c      	movs	r2, #60	@ 0x3c
 80004a2:	2100      	movs	r1, #0
 80004a4:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80004a6:	4b31      	ldr	r3, [pc, #196]	@ (800056c <MX_ADC1_Init+0x154>)
 80004a8:	2200      	movs	r2, #0
 80004aa:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80004ac:	4b2f      	ldr	r3, [pc, #188]	@ (800056c <MX_ADC1_Init+0x154>)
 80004ae:	0018      	movs	r0, r3
 80004b0:	f001 f852 	bl	8001558 <HAL_ADC_Init>
 80004b4:	1e03      	subs	r3, r0, #0
 80004b6:	d001      	beq.n	80004bc <MX_ADC1_Init+0xa4>
  {
    Error_Handler();
 80004b8:	f000 fa6c 	bl	8000994 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80004bc:	1d3b      	adds	r3, r7, #4
 80004be:	4a2d      	ldr	r2, [pc, #180]	@ (8000574 <MX_ADC1_Init+0x15c>)
 80004c0:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80004c2:	1d3b      	adds	r3, r7, #4
 80004c4:	2200      	movs	r2, #0
 80004c6:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80004c8:	1d3b      	adds	r3, r7, #4
 80004ca:	2200      	movs	r2, #0
 80004cc:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004ce:	1d3a      	adds	r2, r7, #4
 80004d0:	4b26      	ldr	r3, [pc, #152]	@ (800056c <MX_ADC1_Init+0x154>)
 80004d2:	0011      	movs	r1, r2
 80004d4:	0018      	movs	r0, r3
 80004d6:	f001 fb0f 	bl	8001af8 <HAL_ADC_ConfigChannel>
 80004da:	1e03      	subs	r3, r0, #0
 80004dc:	d001      	beq.n	80004e2 <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 80004de:	f000 fa59 	bl	8000994 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80004e2:	1d3b      	adds	r3, r7, #4
 80004e4:	4a24      	ldr	r2, [pc, #144]	@ (8000578 <MX_ADC1_Init+0x160>)
 80004e6:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80004e8:	1d3b      	adds	r3, r7, #4
 80004ea:	2204      	movs	r2, #4
 80004ec:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004ee:	1d3a      	adds	r2, r7, #4
 80004f0:	4b1e      	ldr	r3, [pc, #120]	@ (800056c <MX_ADC1_Init+0x154>)
 80004f2:	0011      	movs	r1, r2
 80004f4:	0018      	movs	r0, r3
 80004f6:	f001 faff 	bl	8001af8 <HAL_ADC_ConfigChannel>
 80004fa:	1e03      	subs	r3, r0, #0
 80004fc:	d001      	beq.n	8000502 <MX_ADC1_Init+0xea>
  {
    Error_Handler();
 80004fe:	f000 fa49 	bl	8000994 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000502:	1d3b      	adds	r3, r7, #4
 8000504:	4a1d      	ldr	r2, [pc, #116]	@ (800057c <MX_ADC1_Init+0x164>)
 8000506:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000508:	1d3b      	adds	r3, r7, #4
 800050a:	2208      	movs	r2, #8
 800050c:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800050e:	1d3a      	adds	r2, r7, #4
 8000510:	4b16      	ldr	r3, [pc, #88]	@ (800056c <MX_ADC1_Init+0x154>)
 8000512:	0011      	movs	r1, r2
 8000514:	0018      	movs	r0, r3
 8000516:	f001 faef 	bl	8001af8 <HAL_ADC_ConfigChannel>
 800051a:	1e03      	subs	r3, r0, #0
 800051c:	d001      	beq.n	8000522 <MX_ADC1_Init+0x10a>
  {
    Error_Handler();
 800051e:	f000 fa39 	bl	8000994 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000522:	1d3b      	adds	r3, r7, #4
 8000524:	4a16      	ldr	r2, [pc, #88]	@ (8000580 <MX_ADC1_Init+0x168>)
 8000526:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000528:	1d3b      	adds	r3, r7, #4
 800052a:	220c      	movs	r2, #12
 800052c:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800052e:	1d3a      	adds	r2, r7, #4
 8000530:	4b0e      	ldr	r3, [pc, #56]	@ (800056c <MX_ADC1_Init+0x154>)
 8000532:	0011      	movs	r1, r2
 8000534:	0018      	movs	r0, r3
 8000536:	f001 fadf 	bl	8001af8 <HAL_ADC_ConfigChannel>
 800053a:	1e03      	subs	r3, r0, #0
 800053c:	d001      	beq.n	8000542 <MX_ADC1_Init+0x12a>
  {
    Error_Handler();
 800053e:	f000 fa29 	bl	8000994 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000542:	1d3b      	adds	r3, r7, #4
 8000544:	4a0f      	ldr	r2, [pc, #60]	@ (8000584 <MX_ADC1_Init+0x16c>)
 8000546:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000548:	1d3b      	adds	r3, r7, #4
 800054a:	2210      	movs	r2, #16
 800054c:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800054e:	1d3a      	adds	r2, r7, #4
 8000550:	4b06      	ldr	r3, [pc, #24]	@ (800056c <MX_ADC1_Init+0x154>)
 8000552:	0011      	movs	r1, r2
 8000554:	0018      	movs	r0, r3
 8000556:	f001 facf 	bl	8001af8 <HAL_ADC_ConfigChannel>
 800055a:	1e03      	subs	r3, r0, #0
 800055c:	d001      	beq.n	8000562 <MX_ADC1_Init+0x14a>
  {
    Error_Handler();
 800055e:	f000 fa19 	bl	8000994 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000562:	46c0      	nop			@ (mov r8, r8)
 8000564:	46bd      	mov	sp, r7
 8000566:	b004      	add	sp, #16
 8000568:	bd80      	pop	{r7, pc}
 800056a:	46c0      	nop			@ (mov r8, r8)
 800056c:	20000028 	.word	0x20000028
 8000570:	40012400 	.word	0x40012400
 8000574:	18000040 	.word	0x18000040
 8000578:	1c000080 	.word	0x1c000080
 800057c:	24000200 	.word	0x24000200
 8000580:	14000020 	.word	0x14000020
 8000584:	b4002000 	.word	0xb4002000

08000588 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000588:	b590      	push	{r4, r7, lr}
 800058a:	b08b      	sub	sp, #44	@ 0x2c
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000590:	2414      	movs	r4, #20
 8000592:	193b      	adds	r3, r7, r4
 8000594:	0018      	movs	r0, r3
 8000596:	2314      	movs	r3, #20
 8000598:	001a      	movs	r2, r3
 800059a:	2100      	movs	r1, #0
 800059c:	f005 f91e 	bl	80057dc <memset>
  if(adcHandle->Instance==ADC1)
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	4a3f      	ldr	r2, [pc, #252]	@ (80006a4 <HAL_ADC_MspInit+0x11c>)
 80005a6:	4293      	cmp	r3, r2
 80005a8:	d177      	bne.n	800069a <HAL_ADC_MspInit+0x112>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80005aa:	4b3f      	ldr	r3, [pc, #252]	@ (80006a8 <HAL_ADC_MspInit+0x120>)
 80005ac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80005ae:	4b3e      	ldr	r3, [pc, #248]	@ (80006a8 <HAL_ADC_MspInit+0x120>)
 80005b0:	2180      	movs	r1, #128	@ 0x80
 80005b2:	0349      	lsls	r1, r1, #13
 80005b4:	430a      	orrs	r2, r1
 80005b6:	641a      	str	r2, [r3, #64]	@ 0x40
 80005b8:	4b3b      	ldr	r3, [pc, #236]	@ (80006a8 <HAL_ADC_MspInit+0x120>)
 80005ba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80005bc:	2380      	movs	r3, #128	@ 0x80
 80005be:	035b      	lsls	r3, r3, #13
 80005c0:	4013      	ands	r3, r2
 80005c2:	613b      	str	r3, [r7, #16]
 80005c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005c6:	4b38      	ldr	r3, [pc, #224]	@ (80006a8 <HAL_ADC_MspInit+0x120>)
 80005c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80005ca:	4b37      	ldr	r3, [pc, #220]	@ (80006a8 <HAL_ADC_MspInit+0x120>)
 80005cc:	2101      	movs	r1, #1
 80005ce:	430a      	orrs	r2, r1
 80005d0:	635a      	str	r2, [r3, #52]	@ 0x34
 80005d2:	4b35      	ldr	r3, [pc, #212]	@ (80006a8 <HAL_ADC_MspInit+0x120>)
 80005d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80005d6:	2201      	movs	r2, #1
 80005d8:	4013      	ands	r3, r2
 80005da:	60fb      	str	r3, [r7, #12]
 80005dc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005de:	4b32      	ldr	r3, [pc, #200]	@ (80006a8 <HAL_ADC_MspInit+0x120>)
 80005e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80005e2:	4b31      	ldr	r3, [pc, #196]	@ (80006a8 <HAL_ADC_MspInit+0x120>)
 80005e4:	2102      	movs	r1, #2
 80005e6:	430a      	orrs	r2, r1
 80005e8:	635a      	str	r2, [r3, #52]	@ 0x34
 80005ea:	4b2f      	ldr	r3, [pc, #188]	@ (80006a8 <HAL_ADC_MspInit+0x120>)
 80005ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80005ee:	2202      	movs	r2, #2
 80005f0:	4013      	ands	r3, r2
 80005f2:	60bb      	str	r3, [r7, #8]
 80005f4:	68bb      	ldr	r3, [r7, #8]
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80005f6:	193b      	adds	r3, r7, r4
 80005f8:	22e0      	movs	r2, #224	@ 0xe0
 80005fa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005fc:	193b      	adds	r3, r7, r4
 80005fe:	2203      	movs	r2, #3
 8000600:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000602:	193b      	adds	r3, r7, r4
 8000604:	2200      	movs	r2, #0
 8000606:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000608:	193a      	adds	r2, r7, r4
 800060a:	23a0      	movs	r3, #160	@ 0xa0
 800060c:	05db      	lsls	r3, r3, #23
 800060e:	0011      	movs	r1, r2
 8000610:	0018      	movs	r0, r3
 8000612:	f002 f803 	bl	800261c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000616:	193b      	adds	r3, r7, r4
 8000618:	2202      	movs	r2, #2
 800061a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800061c:	193b      	adds	r3, r7, r4
 800061e:	2203      	movs	r2, #3
 8000620:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000622:	193b      	adds	r3, r7, r4
 8000624:	2200      	movs	r2, #0
 8000626:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000628:	193b      	adds	r3, r7, r4
 800062a:	4a20      	ldr	r2, [pc, #128]	@ (80006ac <HAL_ADC_MspInit+0x124>)
 800062c:	0019      	movs	r1, r3
 800062e:	0010      	movs	r0, r2
 8000630:	f001 fff4 	bl	800261c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000634:	4b1e      	ldr	r3, [pc, #120]	@ (80006b0 <HAL_ADC_MspInit+0x128>)
 8000636:	4a1f      	ldr	r2, [pc, #124]	@ (80006b4 <HAL_ADC_MspInit+0x12c>)
 8000638:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800063a:	4b1d      	ldr	r3, [pc, #116]	@ (80006b0 <HAL_ADC_MspInit+0x128>)
 800063c:	2205      	movs	r2, #5
 800063e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000640:	4b1b      	ldr	r3, [pc, #108]	@ (80006b0 <HAL_ADC_MspInit+0x128>)
 8000642:	2200      	movs	r2, #0
 8000644:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000646:	4b1a      	ldr	r3, [pc, #104]	@ (80006b0 <HAL_ADC_MspInit+0x128>)
 8000648:	2200      	movs	r2, #0
 800064a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800064c:	4b18      	ldr	r3, [pc, #96]	@ (80006b0 <HAL_ADC_MspInit+0x128>)
 800064e:	2280      	movs	r2, #128	@ 0x80
 8000650:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000652:	4b17      	ldr	r3, [pc, #92]	@ (80006b0 <HAL_ADC_MspInit+0x128>)
 8000654:	2280      	movs	r2, #128	@ 0x80
 8000656:	0052      	lsls	r2, r2, #1
 8000658:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800065a:	4b15      	ldr	r3, [pc, #84]	@ (80006b0 <HAL_ADC_MspInit+0x128>)
 800065c:	2280      	movs	r2, #128	@ 0x80
 800065e:	00d2      	lsls	r2, r2, #3
 8000660:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000662:	4b13      	ldr	r3, [pc, #76]	@ (80006b0 <HAL_ADC_MspInit+0x128>)
 8000664:	2220      	movs	r2, #32
 8000666:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000668:	4b11      	ldr	r3, [pc, #68]	@ (80006b0 <HAL_ADC_MspInit+0x128>)
 800066a:	2200      	movs	r2, #0
 800066c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800066e:	4b10      	ldr	r3, [pc, #64]	@ (80006b0 <HAL_ADC_MspInit+0x128>)
 8000670:	0018      	movs	r0, r3
 8000672:	f001 fd17 	bl	80020a4 <HAL_DMA_Init>
 8000676:	1e03      	subs	r3, r0, #0
 8000678:	d001      	beq.n	800067e <HAL_ADC_MspInit+0xf6>
    {
      Error_Handler();
 800067a:	f000 f98b 	bl	8000994 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	4a0b      	ldr	r2, [pc, #44]	@ (80006b0 <HAL_ADC_MspInit+0x128>)
 8000682:	651a      	str	r2, [r3, #80]	@ 0x50
 8000684:	4b0a      	ldr	r3, [pc, #40]	@ (80006b0 <HAL_ADC_MspInit+0x128>)
 8000686:	687a      	ldr	r2, [r7, #4]
 8000688:	629a      	str	r2, [r3, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 800068a:	2200      	movs	r2, #0
 800068c:	2100      	movs	r1, #0
 800068e:	200c      	movs	r0, #12
 8000690:	f001 fcd6 	bl	8002040 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8000694:	200c      	movs	r0, #12
 8000696:	f001 fce8 	bl	800206a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800069a:	46c0      	nop			@ (mov r8, r8)
 800069c:	46bd      	mov	sp, r7
 800069e:	b00b      	add	sp, #44	@ 0x2c
 80006a0:	bd90      	pop	{r4, r7, pc}
 80006a2:	46c0      	nop			@ (mov r8, r8)
 80006a4:	40012400 	.word	0x40012400
 80006a8:	40021000 	.word	0x40021000
 80006ac:	50000400 	.word	0x50000400
 80006b0:	2000008c 	.word	0x2000008c
 80006b4:	40020008 	.word	0x40020008

080006b8 <HAL_ADC_ConvCpltCallback>:
}

/* USER CODE BEGIN 1 */


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]





}
 80006c0:	46c0      	nop			@ (mov r8, r8)
 80006c2:	46bd      	mov	sp, r7
 80006c4:	b002      	add	sp, #8
 80006c6:	bd80      	pop	{r7, pc}

080006c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b082      	sub	sp, #8
 80006cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006ce:	4b10      	ldr	r3, [pc, #64]	@ (8000710 <MX_DMA_Init+0x48>)
 80006d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80006d2:	4b0f      	ldr	r3, [pc, #60]	@ (8000710 <MX_DMA_Init+0x48>)
 80006d4:	2101      	movs	r1, #1
 80006d6:	430a      	orrs	r2, r1
 80006d8:	639a      	str	r2, [r3, #56]	@ 0x38
 80006da:	4b0d      	ldr	r3, [pc, #52]	@ (8000710 <MX_DMA_Init+0x48>)
 80006dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80006de:	2201      	movs	r2, #1
 80006e0:	4013      	ands	r3, r2
 80006e2:	607b      	str	r3, [r7, #4]
 80006e4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80006e6:	2200      	movs	r2, #0
 80006e8:	2100      	movs	r1, #0
 80006ea:	2009      	movs	r0, #9
 80006ec:	f001 fca8 	bl	8002040 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80006f0:	2009      	movs	r0, #9
 80006f2:	f001 fcba 	bl	800206a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80006f6:	2200      	movs	r2, #0
 80006f8:	2100      	movs	r1, #0
 80006fa:	200a      	movs	r0, #10
 80006fc:	f001 fca0 	bl	8002040 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000700:	200a      	movs	r0, #10
 8000702:	f001 fcb2 	bl	800206a <HAL_NVIC_EnableIRQ>

}
 8000706:	46c0      	nop			@ (mov r8, r8)
 8000708:	46bd      	mov	sp, r7
 800070a:	b002      	add	sp, #8
 800070c:	bd80      	pop	{r7, pc}
 800070e:	46c0      	nop			@ (mov r8, r8)
 8000710:	40021000 	.word	0x40021000

08000714 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000714:	b590      	push	{r4, r7, lr}
 8000716:	b089      	sub	sp, #36	@ 0x24
 8000718:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800071a:	240c      	movs	r4, #12
 800071c:	193b      	adds	r3, r7, r4
 800071e:	0018      	movs	r0, r3
 8000720:	2314      	movs	r3, #20
 8000722:	001a      	movs	r2, r3
 8000724:	2100      	movs	r1, #0
 8000726:	f005 f859 	bl	80057dc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800072a:	4b44      	ldr	r3, [pc, #272]	@ (800083c <MX_GPIO_Init+0x128>)
 800072c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800072e:	4b43      	ldr	r3, [pc, #268]	@ (800083c <MX_GPIO_Init+0x128>)
 8000730:	2120      	movs	r1, #32
 8000732:	430a      	orrs	r2, r1
 8000734:	635a      	str	r2, [r3, #52]	@ 0x34
 8000736:	4b41      	ldr	r3, [pc, #260]	@ (800083c <MX_GPIO_Init+0x128>)
 8000738:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800073a:	2220      	movs	r2, #32
 800073c:	4013      	ands	r3, r2
 800073e:	60bb      	str	r3, [r7, #8]
 8000740:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000742:	4b3e      	ldr	r3, [pc, #248]	@ (800083c <MX_GPIO_Init+0x128>)
 8000744:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000746:	4b3d      	ldr	r3, [pc, #244]	@ (800083c <MX_GPIO_Init+0x128>)
 8000748:	2101      	movs	r1, #1
 800074a:	430a      	orrs	r2, r1
 800074c:	635a      	str	r2, [r3, #52]	@ 0x34
 800074e:	4b3b      	ldr	r3, [pc, #236]	@ (800083c <MX_GPIO_Init+0x128>)
 8000750:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000752:	2201      	movs	r2, #1
 8000754:	4013      	ands	r3, r2
 8000756:	607b      	str	r3, [r7, #4]
 8000758:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800075a:	4b38      	ldr	r3, [pc, #224]	@ (800083c <MX_GPIO_Init+0x128>)
 800075c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800075e:	4b37      	ldr	r3, [pc, #220]	@ (800083c <MX_GPIO_Init+0x128>)
 8000760:	2102      	movs	r1, #2
 8000762:	430a      	orrs	r2, r1
 8000764:	635a      	str	r2, [r3, #52]	@ 0x34
 8000766:	4b35      	ldr	r3, [pc, #212]	@ (800083c <MX_GPIO_Init+0x128>)
 8000768:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800076a:	2202      	movs	r2, #2
 800076c:	4013      	ands	r3, r2
 800076e:	603b      	str	r3, [r7, #0]
 8000770:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, GPIO_PIN_RESET);
 8000772:	4b33      	ldr	r3, [pc, #204]	@ (8000840 <MX_GPIO_Init+0x12c>)
 8000774:	2200      	movs	r2, #0
 8000776:	2101      	movs	r1, #1
 8000778:	0018      	movs	r0, r3
 800077a:	f002 f8b3 	bl	80028e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_3|HALL_CS_Pin, GPIO_PIN_RESET);
 800077e:	4931      	ldr	r1, [pc, #196]	@ (8000844 <MX_GPIO_Init+0x130>)
 8000780:	23a0      	movs	r3, #160	@ 0xa0
 8000782:	05db      	lsls	r3, r3, #23
 8000784:	2200      	movs	r2, #0
 8000786:	0018      	movs	r0, r3
 8000788:	f002 f8ac 	bl	80028e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PF0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800078c:	193b      	adds	r3, r7, r4
 800078e:	2201      	movs	r2, #1
 8000790:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000792:	193b      	adds	r3, r7, r4
 8000794:	2201      	movs	r2, #1
 8000796:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000798:	193b      	adds	r3, r7, r4
 800079a:	2200      	movs	r2, #0
 800079c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800079e:	193b      	adds	r3, r7, r4
 80007a0:	2200      	movs	r2, #0
 80007a2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80007a4:	193b      	adds	r3, r7, r4
 80007a6:	4a26      	ldr	r2, [pc, #152]	@ (8000840 <MX_GPIO_Init+0x12c>)
 80007a8:	0019      	movs	r1, r3
 80007aa:	0010      	movs	r0, r2
 80007ac:	f001 ff36 	bl	800261c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80007b0:	193b      	adds	r3, r7, r4
 80007b2:	220c      	movs	r2, #12
 80007b4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007b6:	193b      	adds	r3, r7, r4
 80007b8:	2201      	movs	r2, #1
 80007ba:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007bc:	193b      	adds	r3, r7, r4
 80007be:	2200      	movs	r2, #0
 80007c0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007c2:	193b      	adds	r3, r7, r4
 80007c4:	2202      	movs	r2, #2
 80007c6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007c8:	193a      	adds	r2, r7, r4
 80007ca:	23a0      	movs	r3, #160	@ 0xa0
 80007cc:	05db      	lsls	r3, r3, #23
 80007ce:	0011      	movs	r1, r2
 80007d0:	0018      	movs	r0, r3
 80007d2:	f001 ff23 	bl	800261c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80007d6:	193b      	adds	r3, r7, r4
 80007d8:	2280      	movs	r2, #128	@ 0x80
 80007da:	0152      	lsls	r2, r2, #5
 80007dc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007de:	193b      	adds	r3, r7, r4
 80007e0:	2288      	movs	r2, #136	@ 0x88
 80007e2:	0352      	lsls	r2, r2, #13
 80007e4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e6:	193b      	adds	r3, r7, r4
 80007e8:	2200      	movs	r2, #0
 80007ea:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007ec:	193a      	adds	r2, r7, r4
 80007ee:	23a0      	movs	r3, #160	@ 0xa0
 80007f0:	05db      	lsls	r3, r3, #23
 80007f2:	0011      	movs	r1, r2
 80007f4:	0018      	movs	r0, r3
 80007f6:	f001 ff11 	bl	800261c <HAL_GPIO_Init>

  /*Configure GPIO pin : HALL_CS_Pin */
  GPIO_InitStruct.Pin = HALL_CS_Pin;
 80007fa:	0021      	movs	r1, r4
 80007fc:	187b      	adds	r3, r7, r1
 80007fe:	2280      	movs	r2, #128	@ 0x80
 8000800:	0212      	lsls	r2, r2, #8
 8000802:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000804:	187b      	adds	r3, r7, r1
 8000806:	2201      	movs	r2, #1
 8000808:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080a:	187b      	adds	r3, r7, r1
 800080c:	2200      	movs	r2, #0
 800080e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000810:	187b      	adds	r3, r7, r1
 8000812:	2200      	movs	r2, #0
 8000814:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(HALL_CS_GPIO_Port, &GPIO_InitStruct);
 8000816:	187a      	adds	r2, r7, r1
 8000818:	23a0      	movs	r3, #160	@ 0xa0
 800081a:	05db      	lsls	r3, r3, #23
 800081c:	0011      	movs	r1, r2
 800081e:	0018      	movs	r0, r3
 8000820:	f001 fefc 	bl	800261c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000824:	2200      	movs	r2, #0
 8000826:	2100      	movs	r1, #0
 8000828:	2007      	movs	r0, #7
 800082a:	f001 fc09 	bl	8002040 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800082e:	2007      	movs	r0, #7
 8000830:	f001 fc1b 	bl	800206a <HAL_NVIC_EnableIRQ>

}
 8000834:	46c0      	nop			@ (mov r8, r8)
 8000836:	46bd      	mov	sp, r7
 8000838:	b009      	add	sp, #36	@ 0x24
 800083a:	bd90      	pop	{r4, r7, pc}
 800083c:	40021000 	.word	0x40021000
 8000840:	50001400 	.word	0x50001400
 8000844:	0000800c 	.word	0x0000800c

08000848 <HAL_GPIO_EXTI_Rising_Callback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin){
 8000848:	b580      	push	{r7, lr}
 800084a:	b082      	sub	sp, #8
 800084c:	af00      	add	r7, sp, #0
 800084e:	0002      	movs	r2, r0
 8000850:	1dbb      	adds	r3, r7, #6
 8000852:	801a      	strh	r2, [r3, #0]

	HAL_GPIO_TogglePin(GPIOF,GPIO_PIN_0);
 8000854:	4b04      	ldr	r3, [pc, #16]	@ (8000868 <HAL_GPIO_EXTI_Rising_Callback+0x20>)
 8000856:	2101      	movs	r1, #1
 8000858:	0018      	movs	r0, r3
 800085a:	f002 f860 	bl	800291e <HAL_GPIO_TogglePin>


}
 800085e:	46c0      	nop			@ (mov r8, r8)
 8000860:	46bd      	mov	sp, r7
 8000862:	b002      	add	sp, #8
 8000864:	bd80      	pop	{r7, pc}
 8000866:	46c0      	nop			@ (mov r8, r8)
 8000868:	50001400 	.word	0x50001400

0800086c <HAL_GPIO_EXTI_Falling_Callback>:
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin){
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
 8000872:	0002      	movs	r2, r0
 8000874:	1dbb      	adds	r3, r7, #6
 8000876:	801a      	strh	r2, [r3, #0]

	HAL_GPIO_TogglePin(GPIOF,GPIO_PIN_0);
 8000878:	4b04      	ldr	r3, [pc, #16]	@ (800088c <HAL_GPIO_EXTI_Falling_Callback+0x20>)
 800087a:	2101      	movs	r1, #1
 800087c:	0018      	movs	r0, r3
 800087e:	f002 f84e 	bl	800291e <HAL_GPIO_TogglePin>



}
 8000882:	46c0      	nop			@ (mov r8, r8)
 8000884:	46bd      	mov	sp, r7
 8000886:	b002      	add	sp, #8
 8000888:	bd80      	pop	{r7, pc}
 800088a:	46c0      	nop			@ (mov r8, r8)
 800088c:	50001400 	.word	0x50001400

08000890 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000890:	b590      	push	{r4, r7, lr}
 8000892:	b083      	sub	sp, #12
 8000894:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000896:	f000 fc99 	bl	80011cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800089a:	f000 f81d 	bl	80008d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800089e:	f7ff ff39 	bl	8000714 <MX_GPIO_Init>
  MX_DMA_Init();
 80008a2:	f7ff ff11 	bl	80006c8 <MX_DMA_Init>
  MX_ADC1_Init();
 80008a6:	f7ff fdb7 	bl	8000418 <MX_ADC1_Init>
  MX_SPI2_Init();
 80008aa:	f000 f879 	bl	80009a0 <MX_SPI2_Init>
  MX_TIM1_Init();
 80008ae:	f000 fa6d 	bl	8000d8c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */


  MA330_Init(&ma330data, &hspi2, HALL_CS_GPIO_Port, HALL_CS_Pin,NORMAL_FW);
 80008b2:	2380      	movs	r3, #128	@ 0x80
 80008b4:	021b      	lsls	r3, r3, #8
 80008b6:	22a0      	movs	r2, #160	@ 0xa0
 80008b8:	05d2      	lsls	r2, r2, #23
 80008ba:	4905      	ldr	r1, [pc, #20]	@ (80008d0 <main+0x40>)
 80008bc:	4805      	ldr	r0, [pc, #20]	@ (80008d4 <main+0x44>)
 80008be:	2466      	movs	r4, #102	@ 0x66
 80008c0:	9400      	str	r4, [sp, #0]
 80008c2:	f7ff fccb 	bl	800025c <MA330_Init>
	while (1)
	{

		//HAL_GPIO_TogglePin(GPIOF,GPIO_PIN_0);

		HAL_Delay(100);
 80008c6:	2064      	movs	r0, #100	@ 0x64
 80008c8:	f000 fd06 	bl	80012d8 <HAL_Delay>
 80008cc:	e7fb      	b.n	80008c6 <main+0x36>
 80008ce:	46c0      	nop			@ (mov r8, r8)
 80008d0:	20000128 	.word	0x20000128
 80008d4:	200000e8 	.word	0x200000e8

080008d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008d8:	b590      	push	{r4, r7, lr}
 80008da:	b093      	sub	sp, #76	@ 0x4c
 80008dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008de:	2410      	movs	r4, #16
 80008e0:	193b      	adds	r3, r7, r4
 80008e2:	0018      	movs	r0, r3
 80008e4:	2338      	movs	r3, #56	@ 0x38
 80008e6:	001a      	movs	r2, r3
 80008e8:	2100      	movs	r1, #0
 80008ea:	f004 ff77 	bl	80057dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008ee:	003b      	movs	r3, r7
 80008f0:	0018      	movs	r0, r3
 80008f2:	2310      	movs	r3, #16
 80008f4:	001a      	movs	r2, r3
 80008f6:	2100      	movs	r1, #0
 80008f8:	f004 ff70 	bl	80057dc <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008fc:	2380      	movs	r3, #128	@ 0x80
 80008fe:	009b      	lsls	r3, r3, #2
 8000900:	0018      	movs	r0, r3
 8000902:	f002 f851 	bl	80029a8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000906:	193b      	adds	r3, r7, r4
 8000908:	2202      	movs	r2, #2
 800090a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800090c:	193b      	adds	r3, r7, r4
 800090e:	2280      	movs	r2, #128	@ 0x80
 8000910:	0052      	lsls	r2, r2, #1
 8000912:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000914:	0021      	movs	r1, r4
 8000916:	187b      	adds	r3, r7, r1
 8000918:	2200      	movs	r2, #0
 800091a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800091c:	187b      	adds	r3, r7, r1
 800091e:	2240      	movs	r2, #64	@ 0x40
 8000920:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000922:	187b      	adds	r3, r7, r1
 8000924:	2202      	movs	r2, #2
 8000926:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000928:	187b      	adds	r3, r7, r1
 800092a:	2202      	movs	r2, #2
 800092c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800092e:	187b      	adds	r3, r7, r1
 8000930:	2200      	movs	r2, #0
 8000932:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000934:	187b      	adds	r3, r7, r1
 8000936:	2208      	movs	r2, #8
 8000938:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800093a:	187b      	adds	r3, r7, r1
 800093c:	22c0      	movs	r2, #192	@ 0xc0
 800093e:	02d2      	lsls	r2, r2, #11
 8000940:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000942:	187b      	adds	r3, r7, r1
 8000944:	2280      	movs	r2, #128	@ 0x80
 8000946:	0492      	lsls	r2, r2, #18
 8000948:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800094a:	187b      	adds	r3, r7, r1
 800094c:	2280      	movs	r2, #128	@ 0x80
 800094e:	0592      	lsls	r2, r2, #22
 8000950:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000952:	187b      	adds	r3, r7, r1
 8000954:	0018      	movs	r0, r3
 8000956:	f002 f867 	bl	8002a28 <HAL_RCC_OscConfig>
 800095a:	1e03      	subs	r3, r0, #0
 800095c:	d001      	beq.n	8000962 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800095e:	f000 f819 	bl	8000994 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000962:	003b      	movs	r3, r7
 8000964:	2207      	movs	r2, #7
 8000966:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000968:	003b      	movs	r3, r7
 800096a:	2202      	movs	r2, #2
 800096c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800096e:	003b      	movs	r3, r7
 8000970:	2200      	movs	r2, #0
 8000972:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000974:	003b      	movs	r3, r7
 8000976:	2200      	movs	r2, #0
 8000978:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800097a:	003b      	movs	r3, r7
 800097c:	2102      	movs	r1, #2
 800097e:	0018      	movs	r0, r3
 8000980:	f002 fb6c 	bl	800305c <HAL_RCC_ClockConfig>
 8000984:	1e03      	subs	r3, r0, #0
 8000986:	d001      	beq.n	800098c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000988:	f000 f804 	bl	8000994 <Error_Handler>
  }
}
 800098c:	46c0      	nop			@ (mov r8, r8)
 800098e:	46bd      	mov	sp, r7
 8000990:	b013      	add	sp, #76	@ 0x4c
 8000992:	bd90      	pop	{r4, r7, pc}

08000994 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000998:	b672      	cpsid	i
}
 800099a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800099c:	46c0      	nop			@ (mov r8, r8)
 800099e:	e7fd      	b.n	800099c <Error_Handler+0x8>

080009a0 <MX_SPI2_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80009a4:	4b1b      	ldr	r3, [pc, #108]	@ (8000a14 <MX_SPI2_Init+0x74>)
 80009a6:	4a1c      	ldr	r2, [pc, #112]	@ (8000a18 <MX_SPI2_Init+0x78>)
 80009a8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80009aa:	4b1a      	ldr	r3, [pc, #104]	@ (8000a14 <MX_SPI2_Init+0x74>)
 80009ac:	2282      	movs	r2, #130	@ 0x82
 80009ae:	0052      	lsls	r2, r2, #1
 80009b0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80009b2:	4b18      	ldr	r3, [pc, #96]	@ (8000a14 <MX_SPI2_Init+0x74>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80009b8:	4b16      	ldr	r3, [pc, #88]	@ (8000a14 <MX_SPI2_Init+0x74>)
 80009ba:	22e0      	movs	r2, #224	@ 0xe0
 80009bc:	00d2      	lsls	r2, r2, #3
 80009be:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009c0:	4b14      	ldr	r3, [pc, #80]	@ (8000a14 <MX_SPI2_Init+0x74>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009c6:	4b13      	ldr	r3, [pc, #76]	@ (8000a14 <MX_SPI2_Init+0x74>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80009cc:	4b11      	ldr	r3, [pc, #68]	@ (8000a14 <MX_SPI2_Init+0x74>)
 80009ce:	2280      	movs	r2, #128	@ 0x80
 80009d0:	0092      	lsls	r2, r2, #2
 80009d2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80009d4:	4b0f      	ldr	r3, [pc, #60]	@ (8000a14 <MX_SPI2_Init+0x74>)
 80009d6:	2208      	movs	r2, #8
 80009d8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009da:	4b0e      	ldr	r3, [pc, #56]	@ (8000a14 <MX_SPI2_Init+0x74>)
 80009dc:	2200      	movs	r2, #0
 80009de:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80009e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000a14 <MX_SPI2_Init+0x74>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009e6:	4b0b      	ldr	r3, [pc, #44]	@ (8000a14 <MX_SPI2_Init+0x74>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80009ec:	4b09      	ldr	r3, [pc, #36]	@ (8000a14 <MX_SPI2_Init+0x74>)
 80009ee:	2207      	movs	r2, #7
 80009f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80009f2:	4b08      	ldr	r3, [pc, #32]	@ (8000a14 <MX_SPI2_Init+0x74>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80009f8:	4b06      	ldr	r3, [pc, #24]	@ (8000a14 <MX_SPI2_Init+0x74>)
 80009fa:	2208      	movs	r2, #8
 80009fc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80009fe:	4b05      	ldr	r3, [pc, #20]	@ (8000a14 <MX_SPI2_Init+0x74>)
 8000a00:	0018      	movs	r0, r3
 8000a02:	f002 fe2f 	bl	8003664 <HAL_SPI_Init>
 8000a06:	1e03      	subs	r3, r0, #0
 8000a08:	d001      	beq.n	8000a0e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000a0a:	f7ff ffc3 	bl	8000994 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000a0e:	46c0      	nop			@ (mov r8, r8)
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	20000128 	.word	0x20000128
 8000a18:	40003800 	.word	0x40003800

08000a1c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000a1c:	b590      	push	{r4, r7, lr}
 8000a1e:	b08b      	sub	sp, #44	@ 0x2c
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a24:	2414      	movs	r4, #20
 8000a26:	193b      	adds	r3, r7, r4
 8000a28:	0018      	movs	r0, r3
 8000a2a:	2314      	movs	r3, #20
 8000a2c:	001a      	movs	r2, r3
 8000a2e:	2100      	movs	r1, #0
 8000a30:	f004 fed4 	bl	80057dc <memset>
  if(spiHandle->Instance==SPI2)
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	4a65      	ldr	r2, [pc, #404]	@ (8000bd0 <HAL_SPI_MspInit+0x1b4>)
 8000a3a:	4293      	cmp	r3, r2
 8000a3c:	d000      	beq.n	8000a40 <HAL_SPI_MspInit+0x24>
 8000a3e:	e0c2      	b.n	8000bc6 <HAL_SPI_MspInit+0x1aa>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000a40:	4b64      	ldr	r3, [pc, #400]	@ (8000bd4 <HAL_SPI_MspInit+0x1b8>)
 8000a42:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a44:	4b63      	ldr	r3, [pc, #396]	@ (8000bd4 <HAL_SPI_MspInit+0x1b8>)
 8000a46:	2180      	movs	r1, #128	@ 0x80
 8000a48:	01c9      	lsls	r1, r1, #7
 8000a4a:	430a      	orrs	r2, r1
 8000a4c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000a4e:	4b61      	ldr	r3, [pc, #388]	@ (8000bd4 <HAL_SPI_MspInit+0x1b8>)
 8000a50:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a52:	2380      	movs	r3, #128	@ 0x80
 8000a54:	01db      	lsls	r3, r3, #7
 8000a56:	4013      	ands	r3, r2
 8000a58:	613b      	str	r3, [r7, #16]
 8000a5a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a5c:	4b5d      	ldr	r3, [pc, #372]	@ (8000bd4 <HAL_SPI_MspInit+0x1b8>)
 8000a5e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a60:	4b5c      	ldr	r3, [pc, #368]	@ (8000bd4 <HAL_SPI_MspInit+0x1b8>)
 8000a62:	2101      	movs	r1, #1
 8000a64:	430a      	orrs	r2, r1
 8000a66:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a68:	4b5a      	ldr	r3, [pc, #360]	@ (8000bd4 <HAL_SPI_MspInit+0x1b8>)
 8000a6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	4013      	ands	r3, r2
 8000a70:	60fb      	str	r3, [r7, #12]
 8000a72:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a74:	4b57      	ldr	r3, [pc, #348]	@ (8000bd4 <HAL_SPI_MspInit+0x1b8>)
 8000a76:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a78:	4b56      	ldr	r3, [pc, #344]	@ (8000bd4 <HAL_SPI_MspInit+0x1b8>)
 8000a7a:	2102      	movs	r1, #2
 8000a7c:	430a      	orrs	r2, r1
 8000a7e:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a80:	4b54      	ldr	r3, [pc, #336]	@ (8000bd4 <HAL_SPI_MspInit+0x1b8>)
 8000a82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a84:	2202      	movs	r2, #2
 8000a86:	4013      	ands	r3, r2
 8000a88:	60bb      	str	r3, [r7, #8]
 8000a8a:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PA0     ------> SPI2_SCK
    PB6     ------> SPI2_MISO
    PB7     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a8c:	193b      	adds	r3, r7, r4
 8000a8e:	2201      	movs	r2, #1
 8000a90:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a92:	193b      	adds	r3, r7, r4
 8000a94:	2202      	movs	r2, #2
 8000a96:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a98:	193b      	adds	r3, r7, r4
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a9e:	193b      	adds	r3, r7, r4
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8000aa4:	193b      	adds	r3, r7, r4
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aaa:	193a      	adds	r2, r7, r4
 8000aac:	23a0      	movs	r3, #160	@ 0xa0
 8000aae:	05db      	lsls	r3, r3, #23
 8000ab0:	0011      	movs	r1, r2
 8000ab2:	0018      	movs	r0, r3
 8000ab4:	f001 fdb2 	bl	800261c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000ab8:	193b      	adds	r3, r7, r4
 8000aba:	2240      	movs	r2, #64	@ 0x40
 8000abc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000abe:	193b      	adds	r3, r7, r4
 8000ac0:	2202      	movs	r2, #2
 8000ac2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac4:	193b      	adds	r3, r7, r4
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aca:	193b      	adds	r3, r7, r4
 8000acc:	2200      	movs	r2, #0
 8000ace:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_SPI2;
 8000ad0:	193b      	adds	r3, r7, r4
 8000ad2:	2204      	movs	r2, #4
 8000ad4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ad6:	193b      	adds	r3, r7, r4
 8000ad8:	4a3f      	ldr	r2, [pc, #252]	@ (8000bd8 <HAL_SPI_MspInit+0x1bc>)
 8000ada:	0019      	movs	r1, r3
 8000adc:	0010      	movs	r0, r2
 8000ade:	f001 fd9d 	bl	800261c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000ae2:	0021      	movs	r1, r4
 8000ae4:	187b      	adds	r3, r7, r1
 8000ae6:	2280      	movs	r2, #128	@ 0x80
 8000ae8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aea:	187b      	adds	r3, r7, r1
 8000aec:	2202      	movs	r2, #2
 8000aee:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af0:	187b      	adds	r3, r7, r1
 8000af2:	2200      	movs	r2, #0
 8000af4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af6:	187b      	adds	r3, r7, r1
 8000af8:	2200      	movs	r2, #0
 8000afa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8000afc:	187b      	adds	r3, r7, r1
 8000afe:	2201      	movs	r2, #1
 8000b00:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b02:	187b      	adds	r3, r7, r1
 8000b04:	4a34      	ldr	r2, [pc, #208]	@ (8000bd8 <HAL_SPI_MspInit+0x1bc>)
 8000b06:	0019      	movs	r1, r3
 8000b08:	0010      	movs	r0, r2
 8000b0a:	f001 fd87 	bl	800261c <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel2;
 8000b0e:	4b33      	ldr	r3, [pc, #204]	@ (8000bdc <HAL_SPI_MspInit+0x1c0>)
 8000b10:	4a33      	ldr	r2, [pc, #204]	@ (8000be0 <HAL_SPI_MspInit+0x1c4>)
 8000b12:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8000b14:	4b31      	ldr	r3, [pc, #196]	@ (8000bdc <HAL_SPI_MspInit+0x1c0>)
 8000b16:	2212      	movs	r2, #18
 8000b18:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b1a:	4b30      	ldr	r3, [pc, #192]	@ (8000bdc <HAL_SPI_MspInit+0x1c0>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b20:	4b2e      	ldr	r3, [pc, #184]	@ (8000bdc <HAL_SPI_MspInit+0x1c0>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000b26:	4b2d      	ldr	r3, [pc, #180]	@ (8000bdc <HAL_SPI_MspInit+0x1c0>)
 8000b28:	2280      	movs	r2, #128	@ 0x80
 8000b2a:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b2c:	4b2b      	ldr	r3, [pc, #172]	@ (8000bdc <HAL_SPI_MspInit+0x1c0>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b32:	4b2a      	ldr	r3, [pc, #168]	@ (8000bdc <HAL_SPI_MspInit+0x1c0>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8000b38:	4b28      	ldr	r3, [pc, #160]	@ (8000bdc <HAL_SPI_MspInit+0x1c0>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000b3e:	4b27      	ldr	r3, [pc, #156]	@ (8000bdc <HAL_SPI_MspInit+0x1c0>)
 8000b40:	2280      	movs	r2, #128	@ 0x80
 8000b42:	0152      	lsls	r2, r2, #5
 8000b44:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8000b46:	4b25      	ldr	r3, [pc, #148]	@ (8000bdc <HAL_SPI_MspInit+0x1c0>)
 8000b48:	0018      	movs	r0, r3
 8000b4a:	f001 faab 	bl	80020a4 <HAL_DMA_Init>
 8000b4e:	1e03      	subs	r3, r0, #0
 8000b50:	d001      	beq.n	8000b56 <HAL_SPI_MspInit+0x13a>
    {
      Error_Handler();
 8000b52:	f7ff ff1f 	bl	8000994 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	4a20      	ldr	r2, [pc, #128]	@ (8000bdc <HAL_SPI_MspInit+0x1c0>)
 8000b5a:	659a      	str	r2, [r3, #88]	@ 0x58
 8000b5c:	4b1f      	ldr	r3, [pc, #124]	@ (8000bdc <HAL_SPI_MspInit+0x1c0>)
 8000b5e:	687a      	ldr	r2, [r7, #4]
 8000b60:	629a      	str	r2, [r3, #40]	@ 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel3;
 8000b62:	4b20      	ldr	r3, [pc, #128]	@ (8000be4 <HAL_SPI_MspInit+0x1c8>)
 8000b64:	4a20      	ldr	r2, [pc, #128]	@ (8000be8 <HAL_SPI_MspInit+0x1cc>)
 8000b66:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8000b68:	4b1e      	ldr	r3, [pc, #120]	@ (8000be4 <HAL_SPI_MspInit+0x1c8>)
 8000b6a:	2213      	movs	r2, #19
 8000b6c:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000b6e:	4b1d      	ldr	r3, [pc, #116]	@ (8000be4 <HAL_SPI_MspInit+0x1c8>)
 8000b70:	2210      	movs	r2, #16
 8000b72:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b74:	4b1b      	ldr	r3, [pc, #108]	@ (8000be4 <HAL_SPI_MspInit+0x1c8>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000b7a:	4b1a      	ldr	r3, [pc, #104]	@ (8000be4 <HAL_SPI_MspInit+0x1c8>)
 8000b7c:	2280      	movs	r2, #128	@ 0x80
 8000b7e:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b80:	4b18      	ldr	r3, [pc, #96]	@ (8000be4 <HAL_SPI_MspInit+0x1c8>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b86:	4b17      	ldr	r3, [pc, #92]	@ (8000be4 <HAL_SPI_MspInit+0x1c8>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8000b8c:	4b15      	ldr	r3, [pc, #84]	@ (8000be4 <HAL_SPI_MspInit+0x1c8>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000b92:	4b14      	ldr	r3, [pc, #80]	@ (8000be4 <HAL_SPI_MspInit+0x1c8>)
 8000b94:	2280      	movs	r2, #128	@ 0x80
 8000b96:	0152      	lsls	r2, r2, #5
 8000b98:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8000b9a:	4b12      	ldr	r3, [pc, #72]	@ (8000be4 <HAL_SPI_MspInit+0x1c8>)
 8000b9c:	0018      	movs	r0, r3
 8000b9e:	f001 fa81 	bl	80020a4 <HAL_DMA_Init>
 8000ba2:	1e03      	subs	r3, r0, #0
 8000ba4:	d001      	beq.n	8000baa <HAL_SPI_MspInit+0x18e>
    {
      Error_Handler();
 8000ba6:	f7ff fef5 	bl	8000994 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	4a0d      	ldr	r2, [pc, #52]	@ (8000be4 <HAL_SPI_MspInit+0x1c8>)
 8000bae:	655a      	str	r2, [r3, #84]	@ 0x54
 8000bb0:	4b0c      	ldr	r3, [pc, #48]	@ (8000be4 <HAL_SPI_MspInit+0x1c8>)
 8000bb2:	687a      	ldr	r2, [r7, #4]
 8000bb4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	2100      	movs	r1, #0
 8000bba:	201a      	movs	r0, #26
 8000bbc:	f001 fa40 	bl	8002040 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8000bc0:	201a      	movs	r0, #26
 8000bc2:	f001 fa52 	bl	800206a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000bc6:	46c0      	nop			@ (mov r8, r8)
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	b00b      	add	sp, #44	@ 0x2c
 8000bcc:	bd90      	pop	{r4, r7, pc}
 8000bce:	46c0      	nop			@ (mov r8, r8)
 8000bd0:	40003800 	.word	0x40003800
 8000bd4:	40021000 	.word	0x40021000
 8000bd8:	50000400 	.word	0x50000400
 8000bdc:	2000018c 	.word	0x2000018c
 8000be0:	4002001c 	.word	0x4002001c
 8000be4:	200001e8 	.word	0x200001e8
 8000be8:	40020030 	.word	0x40020030

08000bec <HAL_SPI_TxRxCpltCallback>:
  /* USER CODE END SPI2_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi){
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b084      	sub	sp, #16
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
	uint16_t raw = ((uint16_t)angleraw[0] << 8) | angleraw[1];
 8000bf4:	4b15      	ldr	r3, [pc, #84]	@ (8000c4c <HAL_SPI_TxRxCpltCallback+0x60>)
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	b21b      	sxth	r3, r3
 8000bfa:	021b      	lsls	r3, r3, #8
 8000bfc:	b21a      	sxth	r2, r3
 8000bfe:	4b13      	ldr	r3, [pc, #76]	@ (8000c4c <HAL_SPI_TxRxCpltCallback+0x60>)
 8000c00:	785b      	ldrb	r3, [r3, #1]
 8000c02:	b21b      	sxth	r3, r3
 8000c04:	4313      	orrs	r3, r2
 8000c06:	b21a      	sxth	r2, r3
 8000c08:	210e      	movs	r1, #14
 8000c0a:	187b      	adds	r3, r7, r1
 8000c0c:	801a      	strh	r2, [r3, #0]
	finalangle=raw;
 8000c0e:	4b10      	ldr	r3, [pc, #64]	@ (8000c50 <HAL_SPI_TxRxCpltCallback+0x64>)
 8000c10:	187a      	adds	r2, r7, r1
 8000c12:	8812      	ldrh	r2, [r2, #0]
 8000c14:	801a      	strh	r2, [r3, #0]

	 HAL_GPIO_WritePin(HALL_CS_GPIO_Port, HALL_CS_Pin, GPIO_PIN_SET);
 8000c16:	2380      	movs	r3, #128	@ 0x80
 8000c18:	0219      	lsls	r1, r3, #8
 8000c1a:	23a0      	movs	r3, #160	@ 0xa0
 8000c1c:	05db      	lsls	r3, r3, #23
 8000c1e:	2201      	movs	r2, #1
 8000c20:	0018      	movs	r0, r3
 8000c22:	f001 fe5f 	bl	80028e4 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(GPIOA,GPIO_PIN_2,0);
 8000c26:	23a0      	movs	r3, #160	@ 0xa0
 8000c28:	05db      	lsls	r3, r3, #23
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	2104      	movs	r1, #4
 8000c2e:	0018      	movs	r0, r3
 8000c30:	f001 fe58 	bl	80028e4 <HAL_GPIO_WritePin>
	 	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_3,0);
 8000c34:	23a0      	movs	r3, #160	@ 0xa0
 8000c36:	05db      	lsls	r3, r3, #23
 8000c38:	2200      	movs	r2, #0
 8000c3a:	2108      	movs	r1, #8
 8000c3c:	0018      	movs	r0, r3
 8000c3e:	f001 fe51 	bl	80028e4 <HAL_GPIO_WritePin>



}
 8000c42:	46c0      	nop			@ (mov r8, r8)
 8000c44:	46bd      	mov	sp, r7
 8000c46:	b004      	add	sp, #16
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	46c0      	nop			@ (mov r8, r8)
 8000c4c:	20000244 	.word	0x20000244
 8000c50:	20000124 	.word	0x20000124

08000c54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b082      	sub	sp, #8
 8000c58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c5a:	4b0f      	ldr	r3, [pc, #60]	@ (8000c98 <HAL_MspInit+0x44>)
 8000c5c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c5e:	4b0e      	ldr	r3, [pc, #56]	@ (8000c98 <HAL_MspInit+0x44>)
 8000c60:	2101      	movs	r1, #1
 8000c62:	430a      	orrs	r2, r1
 8000c64:	641a      	str	r2, [r3, #64]	@ 0x40
 8000c66:	4b0c      	ldr	r3, [pc, #48]	@ (8000c98 <HAL_MspInit+0x44>)
 8000c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	4013      	ands	r3, r2
 8000c6e:	607b      	str	r3, [r7, #4]
 8000c70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c72:	4b09      	ldr	r3, [pc, #36]	@ (8000c98 <HAL_MspInit+0x44>)
 8000c74:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c76:	4b08      	ldr	r3, [pc, #32]	@ (8000c98 <HAL_MspInit+0x44>)
 8000c78:	2180      	movs	r1, #128	@ 0x80
 8000c7a:	0549      	lsls	r1, r1, #21
 8000c7c:	430a      	orrs	r2, r1
 8000c7e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000c80:	4b05      	ldr	r3, [pc, #20]	@ (8000c98 <HAL_MspInit+0x44>)
 8000c82:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c84:	2380      	movs	r3, #128	@ 0x80
 8000c86:	055b      	lsls	r3, r3, #21
 8000c88:	4013      	ands	r3, r2
 8000c8a:	603b      	str	r3, [r7, #0]
 8000c8c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c8e:	46c0      	nop			@ (mov r8, r8)
 8000c90:	46bd      	mov	sp, r7
 8000c92:	b002      	add	sp, #8
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	46c0      	nop			@ (mov r8, r8)
 8000c98:	40021000 	.word	0x40021000

08000c9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ca0:	46c0      	nop			@ (mov r8, r8)
 8000ca2:	e7fd      	b.n	8000ca0 <NMI_Handler+0x4>

08000ca4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ca8:	46c0      	nop			@ (mov r8, r8)
 8000caa:	e7fd      	b.n	8000ca8 <HardFault_Handler+0x4>

08000cac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000cb0:	46c0      	nop			@ (mov r8, r8)
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}

08000cb6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cb6:	b580      	push	{r7, lr}
 8000cb8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cba:	46c0      	nop			@ (mov r8, r8)
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}

08000cc0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cc4:	f000 faec 	bl	80012a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cc8:	46c0      	nop			@ (mov r8, r8)
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}

08000cce <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000cce:	b580      	push	{r7, lr}
 8000cd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8000cd2:	2380      	movs	r3, #128	@ 0x80
 8000cd4:	015b      	lsls	r3, r3, #5
 8000cd6:	0018      	movs	r0, r3
 8000cd8:	f001 fe3c 	bl	8002954 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000cdc:	46c0      	nop			@ (mov r8, r8)
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
	...

08000ce4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000ce8:	4b03      	ldr	r3, [pc, #12]	@ (8000cf8 <DMA1_Channel1_IRQHandler+0x14>)
 8000cea:	0018      	movs	r0, r3
 8000cec:	f001 fb54 	bl	8002398 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000cf0:	46c0      	nop			@ (mov r8, r8)
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	46c0      	nop			@ (mov r8, r8)
 8000cf8:	2000008c 	.word	0x2000008c

08000cfc <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8000d00:	4b05      	ldr	r3, [pc, #20]	@ (8000d18 <DMA1_Channel2_3_IRQHandler+0x1c>)
 8000d02:	0018      	movs	r0, r3
 8000d04:	f001 fb48 	bl	8002398 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8000d08:	4b04      	ldr	r3, [pc, #16]	@ (8000d1c <DMA1_Channel2_3_IRQHandler+0x20>)
 8000d0a:	0018      	movs	r0, r3
 8000d0c:	f001 fb44 	bl	8002398 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8000d10:	46c0      	nop			@ (mov r8, r8)
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	46c0      	nop			@ (mov r8, r8)
 8000d18:	2000018c 	.word	0x2000018c
 8000d1c:	200001e8 	.word	0x200001e8

08000d20 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 interrupt.
  */
void ADC1_IRQHandler(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000d24:	4b03      	ldr	r3, [pc, #12]	@ (8000d34 <ADC1_IRQHandler+0x14>)
 8000d26:	0018      	movs	r0, r3
 8000d28:	f000 fdbe 	bl	80018a8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8000d2c:	46c0      	nop			@ (mov r8, r8)
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	46c0      	nop			@ (mov r8, r8)
 8000d34:	20000028 	.word	0x20000028

08000d38 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000d3c:	4b03      	ldr	r3, [pc, #12]	@ (8000d4c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8000d3e:	0018      	movs	r0, r3
 8000d40:	f003 fd76 	bl	8004830 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8000d44:	46c0      	nop			@ (mov r8, r8)
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	46c0      	nop			@ (mov r8, r8)
 8000d4c:	2000024c 	.word	0x2000024c

08000d50 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000d54:	4b03      	ldr	r3, [pc, #12]	@ (8000d64 <TIM1_CC_IRQHandler+0x14>)
 8000d56:	0018      	movs	r0, r3
 8000d58:	f003 fd6a 	bl	8004830 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8000d5c:	46c0      	nop			@ (mov r8, r8)
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	46c0      	nop			@ (mov r8, r8)
 8000d64:	2000024c 	.word	0x2000024c

08000d68 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8000d6c:	4b03      	ldr	r3, [pc, #12]	@ (8000d7c <SPI2_IRQHandler+0x14>)
 8000d6e:	0018      	movs	r0, r3
 8000d70:	f003 f8bc 	bl	8003eec <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8000d74:	46c0      	nop			@ (mov r8, r8)
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	46c0      	nop			@ (mov r8, r8)
 8000d7c:	20000128 	.word	0x20000128

08000d80 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d84:	46c0      	nop			@ (mov r8, r8)
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
	...

08000d8c <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b09c      	sub	sp, #112	@ 0x70
 8000d90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d92:	2360      	movs	r3, #96	@ 0x60
 8000d94:	18fb      	adds	r3, r7, r3
 8000d96:	0018      	movs	r0, r3
 8000d98:	2310      	movs	r3, #16
 8000d9a:	001a      	movs	r2, r3
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	f004 fd1d 	bl	80057dc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000da2:	2354      	movs	r3, #84	@ 0x54
 8000da4:	18fb      	adds	r3, r7, r3
 8000da6:	0018      	movs	r0, r3
 8000da8:	230c      	movs	r3, #12
 8000daa:	001a      	movs	r2, r3
 8000dac:	2100      	movs	r1, #0
 8000dae:	f004 fd15 	bl	80057dc <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000db2:	2338      	movs	r3, #56	@ 0x38
 8000db4:	18fb      	adds	r3, r7, r3
 8000db6:	0018      	movs	r0, r3
 8000db8:	231c      	movs	r3, #28
 8000dba:	001a      	movs	r2, r3
 8000dbc:	2100      	movs	r1, #0
 8000dbe:	f004 fd0d 	bl	80057dc <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000dc2:	1d3b      	adds	r3, r7, #4
 8000dc4:	0018      	movs	r0, r3
 8000dc6:	2334      	movs	r3, #52	@ 0x34
 8000dc8:	001a      	movs	r2, r3
 8000dca:	2100      	movs	r1, #0
 8000dcc:	f004 fd06 	bl	80057dc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000dd0:	4b64      	ldr	r3, [pc, #400]	@ (8000f64 <MX_TIM1_Init+0x1d8>)
 8000dd2:	4a65      	ldr	r2, [pc, #404]	@ (8000f68 <MX_TIM1_Init+0x1dc>)
 8000dd4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000dd6:	4b63      	ldr	r3, [pc, #396]	@ (8000f64 <MX_TIM1_Init+0x1d8>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8000ddc:	4b61      	ldr	r3, [pc, #388]	@ (8000f64 <MX_TIM1_Init+0x1d8>)
 8000dde:	2220      	movs	r2, #32
 8000de0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1600-1;
 8000de2:	4b60      	ldr	r3, [pc, #384]	@ (8000f64 <MX_TIM1_Init+0x1d8>)
 8000de4:	4a61      	ldr	r2, [pc, #388]	@ (8000f6c <MX_TIM1_Init+0x1e0>)
 8000de6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000de8:	4b5e      	ldr	r3, [pc, #376]	@ (8000f64 <MX_TIM1_Init+0x1d8>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000dee:	4b5d      	ldr	r3, [pc, #372]	@ (8000f64 <MX_TIM1_Init+0x1d8>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000df4:	4b5b      	ldr	r3, [pc, #364]	@ (8000f64 <MX_TIM1_Init+0x1d8>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000dfa:	4b5a      	ldr	r3, [pc, #360]	@ (8000f64 <MX_TIM1_Init+0x1d8>)
 8000dfc:	0018      	movs	r0, r3
 8000dfe:	f003 fc5f 	bl	80046c0 <HAL_TIM_Base_Init>
 8000e02:	1e03      	subs	r3, r0, #0
 8000e04:	d001      	beq.n	8000e0a <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8000e06:	f7ff fdc5 	bl	8000994 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e0a:	2160      	movs	r1, #96	@ 0x60
 8000e0c:	187b      	adds	r3, r7, r1
 8000e0e:	2280      	movs	r2, #128	@ 0x80
 8000e10:	0152      	lsls	r2, r2, #5
 8000e12:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000e14:	187a      	adds	r2, r7, r1
 8000e16:	4b53      	ldr	r3, [pc, #332]	@ (8000f64 <MX_TIM1_Init+0x1d8>)
 8000e18:	0011      	movs	r1, r2
 8000e1a:	0018      	movs	r0, r3
 8000e1c:	f003 ff10 	bl	8004c40 <HAL_TIM_ConfigClockSource>
 8000e20:	1e03      	subs	r3, r0, #0
 8000e22:	d001      	beq.n	8000e28 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8000e24:	f7ff fdb6 	bl	8000994 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000e28:	4b4e      	ldr	r3, [pc, #312]	@ (8000f64 <MX_TIM1_Init+0x1d8>)
 8000e2a:	0018      	movs	r0, r3
 8000e2c:	f003 fca0 	bl	8004770 <HAL_TIM_PWM_Init>
 8000e30:	1e03      	subs	r3, r0, #0
 8000e32:	d001      	beq.n	8000e38 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 8000e34:	f7ff fdae 	bl	8000994 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e38:	2154      	movs	r1, #84	@ 0x54
 8000e3a:	187b      	adds	r3, r7, r1
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_OC4REF;
 8000e40:	187b      	adds	r3, r7, r1
 8000e42:	22e0      	movs	r2, #224	@ 0xe0
 8000e44:	03d2      	lsls	r2, r2, #15
 8000e46:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e48:	187b      	adds	r3, r7, r1
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000e4e:	187a      	adds	r2, r7, r1
 8000e50:	4b44      	ldr	r3, [pc, #272]	@ (8000f64 <MX_TIM1_Init+0x1d8>)
 8000e52:	0011      	movs	r1, r2
 8000e54:	0018      	movs	r0, r3
 8000e56:	f004 fba5 	bl	80055a4 <HAL_TIMEx_MasterConfigSynchronization>
 8000e5a:	1e03      	subs	r3, r0, #0
 8000e5c:	d001      	beq.n	8000e62 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8000e5e:	f7ff fd99 	bl	8000994 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e62:	2138      	movs	r1, #56	@ 0x38
 8000e64:	187b      	adds	r3, r7, r1
 8000e66:	2260      	movs	r2, #96	@ 0x60
 8000e68:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 800;
 8000e6a:	187b      	adds	r3, r7, r1
 8000e6c:	22c8      	movs	r2, #200	@ 0xc8
 8000e6e:	0092      	lsls	r2, r2, #2
 8000e70:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e72:	187b      	adds	r3, r7, r1
 8000e74:	2200      	movs	r2, #0
 8000e76:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000e78:	187b      	adds	r3, r7, r1
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8000e7e:	187b      	adds	r3, r7, r1
 8000e80:	2204      	movs	r2, #4
 8000e82:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000e84:	187b      	adds	r3, r7, r1
 8000e86:	2200      	movs	r2, #0
 8000e88:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000e8a:	187b      	adds	r3, r7, r1
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e90:	1879      	adds	r1, r7, r1
 8000e92:	4b34      	ldr	r3, [pc, #208]	@ (8000f64 <MX_TIM1_Init+0x1d8>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	0018      	movs	r0, r3
 8000e98:	f003 fdd2 	bl	8004a40 <HAL_TIM_PWM_ConfigChannel>
 8000e9c:	1e03      	subs	r3, r0, #0
 8000e9e:	d001      	beq.n	8000ea4 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 8000ea0:	f7ff fd78 	bl	8000994 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000ea4:	2338      	movs	r3, #56	@ 0x38
 8000ea6:	18f9      	adds	r1, r7, r3
 8000ea8:	4b2e      	ldr	r3, [pc, #184]	@ (8000f64 <MX_TIM1_Init+0x1d8>)
 8000eaa:	2204      	movs	r2, #4
 8000eac:	0018      	movs	r0, r3
 8000eae:	f003 fdc7 	bl	8004a40 <HAL_TIM_PWM_ConfigChannel>
 8000eb2:	1e03      	subs	r3, r0, #0
 8000eb4:	d001      	beq.n	8000eba <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8000eb6:	f7ff fd6d 	bl	8000994 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000eba:	2338      	movs	r3, #56	@ 0x38
 8000ebc:	18f9      	adds	r1, r7, r3
 8000ebe:	4b29      	ldr	r3, [pc, #164]	@ (8000f64 <MX_TIM1_Init+0x1d8>)
 8000ec0:	2208      	movs	r2, #8
 8000ec2:	0018      	movs	r0, r3
 8000ec4:	f003 fdbc 	bl	8004a40 <HAL_TIM_PWM_ConfigChannel>
 8000ec8:	1e03      	subs	r3, r0, #0
 8000eca:	d001      	beq.n	8000ed0 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 8000ecc:	f7ff fd62 	bl	8000994 <Error_Handler>
  }
  sConfigOC.Pulse = 10;
 8000ed0:	2138      	movs	r1, #56	@ 0x38
 8000ed2:	187b      	adds	r3, r7, r1
 8000ed4:	220a      	movs	r2, #10
 8000ed6:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	4b22      	ldr	r3, [pc, #136]	@ (8000f64 <MX_TIM1_Init+0x1d8>)
 8000edc:	220c      	movs	r2, #12
 8000ede:	0018      	movs	r0, r3
 8000ee0:	f003 fdae 	bl	8004a40 <HAL_TIM_PWM_ConfigChannel>
 8000ee4:	1e03      	subs	r3, r0, #0
 8000ee6:	d001      	beq.n	8000eec <MX_TIM1_Init+0x160>
  {
    Error_Handler();
 8000ee8:	f7ff fd54 	bl	8000994 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000eec:	1d3b      	adds	r3, r7, #4
 8000eee:	2200      	movs	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000ef2:	1d3b      	adds	r3, r7, #4
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000ef8:	1d3b      	adds	r3, r7, #4
 8000efa:	2200      	movs	r2, #0
 8000efc:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 26;
 8000efe:	1d3b      	adds	r3, r7, #4
 8000f00:	221a      	movs	r2, #26
 8000f02:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8000f04:	1d3b      	adds	r3, r7, #4
 8000f06:	2280      	movs	r2, #128	@ 0x80
 8000f08:	0152      	lsls	r2, r2, #5
 8000f0a:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000f0c:	1d3b      	adds	r3, r7, #4
 8000f0e:	2280      	movs	r2, #128	@ 0x80
 8000f10:	0192      	lsls	r2, r2, #6
 8000f12:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 3;
 8000f14:	1d3b      	adds	r3, r7, #4
 8000f16:	2203      	movs	r2, #3
 8000f18:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000f1a:	1d3b      	adds	r3, r7, #4
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000f20:	1d3b      	adds	r3, r7, #4
 8000f22:	2200      	movs	r2, #0
 8000f24:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000f26:	1d3b      	adds	r3, r7, #4
 8000f28:	2280      	movs	r2, #128	@ 0x80
 8000f2a:	0492      	lsls	r2, r2, #18
 8000f2c:	625a      	str	r2, [r3, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000f2e:	1d3b      	adds	r3, r7, #4
 8000f30:	2200      	movs	r2, #0
 8000f32:	629a      	str	r2, [r3, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000f34:	1d3b      	adds	r3, r7, #4
 8000f36:	2200      	movs	r2, #0
 8000f38:	62da      	str	r2, [r3, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000f3a:	1d3b      	adds	r3, r7, #4
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000f40:	1d3a      	adds	r2, r7, #4
 8000f42:	4b08      	ldr	r3, [pc, #32]	@ (8000f64 <MX_TIM1_Init+0x1d8>)
 8000f44:	0011      	movs	r1, r2
 8000f46:	0018      	movs	r0, r3
 8000f48:	f004 fb94 	bl	8005674 <HAL_TIMEx_ConfigBreakDeadTime>
 8000f4c:	1e03      	subs	r3, r0, #0
 8000f4e:	d001      	beq.n	8000f54 <MX_TIM1_Init+0x1c8>
  {
    Error_Handler();
 8000f50:	f7ff fd20 	bl	8000994 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000f54:	4b03      	ldr	r3, [pc, #12]	@ (8000f64 <MX_TIM1_Init+0x1d8>)
 8000f56:	0018      	movs	r0, r3
 8000f58:	f000 f87e 	bl	8001058 <HAL_TIM_MspPostInit>

}
 8000f5c:	46c0      	nop			@ (mov r8, r8)
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	b01c      	add	sp, #112	@ 0x70
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	2000024c 	.word	0x2000024c
 8000f68:	40012c00 	.word	0x40012c00
 8000f6c:	0000063f 	.word	0x0000063f

08000f70 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000f70:	b590      	push	{r4, r7, lr}
 8000f72:	b095      	sub	sp, #84	@ 0x54
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f78:	233c      	movs	r3, #60	@ 0x3c
 8000f7a:	18fb      	adds	r3, r7, r3
 8000f7c:	0018      	movs	r0, r3
 8000f7e:	2314      	movs	r3, #20
 8000f80:	001a      	movs	r2, r3
 8000f82:	2100      	movs	r1, #0
 8000f84:	f004 fc2a 	bl	80057dc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f88:	2414      	movs	r4, #20
 8000f8a:	193b      	adds	r3, r7, r4
 8000f8c:	0018      	movs	r0, r3
 8000f8e:	2328      	movs	r3, #40	@ 0x28
 8000f90:	001a      	movs	r2, r3
 8000f92:	2100      	movs	r1, #0
 8000f94:	f004 fc22 	bl	80057dc <memset>
  if(tim_baseHandle->Instance==TIM1)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4a2b      	ldr	r2, [pc, #172]	@ (800104c <HAL_TIM_Base_MspInit+0xdc>)
 8000f9e:	4293      	cmp	r3, r2
 8000fa0:	d150      	bne.n	8001044 <HAL_TIM_Base_MspInit+0xd4>

  /* USER CODE END TIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8000fa2:	193b      	adds	r3, r7, r4
 8000fa4:	2280      	movs	r2, #128	@ 0x80
 8000fa6:	0392      	lsls	r2, r2, #14
 8000fa8:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PLL;
 8000faa:	193b      	adds	r3, r7, r4
 8000fac:	2280      	movs	r2, #128	@ 0x80
 8000fae:	03d2      	lsls	r2, r2, #15
 8000fb0:	621a      	str	r2, [r3, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fb2:	193b      	adds	r3, r7, r4
 8000fb4:	0018      	movs	r0, r3
 8000fb6:	f002 f9db 	bl	8003370 <HAL_RCCEx_PeriphCLKConfig>
 8000fba:	1e03      	subs	r3, r0, #0
 8000fbc:	d001      	beq.n	8000fc2 <HAL_TIM_Base_MspInit+0x52>
    {
      Error_Handler();
 8000fbe:	f7ff fce9 	bl	8000994 <Error_Handler>
    }

    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000fc2:	4b23      	ldr	r3, [pc, #140]	@ (8001050 <HAL_TIM_Base_MspInit+0xe0>)
 8000fc4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000fc6:	4b22      	ldr	r3, [pc, #136]	@ (8001050 <HAL_TIM_Base_MspInit+0xe0>)
 8000fc8:	2180      	movs	r1, #128	@ 0x80
 8000fca:	0109      	lsls	r1, r1, #4
 8000fcc:	430a      	orrs	r2, r1
 8000fce:	641a      	str	r2, [r3, #64]	@ 0x40
 8000fd0:	4b1f      	ldr	r3, [pc, #124]	@ (8001050 <HAL_TIM_Base_MspInit+0xe0>)
 8000fd2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000fd4:	2380      	movs	r3, #128	@ 0x80
 8000fd6:	011b      	lsls	r3, r3, #4
 8000fd8:	4013      	ands	r3, r2
 8000fda:	613b      	str	r3, [r7, #16]
 8000fdc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fde:	4b1c      	ldr	r3, [pc, #112]	@ (8001050 <HAL_TIM_Base_MspInit+0xe0>)
 8000fe0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000fe2:	4b1b      	ldr	r3, [pc, #108]	@ (8001050 <HAL_TIM_Base_MspInit+0xe0>)
 8000fe4:	2102      	movs	r1, #2
 8000fe6:	430a      	orrs	r2, r1
 8000fe8:	635a      	str	r2, [r3, #52]	@ 0x34
 8000fea:	4b19      	ldr	r3, [pc, #100]	@ (8001050 <HAL_TIM_Base_MspInit+0xe0>)
 8000fec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000fee:	2202      	movs	r2, #2
 8000ff0:	4013      	ands	r3, r2
 8000ff2:	60fb      	str	r3, [r7, #12]
 8000ff4:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PB12     ------> TIM1_BK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000ff6:	213c      	movs	r1, #60	@ 0x3c
 8000ff8:	187b      	adds	r3, r7, r1
 8000ffa:	2280      	movs	r2, #128	@ 0x80
 8000ffc:	0152      	lsls	r2, r2, #5
 8000ffe:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001000:	187b      	adds	r3, r7, r1
 8001002:	2212      	movs	r2, #18
 8001004:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001006:	187b      	adds	r3, r7, r1
 8001008:	2201      	movs	r2, #1
 800100a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800100c:	187b      	adds	r3, r7, r1
 800100e:	2200      	movs	r2, #0
 8001010:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001012:	187b      	adds	r3, r7, r1
 8001014:	2202      	movs	r2, #2
 8001016:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001018:	187b      	adds	r3, r7, r1
 800101a:	4a0e      	ldr	r2, [pc, #56]	@ (8001054 <HAL_TIM_Base_MspInit+0xe4>)
 800101c:	0019      	movs	r1, r3
 800101e:	0010      	movs	r0, r2
 8001020:	f001 fafc 	bl	800261c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 8001024:	2200      	movs	r2, #0
 8001026:	2100      	movs	r1, #0
 8001028:	200d      	movs	r0, #13
 800102a:	f001 f809 	bl	8002040 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 800102e:	200d      	movs	r0, #13
 8001030:	f001 f81b 	bl	800206a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8001034:	2200      	movs	r2, #0
 8001036:	2100      	movs	r1, #0
 8001038:	200e      	movs	r0, #14
 800103a:	f001 f801 	bl	8002040 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800103e:	200e      	movs	r0, #14
 8001040:	f001 f813 	bl	800206a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001044:	46c0      	nop			@ (mov r8, r8)
 8001046:	46bd      	mov	sp, r7
 8001048:	b015      	add	sp, #84	@ 0x54
 800104a:	bd90      	pop	{r4, r7, pc}
 800104c:	40012c00 	.word	0x40012c00
 8001050:	40021000 	.word	0x40021000
 8001054:	50000400 	.word	0x50000400

08001058 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001058:	b590      	push	{r4, r7, lr}
 800105a:	b08b      	sub	sp, #44	@ 0x2c
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001060:	2414      	movs	r4, #20
 8001062:	193b      	adds	r3, r7, r4
 8001064:	0018      	movs	r0, r3
 8001066:	2314      	movs	r3, #20
 8001068:	001a      	movs	r2, r3
 800106a:	2100      	movs	r1, #0
 800106c:	f004 fbb6 	bl	80057dc <memset>
  if(timHandle->Instance==TIM1)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a26      	ldr	r2, [pc, #152]	@ (8001110 <HAL_TIM_MspPostInit+0xb8>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d145      	bne.n	8001106 <HAL_TIM_MspPostInit+0xae>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800107a:	4b26      	ldr	r3, [pc, #152]	@ (8001114 <HAL_TIM_MspPostInit+0xbc>)
 800107c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800107e:	4b25      	ldr	r3, [pc, #148]	@ (8001114 <HAL_TIM_MspPostInit+0xbc>)
 8001080:	2102      	movs	r1, #2
 8001082:	430a      	orrs	r2, r1
 8001084:	635a      	str	r2, [r3, #52]	@ 0x34
 8001086:	4b23      	ldr	r3, [pc, #140]	@ (8001114 <HAL_TIM_MspPostInit+0xbc>)
 8001088:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800108a:	2202      	movs	r2, #2
 800108c:	4013      	ands	r3, r2
 800108e:	613b      	str	r3, [r7, #16]
 8001090:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001092:	4b20      	ldr	r3, [pc, #128]	@ (8001114 <HAL_TIM_MspPostInit+0xbc>)
 8001094:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001096:	4b1f      	ldr	r3, [pc, #124]	@ (8001114 <HAL_TIM_MspPostInit+0xbc>)
 8001098:	2101      	movs	r1, #1
 800109a:	430a      	orrs	r2, r1
 800109c:	635a      	str	r2, [r3, #52]	@ 0x34
 800109e:	4b1d      	ldr	r3, [pc, #116]	@ (8001114 <HAL_TIM_MspPostInit+0xbc>)
 80010a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010a2:	2201      	movs	r2, #1
 80010a4:	4013      	ands	r3, r2
 80010a6:	60fb      	str	r3, [r7, #12]
 80010a8:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80010aa:	193b      	adds	r3, r7, r4
 80010ac:	22e0      	movs	r2, #224	@ 0xe0
 80010ae:	0212      	lsls	r2, r2, #8
 80010b0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010b2:	193b      	adds	r3, r7, r4
 80010b4:	2202      	movs	r2, #2
 80010b6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b8:	193b      	adds	r3, r7, r4
 80010ba:	2200      	movs	r2, #0
 80010bc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010be:	193b      	adds	r3, r7, r4
 80010c0:	2200      	movs	r2, #0
 80010c2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80010c4:	193b      	adds	r3, r7, r4
 80010c6:	2202      	movs	r2, #2
 80010c8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ca:	193b      	adds	r3, r7, r4
 80010cc:	4a12      	ldr	r2, [pc, #72]	@ (8001118 <HAL_TIM_MspPostInit+0xc0>)
 80010ce:	0019      	movs	r1, r3
 80010d0:	0010      	movs	r0, r2
 80010d2:	f001 faa3 	bl	800261c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80010d6:	0021      	movs	r1, r4
 80010d8:	187b      	adds	r3, r7, r1
 80010da:	22e0      	movs	r2, #224	@ 0xe0
 80010dc:	00d2      	lsls	r2, r2, #3
 80010de:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e0:	187b      	adds	r3, r7, r1
 80010e2:	2202      	movs	r2, #2
 80010e4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e6:	187b      	adds	r3, r7, r1
 80010e8:	2200      	movs	r2, #0
 80010ea:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ec:	187b      	adds	r3, r7, r1
 80010ee:	2200      	movs	r2, #0
 80010f0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80010f2:	187b      	adds	r3, r7, r1
 80010f4:	2202      	movs	r2, #2
 80010f6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010f8:	187a      	adds	r2, r7, r1
 80010fa:	23a0      	movs	r3, #160	@ 0xa0
 80010fc:	05db      	lsls	r3, r3, #23
 80010fe:	0011      	movs	r1, r2
 8001100:	0018      	movs	r0, r3
 8001102:	f001 fa8b 	bl	800261c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001106:	46c0      	nop			@ (mov r8, r8)
 8001108:	46bd      	mov	sp, r7
 800110a:	b00b      	add	sp, #44	@ 0x2c
 800110c:	bd90      	pop	{r4, r7, pc}
 800110e:	46c0      	nop			@ (mov r8, r8)
 8001110:	40012c00 	.word	0x40012c00
 8001114:	40021000 	.word	0x40021000
 8001118:	50000400 	.word	0x50000400

0800111c <HAL_TIM_OC_DelayElapsedCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]

        if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4) // Vérifie que c'est le CH4
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	7f1b      	ldrb	r3, [r3, #28]
 8001128:	2b08      	cmp	r3, #8
 800112a:	d11b      	bne.n	8001164 <HAL_TIM_OC_DelayElapsedCallback+0x48>
        {
            // Ton code ici : impulsion GPIO par ex.
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 800112c:	23a0      	movs	r3, #160	@ 0xa0
 800112e:	05db      	lsls	r3, r3, #23
 8001130:	2201      	movs	r2, #1
 8001132:	2104      	movs	r1, #4
 8001134:	0018      	movs	r0, r3
 8001136:	f001 fbd5 	bl	80028e4 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 800113a:	23a0      	movs	r3, #160	@ 0xa0
 800113c:	05db      	lsls	r3, r3, #23
 800113e:	2201      	movs	r2, #1
 8001140:	2108      	movs	r1, #8
 8001142:	0018      	movs	r0, r3
 8001144:	f001 fbce 	bl	80028e4 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(HALL_CS_GPIO_Port, HALL_CS_Pin, GPIO_PIN_RESET);
 8001148:	2380      	movs	r3, #128	@ 0x80
 800114a:	0219      	lsls	r1, r3, #8
 800114c:	23a0      	movs	r3, #160	@ 0xa0
 800114e:	05db      	lsls	r3, r3, #23
 8001150:	2200      	movs	r2, #0
 8001152:	0018      	movs	r0, r3
 8001154:	f001 fbc6 	bl	80028e4 <HAL_GPIO_WritePin>
            HAL_SPI_TransmitReceive_DMA(&hspi2, dummy, angleraw, 2);
 8001158:	4a04      	ldr	r2, [pc, #16]	@ (800116c <HAL_TIM_OC_DelayElapsedCallback+0x50>)
 800115a:	4905      	ldr	r1, [pc, #20]	@ (8001170 <HAL_TIM_OC_DelayElapsedCallback+0x54>)
 800115c:	4805      	ldr	r0, [pc, #20]	@ (8001174 <HAL_TIM_OC_DelayElapsedCallback+0x58>)
 800115e:	2302      	movs	r3, #2
 8001160:	f002 fd1a 	bl	8003b98 <HAL_SPI_TransmitReceive_DMA>
        	//HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_2);
        	//HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_3);

            //HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc_data, 5);
        }
}
 8001164:	46c0      	nop			@ (mov r8, r8)
 8001166:	46bd      	mov	sp, r7
 8001168:	b002      	add	sp, #8
 800116a:	bd80      	pop	{r7, pc}
 800116c:	20000244 	.word	0x20000244
 8001170:	20000248 	.word	0x20000248
 8001174:	20000128 	.word	0x20000128

08001178 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001178:	480d      	ldr	r0, [pc, #52]	@ (80011b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800117a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800117c:	f7ff fe00 	bl	8000d80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001180:	480c      	ldr	r0, [pc, #48]	@ (80011b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001182:	490d      	ldr	r1, [pc, #52]	@ (80011b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001184:	4a0d      	ldr	r2, [pc, #52]	@ (80011bc <LoopForever+0xe>)
  movs r3, #0
 8001186:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001188:	e002      	b.n	8001190 <LoopCopyDataInit>

0800118a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800118a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800118c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800118e:	3304      	adds	r3, #4

08001190 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001190:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001192:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001194:	d3f9      	bcc.n	800118a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001196:	4a0a      	ldr	r2, [pc, #40]	@ (80011c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001198:	4c0a      	ldr	r4, [pc, #40]	@ (80011c4 <LoopForever+0x16>)
  movs r3, #0
 800119a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800119c:	e001      	b.n	80011a2 <LoopFillZerobss>

0800119e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800119e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011a0:	3204      	adds	r2, #4

080011a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011a4:	d3fb      	bcc.n	800119e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80011a6:	f004 fb21 	bl	80057ec <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80011aa:	f7ff fb71 	bl	8000890 <main>

080011ae <LoopForever>:

LoopForever:
  b LoopForever
 80011ae:	e7fe      	b.n	80011ae <LoopForever>
  ldr   r0, =_estack
 80011b0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80011b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011b8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80011bc:	080058e8 	.word	0x080058e8
  ldr r2, =_sbss
 80011c0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80011c4:	2000029c 	.word	0x2000029c

080011c8 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80011c8:	e7fe      	b.n	80011c8 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>
	...

080011cc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80011d2:	1dfb      	adds	r3, r7, #7
 80011d4:	2200      	movs	r2, #0
 80011d6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011d8:	4b0b      	ldr	r3, [pc, #44]	@ (8001208 <HAL_Init+0x3c>)
 80011da:	681a      	ldr	r2, [r3, #0]
 80011dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001208 <HAL_Init+0x3c>)
 80011de:	2180      	movs	r1, #128	@ 0x80
 80011e0:	0049      	lsls	r1, r1, #1
 80011e2:	430a      	orrs	r2, r1
 80011e4:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80011e6:	2003      	movs	r0, #3
 80011e8:	f000 f810 	bl	800120c <HAL_InitTick>
 80011ec:	1e03      	subs	r3, r0, #0
 80011ee:	d003      	beq.n	80011f8 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80011f0:	1dfb      	adds	r3, r7, #7
 80011f2:	2201      	movs	r2, #1
 80011f4:	701a      	strb	r2, [r3, #0]
 80011f6:	e001      	b.n	80011fc <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80011f8:	f7ff fd2c 	bl	8000c54 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80011fc:	1dfb      	adds	r3, r7, #7
 80011fe:	781b      	ldrb	r3, [r3, #0]
}
 8001200:	0018      	movs	r0, r3
 8001202:	46bd      	mov	sp, r7
 8001204:	b002      	add	sp, #8
 8001206:	bd80      	pop	{r7, pc}
 8001208:	40022000 	.word	0x40022000

0800120c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800120c:	b590      	push	{r4, r7, lr}
 800120e:	b085      	sub	sp, #20
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001214:	230f      	movs	r3, #15
 8001216:	18fb      	adds	r3, r7, r3
 8001218:	2200      	movs	r2, #0
 800121a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 800121c:	4b1d      	ldr	r3, [pc, #116]	@ (8001294 <HAL_InitTick+0x88>)
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d02b      	beq.n	800127c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001224:	4b1c      	ldr	r3, [pc, #112]	@ (8001298 <HAL_InitTick+0x8c>)
 8001226:	681c      	ldr	r4, [r3, #0]
 8001228:	4b1a      	ldr	r3, [pc, #104]	@ (8001294 <HAL_InitTick+0x88>)
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	0019      	movs	r1, r3
 800122e:	23fa      	movs	r3, #250	@ 0xfa
 8001230:	0098      	lsls	r0, r3, #2
 8001232:	f7fe ff67 	bl	8000104 <__udivsi3>
 8001236:	0003      	movs	r3, r0
 8001238:	0019      	movs	r1, r3
 800123a:	0020      	movs	r0, r4
 800123c:	f7fe ff62 	bl	8000104 <__udivsi3>
 8001240:	0003      	movs	r3, r0
 8001242:	0018      	movs	r0, r3
 8001244:	f000 ff21 	bl	800208a <HAL_SYSTICK_Config>
 8001248:	1e03      	subs	r3, r0, #0
 800124a:	d112      	bne.n	8001272 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	2b03      	cmp	r3, #3
 8001250:	d80a      	bhi.n	8001268 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001252:	6879      	ldr	r1, [r7, #4]
 8001254:	2301      	movs	r3, #1
 8001256:	425b      	negs	r3, r3
 8001258:	2200      	movs	r2, #0
 800125a:	0018      	movs	r0, r3
 800125c:	f000 fef0 	bl	8002040 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001260:	4b0e      	ldr	r3, [pc, #56]	@ (800129c <HAL_InitTick+0x90>)
 8001262:	687a      	ldr	r2, [r7, #4]
 8001264:	601a      	str	r2, [r3, #0]
 8001266:	e00d      	b.n	8001284 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001268:	230f      	movs	r3, #15
 800126a:	18fb      	adds	r3, r7, r3
 800126c:	2201      	movs	r2, #1
 800126e:	701a      	strb	r2, [r3, #0]
 8001270:	e008      	b.n	8001284 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001272:	230f      	movs	r3, #15
 8001274:	18fb      	adds	r3, r7, r3
 8001276:	2201      	movs	r2, #1
 8001278:	701a      	strb	r2, [r3, #0]
 800127a:	e003      	b.n	8001284 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800127c:	230f      	movs	r3, #15
 800127e:	18fb      	adds	r3, r7, r3
 8001280:	2201      	movs	r2, #1
 8001282:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001284:	230f      	movs	r3, #15
 8001286:	18fb      	adds	r3, r7, r3
 8001288:	781b      	ldrb	r3, [r3, #0]
}
 800128a:	0018      	movs	r0, r3
 800128c:	46bd      	mov	sp, r7
 800128e:	b005      	add	sp, #20
 8001290:	bd90      	pop	{r4, r7, pc}
 8001292:	46c0      	nop			@ (mov r8, r8)
 8001294:	20000008 	.word	0x20000008
 8001298:	20000000 	.word	0x20000000
 800129c:	20000004 	.word	0x20000004

080012a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80012a4:	4b05      	ldr	r3, [pc, #20]	@ (80012bc <HAL_IncTick+0x1c>)
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	001a      	movs	r2, r3
 80012aa:	4b05      	ldr	r3, [pc, #20]	@ (80012c0 <HAL_IncTick+0x20>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	18d2      	adds	r2, r2, r3
 80012b0:	4b03      	ldr	r3, [pc, #12]	@ (80012c0 <HAL_IncTick+0x20>)
 80012b2:	601a      	str	r2, [r3, #0]
}
 80012b4:	46c0      	nop			@ (mov r8, r8)
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	46c0      	nop			@ (mov r8, r8)
 80012bc:	20000008 	.word	0x20000008
 80012c0:	20000298 	.word	0x20000298

080012c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
  return uwTick;
 80012c8:	4b02      	ldr	r3, [pc, #8]	@ (80012d4 <HAL_GetTick+0x10>)
 80012ca:	681b      	ldr	r3, [r3, #0]
}
 80012cc:	0018      	movs	r0, r3
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	46c0      	nop			@ (mov r8, r8)
 80012d4:	20000298 	.word	0x20000298

080012d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012e0:	f7ff fff0 	bl	80012c4 <HAL_GetTick>
 80012e4:	0003      	movs	r3, r0
 80012e6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	3301      	adds	r3, #1
 80012f0:	d005      	beq.n	80012fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012f2:	4b0a      	ldr	r3, [pc, #40]	@ (800131c <HAL_Delay+0x44>)
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	001a      	movs	r2, r3
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	189b      	adds	r3, r3, r2
 80012fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80012fe:	46c0      	nop			@ (mov r8, r8)
 8001300:	f7ff ffe0 	bl	80012c4 <HAL_GetTick>
 8001304:	0002      	movs	r2, r0
 8001306:	68bb      	ldr	r3, [r7, #8]
 8001308:	1ad3      	subs	r3, r2, r3
 800130a:	68fa      	ldr	r2, [r7, #12]
 800130c:	429a      	cmp	r2, r3
 800130e:	d8f7      	bhi.n	8001300 <HAL_Delay+0x28>
  {
  }
}
 8001310:	46c0      	nop			@ (mov r8, r8)
 8001312:	46c0      	nop			@ (mov r8, r8)
 8001314:	46bd      	mov	sp, r7
 8001316:	b004      	add	sp, #16
 8001318:	bd80      	pop	{r7, pc}
 800131a:	46c0      	nop			@ (mov r8, r8)
 800131c:	20000008 	.word	0x20000008

08001320 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4a05      	ldr	r2, [pc, #20]	@ (8001344 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001330:	401a      	ands	r2, r3
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	431a      	orrs	r2, r3
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	601a      	str	r2, [r3, #0]
}
 800133a:	46c0      	nop			@ (mov r8, r8)
 800133c:	46bd      	mov	sp, r7
 800133e:	b002      	add	sp, #8
 8001340:	bd80      	pop	{r7, pc}
 8001342:	46c0      	nop			@ (mov r8, r8)
 8001344:	fe3fffff 	.word	0xfe3fffff

08001348 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	23e0      	movs	r3, #224	@ 0xe0
 8001356:	045b      	lsls	r3, r3, #17
 8001358:	4013      	ands	r3, r2
}
 800135a:	0018      	movs	r0, r3
 800135c:	46bd      	mov	sp, r7
 800135e:	b002      	add	sp, #8
 8001360:	bd80      	pop	{r7, pc}

08001362 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8001362:	b580      	push	{r7, lr}
 8001364:	b084      	sub	sp, #16
 8001366:	af00      	add	r7, sp, #0
 8001368:	60f8      	str	r0, [r7, #12]
 800136a:	60b9      	str	r1, [r7, #8]
 800136c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	695b      	ldr	r3, [r3, #20]
 8001372:	68ba      	ldr	r2, [r7, #8]
 8001374:	2104      	movs	r1, #4
 8001376:	400a      	ands	r2, r1
 8001378:	2107      	movs	r1, #7
 800137a:	4091      	lsls	r1, r2
 800137c:	000a      	movs	r2, r1
 800137e:	43d2      	mvns	r2, r2
 8001380:	401a      	ands	r2, r3
 8001382:	68bb      	ldr	r3, [r7, #8]
 8001384:	2104      	movs	r1, #4
 8001386:	400b      	ands	r3, r1
 8001388:	6879      	ldr	r1, [r7, #4]
 800138a:	4099      	lsls	r1, r3
 800138c:	000b      	movs	r3, r1
 800138e:	431a      	orrs	r2, r3
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001394:	46c0      	nop			@ (mov r8, r8)
 8001396:	46bd      	mov	sp, r7
 8001398:	b004      	add	sp, #16
 800139a:	bd80      	pop	{r7, pc}

0800139c <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	695b      	ldr	r3, [r3, #20]
 80013aa:	683a      	ldr	r2, [r7, #0]
 80013ac:	2104      	movs	r1, #4
 80013ae:	400a      	ands	r2, r1
 80013b0:	2107      	movs	r1, #7
 80013b2:	4091      	lsls	r1, r2
 80013b4:	000a      	movs	r2, r1
 80013b6:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	2104      	movs	r1, #4
 80013bc:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80013be:	40da      	lsrs	r2, r3
 80013c0:	0013      	movs	r3, r2
}
 80013c2:	0018      	movs	r0, r3
 80013c4:	46bd      	mov	sp, r7
 80013c6:	b002      	add	sp, #8
 80013c8:	bd80      	pop	{r7, pc}

080013ca <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80013ca:	b580      	push	{r7, lr}
 80013cc:	b082      	sub	sp, #8
 80013ce:	af00      	add	r7, sp, #0
 80013d0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	68da      	ldr	r2, [r3, #12]
 80013d6:	23c0      	movs	r3, #192	@ 0xc0
 80013d8:	011b      	lsls	r3, r3, #4
 80013da:	4013      	ands	r3, r2
 80013dc:	d101      	bne.n	80013e2 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80013de:	2301      	movs	r3, #1
 80013e0:	e000      	b.n	80013e4 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80013e2:	2300      	movs	r3, #0
}
 80013e4:	0018      	movs	r0, r3
 80013e6:	46bd      	mov	sp, r7
 80013e8:	b002      	add	sp, #8
 80013ea:	bd80      	pop	{r7, pc}

080013ec <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b084      	sub	sp, #16
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	60f8      	str	r0, [r7, #12]
 80013f4:	60b9      	str	r1, [r7, #8]
 80013f6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013fc:	68ba      	ldr	r2, [r7, #8]
 80013fe:	211f      	movs	r1, #31
 8001400:	400a      	ands	r2, r1
 8001402:	210f      	movs	r1, #15
 8001404:	4091      	lsls	r1, r2
 8001406:	000a      	movs	r2, r1
 8001408:	43d2      	mvns	r2, r2
 800140a:	401a      	ands	r2, r3
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	0e9b      	lsrs	r3, r3, #26
 8001410:	210f      	movs	r1, #15
 8001412:	4019      	ands	r1, r3
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	201f      	movs	r0, #31
 8001418:	4003      	ands	r3, r0
 800141a:	4099      	lsls	r1, r3
 800141c:	000b      	movs	r3, r1
 800141e:	431a      	orrs	r2, r3
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001424:	46c0      	nop			@ (mov r8, r8)
 8001426:	46bd      	mov	sp, r7
 8001428:	b004      	add	sp, #16
 800142a:	bd80      	pop	{r7, pc}

0800142c <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
 8001434:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	035b      	lsls	r3, r3, #13
 800143e:	0b5b      	lsrs	r3, r3, #13
 8001440:	431a      	orrs	r2, r3
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001446:	46c0      	nop			@ (mov r8, r8)
 8001448:	46bd      	mov	sp, r7
 800144a:	b002      	add	sp, #8
 800144c:	bd80      	pop	{r7, pc}

0800144e <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800144e:	b580      	push	{r7, lr}
 8001450:	b082      	sub	sp, #8
 8001452:	af00      	add	r7, sp, #0
 8001454:	6078      	str	r0, [r7, #4]
 8001456:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800145c:	683a      	ldr	r2, [r7, #0]
 800145e:	0352      	lsls	r2, r2, #13
 8001460:	0b52      	lsrs	r2, r2, #13
 8001462:	43d2      	mvns	r2, r2
 8001464:	401a      	ands	r2, r3
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800146a:	46c0      	nop			@ (mov r8, r8)
 800146c:	46bd      	mov	sp, r7
 800146e:	b002      	add	sp, #8
 8001470:	bd80      	pop	{r7, pc}

08001472 <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 8001472:	b580      	push	{r7, lr}
 8001474:	b082      	sub	sp, #8
 8001476:	af00      	add	r7, sp, #0
 8001478:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	68db      	ldr	r3, [r3, #12]
 800147e:	2203      	movs	r2, #3
 8001480:	4013      	ands	r3, r2
}
 8001482:	0018      	movs	r0, r3
 8001484:	46bd      	mov	sp, r7
 8001486:	b002      	add	sp, #8
 8001488:	bd80      	pop	{r7, pc}
	...

0800148c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b084      	sub	sp, #16
 8001490:	af00      	add	r7, sp, #0
 8001492:	60f8      	str	r0, [r7, #12]
 8001494:	60b9      	str	r1, [r7, #8]
 8001496:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	695b      	ldr	r3, [r3, #20]
 800149c:	68ba      	ldr	r2, [r7, #8]
 800149e:	0212      	lsls	r2, r2, #8
 80014a0:	43d2      	mvns	r2, r2
 80014a2:	401a      	ands	r2, r3
 80014a4:	68bb      	ldr	r3, [r7, #8]
 80014a6:	021b      	lsls	r3, r3, #8
 80014a8:	6879      	ldr	r1, [r7, #4]
 80014aa:	400b      	ands	r3, r1
 80014ac:	4904      	ldr	r1, [pc, #16]	@ (80014c0 <LL_ADC_SetChannelSamplingTime+0x34>)
 80014ae:	400b      	ands	r3, r1
 80014b0:	431a      	orrs	r2, r3
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80014b6:	46c0      	nop			@ (mov r8, r8)
 80014b8:	46bd      	mov	sp, r7
 80014ba:	b004      	add	sp, #16
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	46c0      	nop			@ (mov r8, r8)
 80014c0:	07ffff00 	.word	0x07ffff00

080014c4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	4a05      	ldr	r2, [pc, #20]	@ (80014e8 <LL_ADC_EnableInternalRegulator+0x24>)
 80014d2:	4013      	ands	r3, r2
 80014d4:	2280      	movs	r2, #128	@ 0x80
 80014d6:	0552      	lsls	r2, r2, #21
 80014d8:	431a      	orrs	r2, r3
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80014de:	46c0      	nop			@ (mov r8, r8)
 80014e0:	46bd      	mov	sp, r7
 80014e2:	b002      	add	sp, #8
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	46c0      	nop			@ (mov r8, r8)
 80014e8:	6fffffe8 	.word	0x6fffffe8

080014ec <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	689a      	ldr	r2, [r3, #8]
 80014f8:	2380      	movs	r3, #128	@ 0x80
 80014fa:	055b      	lsls	r3, r3, #21
 80014fc:	401a      	ands	r2, r3
 80014fe:	2380      	movs	r3, #128	@ 0x80
 8001500:	055b      	lsls	r3, r3, #21
 8001502:	429a      	cmp	r2, r3
 8001504:	d101      	bne.n	800150a <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8001506:	2301      	movs	r3, #1
 8001508:	e000      	b.n	800150c <LL_ADC_IsInternalRegulatorEnabled+0x20>
 800150a:	2300      	movs	r3, #0
}
 800150c:	0018      	movs	r0, r3
 800150e:	46bd      	mov	sp, r7
 8001510:	b002      	add	sp, #8
 8001512:	bd80      	pop	{r7, pc}

08001514 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	689b      	ldr	r3, [r3, #8]
 8001520:	2201      	movs	r2, #1
 8001522:	4013      	ands	r3, r2
 8001524:	2b01      	cmp	r3, #1
 8001526:	d101      	bne.n	800152c <LL_ADC_IsEnabled+0x18>
 8001528:	2301      	movs	r3, #1
 800152a:	e000      	b.n	800152e <LL_ADC_IsEnabled+0x1a>
 800152c:	2300      	movs	r3, #0
}
 800152e:	0018      	movs	r0, r3
 8001530:	46bd      	mov	sp, r7
 8001532:	b002      	add	sp, #8
 8001534:	bd80      	pop	{r7, pc}

08001536 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001536:	b580      	push	{r7, lr}
 8001538:	b082      	sub	sp, #8
 800153a:	af00      	add	r7, sp, #0
 800153c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	689b      	ldr	r3, [r3, #8]
 8001542:	2204      	movs	r2, #4
 8001544:	4013      	ands	r3, r2
 8001546:	2b04      	cmp	r3, #4
 8001548:	d101      	bne.n	800154e <LL_ADC_REG_IsConversionOngoing+0x18>
 800154a:	2301      	movs	r3, #1
 800154c:	e000      	b.n	8001550 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800154e:	2300      	movs	r3, #0
}
 8001550:	0018      	movs	r0, r3
 8001552:	46bd      	mov	sp, r7
 8001554:	b002      	add	sp, #8
 8001556:	bd80      	pop	{r7, pc}

08001558 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b088      	sub	sp, #32
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001560:	231f      	movs	r3, #31
 8001562:	18fb      	adds	r3, r7, r3
 8001564:	2200      	movs	r2, #0
 8001566:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8001568:	2300      	movs	r3, #0
 800156a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 800156c:	2300      	movs	r3, #0
 800156e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001570:	2300      	movs	r3, #0
 8001572:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d101      	bne.n	800157e <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800157a:	2301      	movs	r3, #1
 800157c:	e17f      	b.n	800187e <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001582:	2b00      	cmp	r3, #0
 8001584:	d10a      	bne.n	800159c <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	0018      	movs	r0, r3
 800158a:	f7fe fffd 	bl	8000588 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2200      	movs	r2, #0
 8001592:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2254      	movs	r2, #84	@ 0x54
 8001598:	2100      	movs	r1, #0
 800159a:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	0018      	movs	r0, r3
 80015a2:	f7ff ffa3 	bl	80014ec <LL_ADC_IsInternalRegulatorEnabled>
 80015a6:	1e03      	subs	r3, r0, #0
 80015a8:	d115      	bne.n	80015d6 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	0018      	movs	r0, r3
 80015b0:	f7ff ff88 	bl	80014c4 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80015b4:	4bb4      	ldr	r3, [pc, #720]	@ (8001888 <HAL_ADC_Init+0x330>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	49b4      	ldr	r1, [pc, #720]	@ (800188c <HAL_ADC_Init+0x334>)
 80015ba:	0018      	movs	r0, r3
 80015bc:	f7fe fda2 	bl	8000104 <__udivsi3>
 80015c0:	0003      	movs	r3, r0
 80015c2:	3301      	adds	r3, #1
 80015c4:	005b      	lsls	r3, r3, #1
 80015c6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80015c8:	e002      	b.n	80015d0 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	3b01      	subs	r3, #1
 80015ce:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d1f9      	bne.n	80015ca <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	0018      	movs	r0, r3
 80015dc:	f7ff ff86 	bl	80014ec <LL_ADC_IsInternalRegulatorEnabled>
 80015e0:	1e03      	subs	r3, r0, #0
 80015e2:	d10f      	bne.n	8001604 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015e8:	2210      	movs	r2, #16
 80015ea:	431a      	orrs	r2, r3
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015f4:	2201      	movs	r2, #1
 80015f6:	431a      	orrs	r2, r3
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80015fc:	231f      	movs	r3, #31
 80015fe:	18fb      	adds	r3, r7, r3
 8001600:	2201      	movs	r2, #1
 8001602:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	0018      	movs	r0, r3
 800160a:	f7ff ff94 	bl	8001536 <LL_ADC_REG_IsConversionOngoing>
 800160e:	0003      	movs	r3, r0
 8001610:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001616:	2210      	movs	r2, #16
 8001618:	4013      	ands	r3, r2
 800161a:	d000      	beq.n	800161e <HAL_ADC_Init+0xc6>
 800161c:	e122      	b.n	8001864 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800161e:	693b      	ldr	r3, [r7, #16]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d000      	beq.n	8001626 <HAL_ADC_Init+0xce>
 8001624:	e11e      	b.n	8001864 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800162a:	4a99      	ldr	r2, [pc, #612]	@ (8001890 <HAL_ADC_Init+0x338>)
 800162c:	4013      	ands	r3, r2
 800162e:	2202      	movs	r2, #2
 8001630:	431a      	orrs	r2, r3
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	0018      	movs	r0, r3
 800163c:	f7ff ff6a 	bl	8001514 <LL_ADC_IsEnabled>
 8001640:	1e03      	subs	r3, r0, #0
 8001642:	d000      	beq.n	8001646 <HAL_ADC_Init+0xee>
 8001644:	e0ad      	b.n	80017a2 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	7e1b      	ldrb	r3, [r3, #24]
 800164e:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001650:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	7e5b      	ldrb	r3, [r3, #25]
 8001656:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001658:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	7e9b      	ldrb	r3, [r3, #26]
 800165e:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001660:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001666:	2b00      	cmp	r3, #0
 8001668:	d002      	beq.n	8001670 <HAL_ADC_Init+0x118>
 800166a:	2380      	movs	r3, #128	@ 0x80
 800166c:	015b      	lsls	r3, r3, #5
 800166e:	e000      	b.n	8001672 <HAL_ADC_Init+0x11a>
 8001670:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001672:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001678:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	691b      	ldr	r3, [r3, #16]
 800167e:	2b00      	cmp	r3, #0
 8001680:	da04      	bge.n	800168c <HAL_ADC_Init+0x134>
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	691b      	ldr	r3, [r3, #16]
 8001686:	005b      	lsls	r3, r3, #1
 8001688:	085b      	lsrs	r3, r3, #1
 800168a:	e001      	b.n	8001690 <HAL_ADC_Init+0x138>
 800168c:	2380      	movs	r3, #128	@ 0x80
 800168e:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8001690:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	212c      	movs	r1, #44	@ 0x2c
 8001696:	5c5b      	ldrb	r3, [r3, r1]
 8001698:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800169a:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800169c:	69ba      	ldr	r2, [r7, #24]
 800169e:	4313      	orrs	r3, r2
 80016a0:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2220      	movs	r2, #32
 80016a6:	5c9b      	ldrb	r3, [r3, r2]
 80016a8:	2b01      	cmp	r3, #1
 80016aa:	d115      	bne.n	80016d8 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	7e9b      	ldrb	r3, [r3, #26]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d105      	bne.n	80016c0 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 80016b4:	69bb      	ldr	r3, [r7, #24]
 80016b6:	2280      	movs	r2, #128	@ 0x80
 80016b8:	0252      	lsls	r2, r2, #9
 80016ba:	4313      	orrs	r3, r2
 80016bc:	61bb      	str	r3, [r7, #24]
 80016be:	e00b      	b.n	80016d8 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016c4:	2220      	movs	r2, #32
 80016c6:	431a      	orrs	r2, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016d0:	2201      	movs	r2, #1
 80016d2:	431a      	orrs	r2, r3
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d00a      	beq.n	80016f6 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80016e4:	23e0      	movs	r3, #224	@ 0xe0
 80016e6:	005b      	lsls	r3, r3, #1
 80016e8:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80016ee:	4313      	orrs	r3, r2
 80016f0:	69ba      	ldr	r2, [r7, #24]
 80016f2:	4313      	orrs	r3, r2
 80016f4:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	68db      	ldr	r3, [r3, #12]
 80016fc:	4a65      	ldr	r2, [pc, #404]	@ (8001894 <HAL_ADC_Init+0x33c>)
 80016fe:	4013      	ands	r3, r2
 8001700:	0019      	movs	r1, r3
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	69ba      	ldr	r2, [r7, #24]
 8001708:	430a      	orrs	r2, r1
 800170a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	0f9b      	lsrs	r3, r3, #30
 8001712:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001718:	4313      	orrs	r3, r2
 800171a:	697a      	ldr	r2, [r7, #20]
 800171c:	4313      	orrs	r3, r2
 800171e:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	223c      	movs	r2, #60	@ 0x3c
 8001724:	5c9b      	ldrb	r3, [r3, r2]
 8001726:	2b01      	cmp	r3, #1
 8001728:	d111      	bne.n	800174e <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	0f9b      	lsrs	r3, r3, #30
 8001730:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001736:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 800173c:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8001742:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	4313      	orrs	r3, r2
 8001748:	2201      	movs	r2, #1
 800174a:	4313      	orrs	r3, r2
 800174c:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	691b      	ldr	r3, [r3, #16]
 8001754:	4a50      	ldr	r2, [pc, #320]	@ (8001898 <HAL_ADC_Init+0x340>)
 8001756:	4013      	ands	r3, r2
 8001758:	0019      	movs	r1, r3
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	697a      	ldr	r2, [r7, #20]
 8001760:	430a      	orrs	r2, r1
 8001762:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	685a      	ldr	r2, [r3, #4]
 8001768:	23c0      	movs	r3, #192	@ 0xc0
 800176a:	061b      	lsls	r3, r3, #24
 800176c:	429a      	cmp	r2, r3
 800176e:	d018      	beq.n	80017a2 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001774:	2380      	movs	r3, #128	@ 0x80
 8001776:	05db      	lsls	r3, r3, #23
 8001778:	429a      	cmp	r2, r3
 800177a:	d012      	beq.n	80017a2 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001780:	2380      	movs	r3, #128	@ 0x80
 8001782:	061b      	lsls	r3, r3, #24
 8001784:	429a      	cmp	r2, r3
 8001786:	d00c      	beq.n	80017a2 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8001788:	4b44      	ldr	r3, [pc, #272]	@ (800189c <HAL_ADC_Init+0x344>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a44      	ldr	r2, [pc, #272]	@ (80018a0 <HAL_ADC_Init+0x348>)
 800178e:	4013      	ands	r3, r2
 8001790:	0019      	movs	r1, r3
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	685a      	ldr	r2, [r3, #4]
 8001796:	23f0      	movs	r3, #240	@ 0xf0
 8001798:	039b      	lsls	r3, r3, #14
 800179a:	401a      	ands	r2, r3
 800179c:	4b3f      	ldr	r3, [pc, #252]	@ (800189c <HAL_ADC_Init+0x344>)
 800179e:	430a      	orrs	r2, r1
 80017a0:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6818      	ldr	r0, [r3, #0]
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017aa:	001a      	movs	r2, r3
 80017ac:	2100      	movs	r1, #0
 80017ae:	f7ff fdd8 	bl	8001362 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6818      	ldr	r0, [r3, #0]
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80017ba:	493a      	ldr	r1, [pc, #232]	@ (80018a4 <HAL_ADC_Init+0x34c>)
 80017bc:	001a      	movs	r2, r3
 80017be:	f7ff fdd0 	bl	8001362 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	691b      	ldr	r3, [r3, #16]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d109      	bne.n	80017de <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	2110      	movs	r1, #16
 80017d6:	4249      	negs	r1, r1
 80017d8:	430a      	orrs	r2, r1
 80017da:	629a      	str	r2, [r3, #40]	@ 0x28
 80017dc:	e018      	b.n	8001810 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	691a      	ldr	r2, [r3, #16]
 80017e2:	2380      	movs	r3, #128	@ 0x80
 80017e4:	039b      	lsls	r3, r3, #14
 80017e6:	429a      	cmp	r2, r3
 80017e8:	d112      	bne.n	8001810 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	69db      	ldr	r3, [r3, #28]
 80017f4:	3b01      	subs	r3, #1
 80017f6:	009b      	lsls	r3, r3, #2
 80017f8:	221c      	movs	r2, #28
 80017fa:	4013      	ands	r3, r2
 80017fc:	2210      	movs	r2, #16
 80017fe:	4252      	negs	r2, r2
 8001800:	409a      	lsls	r2, r3
 8001802:	0011      	movs	r1, r2
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	430a      	orrs	r2, r1
 800180e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	2100      	movs	r1, #0
 8001816:	0018      	movs	r0, r3
 8001818:	f7ff fdc0 	bl	800139c <LL_ADC_GetSamplingTimeCommonChannels>
 800181c:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001822:	429a      	cmp	r2, r3
 8001824:	d10b      	bne.n	800183e <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	2200      	movs	r2, #0
 800182a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001830:	2203      	movs	r2, #3
 8001832:	4393      	bics	r3, r2
 8001834:	2201      	movs	r2, #1
 8001836:	431a      	orrs	r2, r3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800183c:	e01c      	b.n	8001878 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001842:	2212      	movs	r2, #18
 8001844:	4393      	bics	r3, r2
 8001846:	2210      	movs	r2, #16
 8001848:	431a      	orrs	r2, r3
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001852:	2201      	movs	r2, #1
 8001854:	431a      	orrs	r2, r3
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 800185a:	231f      	movs	r3, #31
 800185c:	18fb      	adds	r3, r7, r3
 800185e:	2201      	movs	r2, #1
 8001860:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001862:	e009      	b.n	8001878 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001868:	2210      	movs	r2, #16
 800186a:	431a      	orrs	r2, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001870:	231f      	movs	r3, #31
 8001872:	18fb      	adds	r3, r7, r3
 8001874:	2201      	movs	r2, #1
 8001876:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001878:	231f      	movs	r3, #31
 800187a:	18fb      	adds	r3, r7, r3
 800187c:	781b      	ldrb	r3, [r3, #0]
}
 800187e:	0018      	movs	r0, r3
 8001880:	46bd      	mov	sp, r7
 8001882:	b008      	add	sp, #32
 8001884:	bd80      	pop	{r7, pc}
 8001886:	46c0      	nop			@ (mov r8, r8)
 8001888:	20000000 	.word	0x20000000
 800188c:	00030d40 	.word	0x00030d40
 8001890:	fffffefd 	.word	0xfffffefd
 8001894:	ffde0201 	.word	0xffde0201
 8001898:	1ffffc02 	.word	0x1ffffc02
 800189c:	40012708 	.word	0x40012708
 80018a0:	ffc3ffff 	.word	0xffc3ffff
 80018a4:	07ffff04 	.word	0x07ffff04

080018a8 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b086      	sub	sp, #24
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80018b0:	2300      	movs	r3, #0
 80018b2:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80018c4:	693b      	ldr	r3, [r7, #16]
 80018c6:	2202      	movs	r2, #2
 80018c8:	4013      	ands	r3, r2
 80018ca:	d017      	beq.n	80018fc <HAL_ADC_IRQHandler+0x54>
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	2202      	movs	r2, #2
 80018d0:	4013      	ands	r3, r2
 80018d2:	d013      	beq.n	80018fc <HAL_ADC_IRQHandler+0x54>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018d8:	2210      	movs	r2, #16
 80018da:	4013      	ands	r3, r2
 80018dc:	d106      	bne.n	80018ec <HAL_ADC_IRQHandler+0x44>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018e2:	2280      	movs	r2, #128	@ 0x80
 80018e4:	0112      	lsls	r2, r2, #4
 80018e6:	431a      	orrs	r2, r3
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	0018      	movs	r0, r3
 80018f0:	f000 faea 	bl	8001ec8 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	2202      	movs	r2, #2
 80018fa:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	2204      	movs	r2, #4
 8001900:	4013      	ands	r3, r2
 8001902:	d003      	beq.n	800190c <HAL_ADC_IRQHandler+0x64>
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	2204      	movs	r2, #4
 8001908:	4013      	ands	r3, r2
 800190a:	d107      	bne.n	800191c <HAL_ADC_IRQHandler+0x74>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800190c:	693b      	ldr	r3, [r7, #16]
 800190e:	2208      	movs	r2, #8
 8001910:	4013      	ands	r3, r2
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001912:	d04d      	beq.n	80019b0 <HAL_ADC_IRQHandler+0x108>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	2208      	movs	r2, #8
 8001918:	4013      	ands	r3, r2
 800191a:	d049      	beq.n	80019b0 <HAL_ADC_IRQHandler+0x108>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001920:	2210      	movs	r2, #16
 8001922:	4013      	ands	r3, r2
 8001924:	d106      	bne.n	8001934 <HAL_ADC_IRQHandler+0x8c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800192a:	2280      	movs	r2, #128	@ 0x80
 800192c:	0092      	lsls	r2, r2, #2
 800192e:	431a      	orrs	r2, r3
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	0018      	movs	r0, r3
 800193a:	f7ff fd46 	bl	80013ca <LL_ADC_REG_IsTriggerSourceSWStart>
 800193e:	1e03      	subs	r3, r0, #0
 8001940:	d02e      	beq.n	80019a0 <HAL_ADC_IRQHandler+0xf8>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	7e9b      	ldrb	r3, [r3, #26]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d12a      	bne.n	80019a0 <HAL_ADC_IRQHandler+0xf8>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	2208      	movs	r2, #8
 8001952:	4013      	ands	r3, r2
 8001954:	2b08      	cmp	r3, #8
 8001956:	d123      	bne.n	80019a0 <HAL_ADC_IRQHandler+0xf8>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	0018      	movs	r0, r3
 800195e:	f7ff fdea 	bl	8001536 <LL_ADC_REG_IsConversionOngoing>
 8001962:	1e03      	subs	r3, r0, #0
 8001964:	d110      	bne.n	8001988 <HAL_ADC_IRQHandler+0xe0>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	685a      	ldr	r2, [r3, #4]
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	210c      	movs	r1, #12
 8001972:	438a      	bics	r2, r1
 8001974:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800197a:	4a56      	ldr	r2, [pc, #344]	@ (8001ad4 <HAL_ADC_IRQHandler+0x22c>)
 800197c:	4013      	ands	r3, r2
 800197e:	2201      	movs	r2, #1
 8001980:	431a      	orrs	r2, r3
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	659a      	str	r2, [r3, #88]	@ 0x58
 8001986:	e00b      	b.n	80019a0 <HAL_ADC_IRQHandler+0xf8>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800198c:	2220      	movs	r2, #32
 800198e:	431a      	orrs	r2, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001998:	2201      	movs	r2, #1
 800199a:	431a      	orrs	r2, r3
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	0018      	movs	r0, r3
 80019a4:	f7fe fe88 	bl	80006b8 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	220c      	movs	r2, #12
 80019ae:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80019b0:	693b      	ldr	r3, [r7, #16]
 80019b2:	2280      	movs	r2, #128	@ 0x80
 80019b4:	4013      	ands	r3, r2
 80019b6:	d012      	beq.n	80019de <HAL_ADC_IRQHandler+0x136>
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	2280      	movs	r2, #128	@ 0x80
 80019bc:	4013      	ands	r3, r2
 80019be:	d00e      	beq.n	80019de <HAL_ADC_IRQHandler+0x136>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019c4:	2280      	movs	r2, #128	@ 0x80
 80019c6:	0252      	lsls	r2, r2, #9
 80019c8:	431a      	orrs	r2, r3
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	0018      	movs	r0, r3
 80019d2:	f000 f881 	bl	8001ad8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	2280      	movs	r2, #128	@ 0x80
 80019dc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80019de:	693a      	ldr	r2, [r7, #16]
 80019e0:	2380      	movs	r3, #128	@ 0x80
 80019e2:	005b      	lsls	r3, r3, #1
 80019e4:	4013      	ands	r3, r2
 80019e6:	d014      	beq.n	8001a12 <HAL_ADC_IRQHandler+0x16a>
 80019e8:	68fa      	ldr	r2, [r7, #12]
 80019ea:	2380      	movs	r3, #128	@ 0x80
 80019ec:	005b      	lsls	r3, r3, #1
 80019ee:	4013      	ands	r3, r2
 80019f0:	d00f      	beq.n	8001a12 <HAL_ADC_IRQHandler+0x16a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019f6:	2280      	movs	r2, #128	@ 0x80
 80019f8:	0292      	lsls	r2, r2, #10
 80019fa:	431a      	orrs	r2, r3
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	0018      	movs	r0, r3
 8001a04:	f000 fa50 	bl	8001ea8 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	2280      	movs	r2, #128	@ 0x80
 8001a0e:	0052      	lsls	r2, r2, #1
 8001a10:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001a12:	693a      	ldr	r2, [r7, #16]
 8001a14:	2380      	movs	r3, #128	@ 0x80
 8001a16:	009b      	lsls	r3, r3, #2
 8001a18:	4013      	ands	r3, r2
 8001a1a:	d014      	beq.n	8001a46 <HAL_ADC_IRQHandler+0x19e>
 8001a1c:	68fa      	ldr	r2, [r7, #12]
 8001a1e:	2380      	movs	r3, #128	@ 0x80
 8001a20:	009b      	lsls	r3, r3, #2
 8001a22:	4013      	ands	r3, r2
 8001a24:	d00f      	beq.n	8001a46 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a2a:	2280      	movs	r2, #128	@ 0x80
 8001a2c:	02d2      	lsls	r2, r2, #11
 8001a2e:	431a      	orrs	r2, r3
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	0018      	movs	r0, r3
 8001a38:	f000 fa3e 	bl	8001eb8 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	2280      	movs	r2, #128	@ 0x80
 8001a42:	0092      	lsls	r2, r2, #2
 8001a44:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001a46:	693b      	ldr	r3, [r7, #16]
 8001a48:	2210      	movs	r2, #16
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	d02b      	beq.n	8001aa6 <HAL_ADC_IRQHandler+0x1fe>
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	2210      	movs	r2, #16
 8001a52:	4013      	ands	r3, r2
 8001a54:	d027      	beq.n	8001aa6 <HAL_ADC_IRQHandler+0x1fe>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d102      	bne.n	8001a64 <HAL_ADC_IRQHandler+0x1bc>
    {
      overrun_error = 1UL;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	617b      	str	r3, [r7, #20]
 8001a62:	e008      	b.n	8001a76 <HAL_ADC_IRQHandler+0x1ce>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	0018      	movs	r0, r3
 8001a6a:	f7ff fd02 	bl	8001472 <LL_ADC_REG_GetDMATransfer>
 8001a6e:	1e03      	subs	r3, r0, #0
 8001a70:	d001      	beq.n	8001a76 <HAL_ADC_IRQHandler+0x1ce>
      {
        overrun_error = 1UL;
 8001a72:	2301      	movs	r3, #1
 8001a74:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	2b01      	cmp	r3, #1
 8001a7a:	d110      	bne.n	8001a9e <HAL_ADC_IRQHandler+0x1f6>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a80:	2280      	movs	r2, #128	@ 0x80
 8001a82:	00d2      	lsls	r2, r2, #3
 8001a84:	431a      	orrs	r2, r3
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a8e:	2202      	movs	r2, #2
 8001a90:	431a      	orrs	r2, r3
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	0018      	movs	r0, r3
 8001a9a:	f000 f825 	bl	8001ae8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	2210      	movs	r2, #16
 8001aa4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 8001aa6:	693a      	ldr	r2, [r7, #16]
 8001aa8:	2380      	movs	r3, #128	@ 0x80
 8001aaa:	019b      	lsls	r3, r3, #6
 8001aac:	4013      	ands	r3, r2
 8001aae:	d00d      	beq.n	8001acc <HAL_ADC_IRQHandler+0x224>
 8001ab0:	68fa      	ldr	r2, [r7, #12]
 8001ab2:	2380      	movs	r3, #128	@ 0x80
 8001ab4:	019b      	lsls	r3, r3, #6
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	d008      	beq.n	8001acc <HAL_ADC_IRQHandler+0x224>
  {
    /* Channel configuration ready callback */
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	0018      	movs	r0, r3
 8001abe:	f000 fa0b 	bl	8001ed8 <HAL_ADCEx_ChannelConfigReadyCallback>

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	2280      	movs	r2, #128	@ 0x80
 8001ac8:	0192      	lsls	r2, r2, #6
 8001aca:	601a      	str	r2, [r3, #0]
  }
}
 8001acc:	46c0      	nop			@ (mov r8, r8)
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	b006      	add	sp, #24
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	fffffefe 	.word	0xfffffefe

08001ad8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001ae0:	46c0      	nop			@ (mov r8, r8)
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	b002      	add	sp, #8
 8001ae6:	bd80      	pop	{r7, pc}

08001ae8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001af0:	46c0      	nop			@ (mov r8, r8)
 8001af2:	46bd      	mov	sp, r7
 8001af4:	b002      	add	sp, #8
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b086      	sub	sp, #24
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
 8001b00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b02:	2317      	movs	r3, #23
 8001b04:	18fb      	adds	r3, r7, r3
 8001b06:	2200      	movs	r2, #0
 8001b08:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2254      	movs	r2, #84	@ 0x54
 8001b12:	5c9b      	ldrb	r3, [r3, r2]
 8001b14:	2b01      	cmp	r3, #1
 8001b16:	d101      	bne.n	8001b1c <HAL_ADC_ConfigChannel+0x24>
 8001b18:	2302      	movs	r3, #2
 8001b1a:	e1c0      	b.n	8001e9e <HAL_ADC_ConfigChannel+0x3a6>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2254      	movs	r2, #84	@ 0x54
 8001b20:	2101      	movs	r1, #1
 8001b22:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	0018      	movs	r0, r3
 8001b2a:	f7ff fd04 	bl	8001536 <LL_ADC_REG_IsConversionOngoing>
 8001b2e:	1e03      	subs	r3, r0, #0
 8001b30:	d000      	beq.n	8001b34 <HAL_ADC_ConfigChannel+0x3c>
 8001b32:	e1a3      	b.n	8001e7c <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	2b02      	cmp	r3, #2
 8001b3a:	d100      	bne.n	8001b3e <HAL_ADC_ConfigChannel+0x46>
 8001b3c:	e143      	b.n	8001dc6 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	691a      	ldr	r2, [r3, #16]
 8001b42:	2380      	movs	r3, #128	@ 0x80
 8001b44:	061b      	lsls	r3, r3, #24
 8001b46:	429a      	cmp	r2, r3
 8001b48:	d004      	beq.n	8001b54 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001b4e:	4ac1      	ldr	r2, [pc, #772]	@ (8001e54 <HAL_ADC_ConfigChannel+0x35c>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d108      	bne.n	8001b66 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	0019      	movs	r1, r3
 8001b5e:	0010      	movs	r0, r2
 8001b60:	f7ff fc64 	bl	800142c <LL_ADC_REG_SetSequencerChAdd>
 8001b64:	e0c9      	b.n	8001cfa <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	211f      	movs	r1, #31
 8001b70:	400b      	ands	r3, r1
 8001b72:	210f      	movs	r1, #15
 8001b74:	4099      	lsls	r1, r3
 8001b76:	000b      	movs	r3, r1
 8001b78:	43db      	mvns	r3, r3
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	0019      	movs	r1, r3
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	035b      	lsls	r3, r3, #13
 8001b84:	0b5b      	lsrs	r3, r3, #13
 8001b86:	d105      	bne.n	8001b94 <HAL_ADC_ConfigChannel+0x9c>
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	0e9b      	lsrs	r3, r3, #26
 8001b8e:	221f      	movs	r2, #31
 8001b90:	4013      	ands	r3, r2
 8001b92:	e098      	b.n	8001cc6 <HAL_ADC_ConfigChannel+0x1ce>
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	2201      	movs	r2, #1
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	d000      	beq.n	8001ba0 <HAL_ADC_ConfigChannel+0xa8>
 8001b9e:	e091      	b.n	8001cc4 <HAL_ADC_ConfigChannel+0x1cc>
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	2202      	movs	r2, #2
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	d000      	beq.n	8001bac <HAL_ADC_ConfigChannel+0xb4>
 8001baa:	e089      	b.n	8001cc0 <HAL_ADC_ConfigChannel+0x1c8>
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	2204      	movs	r2, #4
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	d000      	beq.n	8001bb8 <HAL_ADC_ConfigChannel+0xc0>
 8001bb6:	e081      	b.n	8001cbc <HAL_ADC_ConfigChannel+0x1c4>
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	2208      	movs	r2, #8
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	d000      	beq.n	8001bc4 <HAL_ADC_ConfigChannel+0xcc>
 8001bc2:	e079      	b.n	8001cb8 <HAL_ADC_ConfigChannel+0x1c0>
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	2210      	movs	r2, #16
 8001bca:	4013      	ands	r3, r2
 8001bcc:	d000      	beq.n	8001bd0 <HAL_ADC_ConfigChannel+0xd8>
 8001bce:	e071      	b.n	8001cb4 <HAL_ADC_ConfigChannel+0x1bc>
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	2220      	movs	r2, #32
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	d000      	beq.n	8001bdc <HAL_ADC_ConfigChannel+0xe4>
 8001bda:	e069      	b.n	8001cb0 <HAL_ADC_ConfigChannel+0x1b8>
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	2240      	movs	r2, #64	@ 0x40
 8001be2:	4013      	ands	r3, r2
 8001be4:	d000      	beq.n	8001be8 <HAL_ADC_ConfigChannel+0xf0>
 8001be6:	e061      	b.n	8001cac <HAL_ADC_ConfigChannel+0x1b4>
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	2280      	movs	r2, #128	@ 0x80
 8001bee:	4013      	ands	r3, r2
 8001bf0:	d000      	beq.n	8001bf4 <HAL_ADC_ConfigChannel+0xfc>
 8001bf2:	e059      	b.n	8001ca8 <HAL_ADC_ConfigChannel+0x1b0>
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	2380      	movs	r3, #128	@ 0x80
 8001bfa:	005b      	lsls	r3, r3, #1
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	d151      	bne.n	8001ca4 <HAL_ADC_ConfigChannel+0x1ac>
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	2380      	movs	r3, #128	@ 0x80
 8001c06:	009b      	lsls	r3, r3, #2
 8001c08:	4013      	ands	r3, r2
 8001c0a:	d149      	bne.n	8001ca0 <HAL_ADC_ConfigChannel+0x1a8>
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	681a      	ldr	r2, [r3, #0]
 8001c10:	2380      	movs	r3, #128	@ 0x80
 8001c12:	00db      	lsls	r3, r3, #3
 8001c14:	4013      	ands	r3, r2
 8001c16:	d141      	bne.n	8001c9c <HAL_ADC_ConfigChannel+0x1a4>
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	681a      	ldr	r2, [r3, #0]
 8001c1c:	2380      	movs	r3, #128	@ 0x80
 8001c1e:	011b      	lsls	r3, r3, #4
 8001c20:	4013      	ands	r3, r2
 8001c22:	d139      	bne.n	8001c98 <HAL_ADC_ConfigChannel+0x1a0>
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	2380      	movs	r3, #128	@ 0x80
 8001c2a:	015b      	lsls	r3, r3, #5
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	d131      	bne.n	8001c94 <HAL_ADC_ConfigChannel+0x19c>
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	681a      	ldr	r2, [r3, #0]
 8001c34:	2380      	movs	r3, #128	@ 0x80
 8001c36:	019b      	lsls	r3, r3, #6
 8001c38:	4013      	ands	r3, r2
 8001c3a:	d129      	bne.n	8001c90 <HAL_ADC_ConfigChannel+0x198>
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	2380      	movs	r3, #128	@ 0x80
 8001c42:	01db      	lsls	r3, r3, #7
 8001c44:	4013      	ands	r3, r2
 8001c46:	d121      	bne.n	8001c8c <HAL_ADC_ConfigChannel+0x194>
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	2380      	movs	r3, #128	@ 0x80
 8001c4e:	021b      	lsls	r3, r3, #8
 8001c50:	4013      	ands	r3, r2
 8001c52:	d119      	bne.n	8001c88 <HAL_ADC_ConfigChannel+0x190>
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	2380      	movs	r3, #128	@ 0x80
 8001c5a:	025b      	lsls	r3, r3, #9
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	d111      	bne.n	8001c84 <HAL_ADC_ConfigChannel+0x18c>
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	2380      	movs	r3, #128	@ 0x80
 8001c66:	029b      	lsls	r3, r3, #10
 8001c68:	4013      	ands	r3, r2
 8001c6a:	d109      	bne.n	8001c80 <HAL_ADC_ConfigChannel+0x188>
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	681a      	ldr	r2, [r3, #0]
 8001c70:	2380      	movs	r3, #128	@ 0x80
 8001c72:	02db      	lsls	r3, r3, #11
 8001c74:	4013      	ands	r3, r2
 8001c76:	d001      	beq.n	8001c7c <HAL_ADC_ConfigChannel+0x184>
 8001c78:	2312      	movs	r3, #18
 8001c7a:	e024      	b.n	8001cc6 <HAL_ADC_ConfigChannel+0x1ce>
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	e022      	b.n	8001cc6 <HAL_ADC_ConfigChannel+0x1ce>
 8001c80:	2311      	movs	r3, #17
 8001c82:	e020      	b.n	8001cc6 <HAL_ADC_ConfigChannel+0x1ce>
 8001c84:	2310      	movs	r3, #16
 8001c86:	e01e      	b.n	8001cc6 <HAL_ADC_ConfigChannel+0x1ce>
 8001c88:	230f      	movs	r3, #15
 8001c8a:	e01c      	b.n	8001cc6 <HAL_ADC_ConfigChannel+0x1ce>
 8001c8c:	230e      	movs	r3, #14
 8001c8e:	e01a      	b.n	8001cc6 <HAL_ADC_ConfigChannel+0x1ce>
 8001c90:	230d      	movs	r3, #13
 8001c92:	e018      	b.n	8001cc6 <HAL_ADC_ConfigChannel+0x1ce>
 8001c94:	230c      	movs	r3, #12
 8001c96:	e016      	b.n	8001cc6 <HAL_ADC_ConfigChannel+0x1ce>
 8001c98:	230b      	movs	r3, #11
 8001c9a:	e014      	b.n	8001cc6 <HAL_ADC_ConfigChannel+0x1ce>
 8001c9c:	230a      	movs	r3, #10
 8001c9e:	e012      	b.n	8001cc6 <HAL_ADC_ConfigChannel+0x1ce>
 8001ca0:	2309      	movs	r3, #9
 8001ca2:	e010      	b.n	8001cc6 <HAL_ADC_ConfigChannel+0x1ce>
 8001ca4:	2308      	movs	r3, #8
 8001ca6:	e00e      	b.n	8001cc6 <HAL_ADC_ConfigChannel+0x1ce>
 8001ca8:	2307      	movs	r3, #7
 8001caa:	e00c      	b.n	8001cc6 <HAL_ADC_ConfigChannel+0x1ce>
 8001cac:	2306      	movs	r3, #6
 8001cae:	e00a      	b.n	8001cc6 <HAL_ADC_ConfigChannel+0x1ce>
 8001cb0:	2305      	movs	r3, #5
 8001cb2:	e008      	b.n	8001cc6 <HAL_ADC_ConfigChannel+0x1ce>
 8001cb4:	2304      	movs	r3, #4
 8001cb6:	e006      	b.n	8001cc6 <HAL_ADC_ConfigChannel+0x1ce>
 8001cb8:	2303      	movs	r3, #3
 8001cba:	e004      	b.n	8001cc6 <HAL_ADC_ConfigChannel+0x1ce>
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	e002      	b.n	8001cc6 <HAL_ADC_ConfigChannel+0x1ce>
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	e000      	b.n	8001cc6 <HAL_ADC_ConfigChannel+0x1ce>
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	683a      	ldr	r2, [r7, #0]
 8001cc8:	6852      	ldr	r2, [r2, #4]
 8001cca:	201f      	movs	r0, #31
 8001ccc:	4002      	ands	r2, r0
 8001cce:	4093      	lsls	r3, r2
 8001cd0:	000a      	movs	r2, r1
 8001cd2:	431a      	orrs	r2, r3
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	089b      	lsrs	r3, r3, #2
 8001cde:	1c5a      	adds	r2, r3, #1
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	69db      	ldr	r3, [r3, #28]
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d808      	bhi.n	8001cfa <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6818      	ldr	r0, [r3, #0]
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	6859      	ldr	r1, [r3, #4]
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	001a      	movs	r2, r3
 8001cf6:	f7ff fb79 	bl	80013ec <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6818      	ldr	r0, [r3, #0]
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	6819      	ldr	r1, [r3, #0]
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	689b      	ldr	r3, [r3, #8]
 8001d06:	001a      	movs	r2, r3
 8001d08:	f7ff fbc0 	bl	800148c <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	db00      	blt.n	8001d16 <HAL_ADC_ConfigChannel+0x21e>
 8001d14:	e0bc      	b.n	8001e90 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001d16:	4b50      	ldr	r3, [pc, #320]	@ (8001e58 <HAL_ADC_ConfigChannel+0x360>)
 8001d18:	0018      	movs	r0, r3
 8001d1a:	f7ff fb15 	bl	8001348 <LL_ADC_GetCommonPathInternalCh>
 8001d1e:	0003      	movs	r3, r0
 8001d20:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a4d      	ldr	r2, [pc, #308]	@ (8001e5c <HAL_ADC_ConfigChannel+0x364>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d122      	bne.n	8001d72 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001d2c:	693a      	ldr	r2, [r7, #16]
 8001d2e:	2380      	movs	r3, #128	@ 0x80
 8001d30:	041b      	lsls	r3, r3, #16
 8001d32:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001d34:	d11d      	bne.n	8001d72 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001d36:	693b      	ldr	r3, [r7, #16]
 8001d38:	2280      	movs	r2, #128	@ 0x80
 8001d3a:	0412      	lsls	r2, r2, #16
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	4a46      	ldr	r2, [pc, #280]	@ (8001e58 <HAL_ADC_ConfigChannel+0x360>)
 8001d40:	0019      	movs	r1, r3
 8001d42:	0010      	movs	r0, r2
 8001d44:	f7ff faec 	bl	8001320 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001d48:	4b45      	ldr	r3, [pc, #276]	@ (8001e60 <HAL_ADC_ConfigChannel+0x368>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4945      	ldr	r1, [pc, #276]	@ (8001e64 <HAL_ADC_ConfigChannel+0x36c>)
 8001d4e:	0018      	movs	r0, r3
 8001d50:	f7fe f9d8 	bl	8000104 <__udivsi3>
 8001d54:	0003      	movs	r3, r0
 8001d56:	1c5a      	adds	r2, r3, #1
 8001d58:	0013      	movs	r3, r2
 8001d5a:	005b      	lsls	r3, r3, #1
 8001d5c:	189b      	adds	r3, r3, r2
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001d62:	e002      	b.n	8001d6a <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	3b01      	subs	r3, #1
 8001d68:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d1f9      	bne.n	8001d64 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001d70:	e08e      	b.n	8001e90 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a3c      	ldr	r2, [pc, #240]	@ (8001e68 <HAL_ADC_ConfigChannel+0x370>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d10e      	bne.n	8001d9a <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001d7c:	693a      	ldr	r2, [r7, #16]
 8001d7e:	2380      	movs	r3, #128	@ 0x80
 8001d80:	045b      	lsls	r3, r3, #17
 8001d82:	4013      	ands	r3, r2
 8001d84:	d109      	bne.n	8001d9a <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	2280      	movs	r2, #128	@ 0x80
 8001d8a:	0452      	lsls	r2, r2, #17
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	4a32      	ldr	r2, [pc, #200]	@ (8001e58 <HAL_ADC_ConfigChannel+0x360>)
 8001d90:	0019      	movs	r1, r3
 8001d92:	0010      	movs	r0, r2
 8001d94:	f7ff fac4 	bl	8001320 <LL_ADC_SetCommonPathInternalCh>
 8001d98:	e07a      	b.n	8001e90 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a33      	ldr	r2, [pc, #204]	@ (8001e6c <HAL_ADC_ConfigChannel+0x374>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d000      	beq.n	8001da6 <HAL_ADC_ConfigChannel+0x2ae>
 8001da4:	e074      	b.n	8001e90 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001da6:	693a      	ldr	r2, [r7, #16]
 8001da8:	2380      	movs	r3, #128	@ 0x80
 8001daa:	03db      	lsls	r3, r3, #15
 8001dac:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001dae:	d000      	beq.n	8001db2 <HAL_ADC_ConfigChannel+0x2ba>
 8001db0:	e06e      	b.n	8001e90 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	2280      	movs	r2, #128	@ 0x80
 8001db6:	03d2      	lsls	r2, r2, #15
 8001db8:	4313      	orrs	r3, r2
 8001dba:	4a27      	ldr	r2, [pc, #156]	@ (8001e58 <HAL_ADC_ConfigChannel+0x360>)
 8001dbc:	0019      	movs	r1, r3
 8001dbe:	0010      	movs	r0, r2
 8001dc0:	f7ff faae 	bl	8001320 <LL_ADC_SetCommonPathInternalCh>
 8001dc4:	e064      	b.n	8001e90 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	691a      	ldr	r2, [r3, #16]
 8001dca:	2380      	movs	r3, #128	@ 0x80
 8001dcc:	061b      	lsls	r3, r3, #24
 8001dce:	429a      	cmp	r2, r3
 8001dd0:	d004      	beq.n	8001ddc <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001dd6:	4a1f      	ldr	r2, [pc, #124]	@ (8001e54 <HAL_ADC_ConfigChannel+0x35c>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d107      	bne.n	8001dec <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	0019      	movs	r1, r3
 8001de6:	0010      	movs	r0, r2
 8001de8:	f7ff fb31 	bl	800144e <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	da4d      	bge.n	8001e90 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001df4:	4b18      	ldr	r3, [pc, #96]	@ (8001e58 <HAL_ADC_ConfigChannel+0x360>)
 8001df6:	0018      	movs	r0, r3
 8001df8:	f7ff faa6 	bl	8001348 <LL_ADC_GetCommonPathInternalCh>
 8001dfc:	0003      	movs	r3, r0
 8001dfe:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a15      	ldr	r2, [pc, #84]	@ (8001e5c <HAL_ADC_ConfigChannel+0x364>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d108      	bne.n	8001e1c <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e0a:	693b      	ldr	r3, [r7, #16]
 8001e0c:	4a18      	ldr	r2, [pc, #96]	@ (8001e70 <HAL_ADC_ConfigChannel+0x378>)
 8001e0e:	4013      	ands	r3, r2
 8001e10:	4a11      	ldr	r2, [pc, #68]	@ (8001e58 <HAL_ADC_ConfigChannel+0x360>)
 8001e12:	0019      	movs	r1, r3
 8001e14:	0010      	movs	r0, r2
 8001e16:	f7ff fa83 	bl	8001320 <LL_ADC_SetCommonPathInternalCh>
 8001e1a:	e039      	b.n	8001e90 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a11      	ldr	r2, [pc, #68]	@ (8001e68 <HAL_ADC_ConfigChannel+0x370>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d108      	bne.n	8001e38 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e26:	693b      	ldr	r3, [r7, #16]
 8001e28:	4a12      	ldr	r2, [pc, #72]	@ (8001e74 <HAL_ADC_ConfigChannel+0x37c>)
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	4a0a      	ldr	r2, [pc, #40]	@ (8001e58 <HAL_ADC_ConfigChannel+0x360>)
 8001e2e:	0019      	movs	r1, r3
 8001e30:	0010      	movs	r0, r2
 8001e32:	f7ff fa75 	bl	8001320 <LL_ADC_SetCommonPathInternalCh>
 8001e36:	e02b      	b.n	8001e90 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a0b      	ldr	r2, [pc, #44]	@ (8001e6c <HAL_ADC_ConfigChannel+0x374>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d126      	bne.n	8001e90 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e42:	693b      	ldr	r3, [r7, #16]
 8001e44:	4a0c      	ldr	r2, [pc, #48]	@ (8001e78 <HAL_ADC_ConfigChannel+0x380>)
 8001e46:	4013      	ands	r3, r2
 8001e48:	4a03      	ldr	r2, [pc, #12]	@ (8001e58 <HAL_ADC_ConfigChannel+0x360>)
 8001e4a:	0019      	movs	r1, r3
 8001e4c:	0010      	movs	r0, r2
 8001e4e:	f7ff fa67 	bl	8001320 <LL_ADC_SetCommonPathInternalCh>
 8001e52:	e01d      	b.n	8001e90 <HAL_ADC_ConfigChannel+0x398>
 8001e54:	80000004 	.word	0x80000004
 8001e58:	40012708 	.word	0x40012708
 8001e5c:	b0001000 	.word	0xb0001000
 8001e60:	20000000 	.word	0x20000000
 8001e64:	00030d40 	.word	0x00030d40
 8001e68:	b8004000 	.word	0xb8004000
 8001e6c:	b4002000 	.word	0xb4002000
 8001e70:	ff7fffff 	.word	0xff7fffff
 8001e74:	feffffff 	.word	0xfeffffff
 8001e78:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e80:	2220      	movs	r2, #32
 8001e82:	431a      	orrs	r2, r3
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001e88:	2317      	movs	r3, #23
 8001e8a:	18fb      	adds	r3, r7, r3
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2254      	movs	r2, #84	@ 0x54
 8001e94:	2100      	movs	r1, #0
 8001e96:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8001e98:	2317      	movs	r3, #23
 8001e9a:	18fb      	adds	r3, r7, r3
 8001e9c:	781b      	ldrb	r3, [r3, #0]
}
 8001e9e:	0018      	movs	r0, r3
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	b006      	add	sp, #24
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	46c0      	nop			@ (mov r8, r8)

08001ea8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8001eb0:	46c0      	nop			@ (mov r8, r8)
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	b002      	add	sp, #8
 8001eb6:	bd80      	pop	{r7, pc}

08001eb8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b082      	sub	sp, #8
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8001ec0:	46c0      	nop			@ (mov r8, r8)
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	b002      	add	sp, #8
 8001ec6:	bd80      	pop	{r7, pc}

08001ec8 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8001ed0:	46c0      	nop			@ (mov r8, r8)
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	b002      	add	sp, #8
 8001ed6:	bd80      	pop	{r7, pc}

08001ed8 <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 8001ee0:	46c0      	nop			@ (mov r8, r8)
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	b002      	add	sp, #8
 8001ee6:	bd80      	pop	{r7, pc}

08001ee8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	0002      	movs	r2, r0
 8001ef0:	1dfb      	adds	r3, r7, #7
 8001ef2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001ef4:	1dfb      	adds	r3, r7, #7
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	2b7f      	cmp	r3, #127	@ 0x7f
 8001efa:	d809      	bhi.n	8001f10 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001efc:	1dfb      	adds	r3, r7, #7
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	001a      	movs	r2, r3
 8001f02:	231f      	movs	r3, #31
 8001f04:	401a      	ands	r2, r3
 8001f06:	4b04      	ldr	r3, [pc, #16]	@ (8001f18 <__NVIC_EnableIRQ+0x30>)
 8001f08:	2101      	movs	r1, #1
 8001f0a:	4091      	lsls	r1, r2
 8001f0c:	000a      	movs	r2, r1
 8001f0e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001f10:	46c0      	nop			@ (mov r8, r8)
 8001f12:	46bd      	mov	sp, r7
 8001f14:	b002      	add	sp, #8
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	e000e100 	.word	0xe000e100

08001f1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f1c:	b590      	push	{r4, r7, lr}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	0002      	movs	r2, r0
 8001f24:	6039      	str	r1, [r7, #0]
 8001f26:	1dfb      	adds	r3, r7, #7
 8001f28:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001f2a:	1dfb      	adds	r3, r7, #7
 8001f2c:	781b      	ldrb	r3, [r3, #0]
 8001f2e:	2b7f      	cmp	r3, #127	@ 0x7f
 8001f30:	d828      	bhi.n	8001f84 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f32:	4a2f      	ldr	r2, [pc, #188]	@ (8001ff0 <__NVIC_SetPriority+0xd4>)
 8001f34:	1dfb      	adds	r3, r7, #7
 8001f36:	781b      	ldrb	r3, [r3, #0]
 8001f38:	b25b      	sxtb	r3, r3
 8001f3a:	089b      	lsrs	r3, r3, #2
 8001f3c:	33c0      	adds	r3, #192	@ 0xc0
 8001f3e:	009b      	lsls	r3, r3, #2
 8001f40:	589b      	ldr	r3, [r3, r2]
 8001f42:	1dfa      	adds	r2, r7, #7
 8001f44:	7812      	ldrb	r2, [r2, #0]
 8001f46:	0011      	movs	r1, r2
 8001f48:	2203      	movs	r2, #3
 8001f4a:	400a      	ands	r2, r1
 8001f4c:	00d2      	lsls	r2, r2, #3
 8001f4e:	21ff      	movs	r1, #255	@ 0xff
 8001f50:	4091      	lsls	r1, r2
 8001f52:	000a      	movs	r2, r1
 8001f54:	43d2      	mvns	r2, r2
 8001f56:	401a      	ands	r2, r3
 8001f58:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	019b      	lsls	r3, r3, #6
 8001f5e:	22ff      	movs	r2, #255	@ 0xff
 8001f60:	401a      	ands	r2, r3
 8001f62:	1dfb      	adds	r3, r7, #7
 8001f64:	781b      	ldrb	r3, [r3, #0]
 8001f66:	0018      	movs	r0, r3
 8001f68:	2303      	movs	r3, #3
 8001f6a:	4003      	ands	r3, r0
 8001f6c:	00db      	lsls	r3, r3, #3
 8001f6e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f70:	481f      	ldr	r0, [pc, #124]	@ (8001ff0 <__NVIC_SetPriority+0xd4>)
 8001f72:	1dfb      	adds	r3, r7, #7
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	b25b      	sxtb	r3, r3
 8001f78:	089b      	lsrs	r3, r3, #2
 8001f7a:	430a      	orrs	r2, r1
 8001f7c:	33c0      	adds	r3, #192	@ 0xc0
 8001f7e:	009b      	lsls	r3, r3, #2
 8001f80:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001f82:	e031      	b.n	8001fe8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f84:	4a1b      	ldr	r2, [pc, #108]	@ (8001ff4 <__NVIC_SetPriority+0xd8>)
 8001f86:	1dfb      	adds	r3, r7, #7
 8001f88:	781b      	ldrb	r3, [r3, #0]
 8001f8a:	0019      	movs	r1, r3
 8001f8c:	230f      	movs	r3, #15
 8001f8e:	400b      	ands	r3, r1
 8001f90:	3b08      	subs	r3, #8
 8001f92:	089b      	lsrs	r3, r3, #2
 8001f94:	3306      	adds	r3, #6
 8001f96:	009b      	lsls	r3, r3, #2
 8001f98:	18d3      	adds	r3, r2, r3
 8001f9a:	3304      	adds	r3, #4
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	1dfa      	adds	r2, r7, #7
 8001fa0:	7812      	ldrb	r2, [r2, #0]
 8001fa2:	0011      	movs	r1, r2
 8001fa4:	2203      	movs	r2, #3
 8001fa6:	400a      	ands	r2, r1
 8001fa8:	00d2      	lsls	r2, r2, #3
 8001faa:	21ff      	movs	r1, #255	@ 0xff
 8001fac:	4091      	lsls	r1, r2
 8001fae:	000a      	movs	r2, r1
 8001fb0:	43d2      	mvns	r2, r2
 8001fb2:	401a      	ands	r2, r3
 8001fb4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	019b      	lsls	r3, r3, #6
 8001fba:	22ff      	movs	r2, #255	@ 0xff
 8001fbc:	401a      	ands	r2, r3
 8001fbe:	1dfb      	adds	r3, r7, #7
 8001fc0:	781b      	ldrb	r3, [r3, #0]
 8001fc2:	0018      	movs	r0, r3
 8001fc4:	2303      	movs	r3, #3
 8001fc6:	4003      	ands	r3, r0
 8001fc8:	00db      	lsls	r3, r3, #3
 8001fca:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001fcc:	4809      	ldr	r0, [pc, #36]	@ (8001ff4 <__NVIC_SetPriority+0xd8>)
 8001fce:	1dfb      	adds	r3, r7, #7
 8001fd0:	781b      	ldrb	r3, [r3, #0]
 8001fd2:	001c      	movs	r4, r3
 8001fd4:	230f      	movs	r3, #15
 8001fd6:	4023      	ands	r3, r4
 8001fd8:	3b08      	subs	r3, #8
 8001fda:	089b      	lsrs	r3, r3, #2
 8001fdc:	430a      	orrs	r2, r1
 8001fde:	3306      	adds	r3, #6
 8001fe0:	009b      	lsls	r3, r3, #2
 8001fe2:	18c3      	adds	r3, r0, r3
 8001fe4:	3304      	adds	r3, #4
 8001fe6:	601a      	str	r2, [r3, #0]
}
 8001fe8:	46c0      	nop			@ (mov r8, r8)
 8001fea:	46bd      	mov	sp, r7
 8001fec:	b003      	add	sp, #12
 8001fee:	bd90      	pop	{r4, r7, pc}
 8001ff0:	e000e100 	.word	0xe000e100
 8001ff4:	e000ed00 	.word	0xe000ed00

08001ff8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b082      	sub	sp, #8
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	1e5a      	subs	r2, r3, #1
 8002004:	2380      	movs	r3, #128	@ 0x80
 8002006:	045b      	lsls	r3, r3, #17
 8002008:	429a      	cmp	r2, r3
 800200a:	d301      	bcc.n	8002010 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800200c:	2301      	movs	r3, #1
 800200e:	e010      	b.n	8002032 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002010:	4b0a      	ldr	r3, [pc, #40]	@ (800203c <SysTick_Config+0x44>)
 8002012:	687a      	ldr	r2, [r7, #4]
 8002014:	3a01      	subs	r2, #1
 8002016:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002018:	2301      	movs	r3, #1
 800201a:	425b      	negs	r3, r3
 800201c:	2103      	movs	r1, #3
 800201e:	0018      	movs	r0, r3
 8002020:	f7ff ff7c 	bl	8001f1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002024:	4b05      	ldr	r3, [pc, #20]	@ (800203c <SysTick_Config+0x44>)
 8002026:	2200      	movs	r2, #0
 8002028:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800202a:	4b04      	ldr	r3, [pc, #16]	@ (800203c <SysTick_Config+0x44>)
 800202c:	2207      	movs	r2, #7
 800202e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002030:	2300      	movs	r3, #0
}
 8002032:	0018      	movs	r0, r3
 8002034:	46bd      	mov	sp, r7
 8002036:	b002      	add	sp, #8
 8002038:	bd80      	pop	{r7, pc}
 800203a:	46c0      	nop			@ (mov r8, r8)
 800203c:	e000e010 	.word	0xe000e010

08002040 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b084      	sub	sp, #16
 8002044:	af00      	add	r7, sp, #0
 8002046:	60b9      	str	r1, [r7, #8]
 8002048:	607a      	str	r2, [r7, #4]
 800204a:	210f      	movs	r1, #15
 800204c:	187b      	adds	r3, r7, r1
 800204e:	1c02      	adds	r2, r0, #0
 8002050:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8002052:	68ba      	ldr	r2, [r7, #8]
 8002054:	187b      	adds	r3, r7, r1
 8002056:	781b      	ldrb	r3, [r3, #0]
 8002058:	b25b      	sxtb	r3, r3
 800205a:	0011      	movs	r1, r2
 800205c:	0018      	movs	r0, r3
 800205e:	f7ff ff5d 	bl	8001f1c <__NVIC_SetPriority>
}
 8002062:	46c0      	nop			@ (mov r8, r8)
 8002064:	46bd      	mov	sp, r7
 8002066:	b004      	add	sp, #16
 8002068:	bd80      	pop	{r7, pc}

0800206a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800206a:	b580      	push	{r7, lr}
 800206c:	b082      	sub	sp, #8
 800206e:	af00      	add	r7, sp, #0
 8002070:	0002      	movs	r2, r0
 8002072:	1dfb      	adds	r3, r7, #7
 8002074:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002076:	1dfb      	adds	r3, r7, #7
 8002078:	781b      	ldrb	r3, [r3, #0]
 800207a:	b25b      	sxtb	r3, r3
 800207c:	0018      	movs	r0, r3
 800207e:	f7ff ff33 	bl	8001ee8 <__NVIC_EnableIRQ>
}
 8002082:	46c0      	nop			@ (mov r8, r8)
 8002084:	46bd      	mov	sp, r7
 8002086:	b002      	add	sp, #8
 8002088:	bd80      	pop	{r7, pc}

0800208a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800208a:	b580      	push	{r7, lr}
 800208c:	b082      	sub	sp, #8
 800208e:	af00      	add	r7, sp, #0
 8002090:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	0018      	movs	r0, r3
 8002096:	f7ff ffaf 	bl	8001ff8 <SysTick_Config>
 800209a:	0003      	movs	r3, r0
}
 800209c:	0018      	movs	r0, r3
 800209e:	46bd      	mov	sp, r7
 80020a0:	b002      	add	sp, #8
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d101      	bne.n	80020b6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	e077      	b.n	80021a6 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4a3d      	ldr	r2, [pc, #244]	@ (80021b0 <HAL_DMA_Init+0x10c>)
 80020bc:	4694      	mov	ip, r2
 80020be:	4463      	add	r3, ip
 80020c0:	2114      	movs	r1, #20
 80020c2:	0018      	movs	r0, r3
 80020c4:	f7fe f81e 	bl	8000104 <__udivsi3>
 80020c8:	0003      	movs	r3, r0
 80020ca:	009a      	lsls	r2, r3, #2
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2225      	movs	r2, #37	@ 0x25
 80020d4:	2102      	movs	r1, #2
 80020d6:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4934      	ldr	r1, [pc, #208]	@ (80021b4 <HAL_DMA_Init+0x110>)
 80020e4:	400a      	ands	r2, r1
 80020e6:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	6819      	ldr	r1, [r3, #0]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	689a      	ldr	r2, [r3, #8]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	68db      	ldr	r3, [r3, #12]
 80020f6:	431a      	orrs	r2, r3
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	691b      	ldr	r3, [r3, #16]
 80020fc:	431a      	orrs	r2, r3
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	695b      	ldr	r3, [r3, #20]
 8002102:	431a      	orrs	r2, r3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	699b      	ldr	r3, [r3, #24]
 8002108:	431a      	orrs	r2, r3
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	69db      	ldr	r3, [r3, #28]
 800210e:	431a      	orrs	r2, r3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6a1b      	ldr	r3, [r3, #32]
 8002114:	431a      	orrs	r2, r3
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	430a      	orrs	r2, r1
 800211c:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	0018      	movs	r0, r3
 8002122:	f000 fa2b 	bl	800257c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	689a      	ldr	r2, [r3, #8]
 800212a:	2380      	movs	r3, #128	@ 0x80
 800212c:	01db      	lsls	r3, r3, #7
 800212e:	429a      	cmp	r2, r3
 8002130:	d102      	bne.n	8002138 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2200      	movs	r2, #0
 8002136:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	685a      	ldr	r2, [r3, #4]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002140:	213f      	movs	r1, #63	@ 0x3f
 8002142:	400a      	ands	r2, r1
 8002144:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800214a:	687a      	ldr	r2, [r7, #4]
 800214c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800214e:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d011      	beq.n	800217c <HAL_DMA_Init+0xd8>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	2b04      	cmp	r3, #4
 800215e:	d80d      	bhi.n	800217c <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	0018      	movs	r0, r3
 8002164:	f000 fa36 	bl	80025d4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800216c:	2200      	movs	r2, #0
 800216e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002174:	687a      	ldr	r2, [r7, #4]
 8002176:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002178:	605a      	str	r2, [r3, #4]
 800217a:	e008      	b.n	800218e <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2200      	movs	r2, #0
 8002180:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2200      	movs	r2, #0
 8002186:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2200      	movs	r2, #0
 800218c:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2200      	movs	r2, #0
 8002192:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2225      	movs	r2, #37	@ 0x25
 8002198:	2101      	movs	r1, #1
 800219a:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2224      	movs	r2, #36	@ 0x24
 80021a0:	2100      	movs	r1, #0
 80021a2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80021a4:	2300      	movs	r3, #0
}
 80021a6:	0018      	movs	r0, r3
 80021a8:	46bd      	mov	sp, r7
 80021aa:	b002      	add	sp, #8
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	46c0      	nop			@ (mov r8, r8)
 80021b0:	bffdfff8 	.word	0xbffdfff8
 80021b4:	ffff800f 	.word	0xffff800f

080021b8 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b086      	sub	sp, #24
 80021bc:	af00      	add	r7, sp, #0
 80021be:	60f8      	str	r0, [r7, #12]
 80021c0:	60b9      	str	r1, [r7, #8]
 80021c2:	607a      	str	r2, [r7, #4]
 80021c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80021c6:	2317      	movs	r3, #23
 80021c8:	18fb      	adds	r3, r7, r3
 80021ca:	2200      	movs	r2, #0
 80021cc:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	2224      	movs	r2, #36	@ 0x24
 80021d2:	5c9b      	ldrb	r3, [r3, r2]
 80021d4:	2b01      	cmp	r3, #1
 80021d6:	d101      	bne.n	80021dc <HAL_DMA_Start_IT+0x24>
 80021d8:	2302      	movs	r3, #2
 80021da:	e06f      	b.n	80022bc <HAL_DMA_Start_IT+0x104>
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	2224      	movs	r2, #36	@ 0x24
 80021e0:	2101      	movs	r1, #1
 80021e2:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	2225      	movs	r2, #37	@ 0x25
 80021e8:	5c9b      	ldrb	r3, [r3, r2]
 80021ea:	b2db      	uxtb	r3, r3
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d157      	bne.n	80022a0 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	2225      	movs	r2, #37	@ 0x25
 80021f4:	2102      	movs	r1, #2
 80021f6:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	2200      	movs	r2, #0
 80021fc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	2101      	movs	r1, #1
 800220a:	438a      	bics	r2, r1
 800220c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	687a      	ldr	r2, [r7, #4]
 8002212:	68b9      	ldr	r1, [r7, #8]
 8002214:	68f8      	ldr	r0, [r7, #12]
 8002216:	f000 f971 	bl	80024fc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800221e:	2b00      	cmp	r3, #0
 8002220:	d008      	beq.n	8002234 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	681a      	ldr	r2, [r3, #0]
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	210e      	movs	r1, #14
 800222e:	430a      	orrs	r2, r1
 8002230:	601a      	str	r2, [r3, #0]
 8002232:	e00f      	b.n	8002254 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	681a      	ldr	r2, [r3, #0]
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	2104      	movs	r1, #4
 8002240:	438a      	bics	r2, r1
 8002242:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	210a      	movs	r1, #10
 8002250:	430a      	orrs	r2, r1
 8002252:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002258:	681a      	ldr	r2, [r3, #0]
 800225a:	2380      	movs	r3, #128	@ 0x80
 800225c:	025b      	lsls	r3, r3, #9
 800225e:	4013      	ands	r3, r2
 8002260:	d008      	beq.n	8002274 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800226c:	2180      	movs	r1, #128	@ 0x80
 800226e:	0049      	lsls	r1, r1, #1
 8002270:	430a      	orrs	r2, r1
 8002272:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002278:	2b00      	cmp	r3, #0
 800227a:	d008      	beq.n	800228e <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002280:	681a      	ldr	r2, [r3, #0]
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002286:	2180      	movs	r1, #128	@ 0x80
 8002288:	0049      	lsls	r1, r1, #1
 800228a:	430a      	orrs	r2, r1
 800228c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	681a      	ldr	r2, [r3, #0]
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	2101      	movs	r1, #1
 800229a:	430a      	orrs	r2, r1
 800229c:	601a      	str	r2, [r3, #0]
 800229e:	e00a      	b.n	80022b6 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	2280      	movs	r2, #128	@ 0x80
 80022a4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	2224      	movs	r2, #36	@ 0x24
 80022aa:	2100      	movs	r1, #0
 80022ac:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 80022ae:	2317      	movs	r3, #23
 80022b0:	18fb      	adds	r3, r7, r3
 80022b2:	2201      	movs	r2, #1
 80022b4:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80022b6:	2317      	movs	r3, #23
 80022b8:	18fb      	adds	r3, r7, r3
 80022ba:	781b      	ldrb	r3, [r3, #0]
}
 80022bc:	0018      	movs	r0, r3
 80022be:	46bd      	mov	sp, r7
 80022c0:	b006      	add	sp, #24
 80022c2:	bd80      	pop	{r7, pc}

080022c4 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b084      	sub	sp, #16
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022cc:	210f      	movs	r1, #15
 80022ce:	187b      	adds	r3, r7, r1
 80022d0:	2200      	movs	r2, #0
 80022d2:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2225      	movs	r2, #37	@ 0x25
 80022d8:	5c9b      	ldrb	r3, [r3, r2]
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	2b02      	cmp	r3, #2
 80022de:	d006      	beq.n	80022ee <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2204      	movs	r2, #4
 80022e4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80022e6:	187b      	adds	r3, r7, r1
 80022e8:	2201      	movs	r2, #1
 80022ea:	701a      	strb	r2, [r3, #0]
 80022ec:	e049      	b.n	8002382 <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	210e      	movs	r1, #14
 80022fa:	438a      	bics	r2, r1
 80022fc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2101      	movs	r1, #1
 800230a:	438a      	bics	r2, r1
 800230c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002312:	681a      	ldr	r2, [r3, #0]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002318:	491d      	ldr	r1, [pc, #116]	@ (8002390 <HAL_DMA_Abort_IT+0xcc>)
 800231a:	400a      	ands	r2, r1
 800231c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 800231e:	4b1d      	ldr	r3, [pc, #116]	@ (8002394 <HAL_DMA_Abort_IT+0xd0>)
 8002320:	6859      	ldr	r1, [r3, #4]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002326:	221c      	movs	r2, #28
 8002328:	4013      	ands	r3, r2
 800232a:	2201      	movs	r2, #1
 800232c:	409a      	lsls	r2, r3
 800232e:	4b19      	ldr	r3, [pc, #100]	@ (8002394 <HAL_DMA_Abort_IT+0xd0>)
 8002330:	430a      	orrs	r2, r1
 8002332:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002338:	687a      	ldr	r2, [r7, #4]
 800233a:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800233c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002342:	2b00      	cmp	r3, #0
 8002344:	d00c      	beq.n	8002360 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002350:	490f      	ldr	r1, [pc, #60]	@ (8002390 <HAL_DMA_Abort_IT+0xcc>)
 8002352:	400a      	ands	r2, r1
 8002354:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800235a:	687a      	ldr	r2, [r7, #4]
 800235c:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800235e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2225      	movs	r2, #37	@ 0x25
 8002364:	2101      	movs	r1, #1
 8002366:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2224      	movs	r2, #36	@ 0x24
 800236c:	2100      	movs	r1, #0
 800236e:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002374:	2b00      	cmp	r3, #0
 8002376:	d004      	beq.n	8002382 <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800237c:	687a      	ldr	r2, [r7, #4]
 800237e:	0010      	movs	r0, r2
 8002380:	4798      	blx	r3
    }
  }
  return status;
 8002382:	230f      	movs	r3, #15
 8002384:	18fb      	adds	r3, r7, r3
 8002386:	781b      	ldrb	r3, [r3, #0]
}
 8002388:	0018      	movs	r0, r3
 800238a:	46bd      	mov	sp, r7
 800238c:	b004      	add	sp, #16
 800238e:	bd80      	pop	{r7, pc}
 8002390:	fffffeff 	.word	0xfffffeff
 8002394:	40020000 	.word	0x40020000

08002398 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b084      	sub	sp, #16
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 80023a0:	4b55      	ldr	r3, [pc, #340]	@ (80024f8 <HAL_DMA_IRQHandler+0x160>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023b2:	221c      	movs	r2, #28
 80023b4:	4013      	ands	r3, r2
 80023b6:	2204      	movs	r2, #4
 80023b8:	409a      	lsls	r2, r3
 80023ba:	0013      	movs	r3, r2
 80023bc:	68fa      	ldr	r2, [r7, #12]
 80023be:	4013      	ands	r3, r2
 80023c0:	d027      	beq.n	8002412 <HAL_DMA_IRQHandler+0x7a>
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	2204      	movs	r2, #4
 80023c6:	4013      	ands	r3, r2
 80023c8:	d023      	beq.n	8002412 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	2220      	movs	r2, #32
 80023d2:	4013      	ands	r3, r2
 80023d4:	d107      	bne.n	80023e6 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	2104      	movs	r1, #4
 80023e2:	438a      	bics	r2, r1
 80023e4:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 80023e6:	4b44      	ldr	r3, [pc, #272]	@ (80024f8 <HAL_DMA_IRQHandler+0x160>)
 80023e8:	6859      	ldr	r1, [r3, #4]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ee:	221c      	movs	r2, #28
 80023f0:	4013      	ands	r3, r2
 80023f2:	2204      	movs	r2, #4
 80023f4:	409a      	lsls	r2, r3
 80023f6:	4b40      	ldr	r3, [pc, #256]	@ (80024f8 <HAL_DMA_IRQHandler+0x160>)
 80023f8:	430a      	orrs	r2, r1
 80023fa:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002400:	2b00      	cmp	r3, #0
 8002402:	d100      	bne.n	8002406 <HAL_DMA_IRQHandler+0x6e>
 8002404:	e073      	b.n	80024ee <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800240a:	687a      	ldr	r2, [r7, #4]
 800240c:	0010      	movs	r0, r2
 800240e:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8002410:	e06d      	b.n	80024ee <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002416:	221c      	movs	r2, #28
 8002418:	4013      	ands	r3, r2
 800241a:	2202      	movs	r2, #2
 800241c:	409a      	lsls	r2, r3
 800241e:	0013      	movs	r3, r2
 8002420:	68fa      	ldr	r2, [r7, #12]
 8002422:	4013      	ands	r3, r2
 8002424:	d02e      	beq.n	8002484 <HAL_DMA_IRQHandler+0xec>
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	2202      	movs	r2, #2
 800242a:	4013      	ands	r3, r2
 800242c:	d02a      	beq.n	8002484 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	2220      	movs	r2, #32
 8002436:	4013      	ands	r3, r2
 8002438:	d10b      	bne.n	8002452 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	681a      	ldr	r2, [r3, #0]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	210a      	movs	r1, #10
 8002446:	438a      	bics	r2, r1
 8002448:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2225      	movs	r2, #37	@ 0x25
 800244e:	2101      	movs	r1, #1
 8002450:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8002452:	4b29      	ldr	r3, [pc, #164]	@ (80024f8 <HAL_DMA_IRQHandler+0x160>)
 8002454:	6859      	ldr	r1, [r3, #4]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800245a:	221c      	movs	r2, #28
 800245c:	4013      	ands	r3, r2
 800245e:	2202      	movs	r2, #2
 8002460:	409a      	lsls	r2, r3
 8002462:	4b25      	ldr	r3, [pc, #148]	@ (80024f8 <HAL_DMA_IRQHandler+0x160>)
 8002464:	430a      	orrs	r2, r1
 8002466:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2224      	movs	r2, #36	@ 0x24
 800246c:	2100      	movs	r1, #0
 800246e:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002474:	2b00      	cmp	r3, #0
 8002476:	d03a      	beq.n	80024ee <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800247c:	687a      	ldr	r2, [r7, #4]
 800247e:	0010      	movs	r0, r2
 8002480:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8002482:	e034      	b.n	80024ee <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002488:	221c      	movs	r2, #28
 800248a:	4013      	ands	r3, r2
 800248c:	2208      	movs	r2, #8
 800248e:	409a      	lsls	r2, r3
 8002490:	0013      	movs	r3, r2
 8002492:	68fa      	ldr	r2, [r7, #12]
 8002494:	4013      	ands	r3, r2
 8002496:	d02b      	beq.n	80024f0 <HAL_DMA_IRQHandler+0x158>
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	2208      	movs	r2, #8
 800249c:	4013      	ands	r3, r2
 800249e:	d027      	beq.n	80024f0 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	681a      	ldr	r2, [r3, #0]
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	210e      	movs	r1, #14
 80024ac:	438a      	bics	r2, r1
 80024ae:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80024b0:	4b11      	ldr	r3, [pc, #68]	@ (80024f8 <HAL_DMA_IRQHandler+0x160>)
 80024b2:	6859      	ldr	r1, [r3, #4]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b8:	221c      	movs	r2, #28
 80024ba:	4013      	ands	r3, r2
 80024bc:	2201      	movs	r2, #1
 80024be:	409a      	lsls	r2, r3
 80024c0:	4b0d      	ldr	r3, [pc, #52]	@ (80024f8 <HAL_DMA_IRQHandler+0x160>)
 80024c2:	430a      	orrs	r2, r1
 80024c4:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2201      	movs	r2, #1
 80024ca:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2225      	movs	r2, #37	@ 0x25
 80024d0:	2101      	movs	r1, #1
 80024d2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2224      	movs	r2, #36	@ 0x24
 80024d8:	2100      	movs	r1, #0
 80024da:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d005      	beq.n	80024f0 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024e8:	687a      	ldr	r2, [r7, #4]
 80024ea:	0010      	movs	r0, r2
 80024ec:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80024ee:	46c0      	nop			@ (mov r8, r8)
 80024f0:	46c0      	nop			@ (mov r8, r8)
}
 80024f2:	46bd      	mov	sp, r7
 80024f4:	b004      	add	sp, #16
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	40020000 	.word	0x40020000

080024fc <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b084      	sub	sp, #16
 8002500:	af00      	add	r7, sp, #0
 8002502:	60f8      	str	r0, [r7, #12]
 8002504:	60b9      	str	r1, [r7, #8]
 8002506:	607a      	str	r2, [r7, #4]
 8002508:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800250e:	68fa      	ldr	r2, [r7, #12]
 8002510:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002512:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002518:	2b00      	cmp	r3, #0
 800251a:	d004      	beq.n	8002526 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002520:	68fa      	ldr	r2, [r7, #12]
 8002522:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002524:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8002526:	4b14      	ldr	r3, [pc, #80]	@ (8002578 <DMA_SetConfig+0x7c>)
 8002528:	6859      	ldr	r1, [r3, #4]
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800252e:	221c      	movs	r2, #28
 8002530:	4013      	ands	r3, r2
 8002532:	2201      	movs	r2, #1
 8002534:	409a      	lsls	r2, r3
 8002536:	4b10      	ldr	r3, [pc, #64]	@ (8002578 <DMA_SetConfig+0x7c>)
 8002538:	430a      	orrs	r2, r1
 800253a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	683a      	ldr	r2, [r7, #0]
 8002542:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	689b      	ldr	r3, [r3, #8]
 8002548:	2b10      	cmp	r3, #16
 800254a:	d108      	bne.n	800255e <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	687a      	ldr	r2, [r7, #4]
 8002552:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	68ba      	ldr	r2, [r7, #8]
 800255a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800255c:	e007      	b.n	800256e <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	68ba      	ldr	r2, [r7, #8]
 8002564:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	687a      	ldr	r2, [r7, #4]
 800256c:	60da      	str	r2, [r3, #12]
}
 800256e:	46c0      	nop			@ (mov r8, r8)
 8002570:	46bd      	mov	sp, r7
 8002572:	b004      	add	sp, #16
 8002574:	bd80      	pop	{r7, pc}
 8002576:	46c0      	nop			@ (mov r8, r8)
 8002578:	40020000 	.word	0x40020000

0800257c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b084      	sub	sp, #16
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002588:	089b      	lsrs	r3, r3, #2
 800258a:	4a10      	ldr	r2, [pc, #64]	@ (80025cc <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 800258c:	4694      	mov	ip, r2
 800258e:	4463      	add	r3, ip
 8002590:	009b      	lsls	r3, r3, #2
 8002592:	001a      	movs	r2, r3
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	001a      	movs	r2, r3
 800259e:	23ff      	movs	r3, #255	@ 0xff
 80025a0:	4013      	ands	r3, r2
 80025a2:	3b08      	subs	r3, #8
 80025a4:	2114      	movs	r1, #20
 80025a6:	0018      	movs	r0, r3
 80025a8:	f7fd fdac 	bl	8000104 <__udivsi3>
 80025ac:	0003      	movs	r3, r0
 80025ae:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	4a07      	ldr	r2, [pc, #28]	@ (80025d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 80025b4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	221f      	movs	r2, #31
 80025ba:	4013      	ands	r3, r2
 80025bc:	2201      	movs	r2, #1
 80025be:	409a      	lsls	r2, r3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 80025c4:	46c0      	nop			@ (mov r8, r8)
 80025c6:	46bd      	mov	sp, r7
 80025c8:	b004      	add	sp, #16
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	10008200 	.word	0x10008200
 80025d0:	40020880 	.word	0x40020880

080025d4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b084      	sub	sp, #16
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	223f      	movs	r2, #63	@ 0x3f
 80025e2:	4013      	ands	r3, r2
 80025e4:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	4a0a      	ldr	r2, [pc, #40]	@ (8002614 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80025ea:	4694      	mov	ip, r2
 80025ec:	4463      	add	r3, ip
 80025ee:	009b      	lsls	r3, r3, #2
 80025f0:	001a      	movs	r2, r3
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4a07      	ldr	r2, [pc, #28]	@ (8002618 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80025fa:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	3b01      	subs	r3, #1
 8002600:	2203      	movs	r2, #3
 8002602:	4013      	ands	r3, r2
 8002604:	2201      	movs	r2, #1
 8002606:	409a      	lsls	r2, r3
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	659a      	str	r2, [r3, #88]	@ 0x58
}
 800260c:	46c0      	nop			@ (mov r8, r8)
 800260e:	46bd      	mov	sp, r7
 8002610:	b004      	add	sp, #16
 8002612:	bd80      	pop	{r7, pc}
 8002614:	1000823f 	.word	0x1000823f
 8002618:	40020940 	.word	0x40020940

0800261c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b086      	sub	sp, #24
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
 8002624:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002626:	2300      	movs	r3, #0
 8002628:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800262a:	e147      	b.n	80028bc <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	2101      	movs	r1, #1
 8002632:	697a      	ldr	r2, [r7, #20]
 8002634:	4091      	lsls	r1, r2
 8002636:	000a      	movs	r2, r1
 8002638:	4013      	ands	r3, r2
 800263a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d100      	bne.n	8002644 <HAL_GPIO_Init+0x28>
 8002642:	e138      	b.n	80028b6 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	2203      	movs	r2, #3
 800264a:	4013      	ands	r3, r2
 800264c:	2b01      	cmp	r3, #1
 800264e:	d005      	beq.n	800265c <HAL_GPIO_Init+0x40>
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	2203      	movs	r2, #3
 8002656:	4013      	ands	r3, r2
 8002658:	2b02      	cmp	r3, #2
 800265a:	d130      	bne.n	80026be <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002662:	697b      	ldr	r3, [r7, #20]
 8002664:	005b      	lsls	r3, r3, #1
 8002666:	2203      	movs	r2, #3
 8002668:	409a      	lsls	r2, r3
 800266a:	0013      	movs	r3, r2
 800266c:	43da      	mvns	r2, r3
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	4013      	ands	r3, r2
 8002672:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	68da      	ldr	r2, [r3, #12]
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	005b      	lsls	r3, r3, #1
 800267c:	409a      	lsls	r2, r3
 800267e:	0013      	movs	r3, r2
 8002680:	693a      	ldr	r2, [r7, #16]
 8002682:	4313      	orrs	r3, r2
 8002684:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	693a      	ldr	r2, [r7, #16]
 800268a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002692:	2201      	movs	r2, #1
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	409a      	lsls	r2, r3
 8002698:	0013      	movs	r3, r2
 800269a:	43da      	mvns	r2, r3
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	4013      	ands	r3, r2
 80026a0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	091b      	lsrs	r3, r3, #4
 80026a8:	2201      	movs	r2, #1
 80026aa:	401a      	ands	r2, r3
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	409a      	lsls	r2, r3
 80026b0:	0013      	movs	r3, r2
 80026b2:	693a      	ldr	r2, [r7, #16]
 80026b4:	4313      	orrs	r3, r2
 80026b6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	693a      	ldr	r2, [r7, #16]
 80026bc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	2203      	movs	r2, #3
 80026c4:	4013      	ands	r3, r2
 80026c6:	2b03      	cmp	r3, #3
 80026c8:	d017      	beq.n	80026fa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	68db      	ldr	r3, [r3, #12]
 80026ce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	005b      	lsls	r3, r3, #1
 80026d4:	2203      	movs	r2, #3
 80026d6:	409a      	lsls	r2, r3
 80026d8:	0013      	movs	r3, r2
 80026da:	43da      	mvns	r2, r3
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	4013      	ands	r3, r2
 80026e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	689a      	ldr	r2, [r3, #8]
 80026e6:	697b      	ldr	r3, [r7, #20]
 80026e8:	005b      	lsls	r3, r3, #1
 80026ea:	409a      	lsls	r2, r3
 80026ec:	0013      	movs	r3, r2
 80026ee:	693a      	ldr	r2, [r7, #16]
 80026f0:	4313      	orrs	r3, r2
 80026f2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	693a      	ldr	r2, [r7, #16]
 80026f8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	2203      	movs	r2, #3
 8002700:	4013      	ands	r3, r2
 8002702:	2b02      	cmp	r3, #2
 8002704:	d123      	bne.n	800274e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	08da      	lsrs	r2, r3, #3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	3208      	adds	r2, #8
 800270e:	0092      	lsls	r2, r2, #2
 8002710:	58d3      	ldr	r3, [r2, r3]
 8002712:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	2207      	movs	r2, #7
 8002718:	4013      	ands	r3, r2
 800271a:	009b      	lsls	r3, r3, #2
 800271c:	220f      	movs	r2, #15
 800271e:	409a      	lsls	r2, r3
 8002720:	0013      	movs	r3, r2
 8002722:	43da      	mvns	r2, r3
 8002724:	693b      	ldr	r3, [r7, #16]
 8002726:	4013      	ands	r3, r2
 8002728:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	691a      	ldr	r2, [r3, #16]
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	2107      	movs	r1, #7
 8002732:	400b      	ands	r3, r1
 8002734:	009b      	lsls	r3, r3, #2
 8002736:	409a      	lsls	r2, r3
 8002738:	0013      	movs	r3, r2
 800273a:	693a      	ldr	r2, [r7, #16]
 800273c:	4313      	orrs	r3, r2
 800273e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	08da      	lsrs	r2, r3, #3
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	3208      	adds	r2, #8
 8002748:	0092      	lsls	r2, r2, #2
 800274a:	6939      	ldr	r1, [r7, #16]
 800274c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	005b      	lsls	r3, r3, #1
 8002758:	2203      	movs	r2, #3
 800275a:	409a      	lsls	r2, r3
 800275c:	0013      	movs	r3, r2
 800275e:	43da      	mvns	r2, r3
 8002760:	693b      	ldr	r3, [r7, #16]
 8002762:	4013      	ands	r3, r2
 8002764:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	2203      	movs	r2, #3
 800276c:	401a      	ands	r2, r3
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	005b      	lsls	r3, r3, #1
 8002772:	409a      	lsls	r2, r3
 8002774:	0013      	movs	r3, r2
 8002776:	693a      	ldr	r2, [r7, #16]
 8002778:	4313      	orrs	r3, r2
 800277a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	693a      	ldr	r2, [r7, #16]
 8002780:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	685a      	ldr	r2, [r3, #4]
 8002786:	23c0      	movs	r3, #192	@ 0xc0
 8002788:	029b      	lsls	r3, r3, #10
 800278a:	4013      	ands	r3, r2
 800278c:	d100      	bne.n	8002790 <HAL_GPIO_Init+0x174>
 800278e:	e092      	b.n	80028b6 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002790:	4a50      	ldr	r2, [pc, #320]	@ (80028d4 <HAL_GPIO_Init+0x2b8>)
 8002792:	697b      	ldr	r3, [r7, #20]
 8002794:	089b      	lsrs	r3, r3, #2
 8002796:	3318      	adds	r3, #24
 8002798:	009b      	lsls	r3, r3, #2
 800279a:	589b      	ldr	r3, [r3, r2]
 800279c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800279e:	697b      	ldr	r3, [r7, #20]
 80027a0:	2203      	movs	r2, #3
 80027a2:	4013      	ands	r3, r2
 80027a4:	00db      	lsls	r3, r3, #3
 80027a6:	220f      	movs	r2, #15
 80027a8:	409a      	lsls	r2, r3
 80027aa:	0013      	movs	r3, r2
 80027ac:	43da      	mvns	r2, r3
 80027ae:	693b      	ldr	r3, [r7, #16]
 80027b0:	4013      	ands	r3, r2
 80027b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80027b4:	687a      	ldr	r2, [r7, #4]
 80027b6:	23a0      	movs	r3, #160	@ 0xa0
 80027b8:	05db      	lsls	r3, r3, #23
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d013      	beq.n	80027e6 <HAL_GPIO_Init+0x1ca>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4a45      	ldr	r2, [pc, #276]	@ (80028d8 <HAL_GPIO_Init+0x2bc>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d00d      	beq.n	80027e2 <HAL_GPIO_Init+0x1c6>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	4a44      	ldr	r2, [pc, #272]	@ (80028dc <HAL_GPIO_Init+0x2c0>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d007      	beq.n	80027de <HAL_GPIO_Init+0x1c2>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4a43      	ldr	r2, [pc, #268]	@ (80028e0 <HAL_GPIO_Init+0x2c4>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d101      	bne.n	80027da <HAL_GPIO_Init+0x1be>
 80027d6:	2303      	movs	r3, #3
 80027d8:	e006      	b.n	80027e8 <HAL_GPIO_Init+0x1cc>
 80027da:	2305      	movs	r3, #5
 80027dc:	e004      	b.n	80027e8 <HAL_GPIO_Init+0x1cc>
 80027de:	2302      	movs	r3, #2
 80027e0:	e002      	b.n	80027e8 <HAL_GPIO_Init+0x1cc>
 80027e2:	2301      	movs	r3, #1
 80027e4:	e000      	b.n	80027e8 <HAL_GPIO_Init+0x1cc>
 80027e6:	2300      	movs	r3, #0
 80027e8:	697a      	ldr	r2, [r7, #20]
 80027ea:	2103      	movs	r1, #3
 80027ec:	400a      	ands	r2, r1
 80027ee:	00d2      	lsls	r2, r2, #3
 80027f0:	4093      	lsls	r3, r2
 80027f2:	693a      	ldr	r2, [r7, #16]
 80027f4:	4313      	orrs	r3, r2
 80027f6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80027f8:	4936      	ldr	r1, [pc, #216]	@ (80028d4 <HAL_GPIO_Init+0x2b8>)
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	089b      	lsrs	r3, r3, #2
 80027fe:	3318      	adds	r3, #24
 8002800:	009b      	lsls	r3, r3, #2
 8002802:	693a      	ldr	r2, [r7, #16]
 8002804:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002806:	4b33      	ldr	r3, [pc, #204]	@ (80028d4 <HAL_GPIO_Init+0x2b8>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	43da      	mvns	r2, r3
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	4013      	ands	r3, r2
 8002814:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	685a      	ldr	r2, [r3, #4]
 800281a:	2380      	movs	r3, #128	@ 0x80
 800281c:	035b      	lsls	r3, r3, #13
 800281e:	4013      	ands	r3, r2
 8002820:	d003      	beq.n	800282a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8002822:	693a      	ldr	r2, [r7, #16]
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	4313      	orrs	r3, r2
 8002828:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800282a:	4b2a      	ldr	r3, [pc, #168]	@ (80028d4 <HAL_GPIO_Init+0x2b8>)
 800282c:	693a      	ldr	r2, [r7, #16]
 800282e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002830:	4b28      	ldr	r3, [pc, #160]	@ (80028d4 <HAL_GPIO_Init+0x2b8>)
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	43da      	mvns	r2, r3
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	4013      	ands	r3, r2
 800283e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	685a      	ldr	r2, [r3, #4]
 8002844:	2380      	movs	r3, #128	@ 0x80
 8002846:	039b      	lsls	r3, r3, #14
 8002848:	4013      	ands	r3, r2
 800284a:	d003      	beq.n	8002854 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800284c:	693a      	ldr	r2, [r7, #16]
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	4313      	orrs	r3, r2
 8002852:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002854:	4b1f      	ldr	r3, [pc, #124]	@ (80028d4 <HAL_GPIO_Init+0x2b8>)
 8002856:	693a      	ldr	r2, [r7, #16]
 8002858:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800285a:	4a1e      	ldr	r2, [pc, #120]	@ (80028d4 <HAL_GPIO_Init+0x2b8>)
 800285c:	2384      	movs	r3, #132	@ 0x84
 800285e:	58d3      	ldr	r3, [r2, r3]
 8002860:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	43da      	mvns	r2, r3
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	4013      	ands	r3, r2
 800286a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	685a      	ldr	r2, [r3, #4]
 8002870:	2380      	movs	r3, #128	@ 0x80
 8002872:	029b      	lsls	r3, r3, #10
 8002874:	4013      	ands	r3, r2
 8002876:	d003      	beq.n	8002880 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002878:	693a      	ldr	r2, [r7, #16]
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	4313      	orrs	r3, r2
 800287e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002880:	4914      	ldr	r1, [pc, #80]	@ (80028d4 <HAL_GPIO_Init+0x2b8>)
 8002882:	2284      	movs	r2, #132	@ 0x84
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002888:	4a12      	ldr	r2, [pc, #72]	@ (80028d4 <HAL_GPIO_Init+0x2b8>)
 800288a:	2380      	movs	r3, #128	@ 0x80
 800288c:	58d3      	ldr	r3, [r2, r3]
 800288e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	43da      	mvns	r2, r3
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	4013      	ands	r3, r2
 8002898:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	685a      	ldr	r2, [r3, #4]
 800289e:	2380      	movs	r3, #128	@ 0x80
 80028a0:	025b      	lsls	r3, r3, #9
 80028a2:	4013      	ands	r3, r2
 80028a4:	d003      	beq.n	80028ae <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80028a6:	693a      	ldr	r2, [r7, #16]
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	4313      	orrs	r3, r2
 80028ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80028ae:	4909      	ldr	r1, [pc, #36]	@ (80028d4 <HAL_GPIO_Init+0x2b8>)
 80028b0:	2280      	movs	r2, #128	@ 0x80
 80028b2:	693b      	ldr	r3, [r7, #16]
 80028b4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	3301      	adds	r3, #1
 80028ba:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	697b      	ldr	r3, [r7, #20]
 80028c2:	40da      	lsrs	r2, r3
 80028c4:	1e13      	subs	r3, r2, #0
 80028c6:	d000      	beq.n	80028ca <HAL_GPIO_Init+0x2ae>
 80028c8:	e6b0      	b.n	800262c <HAL_GPIO_Init+0x10>
  }
}
 80028ca:	46c0      	nop			@ (mov r8, r8)
 80028cc:	46c0      	nop			@ (mov r8, r8)
 80028ce:	46bd      	mov	sp, r7
 80028d0:	b006      	add	sp, #24
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	40021800 	.word	0x40021800
 80028d8:	50000400 	.word	0x50000400
 80028dc:	50000800 	.word	0x50000800
 80028e0:	50000c00 	.word	0x50000c00

080028e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b082      	sub	sp, #8
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
 80028ec:	0008      	movs	r0, r1
 80028ee:	0011      	movs	r1, r2
 80028f0:	1cbb      	adds	r3, r7, #2
 80028f2:	1c02      	adds	r2, r0, #0
 80028f4:	801a      	strh	r2, [r3, #0]
 80028f6:	1c7b      	adds	r3, r7, #1
 80028f8:	1c0a      	adds	r2, r1, #0
 80028fa:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80028fc:	1c7b      	adds	r3, r7, #1
 80028fe:	781b      	ldrb	r3, [r3, #0]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d004      	beq.n	800290e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002904:	1cbb      	adds	r3, r7, #2
 8002906:	881a      	ldrh	r2, [r3, #0]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800290c:	e003      	b.n	8002916 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800290e:	1cbb      	adds	r3, r7, #2
 8002910:	881a      	ldrh	r2, [r3, #0]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002916:	46c0      	nop			@ (mov r8, r8)
 8002918:	46bd      	mov	sp, r7
 800291a:	b002      	add	sp, #8
 800291c:	bd80      	pop	{r7, pc}

0800291e <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800291e:	b580      	push	{r7, lr}
 8002920:	b084      	sub	sp, #16
 8002922:	af00      	add	r7, sp, #0
 8002924:	6078      	str	r0, [r7, #4]
 8002926:	000a      	movs	r2, r1
 8002928:	1cbb      	adds	r3, r7, #2
 800292a:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	695b      	ldr	r3, [r3, #20]
 8002930:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002932:	1cbb      	adds	r3, r7, #2
 8002934:	881b      	ldrh	r3, [r3, #0]
 8002936:	68fa      	ldr	r2, [r7, #12]
 8002938:	4013      	ands	r3, r2
 800293a:	041a      	lsls	r2, r3, #16
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	43db      	mvns	r3, r3
 8002940:	1cb9      	adds	r1, r7, #2
 8002942:	8809      	ldrh	r1, [r1, #0]
 8002944:	400b      	ands	r3, r1
 8002946:	431a      	orrs	r2, r3
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	619a      	str	r2, [r3, #24]
}
 800294c:	46c0      	nop			@ (mov r8, r8)
 800294e:	46bd      	mov	sp, r7
 8002950:	b004      	add	sp, #16
 8002952:	bd80      	pop	{r7, pc}

08002954 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b082      	sub	sp, #8
 8002958:	af00      	add	r7, sp, #0
 800295a:	0002      	movs	r2, r0
 800295c:	1dbb      	adds	r3, r7, #6
 800295e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8002960:	4b10      	ldr	r3, [pc, #64]	@ (80029a4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	1dba      	adds	r2, r7, #6
 8002966:	8812      	ldrh	r2, [r2, #0]
 8002968:	4013      	ands	r3, r2
 800296a:	d008      	beq.n	800297e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 800296c:	4b0d      	ldr	r3, [pc, #52]	@ (80029a4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800296e:	1dba      	adds	r2, r7, #6
 8002970:	8812      	ldrh	r2, [r2, #0]
 8002972:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8002974:	1dbb      	adds	r3, r7, #6
 8002976:	881b      	ldrh	r3, [r3, #0]
 8002978:	0018      	movs	r0, r3
 800297a:	f7fd ff65 	bl	8000848 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 800297e:	4b09      	ldr	r3, [pc, #36]	@ (80029a4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002980:	691b      	ldr	r3, [r3, #16]
 8002982:	1dba      	adds	r2, r7, #6
 8002984:	8812      	ldrh	r2, [r2, #0]
 8002986:	4013      	ands	r3, r2
 8002988:	d008      	beq.n	800299c <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 800298a:	4b06      	ldr	r3, [pc, #24]	@ (80029a4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800298c:	1dba      	adds	r2, r7, #6
 800298e:	8812      	ldrh	r2, [r2, #0]
 8002990:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8002992:	1dbb      	adds	r3, r7, #6
 8002994:	881b      	ldrh	r3, [r3, #0]
 8002996:	0018      	movs	r0, r3
 8002998:	f7fd ff68 	bl	800086c <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 800299c:	46c0      	nop			@ (mov r8, r8)
 800299e:	46bd      	mov	sp, r7
 80029a0:	b002      	add	sp, #8
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	40021800 	.word	0x40021800

080029a8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80029b0:	4b19      	ldr	r3, [pc, #100]	@ (8002a18 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a19      	ldr	r2, [pc, #100]	@ (8002a1c <HAL_PWREx_ControlVoltageScaling+0x74>)
 80029b6:	4013      	ands	r3, r2
 80029b8:	0019      	movs	r1, r3
 80029ba:	4b17      	ldr	r3, [pc, #92]	@ (8002a18 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80029bc:	687a      	ldr	r2, [r7, #4]
 80029be:	430a      	orrs	r2, r1
 80029c0:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80029c2:	687a      	ldr	r2, [r7, #4]
 80029c4:	2380      	movs	r3, #128	@ 0x80
 80029c6:	009b      	lsls	r3, r3, #2
 80029c8:	429a      	cmp	r2, r3
 80029ca:	d11f      	bne.n	8002a0c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80029cc:	4b14      	ldr	r3, [pc, #80]	@ (8002a20 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	0013      	movs	r3, r2
 80029d2:	005b      	lsls	r3, r3, #1
 80029d4:	189b      	adds	r3, r3, r2
 80029d6:	005b      	lsls	r3, r3, #1
 80029d8:	4912      	ldr	r1, [pc, #72]	@ (8002a24 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80029da:	0018      	movs	r0, r3
 80029dc:	f7fd fb92 	bl	8000104 <__udivsi3>
 80029e0:	0003      	movs	r3, r0
 80029e2:	3301      	adds	r3, #1
 80029e4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80029e6:	e008      	b.n	80029fa <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d003      	beq.n	80029f6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	3b01      	subs	r3, #1
 80029f2:	60fb      	str	r3, [r7, #12]
 80029f4:	e001      	b.n	80029fa <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80029f6:	2303      	movs	r3, #3
 80029f8:	e009      	b.n	8002a0e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80029fa:	4b07      	ldr	r3, [pc, #28]	@ (8002a18 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80029fc:	695a      	ldr	r2, [r3, #20]
 80029fe:	2380      	movs	r3, #128	@ 0x80
 8002a00:	00db      	lsls	r3, r3, #3
 8002a02:	401a      	ands	r2, r3
 8002a04:	2380      	movs	r3, #128	@ 0x80
 8002a06:	00db      	lsls	r3, r3, #3
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d0ed      	beq.n	80029e8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002a0c:	2300      	movs	r3, #0
}
 8002a0e:	0018      	movs	r0, r3
 8002a10:	46bd      	mov	sp, r7
 8002a12:	b004      	add	sp, #16
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	46c0      	nop			@ (mov r8, r8)
 8002a18:	40007000 	.word	0x40007000
 8002a1c:	fffff9ff 	.word	0xfffff9ff
 8002a20:	20000000 	.word	0x20000000
 8002a24:	000f4240 	.word	0x000f4240

08002a28 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b088      	sub	sp, #32
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d101      	bne.n	8002a3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e2fe      	b.n	8003038 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	2201      	movs	r2, #1
 8002a40:	4013      	ands	r3, r2
 8002a42:	d100      	bne.n	8002a46 <HAL_RCC_OscConfig+0x1e>
 8002a44:	e07c      	b.n	8002b40 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a46:	4bc3      	ldr	r3, [pc, #780]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002a48:	689b      	ldr	r3, [r3, #8]
 8002a4a:	2238      	movs	r2, #56	@ 0x38
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a50:	4bc0      	ldr	r3, [pc, #768]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	2203      	movs	r2, #3
 8002a56:	4013      	ands	r3, r2
 8002a58:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002a5a:	69bb      	ldr	r3, [r7, #24]
 8002a5c:	2b10      	cmp	r3, #16
 8002a5e:	d102      	bne.n	8002a66 <HAL_RCC_OscConfig+0x3e>
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	2b03      	cmp	r3, #3
 8002a64:	d002      	beq.n	8002a6c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002a66:	69bb      	ldr	r3, [r7, #24]
 8002a68:	2b08      	cmp	r3, #8
 8002a6a:	d10b      	bne.n	8002a84 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a6c:	4bb9      	ldr	r3, [pc, #740]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	2380      	movs	r3, #128	@ 0x80
 8002a72:	029b      	lsls	r3, r3, #10
 8002a74:	4013      	ands	r3, r2
 8002a76:	d062      	beq.n	8002b3e <HAL_RCC_OscConfig+0x116>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d15e      	bne.n	8002b3e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	e2d9      	b.n	8003038 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	685a      	ldr	r2, [r3, #4]
 8002a88:	2380      	movs	r3, #128	@ 0x80
 8002a8a:	025b      	lsls	r3, r3, #9
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d107      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x78>
 8002a90:	4bb0      	ldr	r3, [pc, #704]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	4baf      	ldr	r3, [pc, #700]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002a96:	2180      	movs	r1, #128	@ 0x80
 8002a98:	0249      	lsls	r1, r1, #9
 8002a9a:	430a      	orrs	r2, r1
 8002a9c:	601a      	str	r2, [r3, #0]
 8002a9e:	e020      	b.n	8002ae2 <HAL_RCC_OscConfig+0xba>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	685a      	ldr	r2, [r3, #4]
 8002aa4:	23a0      	movs	r3, #160	@ 0xa0
 8002aa6:	02db      	lsls	r3, r3, #11
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	d10e      	bne.n	8002aca <HAL_RCC_OscConfig+0xa2>
 8002aac:	4ba9      	ldr	r3, [pc, #676]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	4ba8      	ldr	r3, [pc, #672]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002ab2:	2180      	movs	r1, #128	@ 0x80
 8002ab4:	02c9      	lsls	r1, r1, #11
 8002ab6:	430a      	orrs	r2, r1
 8002ab8:	601a      	str	r2, [r3, #0]
 8002aba:	4ba6      	ldr	r3, [pc, #664]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	4ba5      	ldr	r3, [pc, #660]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002ac0:	2180      	movs	r1, #128	@ 0x80
 8002ac2:	0249      	lsls	r1, r1, #9
 8002ac4:	430a      	orrs	r2, r1
 8002ac6:	601a      	str	r2, [r3, #0]
 8002ac8:	e00b      	b.n	8002ae2 <HAL_RCC_OscConfig+0xba>
 8002aca:	4ba2      	ldr	r3, [pc, #648]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	4ba1      	ldr	r3, [pc, #644]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002ad0:	49a1      	ldr	r1, [pc, #644]	@ (8002d58 <HAL_RCC_OscConfig+0x330>)
 8002ad2:	400a      	ands	r2, r1
 8002ad4:	601a      	str	r2, [r3, #0]
 8002ad6:	4b9f      	ldr	r3, [pc, #636]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	4b9e      	ldr	r3, [pc, #632]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002adc:	499f      	ldr	r1, [pc, #636]	@ (8002d5c <HAL_RCC_OscConfig+0x334>)
 8002ade:	400a      	ands	r2, r1
 8002ae0:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d014      	beq.n	8002b14 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aea:	f7fe fbeb 	bl	80012c4 <HAL_GetTick>
 8002aee:	0003      	movs	r3, r0
 8002af0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002af2:	e008      	b.n	8002b06 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002af4:	f7fe fbe6 	bl	80012c4 <HAL_GetTick>
 8002af8:	0002      	movs	r2, r0
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	1ad3      	subs	r3, r2, r3
 8002afe:	2b64      	cmp	r3, #100	@ 0x64
 8002b00:	d901      	bls.n	8002b06 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002b02:	2303      	movs	r3, #3
 8002b04:	e298      	b.n	8003038 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b06:	4b93      	ldr	r3, [pc, #588]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	2380      	movs	r3, #128	@ 0x80
 8002b0c:	029b      	lsls	r3, r3, #10
 8002b0e:	4013      	ands	r3, r2
 8002b10:	d0f0      	beq.n	8002af4 <HAL_RCC_OscConfig+0xcc>
 8002b12:	e015      	b.n	8002b40 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b14:	f7fe fbd6 	bl	80012c4 <HAL_GetTick>
 8002b18:	0003      	movs	r3, r0
 8002b1a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b1c:	e008      	b.n	8002b30 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b1e:	f7fe fbd1 	bl	80012c4 <HAL_GetTick>
 8002b22:	0002      	movs	r2, r0
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	1ad3      	subs	r3, r2, r3
 8002b28:	2b64      	cmp	r3, #100	@ 0x64
 8002b2a:	d901      	bls.n	8002b30 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002b2c:	2303      	movs	r3, #3
 8002b2e:	e283      	b.n	8003038 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b30:	4b88      	ldr	r3, [pc, #544]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	2380      	movs	r3, #128	@ 0x80
 8002b36:	029b      	lsls	r3, r3, #10
 8002b38:	4013      	ands	r3, r2
 8002b3a:	d1f0      	bne.n	8002b1e <HAL_RCC_OscConfig+0xf6>
 8002b3c:	e000      	b.n	8002b40 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b3e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	2202      	movs	r2, #2
 8002b46:	4013      	ands	r3, r2
 8002b48:	d100      	bne.n	8002b4c <HAL_RCC_OscConfig+0x124>
 8002b4a:	e099      	b.n	8002c80 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b4c:	4b81      	ldr	r3, [pc, #516]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	2238      	movs	r2, #56	@ 0x38
 8002b52:	4013      	ands	r3, r2
 8002b54:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b56:	4b7f      	ldr	r3, [pc, #508]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002b58:	68db      	ldr	r3, [r3, #12]
 8002b5a:	2203      	movs	r2, #3
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002b60:	69bb      	ldr	r3, [r7, #24]
 8002b62:	2b10      	cmp	r3, #16
 8002b64:	d102      	bne.n	8002b6c <HAL_RCC_OscConfig+0x144>
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	2b02      	cmp	r3, #2
 8002b6a:	d002      	beq.n	8002b72 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002b6c:	69bb      	ldr	r3, [r7, #24]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d135      	bne.n	8002bde <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b72:	4b78      	ldr	r3, [pc, #480]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	2380      	movs	r3, #128	@ 0x80
 8002b78:	00db      	lsls	r3, r3, #3
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	d005      	beq.n	8002b8a <HAL_RCC_OscConfig+0x162>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	68db      	ldr	r3, [r3, #12]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d101      	bne.n	8002b8a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e256      	b.n	8003038 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b8a:	4b72      	ldr	r3, [pc, #456]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	4a74      	ldr	r2, [pc, #464]	@ (8002d60 <HAL_RCC_OscConfig+0x338>)
 8002b90:	4013      	ands	r3, r2
 8002b92:	0019      	movs	r1, r3
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	695b      	ldr	r3, [r3, #20]
 8002b98:	021a      	lsls	r2, r3, #8
 8002b9a:	4b6e      	ldr	r3, [pc, #440]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002b9c:	430a      	orrs	r2, r1
 8002b9e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ba0:	69bb      	ldr	r3, [r7, #24]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d112      	bne.n	8002bcc <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002ba6:	4b6b      	ldr	r3, [pc, #428]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a6e      	ldr	r2, [pc, #440]	@ (8002d64 <HAL_RCC_OscConfig+0x33c>)
 8002bac:	4013      	ands	r3, r2
 8002bae:	0019      	movs	r1, r3
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	691a      	ldr	r2, [r3, #16]
 8002bb4:	4b67      	ldr	r3, [pc, #412]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002bb6:	430a      	orrs	r2, r1
 8002bb8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002bba:	4b66      	ldr	r3, [pc, #408]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	0adb      	lsrs	r3, r3, #11
 8002bc0:	2207      	movs	r2, #7
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	4a68      	ldr	r2, [pc, #416]	@ (8002d68 <HAL_RCC_OscConfig+0x340>)
 8002bc6:	40da      	lsrs	r2, r3
 8002bc8:	4b68      	ldr	r3, [pc, #416]	@ (8002d6c <HAL_RCC_OscConfig+0x344>)
 8002bca:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002bcc:	4b68      	ldr	r3, [pc, #416]	@ (8002d70 <HAL_RCC_OscConfig+0x348>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	0018      	movs	r0, r3
 8002bd2:	f7fe fb1b 	bl	800120c <HAL_InitTick>
 8002bd6:	1e03      	subs	r3, r0, #0
 8002bd8:	d051      	beq.n	8002c7e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e22c      	b.n	8003038 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	68db      	ldr	r3, [r3, #12]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d030      	beq.n	8002c48 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002be6:	4b5b      	ldr	r3, [pc, #364]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4a5e      	ldr	r2, [pc, #376]	@ (8002d64 <HAL_RCC_OscConfig+0x33c>)
 8002bec:	4013      	ands	r3, r2
 8002bee:	0019      	movs	r1, r3
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	691a      	ldr	r2, [r3, #16]
 8002bf4:	4b57      	ldr	r3, [pc, #348]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002bf6:	430a      	orrs	r2, r1
 8002bf8:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002bfa:	4b56      	ldr	r3, [pc, #344]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	4b55      	ldr	r3, [pc, #340]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002c00:	2180      	movs	r1, #128	@ 0x80
 8002c02:	0049      	lsls	r1, r1, #1
 8002c04:	430a      	orrs	r2, r1
 8002c06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c08:	f7fe fb5c 	bl	80012c4 <HAL_GetTick>
 8002c0c:	0003      	movs	r3, r0
 8002c0e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c10:	e008      	b.n	8002c24 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c12:	f7fe fb57 	bl	80012c4 <HAL_GetTick>
 8002c16:	0002      	movs	r2, r0
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	1ad3      	subs	r3, r2, r3
 8002c1c:	2b02      	cmp	r3, #2
 8002c1e:	d901      	bls.n	8002c24 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002c20:	2303      	movs	r3, #3
 8002c22:	e209      	b.n	8003038 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c24:	4b4b      	ldr	r3, [pc, #300]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002c26:	681a      	ldr	r2, [r3, #0]
 8002c28:	2380      	movs	r3, #128	@ 0x80
 8002c2a:	00db      	lsls	r3, r3, #3
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	d0f0      	beq.n	8002c12 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c30:	4b48      	ldr	r3, [pc, #288]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	4a4a      	ldr	r2, [pc, #296]	@ (8002d60 <HAL_RCC_OscConfig+0x338>)
 8002c36:	4013      	ands	r3, r2
 8002c38:	0019      	movs	r1, r3
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	695b      	ldr	r3, [r3, #20]
 8002c3e:	021a      	lsls	r2, r3, #8
 8002c40:	4b44      	ldr	r3, [pc, #272]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002c42:	430a      	orrs	r2, r1
 8002c44:	605a      	str	r2, [r3, #4]
 8002c46:	e01b      	b.n	8002c80 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002c48:	4b42      	ldr	r3, [pc, #264]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	4b41      	ldr	r3, [pc, #260]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002c4e:	4949      	ldr	r1, [pc, #292]	@ (8002d74 <HAL_RCC_OscConfig+0x34c>)
 8002c50:	400a      	ands	r2, r1
 8002c52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c54:	f7fe fb36 	bl	80012c4 <HAL_GetTick>
 8002c58:	0003      	movs	r3, r0
 8002c5a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c5c:	e008      	b.n	8002c70 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c5e:	f7fe fb31 	bl	80012c4 <HAL_GetTick>
 8002c62:	0002      	movs	r2, r0
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	1ad3      	subs	r3, r2, r3
 8002c68:	2b02      	cmp	r3, #2
 8002c6a:	d901      	bls.n	8002c70 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002c6c:	2303      	movs	r3, #3
 8002c6e:	e1e3      	b.n	8003038 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c70:	4b38      	ldr	r3, [pc, #224]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	2380      	movs	r3, #128	@ 0x80
 8002c76:	00db      	lsls	r3, r3, #3
 8002c78:	4013      	ands	r3, r2
 8002c7a:	d1f0      	bne.n	8002c5e <HAL_RCC_OscConfig+0x236>
 8002c7c:	e000      	b.n	8002c80 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c7e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	2208      	movs	r2, #8
 8002c86:	4013      	ands	r3, r2
 8002c88:	d047      	beq.n	8002d1a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002c8a:	4b32      	ldr	r3, [pc, #200]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	2238      	movs	r2, #56	@ 0x38
 8002c90:	4013      	ands	r3, r2
 8002c92:	2b18      	cmp	r3, #24
 8002c94:	d10a      	bne.n	8002cac <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002c96:	4b2f      	ldr	r3, [pc, #188]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002c98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c9a:	2202      	movs	r2, #2
 8002c9c:	4013      	ands	r3, r2
 8002c9e:	d03c      	beq.n	8002d1a <HAL_RCC_OscConfig+0x2f2>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	699b      	ldr	r3, [r3, #24]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d138      	bne.n	8002d1a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e1c5      	b.n	8003038 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	699b      	ldr	r3, [r3, #24]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d019      	beq.n	8002ce8 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002cb4:	4b27      	ldr	r3, [pc, #156]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002cb6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002cb8:	4b26      	ldr	r3, [pc, #152]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002cba:	2101      	movs	r1, #1
 8002cbc:	430a      	orrs	r2, r1
 8002cbe:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cc0:	f7fe fb00 	bl	80012c4 <HAL_GetTick>
 8002cc4:	0003      	movs	r3, r0
 8002cc6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002cc8:	e008      	b.n	8002cdc <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cca:	f7fe fafb 	bl	80012c4 <HAL_GetTick>
 8002cce:	0002      	movs	r2, r0
 8002cd0:	693b      	ldr	r3, [r7, #16]
 8002cd2:	1ad3      	subs	r3, r2, r3
 8002cd4:	2b02      	cmp	r3, #2
 8002cd6:	d901      	bls.n	8002cdc <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002cd8:	2303      	movs	r3, #3
 8002cda:	e1ad      	b.n	8003038 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002cdc:	4b1d      	ldr	r3, [pc, #116]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002cde:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ce0:	2202      	movs	r2, #2
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	d0f1      	beq.n	8002cca <HAL_RCC_OscConfig+0x2a2>
 8002ce6:	e018      	b.n	8002d1a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002ce8:	4b1a      	ldr	r3, [pc, #104]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002cea:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002cec:	4b19      	ldr	r3, [pc, #100]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002cee:	2101      	movs	r1, #1
 8002cf0:	438a      	bics	r2, r1
 8002cf2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cf4:	f7fe fae6 	bl	80012c4 <HAL_GetTick>
 8002cf8:	0003      	movs	r3, r0
 8002cfa:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002cfc:	e008      	b.n	8002d10 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cfe:	f7fe fae1 	bl	80012c4 <HAL_GetTick>
 8002d02:	0002      	movs	r2, r0
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	1ad3      	subs	r3, r2, r3
 8002d08:	2b02      	cmp	r3, #2
 8002d0a:	d901      	bls.n	8002d10 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002d0c:	2303      	movs	r3, #3
 8002d0e:	e193      	b.n	8003038 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002d10:	4b10      	ldr	r3, [pc, #64]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002d12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d14:	2202      	movs	r2, #2
 8002d16:	4013      	ands	r3, r2
 8002d18:	d1f1      	bne.n	8002cfe <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	2204      	movs	r2, #4
 8002d20:	4013      	ands	r3, r2
 8002d22:	d100      	bne.n	8002d26 <HAL_RCC_OscConfig+0x2fe>
 8002d24:	e0c6      	b.n	8002eb4 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d26:	231f      	movs	r3, #31
 8002d28:	18fb      	adds	r3, r7, r3
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002d2e:	4b09      	ldr	r3, [pc, #36]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	2238      	movs	r2, #56	@ 0x38
 8002d34:	4013      	ands	r3, r2
 8002d36:	2b20      	cmp	r3, #32
 8002d38:	d11e      	bne.n	8002d78 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002d3a:	4b06      	ldr	r3, [pc, #24]	@ (8002d54 <HAL_RCC_OscConfig+0x32c>)
 8002d3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d3e:	2202      	movs	r2, #2
 8002d40:	4013      	ands	r3, r2
 8002d42:	d100      	bne.n	8002d46 <HAL_RCC_OscConfig+0x31e>
 8002d44:	e0b6      	b.n	8002eb4 <HAL_RCC_OscConfig+0x48c>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	689b      	ldr	r3, [r3, #8]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d000      	beq.n	8002d50 <HAL_RCC_OscConfig+0x328>
 8002d4e:	e0b1      	b.n	8002eb4 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002d50:	2301      	movs	r3, #1
 8002d52:	e171      	b.n	8003038 <HAL_RCC_OscConfig+0x610>
 8002d54:	40021000 	.word	0x40021000
 8002d58:	fffeffff 	.word	0xfffeffff
 8002d5c:	fffbffff 	.word	0xfffbffff
 8002d60:	ffff80ff 	.word	0xffff80ff
 8002d64:	ffffc7ff 	.word	0xffffc7ff
 8002d68:	00f42400 	.word	0x00f42400
 8002d6c:	20000000 	.word	0x20000000
 8002d70:	20000004 	.word	0x20000004
 8002d74:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002d78:	4bb1      	ldr	r3, [pc, #708]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002d7a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002d7c:	2380      	movs	r3, #128	@ 0x80
 8002d7e:	055b      	lsls	r3, r3, #21
 8002d80:	4013      	ands	r3, r2
 8002d82:	d101      	bne.n	8002d88 <HAL_RCC_OscConfig+0x360>
 8002d84:	2301      	movs	r3, #1
 8002d86:	e000      	b.n	8002d8a <HAL_RCC_OscConfig+0x362>
 8002d88:	2300      	movs	r3, #0
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d011      	beq.n	8002db2 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002d8e:	4bac      	ldr	r3, [pc, #688]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002d90:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002d92:	4bab      	ldr	r3, [pc, #684]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002d94:	2180      	movs	r1, #128	@ 0x80
 8002d96:	0549      	lsls	r1, r1, #21
 8002d98:	430a      	orrs	r2, r1
 8002d9a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002d9c:	4ba8      	ldr	r3, [pc, #672]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002d9e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002da0:	2380      	movs	r3, #128	@ 0x80
 8002da2:	055b      	lsls	r3, r3, #21
 8002da4:	4013      	ands	r3, r2
 8002da6:	60fb      	str	r3, [r7, #12]
 8002da8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002daa:	231f      	movs	r3, #31
 8002dac:	18fb      	adds	r3, r7, r3
 8002dae:	2201      	movs	r2, #1
 8002db0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002db2:	4ba4      	ldr	r3, [pc, #656]	@ (8003044 <HAL_RCC_OscConfig+0x61c>)
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	2380      	movs	r3, #128	@ 0x80
 8002db8:	005b      	lsls	r3, r3, #1
 8002dba:	4013      	ands	r3, r2
 8002dbc:	d11a      	bne.n	8002df4 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002dbe:	4ba1      	ldr	r3, [pc, #644]	@ (8003044 <HAL_RCC_OscConfig+0x61c>)
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	4ba0      	ldr	r3, [pc, #640]	@ (8003044 <HAL_RCC_OscConfig+0x61c>)
 8002dc4:	2180      	movs	r1, #128	@ 0x80
 8002dc6:	0049      	lsls	r1, r1, #1
 8002dc8:	430a      	orrs	r2, r1
 8002dca:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002dcc:	f7fe fa7a 	bl	80012c4 <HAL_GetTick>
 8002dd0:	0003      	movs	r3, r0
 8002dd2:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002dd4:	e008      	b.n	8002de8 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dd6:	f7fe fa75 	bl	80012c4 <HAL_GetTick>
 8002dda:	0002      	movs	r2, r0
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	1ad3      	subs	r3, r2, r3
 8002de0:	2b02      	cmp	r3, #2
 8002de2:	d901      	bls.n	8002de8 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002de4:	2303      	movs	r3, #3
 8002de6:	e127      	b.n	8003038 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002de8:	4b96      	ldr	r3, [pc, #600]	@ (8003044 <HAL_RCC_OscConfig+0x61c>)
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	2380      	movs	r3, #128	@ 0x80
 8002dee:	005b      	lsls	r3, r3, #1
 8002df0:	4013      	ands	r3, r2
 8002df2:	d0f0      	beq.n	8002dd6 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d106      	bne.n	8002e0a <HAL_RCC_OscConfig+0x3e2>
 8002dfc:	4b90      	ldr	r3, [pc, #576]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002dfe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002e00:	4b8f      	ldr	r3, [pc, #572]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002e02:	2101      	movs	r1, #1
 8002e04:	430a      	orrs	r2, r1
 8002e06:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002e08:	e01c      	b.n	8002e44 <HAL_RCC_OscConfig+0x41c>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	2b05      	cmp	r3, #5
 8002e10:	d10c      	bne.n	8002e2c <HAL_RCC_OscConfig+0x404>
 8002e12:	4b8b      	ldr	r3, [pc, #556]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002e14:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002e16:	4b8a      	ldr	r3, [pc, #552]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002e18:	2104      	movs	r1, #4
 8002e1a:	430a      	orrs	r2, r1
 8002e1c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002e1e:	4b88      	ldr	r3, [pc, #544]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002e20:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002e22:	4b87      	ldr	r3, [pc, #540]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002e24:	2101      	movs	r1, #1
 8002e26:	430a      	orrs	r2, r1
 8002e28:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002e2a:	e00b      	b.n	8002e44 <HAL_RCC_OscConfig+0x41c>
 8002e2c:	4b84      	ldr	r3, [pc, #528]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002e2e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002e30:	4b83      	ldr	r3, [pc, #524]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002e32:	2101      	movs	r1, #1
 8002e34:	438a      	bics	r2, r1
 8002e36:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002e38:	4b81      	ldr	r3, [pc, #516]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002e3a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002e3c:	4b80      	ldr	r3, [pc, #512]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002e3e:	2104      	movs	r1, #4
 8002e40:	438a      	bics	r2, r1
 8002e42:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d014      	beq.n	8002e76 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e4c:	f7fe fa3a 	bl	80012c4 <HAL_GetTick>
 8002e50:	0003      	movs	r3, r0
 8002e52:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e54:	e009      	b.n	8002e6a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e56:	f7fe fa35 	bl	80012c4 <HAL_GetTick>
 8002e5a:	0002      	movs	r2, r0
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	1ad3      	subs	r3, r2, r3
 8002e60:	4a79      	ldr	r2, [pc, #484]	@ (8003048 <HAL_RCC_OscConfig+0x620>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d901      	bls.n	8002e6a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8002e66:	2303      	movs	r3, #3
 8002e68:	e0e6      	b.n	8003038 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e6a:	4b75      	ldr	r3, [pc, #468]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002e6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e6e:	2202      	movs	r2, #2
 8002e70:	4013      	ands	r3, r2
 8002e72:	d0f0      	beq.n	8002e56 <HAL_RCC_OscConfig+0x42e>
 8002e74:	e013      	b.n	8002e9e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e76:	f7fe fa25 	bl	80012c4 <HAL_GetTick>
 8002e7a:	0003      	movs	r3, r0
 8002e7c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e7e:	e009      	b.n	8002e94 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e80:	f7fe fa20 	bl	80012c4 <HAL_GetTick>
 8002e84:	0002      	movs	r2, r0
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	4a6f      	ldr	r2, [pc, #444]	@ (8003048 <HAL_RCC_OscConfig+0x620>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d901      	bls.n	8002e94 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002e90:	2303      	movs	r3, #3
 8002e92:	e0d1      	b.n	8003038 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e94:	4b6a      	ldr	r3, [pc, #424]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002e96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e98:	2202      	movs	r2, #2
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	d1f0      	bne.n	8002e80 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002e9e:	231f      	movs	r3, #31
 8002ea0:	18fb      	adds	r3, r7, r3
 8002ea2:	781b      	ldrb	r3, [r3, #0]
 8002ea4:	2b01      	cmp	r3, #1
 8002ea6:	d105      	bne.n	8002eb4 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002ea8:	4b65      	ldr	r3, [pc, #404]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002eaa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002eac:	4b64      	ldr	r3, [pc, #400]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002eae:	4967      	ldr	r1, [pc, #412]	@ (800304c <HAL_RCC_OscConfig+0x624>)
 8002eb0:	400a      	ands	r2, r1
 8002eb2:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	69db      	ldr	r3, [r3, #28]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d100      	bne.n	8002ebe <HAL_RCC_OscConfig+0x496>
 8002ebc:	e0bb      	b.n	8003036 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ebe:	4b60      	ldr	r3, [pc, #384]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002ec0:	689b      	ldr	r3, [r3, #8]
 8002ec2:	2238      	movs	r2, #56	@ 0x38
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	2b10      	cmp	r3, #16
 8002ec8:	d100      	bne.n	8002ecc <HAL_RCC_OscConfig+0x4a4>
 8002eca:	e07b      	b.n	8002fc4 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	69db      	ldr	r3, [r3, #28]
 8002ed0:	2b02      	cmp	r3, #2
 8002ed2:	d156      	bne.n	8002f82 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ed4:	4b5a      	ldr	r3, [pc, #360]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002ed6:	681a      	ldr	r2, [r3, #0]
 8002ed8:	4b59      	ldr	r3, [pc, #356]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002eda:	495d      	ldr	r1, [pc, #372]	@ (8003050 <HAL_RCC_OscConfig+0x628>)
 8002edc:	400a      	ands	r2, r1
 8002ede:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ee0:	f7fe f9f0 	bl	80012c4 <HAL_GetTick>
 8002ee4:	0003      	movs	r3, r0
 8002ee6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ee8:	e008      	b.n	8002efc <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eea:	f7fe f9eb 	bl	80012c4 <HAL_GetTick>
 8002eee:	0002      	movs	r2, r0
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	1ad3      	subs	r3, r2, r3
 8002ef4:	2b02      	cmp	r3, #2
 8002ef6:	d901      	bls.n	8002efc <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002ef8:	2303      	movs	r3, #3
 8002efa:	e09d      	b.n	8003038 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002efc:	4b50      	ldr	r3, [pc, #320]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	2380      	movs	r3, #128	@ 0x80
 8002f02:	049b      	lsls	r3, r3, #18
 8002f04:	4013      	ands	r3, r2
 8002f06:	d1f0      	bne.n	8002eea <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f08:	4b4d      	ldr	r3, [pc, #308]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002f0a:	68db      	ldr	r3, [r3, #12]
 8002f0c:	4a51      	ldr	r2, [pc, #324]	@ (8003054 <HAL_RCC_OscConfig+0x62c>)
 8002f0e:	4013      	ands	r3, r2
 8002f10:	0019      	movs	r1, r3
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6a1a      	ldr	r2, [r3, #32]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f1a:	431a      	orrs	r2, r3
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f20:	021b      	lsls	r3, r3, #8
 8002f22:	431a      	orrs	r2, r3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f28:	431a      	orrs	r2, r3
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f2e:	431a      	orrs	r2, r3
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f34:	431a      	orrs	r2, r3
 8002f36:	4b42      	ldr	r3, [pc, #264]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002f38:	430a      	orrs	r2, r1
 8002f3a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f3c:	4b40      	ldr	r3, [pc, #256]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	4b3f      	ldr	r3, [pc, #252]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002f42:	2180      	movs	r1, #128	@ 0x80
 8002f44:	0449      	lsls	r1, r1, #17
 8002f46:	430a      	orrs	r2, r1
 8002f48:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002f4a:	4b3d      	ldr	r3, [pc, #244]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002f4c:	68da      	ldr	r2, [r3, #12]
 8002f4e:	4b3c      	ldr	r3, [pc, #240]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002f50:	2180      	movs	r1, #128	@ 0x80
 8002f52:	0549      	lsls	r1, r1, #21
 8002f54:	430a      	orrs	r2, r1
 8002f56:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f58:	f7fe f9b4 	bl	80012c4 <HAL_GetTick>
 8002f5c:	0003      	movs	r3, r0
 8002f5e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f60:	e008      	b.n	8002f74 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f62:	f7fe f9af 	bl	80012c4 <HAL_GetTick>
 8002f66:	0002      	movs	r2, r0
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	1ad3      	subs	r3, r2, r3
 8002f6c:	2b02      	cmp	r3, #2
 8002f6e:	d901      	bls.n	8002f74 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8002f70:	2303      	movs	r3, #3
 8002f72:	e061      	b.n	8003038 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f74:	4b32      	ldr	r3, [pc, #200]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	2380      	movs	r3, #128	@ 0x80
 8002f7a:	049b      	lsls	r3, r3, #18
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	d0f0      	beq.n	8002f62 <HAL_RCC_OscConfig+0x53a>
 8002f80:	e059      	b.n	8003036 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f82:	4b2f      	ldr	r3, [pc, #188]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	4b2e      	ldr	r3, [pc, #184]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002f88:	4931      	ldr	r1, [pc, #196]	@ (8003050 <HAL_RCC_OscConfig+0x628>)
 8002f8a:	400a      	ands	r2, r1
 8002f8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f8e:	f7fe f999 	bl	80012c4 <HAL_GetTick>
 8002f92:	0003      	movs	r3, r0
 8002f94:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f96:	e008      	b.n	8002faa <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f98:	f7fe f994 	bl	80012c4 <HAL_GetTick>
 8002f9c:	0002      	movs	r2, r0
 8002f9e:	693b      	ldr	r3, [r7, #16]
 8002fa0:	1ad3      	subs	r3, r2, r3
 8002fa2:	2b02      	cmp	r3, #2
 8002fa4:	d901      	bls.n	8002faa <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8002fa6:	2303      	movs	r3, #3
 8002fa8:	e046      	b.n	8003038 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002faa:	4b25      	ldr	r3, [pc, #148]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	2380      	movs	r3, #128	@ 0x80
 8002fb0:	049b      	lsls	r3, r3, #18
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	d1f0      	bne.n	8002f98 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8002fb6:	4b22      	ldr	r3, [pc, #136]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002fb8:	68da      	ldr	r2, [r3, #12]
 8002fba:	4b21      	ldr	r3, [pc, #132]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002fbc:	4926      	ldr	r1, [pc, #152]	@ (8003058 <HAL_RCC_OscConfig+0x630>)
 8002fbe:	400a      	ands	r2, r1
 8002fc0:	60da      	str	r2, [r3, #12]
 8002fc2:	e038      	b.n	8003036 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	69db      	ldr	r3, [r3, #28]
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	d101      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	e033      	b.n	8003038 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002fd0:	4b1b      	ldr	r3, [pc, #108]	@ (8003040 <HAL_RCC_OscConfig+0x618>)
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fd6:	697b      	ldr	r3, [r7, #20]
 8002fd8:	2203      	movs	r2, #3
 8002fda:	401a      	ands	r2, r3
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6a1b      	ldr	r3, [r3, #32]
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d126      	bne.n	8003032 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	2270      	movs	r2, #112	@ 0x70
 8002fe8:	401a      	ands	r2, r3
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d11f      	bne.n	8003032 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ff2:	697a      	ldr	r2, [r7, #20]
 8002ff4:	23fe      	movs	r3, #254	@ 0xfe
 8002ff6:	01db      	lsls	r3, r3, #7
 8002ff8:	401a      	ands	r2, r3
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ffe:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003000:	429a      	cmp	r2, r3
 8003002:	d116      	bne.n	8003032 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003004:	697a      	ldr	r2, [r7, #20]
 8003006:	23f8      	movs	r3, #248	@ 0xf8
 8003008:	039b      	lsls	r3, r3, #14
 800300a:	401a      	ands	r2, r3
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003010:	429a      	cmp	r2, r3
 8003012:	d10e      	bne.n	8003032 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003014:	697a      	ldr	r2, [r7, #20]
 8003016:	23e0      	movs	r3, #224	@ 0xe0
 8003018:	051b      	lsls	r3, r3, #20
 800301a:	401a      	ands	r2, r3
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003020:	429a      	cmp	r2, r3
 8003022:	d106      	bne.n	8003032 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	0f5b      	lsrs	r3, r3, #29
 8003028:	075a      	lsls	r2, r3, #29
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800302e:	429a      	cmp	r2, r3
 8003030:	d001      	beq.n	8003036 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	e000      	b.n	8003038 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8003036:	2300      	movs	r3, #0
}
 8003038:	0018      	movs	r0, r3
 800303a:	46bd      	mov	sp, r7
 800303c:	b008      	add	sp, #32
 800303e:	bd80      	pop	{r7, pc}
 8003040:	40021000 	.word	0x40021000
 8003044:	40007000 	.word	0x40007000
 8003048:	00001388 	.word	0x00001388
 800304c:	efffffff 	.word	0xefffffff
 8003050:	feffffff 	.word	0xfeffffff
 8003054:	11c1808c 	.word	0x11c1808c
 8003058:	eefefffc 	.word	0xeefefffc

0800305c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b084      	sub	sp, #16
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
 8003064:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d101      	bne.n	8003070 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	e0e9      	b.n	8003244 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003070:	4b76      	ldr	r3, [pc, #472]	@ (800324c <HAL_RCC_ClockConfig+0x1f0>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	2207      	movs	r2, #7
 8003076:	4013      	ands	r3, r2
 8003078:	683a      	ldr	r2, [r7, #0]
 800307a:	429a      	cmp	r2, r3
 800307c:	d91e      	bls.n	80030bc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800307e:	4b73      	ldr	r3, [pc, #460]	@ (800324c <HAL_RCC_ClockConfig+0x1f0>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	2207      	movs	r2, #7
 8003084:	4393      	bics	r3, r2
 8003086:	0019      	movs	r1, r3
 8003088:	4b70      	ldr	r3, [pc, #448]	@ (800324c <HAL_RCC_ClockConfig+0x1f0>)
 800308a:	683a      	ldr	r2, [r7, #0]
 800308c:	430a      	orrs	r2, r1
 800308e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003090:	f7fe f918 	bl	80012c4 <HAL_GetTick>
 8003094:	0003      	movs	r3, r0
 8003096:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003098:	e009      	b.n	80030ae <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800309a:	f7fe f913 	bl	80012c4 <HAL_GetTick>
 800309e:	0002      	movs	r2, r0
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	1ad3      	subs	r3, r2, r3
 80030a4:	4a6a      	ldr	r2, [pc, #424]	@ (8003250 <HAL_RCC_ClockConfig+0x1f4>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d901      	bls.n	80030ae <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80030aa:	2303      	movs	r3, #3
 80030ac:	e0ca      	b.n	8003244 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80030ae:	4b67      	ldr	r3, [pc, #412]	@ (800324c <HAL_RCC_ClockConfig+0x1f0>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	2207      	movs	r2, #7
 80030b4:	4013      	ands	r3, r2
 80030b6:	683a      	ldr	r2, [r7, #0]
 80030b8:	429a      	cmp	r2, r3
 80030ba:	d1ee      	bne.n	800309a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	2202      	movs	r2, #2
 80030c2:	4013      	ands	r3, r2
 80030c4:	d015      	beq.n	80030f2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	2204      	movs	r2, #4
 80030cc:	4013      	ands	r3, r2
 80030ce:	d006      	beq.n	80030de <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80030d0:	4b60      	ldr	r3, [pc, #384]	@ (8003254 <HAL_RCC_ClockConfig+0x1f8>)
 80030d2:	689a      	ldr	r2, [r3, #8]
 80030d4:	4b5f      	ldr	r3, [pc, #380]	@ (8003254 <HAL_RCC_ClockConfig+0x1f8>)
 80030d6:	21e0      	movs	r1, #224	@ 0xe0
 80030d8:	01c9      	lsls	r1, r1, #7
 80030da:	430a      	orrs	r2, r1
 80030dc:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030de:	4b5d      	ldr	r3, [pc, #372]	@ (8003254 <HAL_RCC_ClockConfig+0x1f8>)
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	4a5d      	ldr	r2, [pc, #372]	@ (8003258 <HAL_RCC_ClockConfig+0x1fc>)
 80030e4:	4013      	ands	r3, r2
 80030e6:	0019      	movs	r1, r3
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	689a      	ldr	r2, [r3, #8]
 80030ec:	4b59      	ldr	r3, [pc, #356]	@ (8003254 <HAL_RCC_ClockConfig+0x1f8>)
 80030ee:	430a      	orrs	r2, r1
 80030f0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	2201      	movs	r2, #1
 80030f8:	4013      	ands	r3, r2
 80030fa:	d057      	beq.n	80031ac <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	2b01      	cmp	r3, #1
 8003102:	d107      	bne.n	8003114 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003104:	4b53      	ldr	r3, [pc, #332]	@ (8003254 <HAL_RCC_ClockConfig+0x1f8>)
 8003106:	681a      	ldr	r2, [r3, #0]
 8003108:	2380      	movs	r3, #128	@ 0x80
 800310a:	029b      	lsls	r3, r3, #10
 800310c:	4013      	ands	r3, r2
 800310e:	d12b      	bne.n	8003168 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e097      	b.n	8003244 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	2b02      	cmp	r3, #2
 800311a:	d107      	bne.n	800312c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800311c:	4b4d      	ldr	r3, [pc, #308]	@ (8003254 <HAL_RCC_ClockConfig+0x1f8>)
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	2380      	movs	r3, #128	@ 0x80
 8003122:	049b      	lsls	r3, r3, #18
 8003124:	4013      	ands	r3, r2
 8003126:	d11f      	bne.n	8003168 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	e08b      	b.n	8003244 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d107      	bne.n	8003144 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003134:	4b47      	ldr	r3, [pc, #284]	@ (8003254 <HAL_RCC_ClockConfig+0x1f8>)
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	2380      	movs	r3, #128	@ 0x80
 800313a:	00db      	lsls	r3, r3, #3
 800313c:	4013      	ands	r3, r2
 800313e:	d113      	bne.n	8003168 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	e07f      	b.n	8003244 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	2b03      	cmp	r3, #3
 800314a:	d106      	bne.n	800315a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800314c:	4b41      	ldr	r3, [pc, #260]	@ (8003254 <HAL_RCC_ClockConfig+0x1f8>)
 800314e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003150:	2202      	movs	r2, #2
 8003152:	4013      	ands	r3, r2
 8003154:	d108      	bne.n	8003168 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e074      	b.n	8003244 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800315a:	4b3e      	ldr	r3, [pc, #248]	@ (8003254 <HAL_RCC_ClockConfig+0x1f8>)
 800315c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800315e:	2202      	movs	r2, #2
 8003160:	4013      	ands	r3, r2
 8003162:	d101      	bne.n	8003168 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003164:	2301      	movs	r3, #1
 8003166:	e06d      	b.n	8003244 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003168:	4b3a      	ldr	r3, [pc, #232]	@ (8003254 <HAL_RCC_ClockConfig+0x1f8>)
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	2207      	movs	r2, #7
 800316e:	4393      	bics	r3, r2
 8003170:	0019      	movs	r1, r3
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	685a      	ldr	r2, [r3, #4]
 8003176:	4b37      	ldr	r3, [pc, #220]	@ (8003254 <HAL_RCC_ClockConfig+0x1f8>)
 8003178:	430a      	orrs	r2, r1
 800317a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800317c:	f7fe f8a2 	bl	80012c4 <HAL_GetTick>
 8003180:	0003      	movs	r3, r0
 8003182:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003184:	e009      	b.n	800319a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003186:	f7fe f89d 	bl	80012c4 <HAL_GetTick>
 800318a:	0002      	movs	r2, r0
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	1ad3      	subs	r3, r2, r3
 8003190:	4a2f      	ldr	r2, [pc, #188]	@ (8003250 <HAL_RCC_ClockConfig+0x1f4>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d901      	bls.n	800319a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003196:	2303      	movs	r3, #3
 8003198:	e054      	b.n	8003244 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800319a:	4b2e      	ldr	r3, [pc, #184]	@ (8003254 <HAL_RCC_ClockConfig+0x1f8>)
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	2238      	movs	r2, #56	@ 0x38
 80031a0:	401a      	ands	r2, r3
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	00db      	lsls	r3, r3, #3
 80031a8:	429a      	cmp	r2, r3
 80031aa:	d1ec      	bne.n	8003186 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80031ac:	4b27      	ldr	r3, [pc, #156]	@ (800324c <HAL_RCC_ClockConfig+0x1f0>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	2207      	movs	r2, #7
 80031b2:	4013      	ands	r3, r2
 80031b4:	683a      	ldr	r2, [r7, #0]
 80031b6:	429a      	cmp	r2, r3
 80031b8:	d21e      	bcs.n	80031f8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031ba:	4b24      	ldr	r3, [pc, #144]	@ (800324c <HAL_RCC_ClockConfig+0x1f0>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	2207      	movs	r2, #7
 80031c0:	4393      	bics	r3, r2
 80031c2:	0019      	movs	r1, r3
 80031c4:	4b21      	ldr	r3, [pc, #132]	@ (800324c <HAL_RCC_ClockConfig+0x1f0>)
 80031c6:	683a      	ldr	r2, [r7, #0]
 80031c8:	430a      	orrs	r2, r1
 80031ca:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80031cc:	f7fe f87a 	bl	80012c4 <HAL_GetTick>
 80031d0:	0003      	movs	r3, r0
 80031d2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80031d4:	e009      	b.n	80031ea <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031d6:	f7fe f875 	bl	80012c4 <HAL_GetTick>
 80031da:	0002      	movs	r2, r0
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	1ad3      	subs	r3, r2, r3
 80031e0:	4a1b      	ldr	r2, [pc, #108]	@ (8003250 <HAL_RCC_ClockConfig+0x1f4>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d901      	bls.n	80031ea <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80031e6:	2303      	movs	r3, #3
 80031e8:	e02c      	b.n	8003244 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80031ea:	4b18      	ldr	r3, [pc, #96]	@ (800324c <HAL_RCC_ClockConfig+0x1f0>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	2207      	movs	r2, #7
 80031f0:	4013      	ands	r3, r2
 80031f2:	683a      	ldr	r2, [r7, #0]
 80031f4:	429a      	cmp	r2, r3
 80031f6:	d1ee      	bne.n	80031d6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	2204      	movs	r2, #4
 80031fe:	4013      	ands	r3, r2
 8003200:	d009      	beq.n	8003216 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003202:	4b14      	ldr	r3, [pc, #80]	@ (8003254 <HAL_RCC_ClockConfig+0x1f8>)
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	4a15      	ldr	r2, [pc, #84]	@ (800325c <HAL_RCC_ClockConfig+0x200>)
 8003208:	4013      	ands	r3, r2
 800320a:	0019      	movs	r1, r3
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	68da      	ldr	r2, [r3, #12]
 8003210:	4b10      	ldr	r3, [pc, #64]	@ (8003254 <HAL_RCC_ClockConfig+0x1f8>)
 8003212:	430a      	orrs	r2, r1
 8003214:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003216:	f000 f829 	bl	800326c <HAL_RCC_GetSysClockFreq>
 800321a:	0001      	movs	r1, r0
 800321c:	4b0d      	ldr	r3, [pc, #52]	@ (8003254 <HAL_RCC_ClockConfig+0x1f8>)
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	0a1b      	lsrs	r3, r3, #8
 8003222:	220f      	movs	r2, #15
 8003224:	401a      	ands	r2, r3
 8003226:	4b0e      	ldr	r3, [pc, #56]	@ (8003260 <HAL_RCC_ClockConfig+0x204>)
 8003228:	0092      	lsls	r2, r2, #2
 800322a:	58d3      	ldr	r3, [r2, r3]
 800322c:	221f      	movs	r2, #31
 800322e:	4013      	ands	r3, r2
 8003230:	000a      	movs	r2, r1
 8003232:	40da      	lsrs	r2, r3
 8003234:	4b0b      	ldr	r3, [pc, #44]	@ (8003264 <HAL_RCC_ClockConfig+0x208>)
 8003236:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003238:	4b0b      	ldr	r3, [pc, #44]	@ (8003268 <HAL_RCC_ClockConfig+0x20c>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	0018      	movs	r0, r3
 800323e:	f7fd ffe5 	bl	800120c <HAL_InitTick>
 8003242:	0003      	movs	r3, r0
}
 8003244:	0018      	movs	r0, r3
 8003246:	46bd      	mov	sp, r7
 8003248:	b004      	add	sp, #16
 800324a:	bd80      	pop	{r7, pc}
 800324c:	40022000 	.word	0x40022000
 8003250:	00001388 	.word	0x00001388
 8003254:	40021000 	.word	0x40021000
 8003258:	fffff0ff 	.word	0xfffff0ff
 800325c:	ffff8fff 	.word	0xffff8fff
 8003260:	0800584c 	.word	0x0800584c
 8003264:	20000000 	.word	0x20000000
 8003268:	20000004 	.word	0x20000004

0800326c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b086      	sub	sp, #24
 8003270:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003272:	4b3c      	ldr	r3, [pc, #240]	@ (8003364 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	2238      	movs	r2, #56	@ 0x38
 8003278:	4013      	ands	r3, r2
 800327a:	d10f      	bne.n	800329c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800327c:	4b39      	ldr	r3, [pc, #228]	@ (8003364 <HAL_RCC_GetSysClockFreq+0xf8>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	0adb      	lsrs	r3, r3, #11
 8003282:	2207      	movs	r2, #7
 8003284:	4013      	ands	r3, r2
 8003286:	2201      	movs	r2, #1
 8003288:	409a      	lsls	r2, r3
 800328a:	0013      	movs	r3, r2
 800328c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800328e:	6839      	ldr	r1, [r7, #0]
 8003290:	4835      	ldr	r0, [pc, #212]	@ (8003368 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003292:	f7fc ff37 	bl	8000104 <__udivsi3>
 8003296:	0003      	movs	r3, r0
 8003298:	613b      	str	r3, [r7, #16]
 800329a:	e05d      	b.n	8003358 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800329c:	4b31      	ldr	r3, [pc, #196]	@ (8003364 <HAL_RCC_GetSysClockFreq+0xf8>)
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	2238      	movs	r2, #56	@ 0x38
 80032a2:	4013      	ands	r3, r2
 80032a4:	2b08      	cmp	r3, #8
 80032a6:	d102      	bne.n	80032ae <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80032a8:	4b30      	ldr	r3, [pc, #192]	@ (800336c <HAL_RCC_GetSysClockFreq+0x100>)
 80032aa:	613b      	str	r3, [r7, #16]
 80032ac:	e054      	b.n	8003358 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032ae:	4b2d      	ldr	r3, [pc, #180]	@ (8003364 <HAL_RCC_GetSysClockFreq+0xf8>)
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	2238      	movs	r2, #56	@ 0x38
 80032b4:	4013      	ands	r3, r2
 80032b6:	2b10      	cmp	r3, #16
 80032b8:	d138      	bne.n	800332c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80032ba:	4b2a      	ldr	r3, [pc, #168]	@ (8003364 <HAL_RCC_GetSysClockFreq+0xf8>)
 80032bc:	68db      	ldr	r3, [r3, #12]
 80032be:	2203      	movs	r2, #3
 80032c0:	4013      	ands	r3, r2
 80032c2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80032c4:	4b27      	ldr	r3, [pc, #156]	@ (8003364 <HAL_RCC_GetSysClockFreq+0xf8>)
 80032c6:	68db      	ldr	r3, [r3, #12]
 80032c8:	091b      	lsrs	r3, r3, #4
 80032ca:	2207      	movs	r2, #7
 80032cc:	4013      	ands	r3, r2
 80032ce:	3301      	adds	r3, #1
 80032d0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	2b03      	cmp	r3, #3
 80032d6:	d10d      	bne.n	80032f4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80032d8:	68b9      	ldr	r1, [r7, #8]
 80032da:	4824      	ldr	r0, [pc, #144]	@ (800336c <HAL_RCC_GetSysClockFreq+0x100>)
 80032dc:	f7fc ff12 	bl	8000104 <__udivsi3>
 80032e0:	0003      	movs	r3, r0
 80032e2:	0019      	movs	r1, r3
 80032e4:	4b1f      	ldr	r3, [pc, #124]	@ (8003364 <HAL_RCC_GetSysClockFreq+0xf8>)
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	0a1b      	lsrs	r3, r3, #8
 80032ea:	227f      	movs	r2, #127	@ 0x7f
 80032ec:	4013      	ands	r3, r2
 80032ee:	434b      	muls	r3, r1
 80032f0:	617b      	str	r3, [r7, #20]
        break;
 80032f2:	e00d      	b.n	8003310 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80032f4:	68b9      	ldr	r1, [r7, #8]
 80032f6:	481c      	ldr	r0, [pc, #112]	@ (8003368 <HAL_RCC_GetSysClockFreq+0xfc>)
 80032f8:	f7fc ff04 	bl	8000104 <__udivsi3>
 80032fc:	0003      	movs	r3, r0
 80032fe:	0019      	movs	r1, r3
 8003300:	4b18      	ldr	r3, [pc, #96]	@ (8003364 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003302:	68db      	ldr	r3, [r3, #12]
 8003304:	0a1b      	lsrs	r3, r3, #8
 8003306:	227f      	movs	r2, #127	@ 0x7f
 8003308:	4013      	ands	r3, r2
 800330a:	434b      	muls	r3, r1
 800330c:	617b      	str	r3, [r7, #20]
        break;
 800330e:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003310:	4b14      	ldr	r3, [pc, #80]	@ (8003364 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003312:	68db      	ldr	r3, [r3, #12]
 8003314:	0f5b      	lsrs	r3, r3, #29
 8003316:	2207      	movs	r2, #7
 8003318:	4013      	ands	r3, r2
 800331a:	3301      	adds	r3, #1
 800331c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800331e:	6879      	ldr	r1, [r7, #4]
 8003320:	6978      	ldr	r0, [r7, #20]
 8003322:	f7fc feef 	bl	8000104 <__udivsi3>
 8003326:	0003      	movs	r3, r0
 8003328:	613b      	str	r3, [r7, #16]
 800332a:	e015      	b.n	8003358 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800332c:	4b0d      	ldr	r3, [pc, #52]	@ (8003364 <HAL_RCC_GetSysClockFreq+0xf8>)
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	2238      	movs	r2, #56	@ 0x38
 8003332:	4013      	ands	r3, r2
 8003334:	2b20      	cmp	r3, #32
 8003336:	d103      	bne.n	8003340 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003338:	2380      	movs	r3, #128	@ 0x80
 800333a:	021b      	lsls	r3, r3, #8
 800333c:	613b      	str	r3, [r7, #16]
 800333e:	e00b      	b.n	8003358 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003340:	4b08      	ldr	r3, [pc, #32]	@ (8003364 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	2238      	movs	r2, #56	@ 0x38
 8003346:	4013      	ands	r3, r2
 8003348:	2b18      	cmp	r3, #24
 800334a:	d103      	bne.n	8003354 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800334c:	23fa      	movs	r3, #250	@ 0xfa
 800334e:	01db      	lsls	r3, r3, #7
 8003350:	613b      	str	r3, [r7, #16]
 8003352:	e001      	b.n	8003358 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003354:	2300      	movs	r3, #0
 8003356:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003358:	693b      	ldr	r3, [r7, #16]
}
 800335a:	0018      	movs	r0, r3
 800335c:	46bd      	mov	sp, r7
 800335e:	b006      	add	sp, #24
 8003360:	bd80      	pop	{r7, pc}
 8003362:	46c0      	nop			@ (mov r8, r8)
 8003364:	40021000 	.word	0x40021000
 8003368:	00f42400 	.word	0x00f42400
 800336c:	007a1200 	.word	0x007a1200

08003370 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b086      	sub	sp, #24
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003378:	2313      	movs	r3, #19
 800337a:	18fb      	adds	r3, r7, r3
 800337c:	2200      	movs	r2, #0
 800337e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003380:	2312      	movs	r3, #18
 8003382:	18fb      	adds	r3, r7, r3
 8003384:	2200      	movs	r2, #0
 8003386:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681a      	ldr	r2, [r3, #0]
 800338c:	2380      	movs	r3, #128	@ 0x80
 800338e:	029b      	lsls	r3, r3, #10
 8003390:	4013      	ands	r3, r2
 8003392:	d100      	bne.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003394:	e0a3      	b.n	80034de <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003396:	2011      	movs	r0, #17
 8003398:	183b      	adds	r3, r7, r0
 800339a:	2200      	movs	r2, #0
 800339c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800339e:	4ba5      	ldr	r3, [pc, #660]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80033a0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80033a2:	2380      	movs	r3, #128	@ 0x80
 80033a4:	055b      	lsls	r3, r3, #21
 80033a6:	4013      	ands	r3, r2
 80033a8:	d110      	bne.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033aa:	4ba2      	ldr	r3, [pc, #648]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80033ac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80033ae:	4ba1      	ldr	r3, [pc, #644]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80033b0:	2180      	movs	r1, #128	@ 0x80
 80033b2:	0549      	lsls	r1, r1, #21
 80033b4:	430a      	orrs	r2, r1
 80033b6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80033b8:	4b9e      	ldr	r3, [pc, #632]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80033ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80033bc:	2380      	movs	r3, #128	@ 0x80
 80033be:	055b      	lsls	r3, r3, #21
 80033c0:	4013      	ands	r3, r2
 80033c2:	60bb      	str	r3, [r7, #8]
 80033c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033c6:	183b      	adds	r3, r7, r0
 80033c8:	2201      	movs	r2, #1
 80033ca:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033cc:	4b9a      	ldr	r3, [pc, #616]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	4b99      	ldr	r3, [pc, #612]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80033d2:	2180      	movs	r1, #128	@ 0x80
 80033d4:	0049      	lsls	r1, r1, #1
 80033d6:	430a      	orrs	r2, r1
 80033d8:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80033da:	f7fd ff73 	bl	80012c4 <HAL_GetTick>
 80033de:	0003      	movs	r3, r0
 80033e0:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80033e2:	e00b      	b.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033e4:	f7fd ff6e 	bl	80012c4 <HAL_GetTick>
 80033e8:	0002      	movs	r2, r0
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	2b02      	cmp	r3, #2
 80033f0:	d904      	bls.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80033f2:	2313      	movs	r3, #19
 80033f4:	18fb      	adds	r3, r7, r3
 80033f6:	2203      	movs	r2, #3
 80033f8:	701a      	strb	r2, [r3, #0]
        break;
 80033fa:	e005      	b.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80033fc:	4b8e      	ldr	r3, [pc, #568]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	2380      	movs	r3, #128	@ 0x80
 8003402:	005b      	lsls	r3, r3, #1
 8003404:	4013      	ands	r3, r2
 8003406:	d0ed      	beq.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8003408:	2313      	movs	r3, #19
 800340a:	18fb      	adds	r3, r7, r3
 800340c:	781b      	ldrb	r3, [r3, #0]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d154      	bne.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003412:	4b88      	ldr	r3, [pc, #544]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003414:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003416:	23c0      	movs	r3, #192	@ 0xc0
 8003418:	009b      	lsls	r3, r3, #2
 800341a:	4013      	ands	r3, r2
 800341c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d019      	beq.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003428:	697a      	ldr	r2, [r7, #20]
 800342a:	429a      	cmp	r2, r3
 800342c:	d014      	beq.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800342e:	4b81      	ldr	r3, [pc, #516]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003430:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003432:	4a82      	ldr	r2, [pc, #520]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003434:	4013      	ands	r3, r2
 8003436:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003438:	4b7e      	ldr	r3, [pc, #504]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800343a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800343c:	4b7d      	ldr	r3, [pc, #500]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800343e:	2180      	movs	r1, #128	@ 0x80
 8003440:	0249      	lsls	r1, r1, #9
 8003442:	430a      	orrs	r2, r1
 8003444:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003446:	4b7b      	ldr	r3, [pc, #492]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003448:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800344a:	4b7a      	ldr	r3, [pc, #488]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800344c:	497c      	ldr	r1, [pc, #496]	@ (8003640 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 800344e:	400a      	ands	r2, r1
 8003450:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003452:	4b78      	ldr	r3, [pc, #480]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003454:	697a      	ldr	r2, [r7, #20]
 8003456:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	2201      	movs	r2, #1
 800345c:	4013      	ands	r3, r2
 800345e:	d016      	beq.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003460:	f7fd ff30 	bl	80012c4 <HAL_GetTick>
 8003464:	0003      	movs	r3, r0
 8003466:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003468:	e00c      	b.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800346a:	f7fd ff2b 	bl	80012c4 <HAL_GetTick>
 800346e:	0002      	movs	r2, r0
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	1ad3      	subs	r3, r2, r3
 8003474:	4a73      	ldr	r2, [pc, #460]	@ (8003644 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d904      	bls.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800347a:	2313      	movs	r3, #19
 800347c:	18fb      	adds	r3, r7, r3
 800347e:	2203      	movs	r2, #3
 8003480:	701a      	strb	r2, [r3, #0]
            break;
 8003482:	e004      	b.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003484:	4b6b      	ldr	r3, [pc, #428]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003486:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003488:	2202      	movs	r2, #2
 800348a:	4013      	ands	r3, r2
 800348c:	d0ed      	beq.n	800346a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800348e:	2313      	movs	r3, #19
 8003490:	18fb      	adds	r3, r7, r3
 8003492:	781b      	ldrb	r3, [r3, #0]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d10a      	bne.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003498:	4b66      	ldr	r3, [pc, #408]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800349a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800349c:	4a67      	ldr	r2, [pc, #412]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800349e:	4013      	ands	r3, r2
 80034a0:	0019      	movs	r1, r3
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80034a6:	4b63      	ldr	r3, [pc, #396]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80034a8:	430a      	orrs	r2, r1
 80034aa:	65da      	str	r2, [r3, #92]	@ 0x5c
 80034ac:	e00c      	b.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80034ae:	2312      	movs	r3, #18
 80034b0:	18fb      	adds	r3, r7, r3
 80034b2:	2213      	movs	r2, #19
 80034b4:	18ba      	adds	r2, r7, r2
 80034b6:	7812      	ldrb	r2, [r2, #0]
 80034b8:	701a      	strb	r2, [r3, #0]
 80034ba:	e005      	b.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034bc:	2312      	movs	r3, #18
 80034be:	18fb      	adds	r3, r7, r3
 80034c0:	2213      	movs	r2, #19
 80034c2:	18ba      	adds	r2, r7, r2
 80034c4:	7812      	ldrb	r2, [r2, #0]
 80034c6:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80034c8:	2311      	movs	r3, #17
 80034ca:	18fb      	adds	r3, r7, r3
 80034cc:	781b      	ldrb	r3, [r3, #0]
 80034ce:	2b01      	cmp	r3, #1
 80034d0:	d105      	bne.n	80034de <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034d2:	4b58      	ldr	r3, [pc, #352]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80034d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80034d6:	4b57      	ldr	r3, [pc, #348]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80034d8:	495b      	ldr	r1, [pc, #364]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80034da:	400a      	ands	r2, r1
 80034dc:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	2201      	movs	r2, #1
 80034e4:	4013      	ands	r3, r2
 80034e6:	d009      	beq.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80034e8:	4b52      	ldr	r3, [pc, #328]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80034ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034ec:	2203      	movs	r2, #3
 80034ee:	4393      	bics	r3, r2
 80034f0:	0019      	movs	r1, r3
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	685a      	ldr	r2, [r3, #4]
 80034f6:	4b4f      	ldr	r3, [pc, #316]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80034f8:	430a      	orrs	r2, r1
 80034fa:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	2210      	movs	r2, #16
 8003502:	4013      	ands	r3, r2
 8003504:	d009      	beq.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003506:	4b4b      	ldr	r3, [pc, #300]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003508:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800350a:	4a50      	ldr	r2, [pc, #320]	@ (800364c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800350c:	4013      	ands	r3, r2
 800350e:	0019      	movs	r1, r3
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	689a      	ldr	r2, [r3, #8]
 8003514:	4b47      	ldr	r3, [pc, #284]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003516:	430a      	orrs	r2, r1
 8003518:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	2380      	movs	r3, #128	@ 0x80
 8003520:	009b      	lsls	r3, r3, #2
 8003522:	4013      	ands	r3, r2
 8003524:	d009      	beq.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003526:	4b43      	ldr	r3, [pc, #268]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003528:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800352a:	4a49      	ldr	r2, [pc, #292]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800352c:	4013      	ands	r3, r2
 800352e:	0019      	movs	r1, r3
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	695a      	ldr	r2, [r3, #20]
 8003534:	4b3f      	ldr	r3, [pc, #252]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003536:	430a      	orrs	r2, r1
 8003538:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	2380      	movs	r3, #128	@ 0x80
 8003540:	00db      	lsls	r3, r3, #3
 8003542:	4013      	ands	r3, r2
 8003544:	d009      	beq.n	800355a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003546:	4b3b      	ldr	r3, [pc, #236]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003548:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800354a:	4a42      	ldr	r2, [pc, #264]	@ (8003654 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800354c:	4013      	ands	r3, r2
 800354e:	0019      	movs	r1, r3
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	699a      	ldr	r2, [r3, #24]
 8003554:	4b37      	ldr	r3, [pc, #220]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003556:	430a      	orrs	r2, r1
 8003558:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	2220      	movs	r2, #32
 8003560:	4013      	ands	r3, r2
 8003562:	d009      	beq.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003564:	4b33      	ldr	r3, [pc, #204]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003566:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003568:	4a3b      	ldr	r2, [pc, #236]	@ (8003658 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800356a:	4013      	ands	r3, r2
 800356c:	0019      	movs	r1, r3
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	68da      	ldr	r2, [r3, #12]
 8003572:	4b30      	ldr	r3, [pc, #192]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003574:	430a      	orrs	r2, r1
 8003576:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	2380      	movs	r3, #128	@ 0x80
 800357e:	01db      	lsls	r3, r3, #7
 8003580:	4013      	ands	r3, r2
 8003582:	d015      	beq.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003584:	4b2b      	ldr	r3, [pc, #172]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003586:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003588:	009b      	lsls	r3, r3, #2
 800358a:	0899      	lsrs	r1, r3, #2
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	69da      	ldr	r2, [r3, #28]
 8003590:	4b28      	ldr	r3, [pc, #160]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003592:	430a      	orrs	r2, r1
 8003594:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	69da      	ldr	r2, [r3, #28]
 800359a:	2380      	movs	r3, #128	@ 0x80
 800359c:	05db      	lsls	r3, r3, #23
 800359e:	429a      	cmp	r2, r3
 80035a0:	d106      	bne.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80035a2:	4b24      	ldr	r3, [pc, #144]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80035a4:	68da      	ldr	r2, [r3, #12]
 80035a6:	4b23      	ldr	r3, [pc, #140]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80035a8:	2180      	movs	r1, #128	@ 0x80
 80035aa:	0249      	lsls	r1, r1, #9
 80035ac:	430a      	orrs	r2, r1
 80035ae:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681a      	ldr	r2, [r3, #0]
 80035b4:	2380      	movs	r3, #128	@ 0x80
 80035b6:	039b      	lsls	r3, r3, #14
 80035b8:	4013      	ands	r3, r2
 80035ba:	d016      	beq.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80035bc:	4b1d      	ldr	r3, [pc, #116]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80035be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035c0:	4a26      	ldr	r2, [pc, #152]	@ (800365c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80035c2:	4013      	ands	r3, r2
 80035c4:	0019      	movs	r1, r3
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6a1a      	ldr	r2, [r3, #32]
 80035ca:	4b1a      	ldr	r3, [pc, #104]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80035cc:	430a      	orrs	r2, r1
 80035ce:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6a1a      	ldr	r2, [r3, #32]
 80035d4:	2380      	movs	r3, #128	@ 0x80
 80035d6:	03db      	lsls	r3, r3, #15
 80035d8:	429a      	cmp	r2, r3
 80035da:	d106      	bne.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80035dc:	4b15      	ldr	r3, [pc, #84]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80035de:	68da      	ldr	r2, [r3, #12]
 80035e0:	4b14      	ldr	r3, [pc, #80]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80035e2:	2180      	movs	r1, #128	@ 0x80
 80035e4:	0449      	lsls	r1, r1, #17
 80035e6:	430a      	orrs	r2, r1
 80035e8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	2380      	movs	r3, #128	@ 0x80
 80035f0:	011b      	lsls	r3, r3, #4
 80035f2:	4013      	ands	r3, r2
 80035f4:	d016      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80035f6:	4b0f      	ldr	r3, [pc, #60]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80035f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035fa:	4a19      	ldr	r2, [pc, #100]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80035fc:	4013      	ands	r3, r2
 80035fe:	0019      	movs	r1, r3
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	691a      	ldr	r2, [r3, #16]
 8003604:	4b0b      	ldr	r3, [pc, #44]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003606:	430a      	orrs	r2, r1
 8003608:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	691a      	ldr	r2, [r3, #16]
 800360e:	2380      	movs	r3, #128	@ 0x80
 8003610:	01db      	lsls	r3, r3, #7
 8003612:	429a      	cmp	r2, r3
 8003614:	d106      	bne.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003616:	4b07      	ldr	r3, [pc, #28]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003618:	68da      	ldr	r2, [r3, #12]
 800361a:	4b06      	ldr	r3, [pc, #24]	@ (8003634 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800361c:	2180      	movs	r1, #128	@ 0x80
 800361e:	0249      	lsls	r1, r1, #9
 8003620:	430a      	orrs	r2, r1
 8003622:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8003624:	2312      	movs	r3, #18
 8003626:	18fb      	adds	r3, r7, r3
 8003628:	781b      	ldrb	r3, [r3, #0]
}
 800362a:	0018      	movs	r0, r3
 800362c:	46bd      	mov	sp, r7
 800362e:	b006      	add	sp, #24
 8003630:	bd80      	pop	{r7, pc}
 8003632:	46c0      	nop			@ (mov r8, r8)
 8003634:	40021000 	.word	0x40021000
 8003638:	40007000 	.word	0x40007000
 800363c:	fffffcff 	.word	0xfffffcff
 8003640:	fffeffff 	.word	0xfffeffff
 8003644:	00001388 	.word	0x00001388
 8003648:	efffffff 	.word	0xefffffff
 800364c:	fffff3ff 	.word	0xfffff3ff
 8003650:	fff3ffff 	.word	0xfff3ffff
 8003654:	ffcfffff 	.word	0xffcfffff
 8003658:	ffffcfff 	.word	0xffffcfff
 800365c:	ffbfffff 	.word	0xffbfffff
 8003660:	ffff3fff 	.word	0xffff3fff

08003664 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b084      	sub	sp, #16
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d101      	bne.n	8003676 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	e0a8      	b.n	80037c8 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800367a:	2b00      	cmp	r3, #0
 800367c:	d109      	bne.n	8003692 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	685a      	ldr	r2, [r3, #4]
 8003682:	2382      	movs	r3, #130	@ 0x82
 8003684:	005b      	lsls	r3, r3, #1
 8003686:	429a      	cmp	r2, r3
 8003688:	d009      	beq.n	800369e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2200      	movs	r2, #0
 800368e:	61da      	str	r2, [r3, #28]
 8003690:	e005      	b.n	800369e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2200      	movs	r2, #0
 8003696:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2200      	movs	r2, #0
 800369c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2200      	movs	r2, #0
 80036a2:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	225d      	movs	r2, #93	@ 0x5d
 80036a8:	5c9b      	ldrb	r3, [r3, r2]
 80036aa:	b2db      	uxtb	r3, r3
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d107      	bne.n	80036c0 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	225c      	movs	r2, #92	@ 0x5c
 80036b4:	2100      	movs	r1, #0
 80036b6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	0018      	movs	r0, r3
 80036bc:	f7fd f9ae 	bl	8000a1c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	225d      	movs	r2, #93	@ 0x5d
 80036c4:	2102      	movs	r1, #2
 80036c6:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	2140      	movs	r1, #64	@ 0x40
 80036d4:	438a      	bics	r2, r1
 80036d6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	68da      	ldr	r2, [r3, #12]
 80036dc:	23e0      	movs	r3, #224	@ 0xe0
 80036de:	00db      	lsls	r3, r3, #3
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d902      	bls.n	80036ea <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80036e4:	2300      	movs	r3, #0
 80036e6:	60fb      	str	r3, [r7, #12]
 80036e8:	e002      	b.n	80036f0 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80036ea:	2380      	movs	r3, #128	@ 0x80
 80036ec:	015b      	lsls	r3, r3, #5
 80036ee:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	68da      	ldr	r2, [r3, #12]
 80036f4:	23f0      	movs	r3, #240	@ 0xf0
 80036f6:	011b      	lsls	r3, r3, #4
 80036f8:	429a      	cmp	r2, r3
 80036fa:	d008      	beq.n	800370e <HAL_SPI_Init+0xaa>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	68da      	ldr	r2, [r3, #12]
 8003700:	23e0      	movs	r3, #224	@ 0xe0
 8003702:	00db      	lsls	r3, r3, #3
 8003704:	429a      	cmp	r2, r3
 8003706:	d002      	beq.n	800370e <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2200      	movs	r2, #0
 800370c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	685a      	ldr	r2, [r3, #4]
 8003712:	2382      	movs	r3, #130	@ 0x82
 8003714:	005b      	lsls	r3, r3, #1
 8003716:	401a      	ands	r2, r3
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6899      	ldr	r1, [r3, #8]
 800371c:	2384      	movs	r3, #132	@ 0x84
 800371e:	021b      	lsls	r3, r3, #8
 8003720:	400b      	ands	r3, r1
 8003722:	431a      	orrs	r2, r3
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	691b      	ldr	r3, [r3, #16]
 8003728:	2102      	movs	r1, #2
 800372a:	400b      	ands	r3, r1
 800372c:	431a      	orrs	r2, r3
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	695b      	ldr	r3, [r3, #20]
 8003732:	2101      	movs	r1, #1
 8003734:	400b      	ands	r3, r1
 8003736:	431a      	orrs	r2, r3
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6999      	ldr	r1, [r3, #24]
 800373c:	2380      	movs	r3, #128	@ 0x80
 800373e:	009b      	lsls	r3, r3, #2
 8003740:	400b      	ands	r3, r1
 8003742:	431a      	orrs	r2, r3
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	69db      	ldr	r3, [r3, #28]
 8003748:	2138      	movs	r1, #56	@ 0x38
 800374a:	400b      	ands	r3, r1
 800374c:	431a      	orrs	r2, r3
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6a1b      	ldr	r3, [r3, #32]
 8003752:	2180      	movs	r1, #128	@ 0x80
 8003754:	400b      	ands	r3, r1
 8003756:	431a      	orrs	r2, r3
 8003758:	0011      	movs	r1, r2
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800375e:	2380      	movs	r3, #128	@ 0x80
 8003760:	019b      	lsls	r3, r3, #6
 8003762:	401a      	ands	r2, r3
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	430a      	orrs	r2, r1
 800376a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	699b      	ldr	r3, [r3, #24]
 8003770:	0c1b      	lsrs	r3, r3, #16
 8003772:	2204      	movs	r2, #4
 8003774:	401a      	ands	r2, r3
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800377a:	2110      	movs	r1, #16
 800377c:	400b      	ands	r3, r1
 800377e:	431a      	orrs	r2, r3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003784:	2108      	movs	r1, #8
 8003786:	400b      	ands	r3, r1
 8003788:	431a      	orrs	r2, r3
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	68d9      	ldr	r1, [r3, #12]
 800378e:	23f0      	movs	r3, #240	@ 0xf0
 8003790:	011b      	lsls	r3, r3, #4
 8003792:	400b      	ands	r3, r1
 8003794:	431a      	orrs	r2, r3
 8003796:	0011      	movs	r1, r2
 8003798:	68fa      	ldr	r2, [r7, #12]
 800379a:	2380      	movs	r3, #128	@ 0x80
 800379c:	015b      	lsls	r3, r3, #5
 800379e:	401a      	ands	r2, r3
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	430a      	orrs	r2, r1
 80037a6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	69da      	ldr	r2, [r3, #28]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4907      	ldr	r1, [pc, #28]	@ (80037d0 <HAL_SPI_Init+0x16c>)
 80037b4:	400a      	ands	r2, r1
 80037b6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2200      	movs	r2, #0
 80037bc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	225d      	movs	r2, #93	@ 0x5d
 80037c2:	2101      	movs	r1, #1
 80037c4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80037c6:	2300      	movs	r3, #0
}
 80037c8:	0018      	movs	r0, r3
 80037ca:	46bd      	mov	sp, r7
 80037cc:	b004      	add	sp, #16
 80037ce:	bd80      	pop	{r7, pc}
 80037d0:	fffff7ff 	.word	0xfffff7ff

080037d4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b08a      	sub	sp, #40	@ 0x28
 80037d8:	af00      	add	r7, sp, #0
 80037da:	60f8      	str	r0, [r7, #12]
 80037dc:	60b9      	str	r1, [r7, #8]
 80037de:	607a      	str	r2, [r7, #4]
 80037e0:	001a      	movs	r2, r3
 80037e2:	1cbb      	adds	r3, r7, #2
 80037e4:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80037e6:	2301      	movs	r3, #1
 80037e8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80037ea:	2323      	movs	r3, #35	@ 0x23
 80037ec:	18fb      	adds	r3, r7, r3
 80037ee:	2200      	movs	r2, #0
 80037f0:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	225c      	movs	r2, #92	@ 0x5c
 80037f6:	5c9b      	ldrb	r3, [r3, r2]
 80037f8:	2b01      	cmp	r3, #1
 80037fa:	d101      	bne.n	8003800 <HAL_SPI_TransmitReceive+0x2c>
 80037fc:	2302      	movs	r3, #2
 80037fe:	e1c4      	b.n	8003b8a <HAL_SPI_TransmitReceive+0x3b6>
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	225c      	movs	r2, #92	@ 0x5c
 8003804:	2101      	movs	r1, #1
 8003806:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003808:	f7fd fd5c 	bl	80012c4 <HAL_GetTick>
 800380c:	0003      	movs	r3, r0
 800380e:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003810:	201b      	movs	r0, #27
 8003812:	183b      	adds	r3, r7, r0
 8003814:	68fa      	ldr	r2, [r7, #12]
 8003816:	215d      	movs	r1, #93	@ 0x5d
 8003818:	5c52      	ldrb	r2, [r2, r1]
 800381a:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003822:	2312      	movs	r3, #18
 8003824:	18fb      	adds	r3, r7, r3
 8003826:	1cba      	adds	r2, r7, #2
 8003828:	8812      	ldrh	r2, [r2, #0]
 800382a:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800382c:	183b      	adds	r3, r7, r0
 800382e:	781b      	ldrb	r3, [r3, #0]
 8003830:	2b01      	cmp	r3, #1
 8003832:	d011      	beq.n	8003858 <HAL_SPI_TransmitReceive+0x84>
 8003834:	697a      	ldr	r2, [r7, #20]
 8003836:	2382      	movs	r3, #130	@ 0x82
 8003838:	005b      	lsls	r3, r3, #1
 800383a:	429a      	cmp	r2, r3
 800383c:	d107      	bne.n	800384e <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d103      	bne.n	800384e <HAL_SPI_TransmitReceive+0x7a>
 8003846:	183b      	adds	r3, r7, r0
 8003848:	781b      	ldrb	r3, [r3, #0]
 800384a:	2b04      	cmp	r3, #4
 800384c:	d004      	beq.n	8003858 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 800384e:	2323      	movs	r3, #35	@ 0x23
 8003850:	18fb      	adds	r3, r7, r3
 8003852:	2202      	movs	r2, #2
 8003854:	701a      	strb	r2, [r3, #0]
    goto error;
 8003856:	e191      	b.n	8003b7c <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d006      	beq.n	800386c <HAL_SPI_TransmitReceive+0x98>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d003      	beq.n	800386c <HAL_SPI_TransmitReceive+0x98>
 8003864:	1cbb      	adds	r3, r7, #2
 8003866:	881b      	ldrh	r3, [r3, #0]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d104      	bne.n	8003876 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 800386c:	2323      	movs	r3, #35	@ 0x23
 800386e:	18fb      	adds	r3, r7, r3
 8003870:	2201      	movs	r2, #1
 8003872:	701a      	strb	r2, [r3, #0]
    goto error;
 8003874:	e182      	b.n	8003b7c <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	225d      	movs	r2, #93	@ 0x5d
 800387a:	5c9b      	ldrb	r3, [r3, r2]
 800387c:	b2db      	uxtb	r3, r3
 800387e:	2b04      	cmp	r3, #4
 8003880:	d003      	beq.n	800388a <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	225d      	movs	r2, #93	@ 0x5d
 8003886:	2105      	movs	r1, #5
 8003888:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2200      	movs	r2, #0
 800388e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	687a      	ldr	r2, [r7, #4]
 8003894:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	1cba      	adds	r2, r7, #2
 800389a:	2146      	movs	r1, #70	@ 0x46
 800389c:	8812      	ldrh	r2, [r2, #0]
 800389e:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	1cba      	adds	r2, r7, #2
 80038a4:	2144      	movs	r1, #68	@ 0x44
 80038a6:	8812      	ldrh	r2, [r2, #0]
 80038a8:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	68ba      	ldr	r2, [r7, #8]
 80038ae:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	1cba      	adds	r2, r7, #2
 80038b4:	8812      	ldrh	r2, [r2, #0]
 80038b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	1cba      	adds	r2, r7, #2
 80038bc:	8812      	ldrh	r2, [r2, #0]
 80038be:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2200      	movs	r2, #0
 80038c4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2200      	movs	r2, #0
 80038ca:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	68da      	ldr	r2, [r3, #12]
 80038d0:	23e0      	movs	r3, #224	@ 0xe0
 80038d2:	00db      	lsls	r3, r3, #3
 80038d4:	429a      	cmp	r2, r3
 80038d6:	d908      	bls.n	80038ea <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	685a      	ldr	r2, [r3, #4]
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	49ac      	ldr	r1, [pc, #688]	@ (8003b94 <HAL_SPI_TransmitReceive+0x3c0>)
 80038e4:	400a      	ands	r2, r1
 80038e6:	605a      	str	r2, [r3, #4]
 80038e8:	e008      	b.n	80038fc <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	685a      	ldr	r2, [r3, #4]
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	2180      	movs	r1, #128	@ 0x80
 80038f6:	0149      	lsls	r1, r1, #5
 80038f8:	430a      	orrs	r2, r1
 80038fa:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	2240      	movs	r2, #64	@ 0x40
 8003904:	4013      	ands	r3, r2
 8003906:	2b40      	cmp	r3, #64	@ 0x40
 8003908:	d007      	beq.n	800391a <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	2140      	movs	r1, #64	@ 0x40
 8003916:	430a      	orrs	r2, r1
 8003918:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	68da      	ldr	r2, [r3, #12]
 800391e:	23e0      	movs	r3, #224	@ 0xe0
 8003920:	00db      	lsls	r3, r3, #3
 8003922:	429a      	cmp	r2, r3
 8003924:	d800      	bhi.n	8003928 <HAL_SPI_TransmitReceive+0x154>
 8003926:	e083      	b.n	8003a30 <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d005      	beq.n	800393c <HAL_SPI_TransmitReceive+0x168>
 8003930:	2312      	movs	r3, #18
 8003932:	18fb      	adds	r3, r7, r3
 8003934:	881b      	ldrh	r3, [r3, #0]
 8003936:	2b01      	cmp	r3, #1
 8003938:	d000      	beq.n	800393c <HAL_SPI_TransmitReceive+0x168>
 800393a:	e06d      	b.n	8003a18 <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003940:	881a      	ldrh	r2, [r3, #0]
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800394c:	1c9a      	adds	r2, r3, #2
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003956:	b29b      	uxth	r3, r3
 8003958:	3b01      	subs	r3, #1
 800395a:	b29a      	uxth	r2, r3
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003960:	e05a      	b.n	8003a18 <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	2202      	movs	r2, #2
 800396a:	4013      	ands	r3, r2
 800396c:	2b02      	cmp	r3, #2
 800396e:	d11b      	bne.n	80039a8 <HAL_SPI_TransmitReceive+0x1d4>
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003974:	b29b      	uxth	r3, r3
 8003976:	2b00      	cmp	r3, #0
 8003978:	d016      	beq.n	80039a8 <HAL_SPI_TransmitReceive+0x1d4>
 800397a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800397c:	2b01      	cmp	r3, #1
 800397e:	d113      	bne.n	80039a8 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003984:	881a      	ldrh	r2, [r3, #0]
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003990:	1c9a      	adds	r2, r3, #2
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800399a:	b29b      	uxth	r3, r3
 800399c:	3b01      	subs	r3, #1
 800399e:	b29a      	uxth	r2, r3
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80039a4:	2300      	movs	r3, #0
 80039a6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	2201      	movs	r2, #1
 80039b0:	4013      	ands	r3, r2
 80039b2:	2b01      	cmp	r3, #1
 80039b4:	d11c      	bne.n	80039f0 <HAL_SPI_TransmitReceive+0x21c>
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	2246      	movs	r2, #70	@ 0x46
 80039ba:	5a9b      	ldrh	r3, [r3, r2]
 80039bc:	b29b      	uxth	r3, r3
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d016      	beq.n	80039f0 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	68da      	ldr	r2, [r3, #12]
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039cc:	b292      	uxth	r2, r2
 80039ce:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d4:	1c9a      	adds	r2, r3, #2
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2246      	movs	r2, #70	@ 0x46
 80039de:	5a9b      	ldrh	r3, [r3, r2]
 80039e0:	b29b      	uxth	r3, r3
 80039e2:	3b01      	subs	r3, #1
 80039e4:	b299      	uxth	r1, r3
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2246      	movs	r2, #70	@ 0x46
 80039ea:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80039ec:	2301      	movs	r3, #1
 80039ee:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80039f0:	f7fd fc68 	bl	80012c4 <HAL_GetTick>
 80039f4:	0002      	movs	r2, r0
 80039f6:	69fb      	ldr	r3, [r7, #28]
 80039f8:	1ad3      	subs	r3, r2, r3
 80039fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80039fc:	429a      	cmp	r2, r3
 80039fe:	d80b      	bhi.n	8003a18 <HAL_SPI_TransmitReceive+0x244>
 8003a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a02:	3301      	adds	r3, #1
 8003a04:	d008      	beq.n	8003a18 <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 8003a06:	2323      	movs	r3, #35	@ 0x23
 8003a08:	18fb      	adds	r3, r7, r3
 8003a0a:	2203      	movs	r2, #3
 8003a0c:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	225d      	movs	r2, #93	@ 0x5d
 8003a12:	2101      	movs	r1, #1
 8003a14:	5499      	strb	r1, [r3, r2]
        goto error;
 8003a16:	e0b1      	b.n	8003b7c <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a1c:	b29b      	uxth	r3, r3
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d19f      	bne.n	8003962 <HAL_SPI_TransmitReceive+0x18e>
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	2246      	movs	r2, #70	@ 0x46
 8003a26:	5a9b      	ldrh	r3, [r3, r2]
 8003a28:	b29b      	uxth	r3, r3
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d199      	bne.n	8003962 <HAL_SPI_TransmitReceive+0x18e>
 8003a2e:	e089      	b.n	8003b44 <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d005      	beq.n	8003a44 <HAL_SPI_TransmitReceive+0x270>
 8003a38:	2312      	movs	r3, #18
 8003a3a:	18fb      	adds	r3, r7, r3
 8003a3c:	881b      	ldrh	r3, [r3, #0]
 8003a3e:	2b01      	cmp	r3, #1
 8003a40:	d000      	beq.n	8003a44 <HAL_SPI_TransmitReceive+0x270>
 8003a42:	e074      	b.n	8003b2e <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	330c      	adds	r3, #12
 8003a4e:	7812      	ldrb	r2, [r2, #0]
 8003a50:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a56:	1c5a      	adds	r2, r3, #1
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a60:	b29b      	uxth	r3, r3
 8003a62:	3b01      	subs	r3, #1
 8003a64:	b29a      	uxth	r2, r3
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a6a:	e060      	b.n	8003b2e <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	689b      	ldr	r3, [r3, #8]
 8003a72:	2202      	movs	r2, #2
 8003a74:	4013      	ands	r3, r2
 8003a76:	2b02      	cmp	r3, #2
 8003a78:	d11c      	bne.n	8003ab4 <HAL_SPI_TransmitReceive+0x2e0>
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a7e:	b29b      	uxth	r3, r3
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d017      	beq.n	8003ab4 <HAL_SPI_TransmitReceive+0x2e0>
 8003a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d114      	bne.n	8003ab4 <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	330c      	adds	r3, #12
 8003a94:	7812      	ldrb	r2, [r2, #0]
 8003a96:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a9c:	1c5a      	adds	r2, r3, #1
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003aa6:	b29b      	uxth	r3, r3
 8003aa8:	3b01      	subs	r3, #1
 8003aaa:	b29a      	uxth	r2, r3
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	2201      	movs	r2, #1
 8003abc:	4013      	ands	r3, r2
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d11e      	bne.n	8003b00 <HAL_SPI_TransmitReceive+0x32c>
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2246      	movs	r2, #70	@ 0x46
 8003ac6:	5a9b      	ldrh	r3, [r3, r2]
 8003ac8:	b29b      	uxth	r3, r3
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d018      	beq.n	8003b00 <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	330c      	adds	r3, #12
 8003ad4:	001a      	movs	r2, r3
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ada:	7812      	ldrb	r2, [r2, #0]
 8003adc:	b2d2      	uxtb	r2, r2
 8003ade:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ae4:	1c5a      	adds	r2, r3, #1
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	2246      	movs	r2, #70	@ 0x46
 8003aee:	5a9b      	ldrh	r3, [r3, r2]
 8003af0:	b29b      	uxth	r3, r3
 8003af2:	3b01      	subs	r3, #1
 8003af4:	b299      	uxth	r1, r3
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2246      	movs	r2, #70	@ 0x46
 8003afa:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003afc:	2301      	movs	r3, #1
 8003afe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003b00:	f7fd fbe0 	bl	80012c4 <HAL_GetTick>
 8003b04:	0002      	movs	r2, r0
 8003b06:	69fb      	ldr	r3, [r7, #28]
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b0c:	429a      	cmp	r2, r3
 8003b0e:	d802      	bhi.n	8003b16 <HAL_SPI_TransmitReceive+0x342>
 8003b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b12:	3301      	adds	r3, #1
 8003b14:	d102      	bne.n	8003b1c <HAL_SPI_TransmitReceive+0x348>
 8003b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d108      	bne.n	8003b2e <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 8003b1c:	2323      	movs	r3, #35	@ 0x23
 8003b1e:	18fb      	adds	r3, r7, r3
 8003b20:	2203      	movs	r2, #3
 8003b22:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	225d      	movs	r2, #93	@ 0x5d
 8003b28:	2101      	movs	r1, #1
 8003b2a:	5499      	strb	r1, [r3, r2]
        goto error;
 8003b2c:	e026      	b.n	8003b7c <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b32:	b29b      	uxth	r3, r3
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d199      	bne.n	8003a6c <HAL_SPI_TransmitReceive+0x298>
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	2246      	movs	r2, #70	@ 0x46
 8003b3c:	5a9b      	ldrh	r3, [r3, r2]
 8003b3e:	b29b      	uxth	r3, r3
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d193      	bne.n	8003a6c <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003b44:	69fa      	ldr	r2, [r7, #28]
 8003b46:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	0018      	movs	r0, r3
 8003b4c:	f000 fd72 	bl	8004634 <SPI_EndRxTxTransaction>
 8003b50:	1e03      	subs	r3, r0, #0
 8003b52:	d006      	beq.n	8003b62 <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 8003b54:	2323      	movs	r3, #35	@ 0x23
 8003b56:	18fb      	adds	r3, r7, r3
 8003b58:	2201      	movs	r2, #1
 8003b5a:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2220      	movs	r2, #32
 8003b60:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d004      	beq.n	8003b74 <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 8003b6a:	2323      	movs	r3, #35	@ 0x23
 8003b6c:	18fb      	adds	r3, r7, r3
 8003b6e:	2201      	movs	r2, #1
 8003b70:	701a      	strb	r2, [r3, #0]
 8003b72:	e003      	b.n	8003b7c <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	225d      	movs	r2, #93	@ 0x5d
 8003b78:	2101      	movs	r1, #1
 8003b7a:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	225c      	movs	r2, #92	@ 0x5c
 8003b80:	2100      	movs	r1, #0
 8003b82:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8003b84:	2323      	movs	r3, #35	@ 0x23
 8003b86:	18fb      	adds	r3, r7, r3
 8003b88:	781b      	ldrb	r3, [r3, #0]
}
 8003b8a:	0018      	movs	r0, r3
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	b00a      	add	sp, #40	@ 0x28
 8003b90:	bd80      	pop	{r7, pc}
 8003b92:	46c0      	nop			@ (mov r8, r8)
 8003b94:	ffffefff 	.word	0xffffefff

08003b98 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8003b98:	b590      	push	{r4, r7, lr}
 8003b9a:	b087      	sub	sp, #28
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	60f8      	str	r0, [r7, #12]
 8003ba0:	60b9      	str	r1, [r7, #8]
 8003ba2:	607a      	str	r2, [r7, #4]
 8003ba4:	001a      	movs	r2, r3
 8003ba6:	1cbb      	adds	r3, r7, #2
 8003ba8:	801a      	strh	r2, [r3, #0]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003baa:	2317      	movs	r3, #23
 8003bac:	18fb      	adds	r3, r7, r3
 8003bae:	2200      	movs	r2, #0
 8003bb0:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	225c      	movs	r2, #92	@ 0x5c
 8003bb6:	5c9b      	ldrb	r3, [r3, r2]
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	d101      	bne.n	8003bc0 <HAL_SPI_TransmitReceive_DMA+0x28>
 8003bbc:	2302      	movs	r3, #2
 8003bbe:	e17e      	b.n	8003ebe <HAL_SPI_TransmitReceive_DMA+0x326>
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	225c      	movs	r2, #92	@ 0x5c
 8003bc4:	2101      	movs	r1, #1
 8003bc6:	5499      	strb	r1, [r3, r2]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003bc8:	2016      	movs	r0, #22
 8003bca:	183b      	adds	r3, r7, r0
 8003bcc:	68fa      	ldr	r2, [r7, #12]
 8003bce:	215d      	movs	r1, #93	@ 0x5d
 8003bd0:	5c52      	ldrb	r2, [r2, r1]
 8003bd2:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8003bda:	0001      	movs	r1, r0
 8003bdc:	187b      	adds	r3, r7, r1
 8003bde:	781b      	ldrb	r3, [r3, #0]
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	d011      	beq.n	8003c08 <HAL_SPI_TransmitReceive_DMA+0x70>
 8003be4:	693a      	ldr	r2, [r7, #16]
 8003be6:	2382      	movs	r3, #130	@ 0x82
 8003be8:	005b      	lsls	r3, r3, #1
 8003bea:	429a      	cmp	r2, r3
 8003bec:	d107      	bne.n	8003bfe <HAL_SPI_TransmitReceive_DMA+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d103      	bne.n	8003bfe <HAL_SPI_TransmitReceive_DMA+0x66>
 8003bf6:	187b      	adds	r3, r7, r1
 8003bf8:	781b      	ldrb	r3, [r3, #0]
 8003bfa:	2b04      	cmp	r3, #4
 8003bfc:	d004      	beq.n	8003c08 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_BUSY;
 8003bfe:	2317      	movs	r3, #23
 8003c00:	18fb      	adds	r3, r7, r3
 8003c02:	2202      	movs	r2, #2
 8003c04:	701a      	strb	r2, [r3, #0]
    goto error;
 8003c06:	e153      	b.n	8003eb0 <HAL_SPI_TransmitReceive_DMA+0x318>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d006      	beq.n	8003c1c <HAL_SPI_TransmitReceive_DMA+0x84>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d003      	beq.n	8003c1c <HAL_SPI_TransmitReceive_DMA+0x84>
 8003c14:	1cbb      	adds	r3, r7, #2
 8003c16:	881b      	ldrh	r3, [r3, #0]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d104      	bne.n	8003c26 <HAL_SPI_TransmitReceive_DMA+0x8e>
  {
    errorcode = HAL_ERROR;
 8003c1c:	2317      	movs	r3, #23
 8003c1e:	18fb      	adds	r3, r7, r3
 8003c20:	2201      	movs	r2, #1
 8003c22:	701a      	strb	r2, [r3, #0]
    goto error;
 8003c24:	e144      	b.n	8003eb0 <HAL_SPI_TransmitReceive_DMA+0x318>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	225d      	movs	r2, #93	@ 0x5d
 8003c2a:	5c9b      	ldrb	r3, [r3, r2]
 8003c2c:	b2db      	uxtb	r3, r3
 8003c2e:	2b04      	cmp	r3, #4
 8003c30:	d003      	beq.n	8003c3a <HAL_SPI_TransmitReceive_DMA+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	225d      	movs	r2, #93	@ 0x5d
 8003c36:	2105      	movs	r1, #5
 8003c38:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	68ba      	ldr	r2, [r7, #8]
 8003c44:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	1cba      	adds	r2, r7, #2
 8003c4a:	8812      	ldrh	r2, [r2, #0]
 8003c4c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	1cba      	adds	r2, r7, #2
 8003c52:	8812      	ldrh	r2, [r2, #0]
 8003c54:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	687a      	ldr	r2, [r7, #4]
 8003c5a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	1cba      	adds	r2, r7, #2
 8003c60:	2144      	movs	r1, #68	@ 0x44
 8003c62:	8812      	ldrh	r2, [r2, #0]
 8003c64:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	1cba      	adds	r2, r7, #2
 8003c6a:	2146      	movs	r1, #70	@ 0x46
 8003c6c:	8812      	ldrh	r2, [r2, #0]
 8003c6e:	525a      	strh	r2, [r3, r1]

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	2200      	movs	r2, #0
 8003c74:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	685a      	ldr	r2, [r3, #4]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4990      	ldr	r1, [pc, #576]	@ (8003ec8 <HAL_SPI_TransmitReceive_DMA+0x330>)
 8003c88:	400a      	ands	r2, r1
 8003c8a:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	68da      	ldr	r2, [r3, #12]
 8003c90:	23e0      	movs	r3, #224	@ 0xe0
 8003c92:	00db      	lsls	r3, r3, #3
 8003c94:	429a      	cmp	r2, r3
 8003c96:	d908      	bls.n	8003caa <HAL_SPI_TransmitReceive_DMA+0x112>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	685a      	ldr	r2, [r3, #4]
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	498a      	ldr	r1, [pc, #552]	@ (8003ecc <HAL_SPI_TransmitReceive_DMA+0x334>)
 8003ca4:	400a      	ands	r2, r1
 8003ca6:	605a      	str	r2, [r3, #4]
 8003ca8:	e074      	b.n	8003d94 <HAL_SPI_TransmitReceive_DMA+0x1fc>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	685a      	ldr	r2, [r3, #4]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	2180      	movs	r1, #128	@ 0x80
 8003cb6:	0149      	lsls	r1, r1, #5
 8003cb8:	430a      	orrs	r2, r1
 8003cba:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cc0:	699a      	ldr	r2, [r3, #24]
 8003cc2:	2380      	movs	r3, #128	@ 0x80
 8003cc4:	00db      	lsls	r3, r3, #3
 8003cc6:	429a      	cmp	r2, r3
 8003cc8:	d127      	bne.n	8003d1a <HAL_SPI_TransmitReceive_DMA+0x182>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8003cce:	001a      	movs	r2, r3
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	4013      	ands	r3, r2
 8003cd4:	d10f      	bne.n	8003cf6 <HAL_SPI_TransmitReceive_DMA+0x15e>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	685a      	ldr	r2, [r3, #4]
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	497b      	ldr	r1, [pc, #492]	@ (8003ed0 <HAL_SPI_TransmitReceive_DMA+0x338>)
 8003ce2:	400a      	ands	r2, r1
 8003ce4:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cea:	b29b      	uxth	r3, r3
 8003cec:	085b      	lsrs	r3, r3, #1
 8003cee:	b29a      	uxth	r2, r3
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003cf4:	e011      	b.n	8003d1a <HAL_SPI_TransmitReceive_DMA+0x182>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	685a      	ldr	r2, [r3, #4]
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	2180      	movs	r1, #128	@ 0x80
 8003d02:	01c9      	lsls	r1, r1, #7
 8003d04:	430a      	orrs	r2, r1
 8003d06:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d0c:	b29b      	uxth	r3, r3
 8003d0e:	085b      	lsrs	r3, r3, #1
 8003d10:	b29b      	uxth	r3, r3
 8003d12:	3301      	adds	r3, #1
 8003d14:	b29a      	uxth	r2, r3
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d1e:	699a      	ldr	r2, [r3, #24]
 8003d20:	2380      	movs	r3, #128	@ 0x80
 8003d22:	00db      	lsls	r3, r3, #3
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d135      	bne.n	8003d94 <HAL_SPI_TransmitReceive_DMA+0x1fc>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	685a      	ldr	r2, [r3, #4]
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4966      	ldr	r1, [pc, #408]	@ (8003ecc <HAL_SPI_TransmitReceive_DMA+0x334>)
 8003d34:	400a      	ands	r2, r1
 8003d36:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	2246      	movs	r2, #70	@ 0x46
 8003d3c:	5a9b      	ldrh	r3, [r3, r2]
 8003d3e:	b29b      	uxth	r3, r3
 8003d40:	001a      	movs	r2, r3
 8003d42:	2301      	movs	r3, #1
 8003d44:	4013      	ands	r3, r2
 8003d46:	d111      	bne.n	8003d6c <HAL_SPI_TransmitReceive_DMA+0x1d4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	685a      	ldr	r2, [r3, #4]
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4960      	ldr	r1, [pc, #384]	@ (8003ed4 <HAL_SPI_TransmitReceive_DMA+0x33c>)
 8003d54:	400a      	ands	r2, r1
 8003d56:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2246      	movs	r2, #70	@ 0x46
 8003d5c:	5a9b      	ldrh	r3, [r3, r2]
 8003d5e:	b29b      	uxth	r3, r3
 8003d60:	085b      	lsrs	r3, r3, #1
 8003d62:	b299      	uxth	r1, r3
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2246      	movs	r2, #70	@ 0x46
 8003d68:	5299      	strh	r1, [r3, r2]
 8003d6a:	e013      	b.n	8003d94 <HAL_SPI_TransmitReceive_DMA+0x1fc>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	685a      	ldr	r2, [r3, #4]
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	2180      	movs	r1, #128	@ 0x80
 8003d78:	0189      	lsls	r1, r1, #6
 8003d7a:	430a      	orrs	r2, r1
 8003d7c:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2246      	movs	r2, #70	@ 0x46
 8003d82:	5a9b      	ldrh	r3, [r3, r2]
 8003d84:	b29b      	uxth	r3, r3
 8003d86:	085b      	lsrs	r3, r3, #1
 8003d88:	b29b      	uxth	r3, r3
 8003d8a:	3301      	adds	r3, #1
 8003d8c:	b299      	uxth	r1, r3
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2246      	movs	r2, #70	@ 0x46
 8003d92:	5299      	strh	r1, [r3, r2]
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	225d      	movs	r2, #93	@ 0x5d
 8003d98:	5c9b      	ldrb	r3, [r3, r2]
 8003d9a:	b2db      	uxtb	r3, r3
 8003d9c:	2b04      	cmp	r3, #4
 8003d9e:	d108      	bne.n	8003db2 <HAL_SPI_TransmitReceive_DMA+0x21a>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003da4:	4a4c      	ldr	r2, [pc, #304]	@ (8003ed8 <HAL_SPI_TransmitReceive_DMA+0x340>)
 8003da6:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dac:	4a4b      	ldr	r2, [pc, #300]	@ (8003edc <HAL_SPI_TransmitReceive_DMA+0x344>)
 8003dae:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003db0:	e007      	b.n	8003dc2 <HAL_SPI_TransmitReceive_DMA+0x22a>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003db6:	4a4a      	ldr	r2, [pc, #296]	@ (8003ee0 <HAL_SPI_TransmitReceive_DMA+0x348>)
 8003db8:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dbe:	4a49      	ldr	r2, [pc, #292]	@ (8003ee4 <HAL_SPI_TransmitReceive_DMA+0x34c>)
 8003dc0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dc6:	4a48      	ldr	r2, [pc, #288]	@ (8003ee8 <HAL_SPI_TransmitReceive_DMA+0x350>)
 8003dc8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dce:	2200      	movs	r2, #0
 8003dd0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	330c      	adds	r3, #12
 8003ddc:	0019      	movs	r1, r3
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003de2:	001c      	movs	r4, r3
                                 hspi->RxXferCount))
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2246      	movs	r2, #70	@ 0x46
 8003de8:	5a9b      	ldrh	r3, [r3, r2]
 8003dea:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003dec:	0022      	movs	r2, r4
 8003dee:	f7fe f9e3 	bl	80021b8 <HAL_DMA_Start_IT>
 8003df2:	1e03      	subs	r3, r0, #0
 8003df4:	d00a      	beq.n	8003e0c <HAL_SPI_TransmitReceive_DMA+0x274>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dfa:	2210      	movs	r2, #16
 8003dfc:	431a      	orrs	r2, r3
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	661a      	str	r2, [r3, #96]	@ 0x60
    errorcode = HAL_ERROR;
 8003e02:	2317      	movs	r3, #23
 8003e04:	18fb      	adds	r3, r7, r3
 8003e06:	2201      	movs	r2, #1
 8003e08:	701a      	strb	r2, [r3, #0]

    goto error;
 8003e0a:	e051      	b.n	8003eb0 <HAL_SPI_TransmitReceive_DMA+0x318>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	685a      	ldr	r2, [r3, #4]
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	2101      	movs	r1, #1
 8003e18:	430a      	orrs	r2, r1
 8003e1a:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e20:	2200      	movs	r2, #0
 8003e22:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e28:	2200      	movs	r2, #0
 8003e2a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e30:	2200      	movs	r2, #0
 8003e32:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e38:	2200      	movs	r2, #0
 8003e3a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e44:	0019      	movs	r1, r3
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	330c      	adds	r3, #12
 8003e4c:	001a      	movs	r2, r3
                                 hspi->TxXferCount))
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e52:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003e54:	f7fe f9b0 	bl	80021b8 <HAL_DMA_Start_IT>
 8003e58:	1e03      	subs	r3, r0, #0
 8003e5a:	d00a      	beq.n	8003e72 <HAL_SPI_TransmitReceive_DMA+0x2da>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e60:	2210      	movs	r2, #16
 8003e62:	431a      	orrs	r2, r3
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	661a      	str	r2, [r3, #96]	@ 0x60
    errorcode = HAL_ERROR;
 8003e68:	2317      	movs	r3, #23
 8003e6a:	18fb      	adds	r3, r7, r3
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	701a      	strb	r2, [r3, #0]

    goto error;
 8003e70:	e01e      	b.n	8003eb0 <HAL_SPI_TransmitReceive_DMA+0x318>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	2240      	movs	r2, #64	@ 0x40
 8003e7a:	4013      	ands	r3, r2
 8003e7c:	2b40      	cmp	r3, #64	@ 0x40
 8003e7e:	d007      	beq.n	8003e90 <HAL_SPI_TransmitReceive_DMA+0x2f8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	2140      	movs	r1, #64	@ 0x40
 8003e8c:	430a      	orrs	r2, r1
 8003e8e:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	685a      	ldr	r2, [r3, #4]
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	2120      	movs	r1, #32
 8003e9c:	430a      	orrs	r2, r1
 8003e9e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	685a      	ldr	r2, [r3, #4]
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	2102      	movs	r1, #2
 8003eac:	430a      	orrs	r2, r1
 8003eae:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	225c      	movs	r2, #92	@ 0x5c
 8003eb4:	2100      	movs	r1, #0
 8003eb6:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8003eb8:	2317      	movs	r3, #23
 8003eba:	18fb      	adds	r3, r7, r3
 8003ebc:	781b      	ldrb	r3, [r3, #0]
}
 8003ebe:	0018      	movs	r0, r3
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	b007      	add	sp, #28
 8003ec4:	bd90      	pop	{r4, r7, pc}
 8003ec6:	46c0      	nop			@ (mov r8, r8)
 8003ec8:	ffff9fff 	.word	0xffff9fff
 8003ecc:	ffffefff 	.word	0xffffefff
 8003ed0:	ffffbfff 	.word	0xffffbfff
 8003ed4:	ffffdfff 	.word	0xffffdfff
 8003ed8:	0800426f 	.word	0x0800426f
 8003edc:	08004129 	.word	0x08004129
 8003ee0:	0800428d 	.word	0x0800428d
 8003ee4:	080041d9 	.word	0x080041d9
 8003ee8:	080042ab 	.word	0x080042ab

08003eec <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b088      	sub	sp, #32
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003f04:	69bb      	ldr	r3, [r7, #24]
 8003f06:	099b      	lsrs	r3, r3, #6
 8003f08:	001a      	movs	r2, r3
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	4013      	ands	r3, r2
 8003f0e:	d10f      	bne.n	8003f30 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003f10:	69bb      	ldr	r3, [r7, #24]
 8003f12:	2201      	movs	r2, #1
 8003f14:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003f16:	d00b      	beq.n	8003f30 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003f18:	69fb      	ldr	r3, [r7, #28]
 8003f1a:	099b      	lsrs	r3, r3, #6
 8003f1c:	001a      	movs	r2, r3
 8003f1e:	2301      	movs	r3, #1
 8003f20:	4013      	ands	r3, r2
 8003f22:	d005      	beq.n	8003f30 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f28:	687a      	ldr	r2, [r7, #4]
 8003f2a:	0010      	movs	r0, r2
 8003f2c:	4798      	blx	r3
    return;
 8003f2e:	e0d5      	b.n	80040dc <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003f30:	69bb      	ldr	r3, [r7, #24]
 8003f32:	085b      	lsrs	r3, r3, #1
 8003f34:	001a      	movs	r2, r3
 8003f36:	2301      	movs	r3, #1
 8003f38:	4013      	ands	r3, r2
 8003f3a:	d00b      	beq.n	8003f54 <HAL_SPI_IRQHandler+0x68>
 8003f3c:	69fb      	ldr	r3, [r7, #28]
 8003f3e:	09db      	lsrs	r3, r3, #7
 8003f40:	001a      	movs	r2, r3
 8003f42:	2301      	movs	r3, #1
 8003f44:	4013      	ands	r3, r2
 8003f46:	d005      	beq.n	8003f54 <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f4c:	687a      	ldr	r2, [r7, #4]
 8003f4e:	0010      	movs	r0, r2
 8003f50:	4798      	blx	r3
    return;
 8003f52:	e0c3      	b.n	80040dc <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003f54:	69bb      	ldr	r3, [r7, #24]
 8003f56:	095b      	lsrs	r3, r3, #5
 8003f58:	001a      	movs	r2, r3
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	4013      	ands	r3, r2
 8003f5e:	d10c      	bne.n	8003f7a <HAL_SPI_IRQHandler+0x8e>
 8003f60:	69bb      	ldr	r3, [r7, #24]
 8003f62:	099b      	lsrs	r3, r3, #6
 8003f64:	001a      	movs	r2, r3
 8003f66:	2301      	movs	r3, #1
 8003f68:	4013      	ands	r3, r2
 8003f6a:	d106      	bne.n	8003f7a <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003f6c:	69bb      	ldr	r3, [r7, #24]
 8003f6e:	0a1b      	lsrs	r3, r3, #8
 8003f70:	001a      	movs	r2, r3
 8003f72:	2301      	movs	r3, #1
 8003f74:	4013      	ands	r3, r2
 8003f76:	d100      	bne.n	8003f7a <HAL_SPI_IRQHandler+0x8e>
 8003f78:	e0b0      	b.n	80040dc <HAL_SPI_IRQHandler+0x1f0>
 8003f7a:	69fb      	ldr	r3, [r7, #28]
 8003f7c:	095b      	lsrs	r3, r3, #5
 8003f7e:	001a      	movs	r2, r3
 8003f80:	2301      	movs	r3, #1
 8003f82:	4013      	ands	r3, r2
 8003f84:	d100      	bne.n	8003f88 <HAL_SPI_IRQHandler+0x9c>
 8003f86:	e0a9      	b.n	80040dc <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003f88:	69bb      	ldr	r3, [r7, #24]
 8003f8a:	099b      	lsrs	r3, r3, #6
 8003f8c:	001a      	movs	r2, r3
 8003f8e:	2301      	movs	r3, #1
 8003f90:	4013      	ands	r3, r2
 8003f92:	d023      	beq.n	8003fdc <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	225d      	movs	r2, #93	@ 0x5d
 8003f98:	5c9b      	ldrb	r3, [r3, r2]
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	2b03      	cmp	r3, #3
 8003f9e:	d011      	beq.n	8003fc4 <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fa4:	2204      	movs	r2, #4
 8003fa6:	431a      	orrs	r2, r3
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003fac:	2300      	movs	r3, #0
 8003fae:	617b      	str	r3, [r7, #20]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	68db      	ldr	r3, [r3, #12]
 8003fb6:	617b      	str	r3, [r7, #20]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	617b      	str	r3, [r7, #20]
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	e00b      	b.n	8003fdc <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	613b      	str	r3, [r7, #16]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	68db      	ldr	r3, [r3, #12]
 8003fce:	613b      	str	r3, [r7, #16]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	689b      	ldr	r3, [r3, #8]
 8003fd6:	613b      	str	r3, [r7, #16]
 8003fd8:	693b      	ldr	r3, [r7, #16]
        return;
 8003fda:	e07f      	b.n	80040dc <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003fdc:	69bb      	ldr	r3, [r7, #24]
 8003fde:	095b      	lsrs	r3, r3, #5
 8003fe0:	001a      	movs	r2, r3
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	d014      	beq.n	8004012 <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fec:	2201      	movs	r2, #1
 8003fee:	431a      	orrs	r2, r3
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	60fb      	str	r3, [r7, #12]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	60fb      	str	r3, [r7, #12]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	2140      	movs	r1, #64	@ 0x40
 800400c:	438a      	bics	r2, r1
 800400e:	601a      	str	r2, [r3, #0]
 8004010:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004012:	69bb      	ldr	r3, [r7, #24]
 8004014:	0a1b      	lsrs	r3, r3, #8
 8004016:	001a      	movs	r2, r3
 8004018:	2301      	movs	r3, #1
 800401a:	4013      	ands	r3, r2
 800401c:	d00c      	beq.n	8004038 <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004022:	2208      	movs	r2, #8
 8004024:	431a      	orrs	r2, r3
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800402a:	2300      	movs	r3, #0
 800402c:	60bb      	str	r3, [r7, #8]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	60bb      	str	r3, [r7, #8]
 8004036:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800403c:	2b00      	cmp	r3, #0
 800403e:	d04c      	beq.n	80040da <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	685a      	ldr	r2, [r3, #4]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	21e0      	movs	r1, #224	@ 0xe0
 800404c:	438a      	bics	r2, r1
 800404e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	225d      	movs	r2, #93	@ 0x5d
 8004054:	2101      	movs	r1, #1
 8004056:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004058:	69fb      	ldr	r3, [r7, #28]
 800405a:	2202      	movs	r2, #2
 800405c:	4013      	ands	r3, r2
 800405e:	d103      	bne.n	8004068 <HAL_SPI_IRQHandler+0x17c>
 8004060:	69fb      	ldr	r3, [r7, #28]
 8004062:	2201      	movs	r2, #1
 8004064:	4013      	ands	r3, r2
 8004066:	d032      	beq.n	80040ce <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	685a      	ldr	r2, [r3, #4]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	2103      	movs	r1, #3
 8004074:	438a      	bics	r2, r1
 8004076:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800407c:	2b00      	cmp	r3, #0
 800407e:	d010      	beq.n	80040a2 <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004084:	4a17      	ldr	r2, [pc, #92]	@ (80040e4 <HAL_SPI_IRQHandler+0x1f8>)
 8004086:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800408c:	0018      	movs	r0, r3
 800408e:	f7fe f919 	bl	80022c4 <HAL_DMA_Abort_IT>
 8004092:	1e03      	subs	r3, r0, #0
 8004094:	d005      	beq.n	80040a2 <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800409a:	2240      	movs	r2, #64	@ 0x40
 800409c:	431a      	orrs	r2, r3
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d016      	beq.n	80040d8 <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040ae:	4a0d      	ldr	r2, [pc, #52]	@ (80040e4 <HAL_SPI_IRQHandler+0x1f8>)
 80040b0:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040b6:	0018      	movs	r0, r3
 80040b8:	f7fe f904 	bl	80022c4 <HAL_DMA_Abort_IT>
 80040bc:	1e03      	subs	r3, r0, #0
 80040be:	d00b      	beq.n	80040d8 <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040c4:	2240      	movs	r2, #64	@ 0x40
 80040c6:	431a      	orrs	r2, r3
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 80040cc:	e004      	b.n	80040d8 <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	0018      	movs	r0, r3
 80040d2:	f000 f821 	bl	8004118 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80040d6:	e000      	b.n	80040da <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 80040d8:	46c0      	nop			@ (mov r8, r8)
    return;
 80040da:	46c0      	nop			@ (mov r8, r8)
  }
}
 80040dc:	46bd      	mov	sp, r7
 80040de:	b008      	add	sp, #32
 80040e0:	bd80      	pop	{r7, pc}
 80040e2:	46c0      	nop			@ (mov r8, r8)
 80040e4:	080042ed 	.word	0x080042ed

080040e8 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b082      	sub	sp, #8
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80040f0:	46c0      	nop			@ (mov r8, r8)
 80040f2:	46bd      	mov	sp, r7
 80040f4:	b002      	add	sp, #8
 80040f6:	bd80      	pop	{r7, pc}

080040f8 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b082      	sub	sp, #8
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8004100:	46c0      	nop			@ (mov r8, r8)
 8004102:	46bd      	mov	sp, r7
 8004104:	b002      	add	sp, #8
 8004106:	bd80      	pop	{r7, pc}

08004108 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b082      	sub	sp, #8
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8004110:	46c0      	nop			@ (mov r8, r8)
 8004112:	46bd      	mov	sp, r7
 8004114:	b002      	add	sp, #8
 8004116:	bd80      	pop	{r7, pc}

08004118 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b082      	sub	sp, #8
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004120:	46c0      	nop			@ (mov r8, r8)
 8004122:	46bd      	mov	sp, r7
 8004124:	b002      	add	sp, #8
 8004126:	bd80      	pop	{r7, pc}

08004128 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b084      	sub	sp, #16
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004134:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004136:	f7fd f8c5 	bl	80012c4 <HAL_GetTick>
 800413a:	0003      	movs	r3, r0
 800413c:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	2220      	movs	r2, #32
 8004146:	4013      	ands	r3, r2
 8004148:	2b20      	cmp	r3, #32
 800414a:	d03e      	beq.n	80041ca <SPI_DMAReceiveCplt+0xa2>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	685a      	ldr	r2, [r3, #4]
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	2120      	movs	r1, #32
 8004158:	438a      	bics	r2, r1
 800415a:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d10e      	bne.n	8004182 <SPI_DMAReceiveCplt+0x5a>
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	685a      	ldr	r2, [r3, #4]
 8004168:	2382      	movs	r3, #130	@ 0x82
 800416a:	005b      	lsls	r3, r3, #1
 800416c:	429a      	cmp	r2, r3
 800416e:	d108      	bne.n	8004182 <SPI_DMAReceiveCplt+0x5a>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	685a      	ldr	r2, [r3, #4]
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	2103      	movs	r1, #3
 800417c:	438a      	bics	r2, r1
 800417e:	605a      	str	r2, [r3, #4]
 8004180:	e007      	b.n	8004192 <SPI_DMAReceiveCplt+0x6a>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	685a      	ldr	r2, [r3, #4]
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	2101      	movs	r1, #1
 800418e:	438a      	bics	r2, r1
 8004190:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004192:	68ba      	ldr	r2, [r7, #8]
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	2164      	movs	r1, #100	@ 0x64
 8004198:	0018      	movs	r0, r3
 800419a:	f000 f9ed 	bl	8004578 <SPI_EndRxTransaction>
 800419e:	1e03      	subs	r3, r0, #0
 80041a0:	d002      	beq.n	80041a8 <SPI_DMAReceiveCplt+0x80>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	2220      	movs	r2, #32
 80041a6:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2246      	movs	r2, #70	@ 0x46
 80041ac:	2100      	movs	r1, #0
 80041ae:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	225d      	movs	r2, #93	@ 0x5d
 80041b4:	2101      	movs	r1, #1
 80041b6:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d004      	beq.n	80041ca <SPI_DMAReceiveCplt+0xa2>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	0018      	movs	r0, r3
 80041c4:	f7ff ffa8 	bl	8004118 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80041c8:	e003      	b.n	80041d2 <SPI_DMAReceiveCplt+0xaa>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	0018      	movs	r0, r3
 80041ce:	f7ff ff8b 	bl	80040e8 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80041d2:	46bd      	mov	sp, r7
 80041d4:	b004      	add	sp, #16
 80041d6:	bd80      	pop	{r7, pc}

080041d8 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b084      	sub	sp, #16
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041e4:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80041e6:	f7fd f86d 	bl	80012c4 <HAL_GetTick>
 80041ea:	0003      	movs	r3, r0
 80041ec:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	2220      	movs	r2, #32
 80041f6:	4013      	ands	r3, r2
 80041f8:	2b20      	cmp	r3, #32
 80041fa:	d031      	beq.n	8004260 <SPI_DMATransmitReceiveCplt+0x88>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	685a      	ldr	r2, [r3, #4]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	2120      	movs	r1, #32
 8004208:	438a      	bics	r2, r1
 800420a:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800420c:	68ba      	ldr	r2, [r7, #8]
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	2164      	movs	r1, #100	@ 0x64
 8004212:	0018      	movs	r0, r3
 8004214:	f000 fa0e 	bl	8004634 <SPI_EndRxTxTransaction>
 8004218:	1e03      	subs	r3, r0, #0
 800421a:	d005      	beq.n	8004228 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004220:	2220      	movs	r2, #32
 8004222:	431a      	orrs	r2, r3
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	685a      	ldr	r2, [r3, #4]
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	2103      	movs	r1, #3
 8004234:	438a      	bics	r2, r1
 8004236:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2200      	movs	r2, #0
 800423c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2246      	movs	r2, #70	@ 0x46
 8004242:	2100      	movs	r1, #0
 8004244:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	225d      	movs	r2, #93	@ 0x5d
 800424a:	2101      	movs	r1, #1
 800424c:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004252:	2b00      	cmp	r3, #0
 8004254:	d004      	beq.n	8004260 <SPI_DMATransmitReceiveCplt+0x88>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	0018      	movs	r0, r3
 800425a:	f7ff ff5d 	bl	8004118 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800425e:	e003      	b.n	8004268 <SPI_DMATransmitReceiveCplt+0x90>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	0018      	movs	r0, r3
 8004264:	f7fc fcc2 	bl	8000bec <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004268:	46bd      	mov	sp, r7
 800426a:	b004      	add	sp, #16
 800426c:	bd80      	pop	{r7, pc}

0800426e <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800426e:	b580      	push	{r7, lr}
 8004270:	b084      	sub	sp, #16
 8004272:	af00      	add	r7, sp, #0
 8004274:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800427a:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	0018      	movs	r0, r3
 8004280:	f7ff ff3a 	bl	80040f8 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004284:	46c0      	nop			@ (mov r8, r8)
 8004286:	46bd      	mov	sp, r7
 8004288:	b004      	add	sp, #16
 800428a:	bd80      	pop	{r7, pc}

0800428c <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b084      	sub	sp, #16
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004298:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	0018      	movs	r0, r3
 800429e:	f7ff ff33 	bl	8004108 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80042a2:	46c0      	nop			@ (mov r8, r8)
 80042a4:	46bd      	mov	sp, r7
 80042a6:	b004      	add	sp, #16
 80042a8:	bd80      	pop	{r7, pc}

080042aa <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80042aa:	b580      	push	{r7, lr}
 80042ac:	b084      	sub	sp, #16
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042b6:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	685a      	ldr	r2, [r3, #4]
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	2103      	movs	r1, #3
 80042c4:	438a      	bics	r2, r1
 80042c6:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042cc:	2210      	movs	r2, #16
 80042ce:	431a      	orrs	r2, r3
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	225d      	movs	r2, #93	@ 0x5d
 80042d8:	2101      	movs	r1, #1
 80042da:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	0018      	movs	r0, r3
 80042e0:	f7ff ff1a 	bl	8004118 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80042e4:	46c0      	nop			@ (mov r8, r8)
 80042e6:	46bd      	mov	sp, r7
 80042e8:	b004      	add	sp, #16
 80042ea:	bd80      	pop	{r7, pc}

080042ec <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b084      	sub	sp, #16
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042f8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2246      	movs	r2, #70	@ 0x46
 80042fe:	2100      	movs	r1, #0
 8004300:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2200      	movs	r2, #0
 8004306:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	0018      	movs	r0, r3
 800430c:	f7ff ff04 	bl	8004118 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004310:	46c0      	nop			@ (mov r8, r8)
 8004312:	46bd      	mov	sp, r7
 8004314:	b004      	add	sp, #16
 8004316:	bd80      	pop	{r7, pc}

08004318 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b088      	sub	sp, #32
 800431c:	af00      	add	r7, sp, #0
 800431e:	60f8      	str	r0, [r7, #12]
 8004320:	60b9      	str	r1, [r7, #8]
 8004322:	603b      	str	r3, [r7, #0]
 8004324:	1dfb      	adds	r3, r7, #7
 8004326:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004328:	f7fc ffcc 	bl	80012c4 <HAL_GetTick>
 800432c:	0002      	movs	r2, r0
 800432e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004330:	1a9b      	subs	r3, r3, r2
 8004332:	683a      	ldr	r2, [r7, #0]
 8004334:	18d3      	adds	r3, r2, r3
 8004336:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004338:	f7fc ffc4 	bl	80012c4 <HAL_GetTick>
 800433c:	0003      	movs	r3, r0
 800433e:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004340:	4b3a      	ldr	r3, [pc, #232]	@ (800442c <SPI_WaitFlagStateUntilTimeout+0x114>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	015b      	lsls	r3, r3, #5
 8004346:	0d1b      	lsrs	r3, r3, #20
 8004348:	69fa      	ldr	r2, [r7, #28]
 800434a:	4353      	muls	r3, r2
 800434c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800434e:	e058      	b.n	8004402 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	3301      	adds	r3, #1
 8004354:	d055      	beq.n	8004402 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004356:	f7fc ffb5 	bl	80012c4 <HAL_GetTick>
 800435a:	0002      	movs	r2, r0
 800435c:	69bb      	ldr	r3, [r7, #24]
 800435e:	1ad3      	subs	r3, r2, r3
 8004360:	69fa      	ldr	r2, [r7, #28]
 8004362:	429a      	cmp	r2, r3
 8004364:	d902      	bls.n	800436c <SPI_WaitFlagStateUntilTimeout+0x54>
 8004366:	69fb      	ldr	r3, [r7, #28]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d142      	bne.n	80043f2 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	685a      	ldr	r2, [r3, #4]
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	21e0      	movs	r1, #224	@ 0xe0
 8004378:	438a      	bics	r2, r1
 800437a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	685a      	ldr	r2, [r3, #4]
 8004380:	2382      	movs	r3, #130	@ 0x82
 8004382:	005b      	lsls	r3, r3, #1
 8004384:	429a      	cmp	r2, r3
 8004386:	d113      	bne.n	80043b0 <SPI_WaitFlagStateUntilTimeout+0x98>
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	689a      	ldr	r2, [r3, #8]
 800438c:	2380      	movs	r3, #128	@ 0x80
 800438e:	021b      	lsls	r3, r3, #8
 8004390:	429a      	cmp	r2, r3
 8004392:	d005      	beq.n	80043a0 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	689a      	ldr	r2, [r3, #8]
 8004398:	2380      	movs	r3, #128	@ 0x80
 800439a:	00db      	lsls	r3, r3, #3
 800439c:	429a      	cmp	r2, r3
 800439e:	d107      	bne.n	80043b0 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	2140      	movs	r1, #64	@ 0x40
 80043ac:	438a      	bics	r2, r1
 80043ae:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80043b4:	2380      	movs	r3, #128	@ 0x80
 80043b6:	019b      	lsls	r3, r3, #6
 80043b8:	429a      	cmp	r2, r3
 80043ba:	d110      	bne.n	80043de <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	681a      	ldr	r2, [r3, #0]
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	491a      	ldr	r1, [pc, #104]	@ (8004430 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80043c8:	400a      	ands	r2, r1
 80043ca:	601a      	str	r2, [r3, #0]
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	681a      	ldr	r2, [r3, #0]
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	2180      	movs	r1, #128	@ 0x80
 80043d8:	0189      	lsls	r1, r1, #6
 80043da:	430a      	orrs	r2, r1
 80043dc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	225d      	movs	r2, #93	@ 0x5d
 80043e2:	2101      	movs	r1, #1
 80043e4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	225c      	movs	r2, #92	@ 0x5c
 80043ea:	2100      	movs	r1, #0
 80043ec:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80043ee:	2303      	movs	r3, #3
 80043f0:	e017      	b.n	8004422 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d101      	bne.n	80043fc <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80043f8:	2300      	movs	r3, #0
 80043fa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80043fc:	697b      	ldr	r3, [r7, #20]
 80043fe:	3b01      	subs	r3, #1
 8004400:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	689b      	ldr	r3, [r3, #8]
 8004408:	68ba      	ldr	r2, [r7, #8]
 800440a:	4013      	ands	r3, r2
 800440c:	68ba      	ldr	r2, [r7, #8]
 800440e:	1ad3      	subs	r3, r2, r3
 8004410:	425a      	negs	r2, r3
 8004412:	4153      	adcs	r3, r2
 8004414:	b2db      	uxtb	r3, r3
 8004416:	001a      	movs	r2, r3
 8004418:	1dfb      	adds	r3, r7, #7
 800441a:	781b      	ldrb	r3, [r3, #0]
 800441c:	429a      	cmp	r2, r3
 800441e:	d197      	bne.n	8004350 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004420:	2300      	movs	r3, #0
}
 8004422:	0018      	movs	r0, r3
 8004424:	46bd      	mov	sp, r7
 8004426:	b008      	add	sp, #32
 8004428:	bd80      	pop	{r7, pc}
 800442a:	46c0      	nop			@ (mov r8, r8)
 800442c:	20000000 	.word	0x20000000
 8004430:	ffffdfff 	.word	0xffffdfff

08004434 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b08a      	sub	sp, #40	@ 0x28
 8004438:	af00      	add	r7, sp, #0
 800443a:	60f8      	str	r0, [r7, #12]
 800443c:	60b9      	str	r1, [r7, #8]
 800443e:	607a      	str	r2, [r7, #4]
 8004440:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004442:	2317      	movs	r3, #23
 8004444:	18fb      	adds	r3, r7, r3
 8004446:	2200      	movs	r2, #0
 8004448:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800444a:	f7fc ff3b 	bl	80012c4 <HAL_GetTick>
 800444e:	0002      	movs	r2, r0
 8004450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004452:	1a9b      	subs	r3, r3, r2
 8004454:	683a      	ldr	r2, [r7, #0]
 8004456:	18d3      	adds	r3, r2, r3
 8004458:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800445a:	f7fc ff33 	bl	80012c4 <HAL_GetTick>
 800445e:	0003      	movs	r3, r0
 8004460:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	330c      	adds	r3, #12
 8004468:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800446a:	4b41      	ldr	r3, [pc, #260]	@ (8004570 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	0013      	movs	r3, r2
 8004470:	009b      	lsls	r3, r3, #2
 8004472:	189b      	adds	r3, r3, r2
 8004474:	00da      	lsls	r2, r3, #3
 8004476:	1ad3      	subs	r3, r2, r3
 8004478:	0d1b      	lsrs	r3, r3, #20
 800447a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800447c:	4353      	muls	r3, r2
 800447e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004480:	e068      	b.n	8004554 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004482:	68ba      	ldr	r2, [r7, #8]
 8004484:	23c0      	movs	r3, #192	@ 0xc0
 8004486:	00db      	lsls	r3, r3, #3
 8004488:	429a      	cmp	r2, r3
 800448a:	d10a      	bne.n	80044a2 <SPI_WaitFifoStateUntilTimeout+0x6e>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d107      	bne.n	80044a2 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004492:	69fb      	ldr	r3, [r7, #28]
 8004494:	781b      	ldrb	r3, [r3, #0]
 8004496:	b2da      	uxtb	r2, r3
 8004498:	2117      	movs	r1, #23
 800449a:	187b      	adds	r3, r7, r1
 800449c:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800449e:	187b      	adds	r3, r7, r1
 80044a0:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	3301      	adds	r3, #1
 80044a6:	d055      	beq.n	8004554 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80044a8:	f7fc ff0c 	bl	80012c4 <HAL_GetTick>
 80044ac:	0002      	movs	r2, r0
 80044ae:	6a3b      	ldr	r3, [r7, #32]
 80044b0:	1ad3      	subs	r3, r2, r3
 80044b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044b4:	429a      	cmp	r2, r3
 80044b6:	d902      	bls.n	80044be <SPI_WaitFifoStateUntilTimeout+0x8a>
 80044b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d142      	bne.n	8004544 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	685a      	ldr	r2, [r3, #4]
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	21e0      	movs	r1, #224	@ 0xe0
 80044ca:	438a      	bics	r2, r1
 80044cc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	685a      	ldr	r2, [r3, #4]
 80044d2:	2382      	movs	r3, #130	@ 0x82
 80044d4:	005b      	lsls	r3, r3, #1
 80044d6:	429a      	cmp	r2, r3
 80044d8:	d113      	bne.n	8004502 <SPI_WaitFifoStateUntilTimeout+0xce>
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	689a      	ldr	r2, [r3, #8]
 80044de:	2380      	movs	r3, #128	@ 0x80
 80044e0:	021b      	lsls	r3, r3, #8
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d005      	beq.n	80044f2 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	689a      	ldr	r2, [r3, #8]
 80044ea:	2380      	movs	r3, #128	@ 0x80
 80044ec:	00db      	lsls	r3, r3, #3
 80044ee:	429a      	cmp	r2, r3
 80044f0:	d107      	bne.n	8004502 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	2140      	movs	r1, #64	@ 0x40
 80044fe:	438a      	bics	r2, r1
 8004500:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004506:	2380      	movs	r3, #128	@ 0x80
 8004508:	019b      	lsls	r3, r3, #6
 800450a:	429a      	cmp	r2, r3
 800450c:	d110      	bne.n	8004530 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681a      	ldr	r2, [r3, #0]
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4916      	ldr	r1, [pc, #88]	@ (8004574 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800451a:	400a      	ands	r2, r1
 800451c:	601a      	str	r2, [r3, #0]
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	2180      	movs	r1, #128	@ 0x80
 800452a:	0189      	lsls	r1, r1, #6
 800452c:	430a      	orrs	r2, r1
 800452e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	225d      	movs	r2, #93	@ 0x5d
 8004534:	2101      	movs	r1, #1
 8004536:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	225c      	movs	r2, #92	@ 0x5c
 800453c:	2100      	movs	r1, #0
 800453e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004540:	2303      	movs	r3, #3
 8004542:	e010      	b.n	8004566 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004544:	69bb      	ldr	r3, [r7, #24]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d101      	bne.n	800454e <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 800454a:	2300      	movs	r3, #0
 800454c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800454e:	69bb      	ldr	r3, [r7, #24]
 8004550:	3b01      	subs	r3, #1
 8004552:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	689b      	ldr	r3, [r3, #8]
 800455a:	68ba      	ldr	r2, [r7, #8]
 800455c:	4013      	ands	r3, r2
 800455e:	687a      	ldr	r2, [r7, #4]
 8004560:	429a      	cmp	r2, r3
 8004562:	d18e      	bne.n	8004482 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8004564:	2300      	movs	r3, #0
}
 8004566:	0018      	movs	r0, r3
 8004568:	46bd      	mov	sp, r7
 800456a:	b00a      	add	sp, #40	@ 0x28
 800456c:	bd80      	pop	{r7, pc}
 800456e:	46c0      	nop			@ (mov r8, r8)
 8004570:	20000000 	.word	0x20000000
 8004574:	ffffdfff 	.word	0xffffdfff

08004578 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b086      	sub	sp, #24
 800457c:	af02      	add	r7, sp, #8
 800457e:	60f8      	str	r0, [r7, #12]
 8004580:	60b9      	str	r1, [r7, #8]
 8004582:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	685a      	ldr	r2, [r3, #4]
 8004588:	2382      	movs	r3, #130	@ 0x82
 800458a:	005b      	lsls	r3, r3, #1
 800458c:	429a      	cmp	r2, r3
 800458e:	d113      	bne.n	80045b8 <SPI_EndRxTransaction+0x40>
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	689a      	ldr	r2, [r3, #8]
 8004594:	2380      	movs	r3, #128	@ 0x80
 8004596:	021b      	lsls	r3, r3, #8
 8004598:	429a      	cmp	r2, r3
 800459a:	d005      	beq.n	80045a8 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	689a      	ldr	r2, [r3, #8]
 80045a0:	2380      	movs	r3, #128	@ 0x80
 80045a2:	00db      	lsls	r3, r3, #3
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d107      	bne.n	80045b8 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	681a      	ldr	r2, [r3, #0]
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	2140      	movs	r1, #64	@ 0x40
 80045b4:	438a      	bics	r2, r1
 80045b6:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80045b8:	68ba      	ldr	r2, [r7, #8]
 80045ba:	68f8      	ldr	r0, [r7, #12]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	9300      	str	r3, [sp, #0]
 80045c0:	0013      	movs	r3, r2
 80045c2:	2200      	movs	r2, #0
 80045c4:	2180      	movs	r1, #128	@ 0x80
 80045c6:	f7ff fea7 	bl	8004318 <SPI_WaitFlagStateUntilTimeout>
 80045ca:	1e03      	subs	r3, r0, #0
 80045cc:	d007      	beq.n	80045de <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045d2:	2220      	movs	r2, #32
 80045d4:	431a      	orrs	r2, r3
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80045da:	2303      	movs	r3, #3
 80045dc:	e026      	b.n	800462c <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	685a      	ldr	r2, [r3, #4]
 80045e2:	2382      	movs	r3, #130	@ 0x82
 80045e4:	005b      	lsls	r3, r3, #1
 80045e6:	429a      	cmp	r2, r3
 80045e8:	d11f      	bne.n	800462a <SPI_EndRxTransaction+0xb2>
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	689a      	ldr	r2, [r3, #8]
 80045ee:	2380      	movs	r3, #128	@ 0x80
 80045f0:	021b      	lsls	r3, r3, #8
 80045f2:	429a      	cmp	r2, r3
 80045f4:	d005      	beq.n	8004602 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	689a      	ldr	r2, [r3, #8]
 80045fa:	2380      	movs	r3, #128	@ 0x80
 80045fc:	00db      	lsls	r3, r3, #3
 80045fe:	429a      	cmp	r2, r3
 8004600:	d113      	bne.n	800462a <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004602:	68ba      	ldr	r2, [r7, #8]
 8004604:	23c0      	movs	r3, #192	@ 0xc0
 8004606:	00d9      	lsls	r1, r3, #3
 8004608:	68f8      	ldr	r0, [r7, #12]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	9300      	str	r3, [sp, #0]
 800460e:	0013      	movs	r3, r2
 8004610:	2200      	movs	r2, #0
 8004612:	f7ff ff0f 	bl	8004434 <SPI_WaitFifoStateUntilTimeout>
 8004616:	1e03      	subs	r3, r0, #0
 8004618:	d007      	beq.n	800462a <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800461e:	2220      	movs	r2, #32
 8004620:	431a      	orrs	r2, r3
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004626:	2303      	movs	r3, #3
 8004628:	e000      	b.n	800462c <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 800462a:	2300      	movs	r3, #0
}
 800462c:	0018      	movs	r0, r3
 800462e:	46bd      	mov	sp, r7
 8004630:	b004      	add	sp, #16
 8004632:	bd80      	pop	{r7, pc}

08004634 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b086      	sub	sp, #24
 8004638:	af02      	add	r7, sp, #8
 800463a:	60f8      	str	r0, [r7, #12]
 800463c:	60b9      	str	r1, [r7, #8]
 800463e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004640:	68ba      	ldr	r2, [r7, #8]
 8004642:	23c0      	movs	r3, #192	@ 0xc0
 8004644:	0159      	lsls	r1, r3, #5
 8004646:	68f8      	ldr	r0, [r7, #12]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	9300      	str	r3, [sp, #0]
 800464c:	0013      	movs	r3, r2
 800464e:	2200      	movs	r2, #0
 8004650:	f7ff fef0 	bl	8004434 <SPI_WaitFifoStateUntilTimeout>
 8004654:	1e03      	subs	r3, r0, #0
 8004656:	d007      	beq.n	8004668 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800465c:	2220      	movs	r2, #32
 800465e:	431a      	orrs	r2, r3
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004664:	2303      	movs	r3, #3
 8004666:	e027      	b.n	80046b8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004668:	68ba      	ldr	r2, [r7, #8]
 800466a:	68f8      	ldr	r0, [r7, #12]
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	9300      	str	r3, [sp, #0]
 8004670:	0013      	movs	r3, r2
 8004672:	2200      	movs	r2, #0
 8004674:	2180      	movs	r1, #128	@ 0x80
 8004676:	f7ff fe4f 	bl	8004318 <SPI_WaitFlagStateUntilTimeout>
 800467a:	1e03      	subs	r3, r0, #0
 800467c:	d007      	beq.n	800468e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004682:	2220      	movs	r2, #32
 8004684:	431a      	orrs	r2, r3
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800468a:	2303      	movs	r3, #3
 800468c:	e014      	b.n	80046b8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800468e:	68ba      	ldr	r2, [r7, #8]
 8004690:	23c0      	movs	r3, #192	@ 0xc0
 8004692:	00d9      	lsls	r1, r3, #3
 8004694:	68f8      	ldr	r0, [r7, #12]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	9300      	str	r3, [sp, #0]
 800469a:	0013      	movs	r3, r2
 800469c:	2200      	movs	r2, #0
 800469e:	f7ff fec9 	bl	8004434 <SPI_WaitFifoStateUntilTimeout>
 80046a2:	1e03      	subs	r3, r0, #0
 80046a4:	d007      	beq.n	80046b6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046aa:	2220      	movs	r2, #32
 80046ac:	431a      	orrs	r2, r3
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80046b2:	2303      	movs	r3, #3
 80046b4:	e000      	b.n	80046b8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80046b6:	2300      	movs	r3, #0
}
 80046b8:	0018      	movs	r0, r3
 80046ba:	46bd      	mov	sp, r7
 80046bc:	b004      	add	sp, #16
 80046be:	bd80      	pop	{r7, pc}

080046c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b082      	sub	sp, #8
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d101      	bne.n	80046d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	e04a      	b.n	8004768 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	223d      	movs	r2, #61	@ 0x3d
 80046d6:	5c9b      	ldrb	r3, [r3, r2]
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d107      	bne.n	80046ee <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	223c      	movs	r2, #60	@ 0x3c
 80046e2:	2100      	movs	r1, #0
 80046e4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	0018      	movs	r0, r3
 80046ea:	f7fc fc41 	bl	8000f70 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	223d      	movs	r2, #61	@ 0x3d
 80046f2:	2102      	movs	r1, #2
 80046f4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	3304      	adds	r3, #4
 80046fe:	0019      	movs	r1, r3
 8004700:	0010      	movs	r0, r2
 8004702:	f000 fb93 	bl	8004e2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2248      	movs	r2, #72	@ 0x48
 800470a:	2101      	movs	r1, #1
 800470c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	223e      	movs	r2, #62	@ 0x3e
 8004712:	2101      	movs	r1, #1
 8004714:	5499      	strb	r1, [r3, r2]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	223f      	movs	r2, #63	@ 0x3f
 800471a:	2101      	movs	r1, #1
 800471c:	5499      	strb	r1, [r3, r2]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2240      	movs	r2, #64	@ 0x40
 8004722:	2101      	movs	r1, #1
 8004724:	5499      	strb	r1, [r3, r2]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2241      	movs	r2, #65	@ 0x41
 800472a:	2101      	movs	r1, #1
 800472c:	5499      	strb	r1, [r3, r2]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2242      	movs	r2, #66	@ 0x42
 8004732:	2101      	movs	r1, #1
 8004734:	5499      	strb	r1, [r3, r2]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2243      	movs	r2, #67	@ 0x43
 800473a:	2101      	movs	r1, #1
 800473c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2244      	movs	r2, #68	@ 0x44
 8004742:	2101      	movs	r1, #1
 8004744:	5499      	strb	r1, [r3, r2]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2245      	movs	r2, #69	@ 0x45
 800474a:	2101      	movs	r1, #1
 800474c:	5499      	strb	r1, [r3, r2]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2246      	movs	r2, #70	@ 0x46
 8004752:	2101      	movs	r1, #1
 8004754:	5499      	strb	r1, [r3, r2]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2247      	movs	r2, #71	@ 0x47
 800475a:	2101      	movs	r1, #1
 800475c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	223d      	movs	r2, #61	@ 0x3d
 8004762:	2101      	movs	r1, #1
 8004764:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004766:	2300      	movs	r3, #0
}
 8004768:	0018      	movs	r0, r3
 800476a:	46bd      	mov	sp, r7
 800476c:	b002      	add	sp, #8
 800476e:	bd80      	pop	{r7, pc}

08004770 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b082      	sub	sp, #8
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d101      	bne.n	8004782 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	e04a      	b.n	8004818 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	223d      	movs	r2, #61	@ 0x3d
 8004786:	5c9b      	ldrb	r3, [r3, r2]
 8004788:	b2db      	uxtb	r3, r3
 800478a:	2b00      	cmp	r3, #0
 800478c:	d107      	bne.n	800479e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	223c      	movs	r2, #60	@ 0x3c
 8004792:	2100      	movs	r1, #0
 8004794:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	0018      	movs	r0, r3
 800479a:	f000 f841 	bl	8004820 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	223d      	movs	r2, #61	@ 0x3d
 80047a2:	2102      	movs	r1, #2
 80047a4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681a      	ldr	r2, [r3, #0]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	3304      	adds	r3, #4
 80047ae:	0019      	movs	r1, r3
 80047b0:	0010      	movs	r0, r2
 80047b2:	f000 fb3b 	bl	8004e2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2248      	movs	r2, #72	@ 0x48
 80047ba:	2101      	movs	r1, #1
 80047bc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	223e      	movs	r2, #62	@ 0x3e
 80047c2:	2101      	movs	r1, #1
 80047c4:	5499      	strb	r1, [r3, r2]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	223f      	movs	r2, #63	@ 0x3f
 80047ca:	2101      	movs	r1, #1
 80047cc:	5499      	strb	r1, [r3, r2]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2240      	movs	r2, #64	@ 0x40
 80047d2:	2101      	movs	r1, #1
 80047d4:	5499      	strb	r1, [r3, r2]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2241      	movs	r2, #65	@ 0x41
 80047da:	2101      	movs	r1, #1
 80047dc:	5499      	strb	r1, [r3, r2]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2242      	movs	r2, #66	@ 0x42
 80047e2:	2101      	movs	r1, #1
 80047e4:	5499      	strb	r1, [r3, r2]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2243      	movs	r2, #67	@ 0x43
 80047ea:	2101      	movs	r1, #1
 80047ec:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2244      	movs	r2, #68	@ 0x44
 80047f2:	2101      	movs	r1, #1
 80047f4:	5499      	strb	r1, [r3, r2]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2245      	movs	r2, #69	@ 0x45
 80047fa:	2101      	movs	r1, #1
 80047fc:	5499      	strb	r1, [r3, r2]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2246      	movs	r2, #70	@ 0x46
 8004802:	2101      	movs	r1, #1
 8004804:	5499      	strb	r1, [r3, r2]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2247      	movs	r2, #71	@ 0x47
 800480a:	2101      	movs	r1, #1
 800480c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	223d      	movs	r2, #61	@ 0x3d
 8004812:	2101      	movs	r1, #1
 8004814:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004816:	2300      	movs	r3, #0
}
 8004818:	0018      	movs	r0, r3
 800481a:	46bd      	mov	sp, r7
 800481c:	b002      	add	sp, #8
 800481e:	bd80      	pop	{r7, pc}

08004820 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b082      	sub	sp, #8
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004828:	46c0      	nop			@ (mov r8, r8)
 800482a:	46bd      	mov	sp, r7
 800482c:	b002      	add	sp, #8
 800482e:	bd80      	pop	{r7, pc}

08004830 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b084      	sub	sp, #16
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	68db      	ldr	r3, [r3, #12]
 800483e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	691b      	ldr	r3, [r3, #16]
 8004846:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	2202      	movs	r2, #2
 800484c:	4013      	ands	r3, r2
 800484e:	d021      	beq.n	8004894 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	2202      	movs	r2, #2
 8004854:	4013      	ands	r3, r2
 8004856:	d01d      	beq.n	8004894 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	2203      	movs	r2, #3
 800485e:	4252      	negs	r2, r2
 8004860:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2201      	movs	r2, #1
 8004866:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	699b      	ldr	r3, [r3, #24]
 800486e:	2203      	movs	r2, #3
 8004870:	4013      	ands	r3, r2
 8004872:	d004      	beq.n	800487e <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	0018      	movs	r0, r3
 8004878:	f000 fac0 	bl	8004dfc <HAL_TIM_IC_CaptureCallback>
 800487c:	e007      	b.n	800488e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	0018      	movs	r0, r3
 8004882:	f7fc fc4b 	bl	800111c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	0018      	movs	r0, r3
 800488a:	f000 fabf 	bl	8004e0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2200      	movs	r2, #0
 8004892:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	2204      	movs	r2, #4
 8004898:	4013      	ands	r3, r2
 800489a:	d022      	beq.n	80048e2 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2204      	movs	r2, #4
 80048a0:	4013      	ands	r3, r2
 80048a2:	d01e      	beq.n	80048e2 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	2205      	movs	r2, #5
 80048aa:	4252      	negs	r2, r2
 80048ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2202      	movs	r2, #2
 80048b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	699a      	ldr	r2, [r3, #24]
 80048ba:	23c0      	movs	r3, #192	@ 0xc0
 80048bc:	009b      	lsls	r3, r3, #2
 80048be:	4013      	ands	r3, r2
 80048c0:	d004      	beq.n	80048cc <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	0018      	movs	r0, r3
 80048c6:	f000 fa99 	bl	8004dfc <HAL_TIM_IC_CaptureCallback>
 80048ca:	e007      	b.n	80048dc <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	0018      	movs	r0, r3
 80048d0:	f7fc fc24 	bl	800111c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	0018      	movs	r0, r3
 80048d8:	f000 fa98 	bl	8004e0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2200      	movs	r2, #0
 80048e0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	2208      	movs	r2, #8
 80048e6:	4013      	ands	r3, r2
 80048e8:	d021      	beq.n	800492e <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2208      	movs	r2, #8
 80048ee:	4013      	ands	r3, r2
 80048f0:	d01d      	beq.n	800492e <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	2209      	movs	r2, #9
 80048f8:	4252      	negs	r2, r2
 80048fa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2204      	movs	r2, #4
 8004900:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	69db      	ldr	r3, [r3, #28]
 8004908:	2203      	movs	r2, #3
 800490a:	4013      	ands	r3, r2
 800490c:	d004      	beq.n	8004918 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	0018      	movs	r0, r3
 8004912:	f000 fa73 	bl	8004dfc <HAL_TIM_IC_CaptureCallback>
 8004916:	e007      	b.n	8004928 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	0018      	movs	r0, r3
 800491c:	f7fc fbfe 	bl	800111c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	0018      	movs	r0, r3
 8004924:	f000 fa72 	bl	8004e0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2200      	movs	r2, #0
 800492c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	2210      	movs	r2, #16
 8004932:	4013      	ands	r3, r2
 8004934:	d022      	beq.n	800497c <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	2210      	movs	r2, #16
 800493a:	4013      	ands	r3, r2
 800493c:	d01e      	beq.n	800497c <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	2211      	movs	r2, #17
 8004944:	4252      	negs	r2, r2
 8004946:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2208      	movs	r2, #8
 800494c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	69da      	ldr	r2, [r3, #28]
 8004954:	23c0      	movs	r3, #192	@ 0xc0
 8004956:	009b      	lsls	r3, r3, #2
 8004958:	4013      	ands	r3, r2
 800495a:	d004      	beq.n	8004966 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	0018      	movs	r0, r3
 8004960:	f000 fa4c 	bl	8004dfc <HAL_TIM_IC_CaptureCallback>
 8004964:	e007      	b.n	8004976 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	0018      	movs	r0, r3
 800496a:	f7fc fbd7 	bl	800111c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	0018      	movs	r0, r3
 8004972:	f000 fa4b 	bl	8004e0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2200      	movs	r2, #0
 800497a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	2201      	movs	r2, #1
 8004980:	4013      	ands	r3, r2
 8004982:	d00c      	beq.n	800499e <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2201      	movs	r2, #1
 8004988:	4013      	ands	r3, r2
 800498a:	d008      	beq.n	800499e <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	2202      	movs	r2, #2
 8004992:	4252      	negs	r2, r2
 8004994:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	0018      	movs	r0, r3
 800499a:	f000 fa27 	bl	8004dec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800499e:	68bb      	ldr	r3, [r7, #8]
 80049a0:	2280      	movs	r2, #128	@ 0x80
 80049a2:	4013      	ands	r3, r2
 80049a4:	d104      	bne.n	80049b0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80049a6:	68ba      	ldr	r2, [r7, #8]
 80049a8:	2380      	movs	r3, #128	@ 0x80
 80049aa:	019b      	lsls	r3, r3, #6
 80049ac:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80049ae:	d00b      	beq.n	80049c8 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	2280      	movs	r2, #128	@ 0x80
 80049b4:	4013      	ands	r3, r2
 80049b6:	d007      	beq.n	80049c8 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4a1e      	ldr	r2, [pc, #120]	@ (8004a38 <HAL_TIM_IRQHandler+0x208>)
 80049be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	0018      	movs	r0, r3
 80049c4:	f000 fefa 	bl	80057bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80049c8:	68ba      	ldr	r2, [r7, #8]
 80049ca:	2380      	movs	r3, #128	@ 0x80
 80049cc:	005b      	lsls	r3, r3, #1
 80049ce:	4013      	ands	r3, r2
 80049d0:	d00b      	beq.n	80049ea <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	2280      	movs	r2, #128	@ 0x80
 80049d6:	4013      	ands	r3, r2
 80049d8:	d007      	beq.n	80049ea <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a17      	ldr	r2, [pc, #92]	@ (8004a3c <HAL_TIM_IRQHandler+0x20c>)
 80049e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	0018      	movs	r0, r3
 80049e6:	f000 fef1 	bl	80057cc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	2240      	movs	r2, #64	@ 0x40
 80049ee:	4013      	ands	r3, r2
 80049f0:	d00c      	beq.n	8004a0c <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	2240      	movs	r2, #64	@ 0x40
 80049f6:	4013      	ands	r3, r2
 80049f8:	d008      	beq.n	8004a0c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	2241      	movs	r2, #65	@ 0x41
 8004a00:	4252      	negs	r2, r2
 8004a02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	0018      	movs	r0, r3
 8004a08:	f000 fa08 	bl	8004e1c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	2220      	movs	r2, #32
 8004a10:	4013      	ands	r3, r2
 8004a12:	d00c      	beq.n	8004a2e <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2220      	movs	r2, #32
 8004a18:	4013      	ands	r3, r2
 8004a1a:	d008      	beq.n	8004a2e <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	2221      	movs	r2, #33	@ 0x21
 8004a22:	4252      	negs	r2, r2
 8004a24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	0018      	movs	r0, r3
 8004a2a:	f000 febf 	bl	80057ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a2e:	46c0      	nop			@ (mov r8, r8)
 8004a30:	46bd      	mov	sp, r7
 8004a32:	b004      	add	sp, #16
 8004a34:	bd80      	pop	{r7, pc}
 8004a36:	46c0      	nop			@ (mov r8, r8)
 8004a38:	ffffdf7f 	.word	0xffffdf7f
 8004a3c:	fffffeff 	.word	0xfffffeff

08004a40 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b086      	sub	sp, #24
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	60f8      	str	r0, [r7, #12]
 8004a48:	60b9      	str	r1, [r7, #8]
 8004a4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a4c:	2317      	movs	r3, #23
 8004a4e:	18fb      	adds	r3, r7, r3
 8004a50:	2200      	movs	r2, #0
 8004a52:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	223c      	movs	r2, #60	@ 0x3c
 8004a58:	5c9b      	ldrb	r3, [r3, r2]
 8004a5a:	2b01      	cmp	r3, #1
 8004a5c:	d101      	bne.n	8004a62 <HAL_TIM_PWM_ConfigChannel+0x22>
 8004a5e:	2302      	movs	r3, #2
 8004a60:	e0e5      	b.n	8004c2e <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	223c      	movs	r2, #60	@ 0x3c
 8004a66:	2101      	movs	r1, #1
 8004a68:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2b14      	cmp	r3, #20
 8004a6e:	d900      	bls.n	8004a72 <HAL_TIM_PWM_ConfigChannel+0x32>
 8004a70:	e0d1      	b.n	8004c16 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	009a      	lsls	r2, r3, #2
 8004a76:	4b70      	ldr	r3, [pc, #448]	@ (8004c38 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8004a78:	18d3      	adds	r3, r2, r3
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	68ba      	ldr	r2, [r7, #8]
 8004a84:	0011      	movs	r1, r2
 8004a86:	0018      	movs	r0, r3
 8004a88:	f000 fa54 	bl	8004f34 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	699a      	ldr	r2, [r3, #24]
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	2108      	movs	r1, #8
 8004a98:	430a      	orrs	r2, r1
 8004a9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	699a      	ldr	r2, [r3, #24]
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	2104      	movs	r1, #4
 8004aa8:	438a      	bics	r2, r1
 8004aaa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	6999      	ldr	r1, [r3, #24]
 8004ab2:	68bb      	ldr	r3, [r7, #8]
 8004ab4:	691a      	ldr	r2, [r3, #16]
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	430a      	orrs	r2, r1
 8004abc:	619a      	str	r2, [r3, #24]
      break;
 8004abe:	e0af      	b.n	8004c20 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	68ba      	ldr	r2, [r7, #8]
 8004ac6:	0011      	movs	r1, r2
 8004ac8:	0018      	movs	r0, r3
 8004aca:	f000 fab3 	bl	8005034 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	699a      	ldr	r2, [r3, #24]
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	2180      	movs	r1, #128	@ 0x80
 8004ada:	0109      	lsls	r1, r1, #4
 8004adc:	430a      	orrs	r2, r1
 8004ade:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	699a      	ldr	r2, [r3, #24]
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4954      	ldr	r1, [pc, #336]	@ (8004c3c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004aec:	400a      	ands	r2, r1
 8004aee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	6999      	ldr	r1, [r3, #24]
 8004af6:	68bb      	ldr	r3, [r7, #8]
 8004af8:	691b      	ldr	r3, [r3, #16]
 8004afa:	021a      	lsls	r2, r3, #8
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	430a      	orrs	r2, r1
 8004b02:	619a      	str	r2, [r3, #24]
      break;
 8004b04:	e08c      	b.n	8004c20 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	68ba      	ldr	r2, [r7, #8]
 8004b0c:	0011      	movs	r1, r2
 8004b0e:	0018      	movs	r0, r3
 8004b10:	f000 fb0e 	bl	8005130 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	69da      	ldr	r2, [r3, #28]
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	2108      	movs	r1, #8
 8004b20:	430a      	orrs	r2, r1
 8004b22:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	69da      	ldr	r2, [r3, #28]
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	2104      	movs	r1, #4
 8004b30:	438a      	bics	r2, r1
 8004b32:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	69d9      	ldr	r1, [r3, #28]
 8004b3a:	68bb      	ldr	r3, [r7, #8]
 8004b3c:	691a      	ldr	r2, [r3, #16]
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	430a      	orrs	r2, r1
 8004b44:	61da      	str	r2, [r3, #28]
      break;
 8004b46:	e06b      	b.n	8004c20 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	68ba      	ldr	r2, [r7, #8]
 8004b4e:	0011      	movs	r1, r2
 8004b50:	0018      	movs	r0, r3
 8004b52:	f000 fb6f 	bl	8005234 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	69da      	ldr	r2, [r3, #28]
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	2180      	movs	r1, #128	@ 0x80
 8004b62:	0109      	lsls	r1, r1, #4
 8004b64:	430a      	orrs	r2, r1
 8004b66:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	69da      	ldr	r2, [r3, #28]
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	4932      	ldr	r1, [pc, #200]	@ (8004c3c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004b74:	400a      	ands	r2, r1
 8004b76:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	69d9      	ldr	r1, [r3, #28]
 8004b7e:	68bb      	ldr	r3, [r7, #8]
 8004b80:	691b      	ldr	r3, [r3, #16]
 8004b82:	021a      	lsls	r2, r3, #8
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	430a      	orrs	r2, r1
 8004b8a:	61da      	str	r2, [r3, #28]
      break;
 8004b8c:	e048      	b.n	8004c20 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	68ba      	ldr	r2, [r7, #8]
 8004b94:	0011      	movs	r1, r2
 8004b96:	0018      	movs	r0, r3
 8004b98:	f000 fbb0 	bl	80052fc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	2108      	movs	r1, #8
 8004ba8:	430a      	orrs	r2, r1
 8004baa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	2104      	movs	r1, #4
 8004bb8:	438a      	bics	r2, r1
 8004bba:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	691a      	ldr	r2, [r3, #16]
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	430a      	orrs	r2, r1
 8004bcc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004bce:	e027      	b.n	8004c20 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	68ba      	ldr	r2, [r7, #8]
 8004bd6:	0011      	movs	r1, r2
 8004bd8:	0018      	movs	r0, r3
 8004bda:	f000 fbe9 	bl	80053b0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	2180      	movs	r1, #128	@ 0x80
 8004bea:	0109      	lsls	r1, r1, #4
 8004bec:	430a      	orrs	r2, r1
 8004bee:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4910      	ldr	r1, [pc, #64]	@ (8004c3c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004bfc:	400a      	ands	r2, r1
 8004bfe:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	691b      	ldr	r3, [r3, #16]
 8004c0a:	021a      	lsls	r2, r3, #8
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	430a      	orrs	r2, r1
 8004c12:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004c14:	e004      	b.n	8004c20 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8004c16:	2317      	movs	r3, #23
 8004c18:	18fb      	adds	r3, r7, r3
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	701a      	strb	r2, [r3, #0]
      break;
 8004c1e:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	223c      	movs	r2, #60	@ 0x3c
 8004c24:	2100      	movs	r1, #0
 8004c26:	5499      	strb	r1, [r3, r2]

  return status;
 8004c28:	2317      	movs	r3, #23
 8004c2a:	18fb      	adds	r3, r7, r3
 8004c2c:	781b      	ldrb	r3, [r3, #0]
}
 8004c2e:	0018      	movs	r0, r3
 8004c30:	46bd      	mov	sp, r7
 8004c32:	b006      	add	sp, #24
 8004c34:	bd80      	pop	{r7, pc}
 8004c36:	46c0      	nop			@ (mov r8, r8)
 8004c38:	0800588c 	.word	0x0800588c
 8004c3c:	fffffbff 	.word	0xfffffbff

08004c40 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b084      	sub	sp, #16
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
 8004c48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c4a:	230f      	movs	r3, #15
 8004c4c:	18fb      	adds	r3, r7, r3
 8004c4e:	2200      	movs	r2, #0
 8004c50:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	223c      	movs	r2, #60	@ 0x3c
 8004c56:	5c9b      	ldrb	r3, [r3, r2]
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	d101      	bne.n	8004c60 <HAL_TIM_ConfigClockSource+0x20>
 8004c5c:	2302      	movs	r3, #2
 8004c5e:	e0bc      	b.n	8004dda <HAL_TIM_ConfigClockSource+0x19a>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	223c      	movs	r2, #60	@ 0x3c
 8004c64:	2101      	movs	r1, #1
 8004c66:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	223d      	movs	r2, #61	@ 0x3d
 8004c6c:	2102      	movs	r1, #2
 8004c6e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	4a5a      	ldr	r2, [pc, #360]	@ (8004de4 <HAL_TIM_ConfigClockSource+0x1a4>)
 8004c7c:	4013      	ands	r3, r2
 8004c7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	4a59      	ldr	r2, [pc, #356]	@ (8004de8 <HAL_TIM_ConfigClockSource+0x1a8>)
 8004c84:	4013      	ands	r3, r2
 8004c86:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	68ba      	ldr	r2, [r7, #8]
 8004c8e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	2280      	movs	r2, #128	@ 0x80
 8004c96:	0192      	lsls	r2, r2, #6
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d040      	beq.n	8004d1e <HAL_TIM_ConfigClockSource+0xde>
 8004c9c:	2280      	movs	r2, #128	@ 0x80
 8004c9e:	0192      	lsls	r2, r2, #6
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d900      	bls.n	8004ca6 <HAL_TIM_ConfigClockSource+0x66>
 8004ca4:	e088      	b.n	8004db8 <HAL_TIM_ConfigClockSource+0x178>
 8004ca6:	2280      	movs	r2, #128	@ 0x80
 8004ca8:	0152      	lsls	r2, r2, #5
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d100      	bne.n	8004cb0 <HAL_TIM_ConfigClockSource+0x70>
 8004cae:	e088      	b.n	8004dc2 <HAL_TIM_ConfigClockSource+0x182>
 8004cb0:	2280      	movs	r2, #128	@ 0x80
 8004cb2:	0152      	lsls	r2, r2, #5
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d900      	bls.n	8004cba <HAL_TIM_ConfigClockSource+0x7a>
 8004cb8:	e07e      	b.n	8004db8 <HAL_TIM_ConfigClockSource+0x178>
 8004cba:	2b70      	cmp	r3, #112	@ 0x70
 8004cbc:	d018      	beq.n	8004cf0 <HAL_TIM_ConfigClockSource+0xb0>
 8004cbe:	d900      	bls.n	8004cc2 <HAL_TIM_ConfigClockSource+0x82>
 8004cc0:	e07a      	b.n	8004db8 <HAL_TIM_ConfigClockSource+0x178>
 8004cc2:	2b60      	cmp	r3, #96	@ 0x60
 8004cc4:	d04f      	beq.n	8004d66 <HAL_TIM_ConfigClockSource+0x126>
 8004cc6:	d900      	bls.n	8004cca <HAL_TIM_ConfigClockSource+0x8a>
 8004cc8:	e076      	b.n	8004db8 <HAL_TIM_ConfigClockSource+0x178>
 8004cca:	2b50      	cmp	r3, #80	@ 0x50
 8004ccc:	d03b      	beq.n	8004d46 <HAL_TIM_ConfigClockSource+0x106>
 8004cce:	d900      	bls.n	8004cd2 <HAL_TIM_ConfigClockSource+0x92>
 8004cd0:	e072      	b.n	8004db8 <HAL_TIM_ConfigClockSource+0x178>
 8004cd2:	2b40      	cmp	r3, #64	@ 0x40
 8004cd4:	d057      	beq.n	8004d86 <HAL_TIM_ConfigClockSource+0x146>
 8004cd6:	d900      	bls.n	8004cda <HAL_TIM_ConfigClockSource+0x9a>
 8004cd8:	e06e      	b.n	8004db8 <HAL_TIM_ConfigClockSource+0x178>
 8004cda:	2b30      	cmp	r3, #48	@ 0x30
 8004cdc:	d063      	beq.n	8004da6 <HAL_TIM_ConfigClockSource+0x166>
 8004cde:	d86b      	bhi.n	8004db8 <HAL_TIM_ConfigClockSource+0x178>
 8004ce0:	2b20      	cmp	r3, #32
 8004ce2:	d060      	beq.n	8004da6 <HAL_TIM_ConfigClockSource+0x166>
 8004ce4:	d868      	bhi.n	8004db8 <HAL_TIM_ConfigClockSource+0x178>
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d05d      	beq.n	8004da6 <HAL_TIM_ConfigClockSource+0x166>
 8004cea:	2b10      	cmp	r3, #16
 8004cec:	d05b      	beq.n	8004da6 <HAL_TIM_ConfigClockSource+0x166>
 8004cee:	e063      	b.n	8004db8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d00:	f000 fc30 	bl	8005564 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	2277      	movs	r2, #119	@ 0x77
 8004d10:	4313      	orrs	r3, r2
 8004d12:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	68ba      	ldr	r2, [r7, #8]
 8004d1a:	609a      	str	r2, [r3, #8]
      break;
 8004d1c:	e052      	b.n	8004dc4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d2e:	f000 fc19 	bl	8005564 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	689a      	ldr	r2, [r3, #8]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	2180      	movs	r1, #128	@ 0x80
 8004d3e:	01c9      	lsls	r1, r1, #7
 8004d40:	430a      	orrs	r2, r1
 8004d42:	609a      	str	r2, [r3, #8]
      break;
 8004d44:	e03e      	b.n	8004dc4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d52:	001a      	movs	r2, r3
 8004d54:	f000 fb8a 	bl	800546c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	2150      	movs	r1, #80	@ 0x50
 8004d5e:	0018      	movs	r0, r3
 8004d60:	f000 fbe4 	bl	800552c <TIM_ITRx_SetConfig>
      break;
 8004d64:	e02e      	b.n	8004dc4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d72:	001a      	movs	r2, r3
 8004d74:	f000 fba8 	bl	80054c8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	2160      	movs	r1, #96	@ 0x60
 8004d7e:	0018      	movs	r0, r3
 8004d80:	f000 fbd4 	bl	800552c <TIM_ITRx_SetConfig>
      break;
 8004d84:	e01e      	b.n	8004dc4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d92:	001a      	movs	r2, r3
 8004d94:	f000 fb6a 	bl	800546c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	2140      	movs	r1, #64	@ 0x40
 8004d9e:	0018      	movs	r0, r3
 8004da0:	f000 fbc4 	bl	800552c <TIM_ITRx_SetConfig>
      break;
 8004da4:	e00e      	b.n	8004dc4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681a      	ldr	r2, [r3, #0]
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	0019      	movs	r1, r3
 8004db0:	0010      	movs	r0, r2
 8004db2:	f000 fbbb 	bl	800552c <TIM_ITRx_SetConfig>
      break;
 8004db6:	e005      	b.n	8004dc4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004db8:	230f      	movs	r3, #15
 8004dba:	18fb      	adds	r3, r7, r3
 8004dbc:	2201      	movs	r2, #1
 8004dbe:	701a      	strb	r2, [r3, #0]
      break;
 8004dc0:	e000      	b.n	8004dc4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8004dc2:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	223d      	movs	r2, #61	@ 0x3d
 8004dc8:	2101      	movs	r1, #1
 8004dca:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	223c      	movs	r2, #60	@ 0x3c
 8004dd0:	2100      	movs	r1, #0
 8004dd2:	5499      	strb	r1, [r3, r2]

  return status;
 8004dd4:	230f      	movs	r3, #15
 8004dd6:	18fb      	adds	r3, r7, r3
 8004dd8:	781b      	ldrb	r3, [r3, #0]
}
 8004dda:	0018      	movs	r0, r3
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	b004      	add	sp, #16
 8004de0:	bd80      	pop	{r7, pc}
 8004de2:	46c0      	nop			@ (mov r8, r8)
 8004de4:	ffceff88 	.word	0xffceff88
 8004de8:	ffff00ff 	.word	0xffff00ff

08004dec <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b082      	sub	sp, #8
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004df4:	46c0      	nop			@ (mov r8, r8)
 8004df6:	46bd      	mov	sp, r7
 8004df8:	b002      	add	sp, #8
 8004dfa:	bd80      	pop	{r7, pc}

08004dfc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b082      	sub	sp, #8
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004e04:	46c0      	nop			@ (mov r8, r8)
 8004e06:	46bd      	mov	sp, r7
 8004e08:	b002      	add	sp, #8
 8004e0a:	bd80      	pop	{r7, pc}

08004e0c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b082      	sub	sp, #8
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e14:	46c0      	nop			@ (mov r8, r8)
 8004e16:	46bd      	mov	sp, r7
 8004e18:	b002      	add	sp, #8
 8004e1a:	bd80      	pop	{r7, pc}

08004e1c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b082      	sub	sp, #8
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e24:	46c0      	nop			@ (mov r8, r8)
 8004e26:	46bd      	mov	sp, r7
 8004e28:	b002      	add	sp, #8
 8004e2a:	bd80      	pop	{r7, pc}

08004e2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b084      	sub	sp, #16
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
 8004e34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	4a37      	ldr	r2, [pc, #220]	@ (8004f1c <TIM_Base_SetConfig+0xf0>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d008      	beq.n	8004e56 <TIM_Base_SetConfig+0x2a>
 8004e44:	687a      	ldr	r2, [r7, #4]
 8004e46:	2380      	movs	r3, #128	@ 0x80
 8004e48:	05db      	lsls	r3, r3, #23
 8004e4a:	429a      	cmp	r2, r3
 8004e4c:	d003      	beq.n	8004e56 <TIM_Base_SetConfig+0x2a>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	4a33      	ldr	r2, [pc, #204]	@ (8004f20 <TIM_Base_SetConfig+0xf4>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d108      	bne.n	8004e68 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2270      	movs	r2, #112	@ 0x70
 8004e5a:	4393      	bics	r3, r2
 8004e5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	68fa      	ldr	r2, [r7, #12]
 8004e64:	4313      	orrs	r3, r2
 8004e66:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	4a2c      	ldr	r2, [pc, #176]	@ (8004f1c <TIM_Base_SetConfig+0xf0>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d014      	beq.n	8004e9a <TIM_Base_SetConfig+0x6e>
 8004e70:	687a      	ldr	r2, [r7, #4]
 8004e72:	2380      	movs	r3, #128	@ 0x80
 8004e74:	05db      	lsls	r3, r3, #23
 8004e76:	429a      	cmp	r2, r3
 8004e78:	d00f      	beq.n	8004e9a <TIM_Base_SetConfig+0x6e>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	4a28      	ldr	r2, [pc, #160]	@ (8004f20 <TIM_Base_SetConfig+0xf4>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d00b      	beq.n	8004e9a <TIM_Base_SetConfig+0x6e>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	4a27      	ldr	r2, [pc, #156]	@ (8004f24 <TIM_Base_SetConfig+0xf8>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d007      	beq.n	8004e9a <TIM_Base_SetConfig+0x6e>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	4a26      	ldr	r2, [pc, #152]	@ (8004f28 <TIM_Base_SetConfig+0xfc>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d003      	beq.n	8004e9a <TIM_Base_SetConfig+0x6e>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	4a25      	ldr	r2, [pc, #148]	@ (8004f2c <TIM_Base_SetConfig+0x100>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d108      	bne.n	8004eac <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	4a24      	ldr	r2, [pc, #144]	@ (8004f30 <TIM_Base_SetConfig+0x104>)
 8004e9e:	4013      	ands	r3, r2
 8004ea0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	68db      	ldr	r3, [r3, #12]
 8004ea6:	68fa      	ldr	r2, [r7, #12]
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	2280      	movs	r2, #128	@ 0x80
 8004eb0:	4393      	bics	r3, r2
 8004eb2:	001a      	movs	r2, r3
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	695b      	ldr	r3, [r3, #20]
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	68fa      	ldr	r2, [r7, #12]
 8004ec0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	689a      	ldr	r2, [r3, #8]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	681a      	ldr	r2, [r3, #0]
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	4a11      	ldr	r2, [pc, #68]	@ (8004f1c <TIM_Base_SetConfig+0xf0>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d007      	beq.n	8004eea <TIM_Base_SetConfig+0xbe>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	4a12      	ldr	r2, [pc, #72]	@ (8004f28 <TIM_Base_SetConfig+0xfc>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d003      	beq.n	8004eea <TIM_Base_SetConfig+0xbe>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	4a11      	ldr	r2, [pc, #68]	@ (8004f2c <TIM_Base_SetConfig+0x100>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d103      	bne.n	8004ef2 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	691a      	ldr	r2, [r3, #16]
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2201      	movs	r2, #1
 8004ef6:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	691b      	ldr	r3, [r3, #16]
 8004efc:	2201      	movs	r2, #1
 8004efe:	4013      	ands	r3, r2
 8004f00:	2b01      	cmp	r3, #1
 8004f02:	d106      	bne.n	8004f12 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	691b      	ldr	r3, [r3, #16]
 8004f08:	2201      	movs	r2, #1
 8004f0a:	4393      	bics	r3, r2
 8004f0c:	001a      	movs	r2, r3
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	611a      	str	r2, [r3, #16]
  }
}
 8004f12:	46c0      	nop			@ (mov r8, r8)
 8004f14:	46bd      	mov	sp, r7
 8004f16:	b004      	add	sp, #16
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	46c0      	nop			@ (mov r8, r8)
 8004f1c:	40012c00 	.word	0x40012c00
 8004f20:	40000400 	.word	0x40000400
 8004f24:	40002000 	.word	0x40002000
 8004f28:	40014400 	.word	0x40014400
 8004f2c:	40014800 	.word	0x40014800
 8004f30:	fffffcff 	.word	0xfffffcff

08004f34 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b086      	sub	sp, #24
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
 8004f3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6a1b      	ldr	r3, [r3, #32]
 8004f42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6a1b      	ldr	r3, [r3, #32]
 8004f48:	2201      	movs	r2, #1
 8004f4a:	4393      	bics	r3, r2
 8004f4c:	001a      	movs	r2, r3
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	699b      	ldr	r3, [r3, #24]
 8004f5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	4a2e      	ldr	r2, [pc, #184]	@ (800501c <TIM_OC1_SetConfig+0xe8>)
 8004f62:	4013      	ands	r3, r2
 8004f64:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2203      	movs	r2, #3
 8004f6a:	4393      	bics	r3, r2
 8004f6c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	68fa      	ldr	r2, [r7, #12]
 8004f74:	4313      	orrs	r3, r2
 8004f76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004f78:	697b      	ldr	r3, [r7, #20]
 8004f7a:	2202      	movs	r2, #2
 8004f7c:	4393      	bics	r3, r2
 8004f7e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	689b      	ldr	r3, [r3, #8]
 8004f84:	697a      	ldr	r2, [r7, #20]
 8004f86:	4313      	orrs	r3, r2
 8004f88:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	4a24      	ldr	r2, [pc, #144]	@ (8005020 <TIM_OC1_SetConfig+0xec>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d007      	beq.n	8004fa2 <TIM_OC1_SetConfig+0x6e>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	4a23      	ldr	r2, [pc, #140]	@ (8005024 <TIM_OC1_SetConfig+0xf0>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d003      	beq.n	8004fa2 <TIM_OC1_SetConfig+0x6e>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	4a22      	ldr	r2, [pc, #136]	@ (8005028 <TIM_OC1_SetConfig+0xf4>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d10c      	bne.n	8004fbc <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	2208      	movs	r2, #8
 8004fa6:	4393      	bics	r3, r2
 8004fa8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	68db      	ldr	r3, [r3, #12]
 8004fae:	697a      	ldr	r2, [r7, #20]
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004fb4:	697b      	ldr	r3, [r7, #20]
 8004fb6:	2204      	movs	r2, #4
 8004fb8:	4393      	bics	r3, r2
 8004fba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	4a18      	ldr	r2, [pc, #96]	@ (8005020 <TIM_OC1_SetConfig+0xec>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d007      	beq.n	8004fd4 <TIM_OC1_SetConfig+0xa0>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	4a17      	ldr	r2, [pc, #92]	@ (8005024 <TIM_OC1_SetConfig+0xf0>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d003      	beq.n	8004fd4 <TIM_OC1_SetConfig+0xa0>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	4a16      	ldr	r2, [pc, #88]	@ (8005028 <TIM_OC1_SetConfig+0xf4>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d111      	bne.n	8004ff8 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004fd4:	693b      	ldr	r3, [r7, #16]
 8004fd6:	4a15      	ldr	r2, [pc, #84]	@ (800502c <TIM_OC1_SetConfig+0xf8>)
 8004fd8:	4013      	ands	r3, r2
 8004fda:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	4a14      	ldr	r2, [pc, #80]	@ (8005030 <TIM_OC1_SetConfig+0xfc>)
 8004fe0:	4013      	ands	r3, r2
 8004fe2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	695b      	ldr	r3, [r3, #20]
 8004fe8:	693a      	ldr	r2, [r7, #16]
 8004fea:	4313      	orrs	r3, r2
 8004fec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	699b      	ldr	r3, [r3, #24]
 8004ff2:	693a      	ldr	r2, [r7, #16]
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	693a      	ldr	r2, [r7, #16]
 8004ffc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	68fa      	ldr	r2, [r7, #12]
 8005002:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	685a      	ldr	r2, [r3, #4]
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	697a      	ldr	r2, [r7, #20]
 8005010:	621a      	str	r2, [r3, #32]
}
 8005012:	46c0      	nop			@ (mov r8, r8)
 8005014:	46bd      	mov	sp, r7
 8005016:	b006      	add	sp, #24
 8005018:	bd80      	pop	{r7, pc}
 800501a:	46c0      	nop			@ (mov r8, r8)
 800501c:	fffeff8f 	.word	0xfffeff8f
 8005020:	40012c00 	.word	0x40012c00
 8005024:	40014400 	.word	0x40014400
 8005028:	40014800 	.word	0x40014800
 800502c:	fffffeff 	.word	0xfffffeff
 8005030:	fffffdff 	.word	0xfffffdff

08005034 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b086      	sub	sp, #24
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
 800503c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6a1b      	ldr	r3, [r3, #32]
 8005042:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6a1b      	ldr	r3, [r3, #32]
 8005048:	2210      	movs	r2, #16
 800504a:	4393      	bics	r3, r2
 800504c:	001a      	movs	r2, r3
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	699b      	ldr	r3, [r3, #24]
 800505c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	4a2c      	ldr	r2, [pc, #176]	@ (8005114 <TIM_OC2_SetConfig+0xe0>)
 8005062:	4013      	ands	r3, r2
 8005064:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	4a2b      	ldr	r2, [pc, #172]	@ (8005118 <TIM_OC2_SetConfig+0xe4>)
 800506a:	4013      	ands	r3, r2
 800506c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	021b      	lsls	r3, r3, #8
 8005074:	68fa      	ldr	r2, [r7, #12]
 8005076:	4313      	orrs	r3, r2
 8005078:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	2220      	movs	r2, #32
 800507e:	4393      	bics	r3, r2
 8005080:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	689b      	ldr	r3, [r3, #8]
 8005086:	011b      	lsls	r3, r3, #4
 8005088:	697a      	ldr	r2, [r7, #20]
 800508a:	4313      	orrs	r3, r2
 800508c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	4a22      	ldr	r2, [pc, #136]	@ (800511c <TIM_OC2_SetConfig+0xe8>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d10d      	bne.n	80050b2 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	2280      	movs	r2, #128	@ 0x80
 800509a:	4393      	bics	r3, r2
 800509c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	68db      	ldr	r3, [r3, #12]
 80050a2:	011b      	lsls	r3, r3, #4
 80050a4:	697a      	ldr	r2, [r7, #20]
 80050a6:	4313      	orrs	r3, r2
 80050a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	2240      	movs	r2, #64	@ 0x40
 80050ae:	4393      	bics	r3, r2
 80050b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	4a19      	ldr	r2, [pc, #100]	@ (800511c <TIM_OC2_SetConfig+0xe8>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d007      	beq.n	80050ca <TIM_OC2_SetConfig+0x96>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	4a18      	ldr	r2, [pc, #96]	@ (8005120 <TIM_OC2_SetConfig+0xec>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d003      	beq.n	80050ca <TIM_OC2_SetConfig+0x96>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	4a17      	ldr	r2, [pc, #92]	@ (8005124 <TIM_OC2_SetConfig+0xf0>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d113      	bne.n	80050f2 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80050ca:	693b      	ldr	r3, [r7, #16]
 80050cc:	4a16      	ldr	r2, [pc, #88]	@ (8005128 <TIM_OC2_SetConfig+0xf4>)
 80050ce:	4013      	ands	r3, r2
 80050d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80050d2:	693b      	ldr	r3, [r7, #16]
 80050d4:	4a15      	ldr	r2, [pc, #84]	@ (800512c <TIM_OC2_SetConfig+0xf8>)
 80050d6:	4013      	ands	r3, r2
 80050d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	695b      	ldr	r3, [r3, #20]
 80050de:	009b      	lsls	r3, r3, #2
 80050e0:	693a      	ldr	r2, [r7, #16]
 80050e2:	4313      	orrs	r3, r2
 80050e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	699b      	ldr	r3, [r3, #24]
 80050ea:	009b      	lsls	r3, r3, #2
 80050ec:	693a      	ldr	r2, [r7, #16]
 80050ee:	4313      	orrs	r3, r2
 80050f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	693a      	ldr	r2, [r7, #16]
 80050f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	68fa      	ldr	r2, [r7, #12]
 80050fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	685a      	ldr	r2, [r3, #4]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	697a      	ldr	r2, [r7, #20]
 800510a:	621a      	str	r2, [r3, #32]
}
 800510c:	46c0      	nop			@ (mov r8, r8)
 800510e:	46bd      	mov	sp, r7
 8005110:	b006      	add	sp, #24
 8005112:	bd80      	pop	{r7, pc}
 8005114:	feff8fff 	.word	0xfeff8fff
 8005118:	fffffcff 	.word	0xfffffcff
 800511c:	40012c00 	.word	0x40012c00
 8005120:	40014400 	.word	0x40014400
 8005124:	40014800 	.word	0x40014800
 8005128:	fffffbff 	.word	0xfffffbff
 800512c:	fffff7ff 	.word	0xfffff7ff

08005130 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b086      	sub	sp, #24
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
 8005138:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6a1b      	ldr	r3, [r3, #32]
 800513e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6a1b      	ldr	r3, [r3, #32]
 8005144:	4a31      	ldr	r2, [pc, #196]	@ (800520c <TIM_OC3_SetConfig+0xdc>)
 8005146:	401a      	ands	r2, r3
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	69db      	ldr	r3, [r3, #28]
 8005156:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	4a2d      	ldr	r2, [pc, #180]	@ (8005210 <TIM_OC3_SetConfig+0xe0>)
 800515c:	4013      	ands	r3, r2
 800515e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2203      	movs	r2, #3
 8005164:	4393      	bics	r3, r2
 8005166:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	68fa      	ldr	r2, [r7, #12]
 800516e:	4313      	orrs	r3, r2
 8005170:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	4a27      	ldr	r2, [pc, #156]	@ (8005214 <TIM_OC3_SetConfig+0xe4>)
 8005176:	4013      	ands	r3, r2
 8005178:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	021b      	lsls	r3, r3, #8
 8005180:	697a      	ldr	r2, [r7, #20]
 8005182:	4313      	orrs	r3, r2
 8005184:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	4a23      	ldr	r2, [pc, #140]	@ (8005218 <TIM_OC3_SetConfig+0xe8>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d10d      	bne.n	80051aa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800518e:	697b      	ldr	r3, [r7, #20]
 8005190:	4a22      	ldr	r2, [pc, #136]	@ (800521c <TIM_OC3_SetConfig+0xec>)
 8005192:	4013      	ands	r3, r2
 8005194:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	68db      	ldr	r3, [r3, #12]
 800519a:	021b      	lsls	r3, r3, #8
 800519c:	697a      	ldr	r2, [r7, #20]
 800519e:	4313      	orrs	r3, r2
 80051a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	4a1e      	ldr	r2, [pc, #120]	@ (8005220 <TIM_OC3_SetConfig+0xf0>)
 80051a6:	4013      	ands	r3, r2
 80051a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	4a1a      	ldr	r2, [pc, #104]	@ (8005218 <TIM_OC3_SetConfig+0xe8>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d007      	beq.n	80051c2 <TIM_OC3_SetConfig+0x92>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	4a1b      	ldr	r2, [pc, #108]	@ (8005224 <TIM_OC3_SetConfig+0xf4>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d003      	beq.n	80051c2 <TIM_OC3_SetConfig+0x92>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	4a1a      	ldr	r2, [pc, #104]	@ (8005228 <TIM_OC3_SetConfig+0xf8>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d113      	bne.n	80051ea <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	4a19      	ldr	r2, [pc, #100]	@ (800522c <TIM_OC3_SetConfig+0xfc>)
 80051c6:	4013      	ands	r3, r2
 80051c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80051ca:	693b      	ldr	r3, [r7, #16]
 80051cc:	4a18      	ldr	r2, [pc, #96]	@ (8005230 <TIM_OC3_SetConfig+0x100>)
 80051ce:	4013      	ands	r3, r2
 80051d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	695b      	ldr	r3, [r3, #20]
 80051d6:	011b      	lsls	r3, r3, #4
 80051d8:	693a      	ldr	r2, [r7, #16]
 80051da:	4313      	orrs	r3, r2
 80051dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	699b      	ldr	r3, [r3, #24]
 80051e2:	011b      	lsls	r3, r3, #4
 80051e4:	693a      	ldr	r2, [r7, #16]
 80051e6:	4313      	orrs	r3, r2
 80051e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	693a      	ldr	r2, [r7, #16]
 80051ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	68fa      	ldr	r2, [r7, #12]
 80051f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	685a      	ldr	r2, [r3, #4]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	697a      	ldr	r2, [r7, #20]
 8005202:	621a      	str	r2, [r3, #32]
}
 8005204:	46c0      	nop			@ (mov r8, r8)
 8005206:	46bd      	mov	sp, r7
 8005208:	b006      	add	sp, #24
 800520a:	bd80      	pop	{r7, pc}
 800520c:	fffffeff 	.word	0xfffffeff
 8005210:	fffeff8f 	.word	0xfffeff8f
 8005214:	fffffdff 	.word	0xfffffdff
 8005218:	40012c00 	.word	0x40012c00
 800521c:	fffff7ff 	.word	0xfffff7ff
 8005220:	fffffbff 	.word	0xfffffbff
 8005224:	40014400 	.word	0x40014400
 8005228:	40014800 	.word	0x40014800
 800522c:	ffffefff 	.word	0xffffefff
 8005230:	ffffdfff 	.word	0xffffdfff

08005234 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b086      	sub	sp, #24
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
 800523c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6a1b      	ldr	r3, [r3, #32]
 8005242:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6a1b      	ldr	r3, [r3, #32]
 8005248:	4a24      	ldr	r2, [pc, #144]	@ (80052dc <TIM_OC4_SetConfig+0xa8>)
 800524a:	401a      	ands	r2, r3
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	69db      	ldr	r3, [r3, #28]
 800525a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	4a20      	ldr	r2, [pc, #128]	@ (80052e0 <TIM_OC4_SetConfig+0xac>)
 8005260:	4013      	ands	r3, r2
 8005262:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	4a1f      	ldr	r2, [pc, #124]	@ (80052e4 <TIM_OC4_SetConfig+0xb0>)
 8005268:	4013      	ands	r3, r2
 800526a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	021b      	lsls	r3, r3, #8
 8005272:	68fa      	ldr	r2, [r7, #12]
 8005274:	4313      	orrs	r3, r2
 8005276:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005278:	693b      	ldr	r3, [r7, #16]
 800527a:	4a1b      	ldr	r2, [pc, #108]	@ (80052e8 <TIM_OC4_SetConfig+0xb4>)
 800527c:	4013      	ands	r3, r2
 800527e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	689b      	ldr	r3, [r3, #8]
 8005284:	031b      	lsls	r3, r3, #12
 8005286:	693a      	ldr	r2, [r7, #16]
 8005288:	4313      	orrs	r3, r2
 800528a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	4a17      	ldr	r2, [pc, #92]	@ (80052ec <TIM_OC4_SetConfig+0xb8>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d007      	beq.n	80052a4 <TIM_OC4_SetConfig+0x70>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	4a16      	ldr	r2, [pc, #88]	@ (80052f0 <TIM_OC4_SetConfig+0xbc>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d003      	beq.n	80052a4 <TIM_OC4_SetConfig+0x70>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	4a15      	ldr	r2, [pc, #84]	@ (80052f4 <TIM_OC4_SetConfig+0xc0>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d109      	bne.n	80052b8 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80052a4:	697b      	ldr	r3, [r7, #20]
 80052a6:	4a14      	ldr	r2, [pc, #80]	@ (80052f8 <TIM_OC4_SetConfig+0xc4>)
 80052a8:	4013      	ands	r3, r2
 80052aa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	695b      	ldr	r3, [r3, #20]
 80052b0:	019b      	lsls	r3, r3, #6
 80052b2:	697a      	ldr	r2, [r7, #20]
 80052b4:	4313      	orrs	r3, r2
 80052b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	697a      	ldr	r2, [r7, #20]
 80052bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	68fa      	ldr	r2, [r7, #12]
 80052c2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	685a      	ldr	r2, [r3, #4]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	693a      	ldr	r2, [r7, #16]
 80052d0:	621a      	str	r2, [r3, #32]
}
 80052d2:	46c0      	nop			@ (mov r8, r8)
 80052d4:	46bd      	mov	sp, r7
 80052d6:	b006      	add	sp, #24
 80052d8:	bd80      	pop	{r7, pc}
 80052da:	46c0      	nop			@ (mov r8, r8)
 80052dc:	ffffefff 	.word	0xffffefff
 80052e0:	feff8fff 	.word	0xfeff8fff
 80052e4:	fffffcff 	.word	0xfffffcff
 80052e8:	ffffdfff 	.word	0xffffdfff
 80052ec:	40012c00 	.word	0x40012c00
 80052f0:	40014400 	.word	0x40014400
 80052f4:	40014800 	.word	0x40014800
 80052f8:	ffffbfff 	.word	0xffffbfff

080052fc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b086      	sub	sp, #24
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
 8005304:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6a1b      	ldr	r3, [r3, #32]
 800530a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6a1b      	ldr	r3, [r3, #32]
 8005310:	4a21      	ldr	r2, [pc, #132]	@ (8005398 <TIM_OC5_SetConfig+0x9c>)
 8005312:	401a      	ands	r2, r3
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005322:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	4a1d      	ldr	r2, [pc, #116]	@ (800539c <TIM_OC5_SetConfig+0xa0>)
 8005328:	4013      	ands	r3, r2
 800532a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	68fa      	ldr	r2, [r7, #12]
 8005332:	4313      	orrs	r3, r2
 8005334:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005336:	693b      	ldr	r3, [r7, #16]
 8005338:	4a19      	ldr	r2, [pc, #100]	@ (80053a0 <TIM_OC5_SetConfig+0xa4>)
 800533a:	4013      	ands	r3, r2
 800533c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	041b      	lsls	r3, r3, #16
 8005344:	693a      	ldr	r2, [r7, #16]
 8005346:	4313      	orrs	r3, r2
 8005348:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	4a15      	ldr	r2, [pc, #84]	@ (80053a4 <TIM_OC5_SetConfig+0xa8>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d007      	beq.n	8005362 <TIM_OC5_SetConfig+0x66>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	4a14      	ldr	r2, [pc, #80]	@ (80053a8 <TIM_OC5_SetConfig+0xac>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d003      	beq.n	8005362 <TIM_OC5_SetConfig+0x66>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	4a13      	ldr	r2, [pc, #76]	@ (80053ac <TIM_OC5_SetConfig+0xb0>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d109      	bne.n	8005376 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	4a0c      	ldr	r2, [pc, #48]	@ (8005398 <TIM_OC5_SetConfig+0x9c>)
 8005366:	4013      	ands	r3, r2
 8005368:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	695b      	ldr	r3, [r3, #20]
 800536e:	021b      	lsls	r3, r3, #8
 8005370:	697a      	ldr	r2, [r7, #20]
 8005372:	4313      	orrs	r3, r2
 8005374:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	697a      	ldr	r2, [r7, #20]
 800537a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	68fa      	ldr	r2, [r7, #12]
 8005380:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	685a      	ldr	r2, [r3, #4]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	693a      	ldr	r2, [r7, #16]
 800538e:	621a      	str	r2, [r3, #32]
}
 8005390:	46c0      	nop			@ (mov r8, r8)
 8005392:	46bd      	mov	sp, r7
 8005394:	b006      	add	sp, #24
 8005396:	bd80      	pop	{r7, pc}
 8005398:	fffeffff 	.word	0xfffeffff
 800539c:	fffeff8f 	.word	0xfffeff8f
 80053a0:	fffdffff 	.word	0xfffdffff
 80053a4:	40012c00 	.word	0x40012c00
 80053a8:	40014400 	.word	0x40014400
 80053ac:	40014800 	.word	0x40014800

080053b0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b086      	sub	sp, #24
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
 80053b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6a1b      	ldr	r3, [r3, #32]
 80053be:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6a1b      	ldr	r3, [r3, #32]
 80053c4:	4a22      	ldr	r2, [pc, #136]	@ (8005450 <TIM_OC6_SetConfig+0xa0>)
 80053c6:	401a      	ands	r2, r3
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	4a1e      	ldr	r2, [pc, #120]	@ (8005454 <TIM_OC6_SetConfig+0xa4>)
 80053dc:	4013      	ands	r3, r2
 80053de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	021b      	lsls	r3, r3, #8
 80053e6:	68fa      	ldr	r2, [r7, #12]
 80053e8:	4313      	orrs	r3, r2
 80053ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	4a1a      	ldr	r2, [pc, #104]	@ (8005458 <TIM_OC6_SetConfig+0xa8>)
 80053f0:	4013      	ands	r3, r2
 80053f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	689b      	ldr	r3, [r3, #8]
 80053f8:	051b      	lsls	r3, r3, #20
 80053fa:	693a      	ldr	r2, [r7, #16]
 80053fc:	4313      	orrs	r3, r2
 80053fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	4a16      	ldr	r2, [pc, #88]	@ (800545c <TIM_OC6_SetConfig+0xac>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d007      	beq.n	8005418 <TIM_OC6_SetConfig+0x68>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	4a15      	ldr	r2, [pc, #84]	@ (8005460 <TIM_OC6_SetConfig+0xb0>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d003      	beq.n	8005418 <TIM_OC6_SetConfig+0x68>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	4a14      	ldr	r2, [pc, #80]	@ (8005464 <TIM_OC6_SetConfig+0xb4>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d109      	bne.n	800542c <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	4a13      	ldr	r2, [pc, #76]	@ (8005468 <TIM_OC6_SetConfig+0xb8>)
 800541c:	4013      	ands	r3, r2
 800541e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	695b      	ldr	r3, [r3, #20]
 8005424:	029b      	lsls	r3, r3, #10
 8005426:	697a      	ldr	r2, [r7, #20]
 8005428:	4313      	orrs	r3, r2
 800542a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	697a      	ldr	r2, [r7, #20]
 8005430:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	68fa      	ldr	r2, [r7, #12]
 8005436:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	685a      	ldr	r2, [r3, #4]
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	693a      	ldr	r2, [r7, #16]
 8005444:	621a      	str	r2, [r3, #32]
}
 8005446:	46c0      	nop			@ (mov r8, r8)
 8005448:	46bd      	mov	sp, r7
 800544a:	b006      	add	sp, #24
 800544c:	bd80      	pop	{r7, pc}
 800544e:	46c0      	nop			@ (mov r8, r8)
 8005450:	ffefffff 	.word	0xffefffff
 8005454:	feff8fff 	.word	0xfeff8fff
 8005458:	ffdfffff 	.word	0xffdfffff
 800545c:	40012c00 	.word	0x40012c00
 8005460:	40014400 	.word	0x40014400
 8005464:	40014800 	.word	0x40014800
 8005468:	fffbffff 	.word	0xfffbffff

0800546c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b086      	sub	sp, #24
 8005470:	af00      	add	r7, sp, #0
 8005472:	60f8      	str	r0, [r7, #12]
 8005474:	60b9      	str	r1, [r7, #8]
 8005476:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	6a1b      	ldr	r3, [r3, #32]
 800547c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	6a1b      	ldr	r3, [r3, #32]
 8005482:	2201      	movs	r2, #1
 8005484:	4393      	bics	r3, r2
 8005486:	001a      	movs	r2, r3
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	699b      	ldr	r3, [r3, #24]
 8005490:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	22f0      	movs	r2, #240	@ 0xf0
 8005496:	4393      	bics	r3, r2
 8005498:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	011b      	lsls	r3, r3, #4
 800549e:	693a      	ldr	r2, [r7, #16]
 80054a0:	4313      	orrs	r3, r2
 80054a2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80054a4:	697b      	ldr	r3, [r7, #20]
 80054a6:	220a      	movs	r2, #10
 80054a8:	4393      	bics	r3, r2
 80054aa:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80054ac:	697a      	ldr	r2, [r7, #20]
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	4313      	orrs	r3, r2
 80054b2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	693a      	ldr	r2, [r7, #16]
 80054b8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	697a      	ldr	r2, [r7, #20]
 80054be:	621a      	str	r2, [r3, #32]
}
 80054c0:	46c0      	nop			@ (mov r8, r8)
 80054c2:	46bd      	mov	sp, r7
 80054c4:	b006      	add	sp, #24
 80054c6:	bd80      	pop	{r7, pc}

080054c8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b086      	sub	sp, #24
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	60f8      	str	r0, [r7, #12]
 80054d0:	60b9      	str	r1, [r7, #8]
 80054d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	6a1b      	ldr	r3, [r3, #32]
 80054d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	6a1b      	ldr	r3, [r3, #32]
 80054de:	2210      	movs	r2, #16
 80054e0:	4393      	bics	r3, r2
 80054e2:	001a      	movs	r2, r3
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	699b      	ldr	r3, [r3, #24]
 80054ec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80054ee:	693b      	ldr	r3, [r7, #16]
 80054f0:	4a0d      	ldr	r2, [pc, #52]	@ (8005528 <TIM_TI2_ConfigInputStage+0x60>)
 80054f2:	4013      	ands	r3, r2
 80054f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	031b      	lsls	r3, r3, #12
 80054fa:	693a      	ldr	r2, [r7, #16]
 80054fc:	4313      	orrs	r3, r2
 80054fe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005500:	697b      	ldr	r3, [r7, #20]
 8005502:	22a0      	movs	r2, #160	@ 0xa0
 8005504:	4393      	bics	r3, r2
 8005506:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	011b      	lsls	r3, r3, #4
 800550c:	697a      	ldr	r2, [r7, #20]
 800550e:	4313      	orrs	r3, r2
 8005510:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	693a      	ldr	r2, [r7, #16]
 8005516:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	697a      	ldr	r2, [r7, #20]
 800551c:	621a      	str	r2, [r3, #32]
}
 800551e:	46c0      	nop			@ (mov r8, r8)
 8005520:	46bd      	mov	sp, r7
 8005522:	b006      	add	sp, #24
 8005524:	bd80      	pop	{r7, pc}
 8005526:	46c0      	nop			@ (mov r8, r8)
 8005528:	ffff0fff 	.word	0xffff0fff

0800552c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b084      	sub	sp, #16
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
 8005534:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	689b      	ldr	r3, [r3, #8]
 800553a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	4a08      	ldr	r2, [pc, #32]	@ (8005560 <TIM_ITRx_SetConfig+0x34>)
 8005540:	4013      	ands	r3, r2
 8005542:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005544:	683a      	ldr	r2, [r7, #0]
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	4313      	orrs	r3, r2
 800554a:	2207      	movs	r2, #7
 800554c:	4313      	orrs	r3, r2
 800554e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	68fa      	ldr	r2, [r7, #12]
 8005554:	609a      	str	r2, [r3, #8]
}
 8005556:	46c0      	nop			@ (mov r8, r8)
 8005558:	46bd      	mov	sp, r7
 800555a:	b004      	add	sp, #16
 800555c:	bd80      	pop	{r7, pc}
 800555e:	46c0      	nop			@ (mov r8, r8)
 8005560:	ffcfff8f 	.word	0xffcfff8f

08005564 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b086      	sub	sp, #24
 8005568:	af00      	add	r7, sp, #0
 800556a:	60f8      	str	r0, [r7, #12]
 800556c:	60b9      	str	r1, [r7, #8]
 800556e:	607a      	str	r2, [r7, #4]
 8005570:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	689b      	ldr	r3, [r3, #8]
 8005576:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	4a09      	ldr	r2, [pc, #36]	@ (80055a0 <TIM_ETR_SetConfig+0x3c>)
 800557c:	4013      	ands	r3, r2
 800557e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	021a      	lsls	r2, r3, #8
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	431a      	orrs	r2, r3
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	4313      	orrs	r3, r2
 800558c:	697a      	ldr	r2, [r7, #20]
 800558e:	4313      	orrs	r3, r2
 8005590:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	697a      	ldr	r2, [r7, #20]
 8005596:	609a      	str	r2, [r3, #8]
}
 8005598:	46c0      	nop			@ (mov r8, r8)
 800559a:	46bd      	mov	sp, r7
 800559c:	b006      	add	sp, #24
 800559e:	bd80      	pop	{r7, pc}
 80055a0:	ffff00ff 	.word	0xffff00ff

080055a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b084      	sub	sp, #16
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
 80055ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	223c      	movs	r2, #60	@ 0x3c
 80055b2:	5c9b      	ldrb	r3, [r3, r2]
 80055b4:	2b01      	cmp	r3, #1
 80055b6:	d101      	bne.n	80055bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80055b8:	2302      	movs	r3, #2
 80055ba:	e050      	b.n	800565e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	223c      	movs	r2, #60	@ 0x3c
 80055c0:	2101      	movs	r1, #1
 80055c2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	223d      	movs	r2, #61	@ 0x3d
 80055c8:	2102      	movs	r1, #2
 80055ca:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	689b      	ldr	r3, [r3, #8]
 80055da:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4a21      	ldr	r2, [pc, #132]	@ (8005668 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d108      	bne.n	80055f8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	4a20      	ldr	r2, [pc, #128]	@ (800566c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80055ea:	4013      	ands	r3, r2
 80055ec:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	68fa      	ldr	r2, [r7, #12]
 80055f4:	4313      	orrs	r3, r2
 80055f6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2270      	movs	r2, #112	@ 0x70
 80055fc:	4393      	bics	r3, r2
 80055fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	68fa      	ldr	r2, [r7, #12]
 8005606:	4313      	orrs	r3, r2
 8005608:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	68fa      	ldr	r2, [r7, #12]
 8005610:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4a14      	ldr	r2, [pc, #80]	@ (8005668 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d00a      	beq.n	8005632 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	2380      	movs	r3, #128	@ 0x80
 8005622:	05db      	lsls	r3, r3, #23
 8005624:	429a      	cmp	r2, r3
 8005626:	d004      	beq.n	8005632 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a10      	ldr	r2, [pc, #64]	@ (8005670 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d10c      	bne.n	800564c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005632:	68bb      	ldr	r3, [r7, #8]
 8005634:	2280      	movs	r2, #128	@ 0x80
 8005636:	4393      	bics	r3, r2
 8005638:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	689b      	ldr	r3, [r3, #8]
 800563e:	68ba      	ldr	r2, [r7, #8]
 8005640:	4313      	orrs	r3, r2
 8005642:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	68ba      	ldr	r2, [r7, #8]
 800564a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	223d      	movs	r2, #61	@ 0x3d
 8005650:	2101      	movs	r1, #1
 8005652:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	223c      	movs	r2, #60	@ 0x3c
 8005658:	2100      	movs	r1, #0
 800565a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800565c:	2300      	movs	r3, #0
}
 800565e:	0018      	movs	r0, r3
 8005660:	46bd      	mov	sp, r7
 8005662:	b004      	add	sp, #16
 8005664:	bd80      	pop	{r7, pc}
 8005666:	46c0      	nop			@ (mov r8, r8)
 8005668:	40012c00 	.word	0x40012c00
 800566c:	ff0fffff 	.word	0xff0fffff
 8005670:	40000400 	.word	0x40000400

08005674 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b084      	sub	sp, #16
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
 800567c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800567e:	2300      	movs	r3, #0
 8005680:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	223c      	movs	r2, #60	@ 0x3c
 8005686:	5c9b      	ldrb	r3, [r3, r2]
 8005688:	2b01      	cmp	r3, #1
 800568a:	d101      	bne.n	8005690 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800568c:	2302      	movs	r3, #2
 800568e:	e06f      	b.n	8005770 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	223c      	movs	r2, #60	@ 0x3c
 8005694:	2101      	movs	r1, #1
 8005696:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	22ff      	movs	r2, #255	@ 0xff
 800569c:	4393      	bics	r3, r2
 800569e:	001a      	movs	r2, r3
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	68db      	ldr	r3, [r3, #12]
 80056a4:	4313      	orrs	r3, r2
 80056a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	4a33      	ldr	r2, [pc, #204]	@ (8005778 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 80056ac:	401a      	ands	r2, r3
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	689b      	ldr	r3, [r3, #8]
 80056b2:	4313      	orrs	r3, r2
 80056b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	4a30      	ldr	r2, [pc, #192]	@ (800577c <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 80056ba:	401a      	ands	r2, r3
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	4313      	orrs	r3, r2
 80056c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	4a2e      	ldr	r2, [pc, #184]	@ (8005780 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 80056c8:	401a      	ands	r2, r3
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4313      	orrs	r3, r2
 80056d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	4a2b      	ldr	r2, [pc, #172]	@ (8005784 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 80056d6:	401a      	ands	r2, r3
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	691b      	ldr	r3, [r3, #16]
 80056dc:	4313      	orrs	r3, r2
 80056de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	4a29      	ldr	r2, [pc, #164]	@ (8005788 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 80056e4:	401a      	ands	r2, r3
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	695b      	ldr	r3, [r3, #20]
 80056ea:	4313      	orrs	r3, r2
 80056ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	4a26      	ldr	r2, [pc, #152]	@ (800578c <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 80056f2:	401a      	ands	r2, r3
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056f8:	4313      	orrs	r3, r2
 80056fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	4a24      	ldr	r2, [pc, #144]	@ (8005790 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8005700:	401a      	ands	r2, r3
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	699b      	ldr	r3, [r3, #24]
 8005706:	041b      	lsls	r3, r3, #16
 8005708:	4313      	orrs	r3, r2
 800570a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	4a21      	ldr	r2, [pc, #132]	@ (8005794 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8005710:	401a      	ands	r2, r3
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	69db      	ldr	r3, [r3, #28]
 8005716:	4313      	orrs	r3, r2
 8005718:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4a1e      	ldr	r2, [pc, #120]	@ (8005798 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d11c      	bne.n	800575e <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	4a1d      	ldr	r2, [pc, #116]	@ (800579c <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8005728:	401a      	ands	r2, r3
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800572e:	051b      	lsls	r3, r3, #20
 8005730:	4313      	orrs	r3, r2
 8005732:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	4a1a      	ldr	r2, [pc, #104]	@ (80057a0 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8005738:	401a      	ands	r2, r3
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	6a1b      	ldr	r3, [r3, #32]
 800573e:	4313      	orrs	r3, r2
 8005740:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	4a17      	ldr	r2, [pc, #92]	@ (80057a4 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8005746:	401a      	ands	r2, r3
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800574c:	4313      	orrs	r3, r2
 800574e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	4a15      	ldr	r2, [pc, #84]	@ (80057a8 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8005754:	401a      	ands	r2, r3
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800575a:	4313      	orrs	r3, r2
 800575c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	68fa      	ldr	r2, [r7, #12]
 8005764:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	223c      	movs	r2, #60	@ 0x3c
 800576a:	2100      	movs	r1, #0
 800576c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800576e:	2300      	movs	r3, #0
}
 8005770:	0018      	movs	r0, r3
 8005772:	46bd      	mov	sp, r7
 8005774:	b004      	add	sp, #16
 8005776:	bd80      	pop	{r7, pc}
 8005778:	fffffcff 	.word	0xfffffcff
 800577c:	fffffbff 	.word	0xfffffbff
 8005780:	fffff7ff 	.word	0xfffff7ff
 8005784:	ffffefff 	.word	0xffffefff
 8005788:	ffffdfff 	.word	0xffffdfff
 800578c:	ffffbfff 	.word	0xffffbfff
 8005790:	fff0ffff 	.word	0xfff0ffff
 8005794:	efffffff 	.word	0xefffffff
 8005798:	40012c00 	.word	0x40012c00
 800579c:	ff0fffff 	.word	0xff0fffff
 80057a0:	feffffff 	.word	0xfeffffff
 80057a4:	fdffffff 	.word	0xfdffffff
 80057a8:	dfffffff 	.word	0xdfffffff

080057ac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b082      	sub	sp, #8
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80057b4:	46c0      	nop			@ (mov r8, r8)
 80057b6:	46bd      	mov	sp, r7
 80057b8:	b002      	add	sp, #8
 80057ba:	bd80      	pop	{r7, pc}

080057bc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b082      	sub	sp, #8
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80057c4:	46c0      	nop			@ (mov r8, r8)
 80057c6:	46bd      	mov	sp, r7
 80057c8:	b002      	add	sp, #8
 80057ca:	bd80      	pop	{r7, pc}

080057cc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b082      	sub	sp, #8
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80057d4:	46c0      	nop			@ (mov r8, r8)
 80057d6:	46bd      	mov	sp, r7
 80057d8:	b002      	add	sp, #8
 80057da:	bd80      	pop	{r7, pc}

080057dc <memset>:
 80057dc:	0003      	movs	r3, r0
 80057de:	1882      	adds	r2, r0, r2
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d100      	bne.n	80057e6 <memset+0xa>
 80057e4:	4770      	bx	lr
 80057e6:	7019      	strb	r1, [r3, #0]
 80057e8:	3301      	adds	r3, #1
 80057ea:	e7f9      	b.n	80057e0 <memset+0x4>

080057ec <__libc_init_array>:
 80057ec:	b570      	push	{r4, r5, r6, lr}
 80057ee:	2600      	movs	r6, #0
 80057f0:	4c0c      	ldr	r4, [pc, #48]	@ (8005824 <__libc_init_array+0x38>)
 80057f2:	4d0d      	ldr	r5, [pc, #52]	@ (8005828 <__libc_init_array+0x3c>)
 80057f4:	1b64      	subs	r4, r4, r5
 80057f6:	10a4      	asrs	r4, r4, #2
 80057f8:	42a6      	cmp	r6, r4
 80057fa:	d109      	bne.n	8005810 <__libc_init_array+0x24>
 80057fc:	2600      	movs	r6, #0
 80057fe:	f000 f819 	bl	8005834 <_init>
 8005802:	4c0a      	ldr	r4, [pc, #40]	@ (800582c <__libc_init_array+0x40>)
 8005804:	4d0a      	ldr	r5, [pc, #40]	@ (8005830 <__libc_init_array+0x44>)
 8005806:	1b64      	subs	r4, r4, r5
 8005808:	10a4      	asrs	r4, r4, #2
 800580a:	42a6      	cmp	r6, r4
 800580c:	d105      	bne.n	800581a <__libc_init_array+0x2e>
 800580e:	bd70      	pop	{r4, r5, r6, pc}
 8005810:	00b3      	lsls	r3, r6, #2
 8005812:	58eb      	ldr	r3, [r5, r3]
 8005814:	4798      	blx	r3
 8005816:	3601      	adds	r6, #1
 8005818:	e7ee      	b.n	80057f8 <__libc_init_array+0xc>
 800581a:	00b3      	lsls	r3, r6, #2
 800581c:	58eb      	ldr	r3, [r5, r3]
 800581e:	4798      	blx	r3
 8005820:	3601      	adds	r6, #1
 8005822:	e7f2      	b.n	800580a <__libc_init_array+0x1e>
 8005824:	080058e0 	.word	0x080058e0
 8005828:	080058e0 	.word	0x080058e0
 800582c:	080058e4 	.word	0x080058e4
 8005830:	080058e0 	.word	0x080058e0

08005834 <_init>:
 8005834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005836:	46c0      	nop			@ (mov r8, r8)
 8005838:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800583a:	bc08      	pop	{r3}
 800583c:	469e      	mov	lr, r3
 800583e:	4770      	bx	lr

08005840 <_fini>:
 8005840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005842:	46c0      	nop			@ (mov r8, r8)
 8005844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005846:	bc08      	pop	{r3}
 8005848:	469e      	mov	lr, r3
 800584a:	4770      	bx	lr
