#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9760d0fcb0 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 16;
 .timescale -9 -12;
v0x7f9760e27d50_0 .var "CLK", 0 0;
v0x7f9760e27de0_0 .var "Reset_L", 0 0;
v0x7f9760e27e70_0 .net "currentPC", 63 0, v0x7f9760e26c60_0;  1 drivers
v0x7f9760e27f20_0 .net "dMemOut", 63 0, v0x7f9760e25bf0_0;  1 drivers
v0x7f9760e27ff0_0 .var "passed", 7 0;
v0x7f9760e280c0_0 .var "startPC", 63 0;
v0x7f9760e28150_0 .var "watchdog", 15 0;
E_0x7f9760d1f2d0 .event edge, v0x7f9760e28150_0;
S_0x7f9760d101a0 .scope task, "allPassed" "allPassed" 2 43, 2 43 0, S_0x7f9760d0fcb0;
 .timescale -9 -12;
v0x7f9760d2b6c0_0 .var "numTests", 7 0;
v0x7f9760e22020_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v0x7f9760e22020_0;
    %load/vec4 v0x7f9760d2b6c0_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 47 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 48 "$display", "Some tests failed: %d of %d passed", v0x7f9760e22020_0, v0x7f9760d2b6c0_0 {0 0 0};
T_0.1 ;
    %end;
S_0x7f9760e220e0 .scope task, "passTest" "passTest" 2 26, 2 26 0, S_0x7f9760d0fcb0;
 .timescale -9 -12;
v0x7f9760e222a0_0 .var "actualOut", 63 0;
v0x7f9760e22360_0 .var "expectedOut", 63 0;
v0x7f9760e22400_0 .var "passed", 7 0;
v0x7f9760e224a0_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v0x7f9760e222a0_0;
    %load/vec4 v0x7f9760e22360_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 33 "$display", "%s passed", v0x7f9760e224a0_0 {0 0 0};
    %load/vec4 v0x7f9760e22400_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7f9760e22400_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 39 "$display", "%s failed: 0x%x should be 0x%x", v0x7f9760e224a0_0, v0x7f9760e222a0_0, v0x7f9760e22360_0 {0 0 0};
T_1.3 ;
    %end;
S_0x7f9760e22550 .scope module, "uut" "singlecycle" 2 63, 3 1 0, S_0x7f9760d0fcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "resetl"
    .port_info 2 /INPUT 64 "startpc"
    .port_info 3 /OUTPUT 64 "currentpc"
    .port_info 4 /OUTPUT 64 "dmemout"
v0x7f9760e26660_0 .net "CLK", 0 0, v0x7f9760e27d50_0;  1 drivers
v0x7f9760e26740_0 .net *"_s5", 4 0, L_0x7f9760e283e0;  1 drivers
v0x7f9760e267d0_0 .net *"_s7", 4 0, L_0x7f9760e28500;  1 drivers
v0x7f9760e26860_0 .net "aluBin", 63 0, L_0x7f9760e288c0;  1 drivers
v0x7f9760e26920_0 .net "aluctrl", 3 0, v0x7f9760e245b0_0;  1 drivers
v0x7f9760e26a30_0 .net "aluout", 63 0, v0x7f9760e22d60_0;  1 drivers
v0x7f9760e26b00_0 .net "alusrc", 0 0, v0x7f9760e24660_0;  1 drivers
v0x7f9760e26b90_0 .net "branch", 0 0, v0x7f9760e246f0_0;  1 drivers
v0x7f9760e26c60_0 .var "currentpc", 63 0;
v0x7f9760e26d70_0 .net "dmemout", 63 0, v0x7f9760e25bf0_0;  alias, 1 drivers
v0x7f9760e26e00_0 .net "extimm", 63 0, v0x7f9760e23fd0_0;  1 drivers
v0x7f9760e26ed0_0 .net "inext", 25 0, L_0x7f9760e287e0;  1 drivers
v0x7f9760e26f60_0 .net "instruction", 31 0, v0x7f9760e252b0_0;  1 drivers
v0x7f9760e26ff0_0 .net "mem2reg", 0 0, v0x7f9760e247a0_0;  1 drivers
v0x7f9760e270a0_0 .net "memMux", 63 0, L_0x7f9760e289e0;  1 drivers
v0x7f9760e27150_0 .net "memread", 0 0, v0x7f9760e24840_0;  1 drivers
v0x7f9760e27220_0 .net "memwrite", 0 0, v0x7f9760e24920_0;  1 drivers
v0x7f9760e273f0_0 .net "nextpc", 63 0, v0x7f9760e26340_0;  1 drivers
v0x7f9760e27480_0 .net "opcode", 10 0, L_0x7f9760e28700;  1 drivers
v0x7f9760e27510_0 .net "rd", 4 0, L_0x7f9760e281e0;  1 drivers
v0x7f9760e275a0_0 .net "reg2loc", 0 0, v0x7f9760e24a70_0;  1 drivers
v0x7f9760e27630_0 .net "regoutA", 63 0, L_0x7f9760e28cd0;  1 drivers
v0x7f9760e276c0_0 .net "regoutB", 63 0, L_0x7f9760e28fe0;  1 drivers
v0x7f9760e27790_0 .net "regwrite", 0 0, v0x7f9760e24b10_0;  1 drivers
v0x7f9760e27860_0 .net "resetl", 0 0, v0x7f9760e27de0_0;  1 drivers
v0x7f9760e278f0_0 .net "rm", 4 0, L_0x7f9760e28300;  1 drivers
v0x7f9760e27980_0 .net "rn", 4 0, L_0x7f9760e285a0;  1 drivers
v0x7f9760e27a10_0 .net "signop", 2 0, v0x7f9760e24c20_0;  1 drivers
v0x7f9760e27ae0_0 .net "startpc", 63 0, v0x7f9760e280c0_0;  1 drivers
v0x7f9760e27b70_0 .net "uncond_branch", 0 0, v0x7f9760e24cb0_0;  1 drivers
v0x7f9760e27c40_0 .net "zero", 0 0, v0x7f9760e22e10_0;  1 drivers
L_0x7f9760e281e0 .part v0x7f9760e252b0_0, 0, 5;
L_0x7f9760e28300 .part v0x7f9760e252b0_0, 5, 5;
L_0x7f9760e283e0 .part v0x7f9760e252b0_0, 0, 5;
L_0x7f9760e28500 .part v0x7f9760e252b0_0, 16, 5;
L_0x7f9760e285a0 .functor MUXZ 5, L_0x7f9760e28500, L_0x7f9760e283e0, v0x7f9760e24a70_0, C4<>;
L_0x7f9760e28700 .part v0x7f9760e252b0_0, 21, 11;
L_0x7f9760e287e0 .part v0x7f9760e252b0_0, 0, 26;
L_0x7f9760e288c0 .functor MUXZ 64, L_0x7f9760e28fe0, v0x7f9760e23fd0_0, v0x7f9760e24660_0, C4<>;
L_0x7f9760e289e0 .functor MUXZ 64, v0x7f9760e22d60_0, v0x7f9760e25bf0_0, v0x7f9760e247a0_0, C4<>;
S_0x7f9760e227d0 .scope module, "ALU" "ALU" 3 130, 4 8 0, S_0x7f9760e22550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusW"
    .port_info 1 /INPUT 64 "BusA"
    .port_info 2 /INPUT 64 "BusB"
    .port_info 3 /INPUT 4 "ALUCtrl"
    .port_info 4 /OUTPUT 1 "Zero"
P_0x7f9760e22980 .param/l "n" 0 4 10, +C4<00000000000000000000000001000000>;
v0x7f9760e22b30_0 .net "ALUCtrl", 3 0, v0x7f9760e245b0_0;  alias, 1 drivers
v0x7f9760e22bf0_0 .net "BusA", 63 0, L_0x7f9760e28cd0;  alias, 1 drivers
v0x7f9760e22ca0_0 .net "BusB", 63 0, L_0x7f9760e288c0;  alias, 1 drivers
v0x7f9760e22d60_0 .var "BusW", 63 0;
v0x7f9760e22e10_0 .var "Zero", 0 0;
E_0x7f9760e22ad0 .event edge, v0x7f9760e22d60_0, v0x7f9760e22ca0_0, v0x7f9760e22bf0_0, v0x7f9760e22b30_0;
S_0x7f9760e22f70 .scope module, "Regfil" "RegisterFile" 3 101, 5 1 0, S_0x7f9760e22550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA"
    .port_info 1 /OUTPUT 64 "BusB"
    .port_info 2 /INPUT 64 "BusW"
    .port_info 3 /INPUT 5 "RW"
    .port_info 4 /INPUT 5 "RA"
    .port_info 5 /INPUT 5 "RB"
    .port_info 6 /INPUT 1 "RegWr"
    .port_info 7 /INPUT 1 "Clk"
L_0x7f9760e28cd0/d .functor BUFZ 64, L_0x7f9760e28b10, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f9760e28cd0 .delay 64 (2000,2000,2000) L_0x7f9760e28cd0/d;
L_0x7f9760e28fe0/d .functor BUFZ 64, L_0x7f9760e28dc0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f9760e28fe0 .delay 64 (2000,2000,2000) L_0x7f9760e28fe0/d;
v0x7f9760e23220_0 .net "BusA", 63 0, L_0x7f9760e28cd0;  alias, 1 drivers
v0x7f9760e232f0_0 .net "BusB", 63 0, L_0x7f9760e28fe0;  alias, 1 drivers
v0x7f9760e23390_0 .net "BusW", 63 0, L_0x7f9760e289e0;  alias, 1 drivers
v0x7f9760e23450_0 .net "Clk", 0 0, v0x7f9760e27d50_0;  alias, 1 drivers
v0x7f9760e234f0_0 .net "RA", 4 0, L_0x7f9760e28300;  alias, 1 drivers
v0x7f9760e235e0_0 .net "RB", 4 0, L_0x7f9760e285a0;  alias, 1 drivers
v0x7f9760e23690_0 .net "RW", 4 0, L_0x7f9760e281e0;  alias, 1 drivers
v0x7f9760e23740_0 .net "RegWr", 0 0, v0x7f9760e24b10_0;  alias, 1 drivers
v0x7f9760e237e0_0 .net *"_s0", 63 0, L_0x7f9760e28b10;  1 drivers
v0x7f9760e238f0_0 .net *"_s10", 6 0, L_0x7f9760e28f00;  1 drivers
L_0x1030d7050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9760e239a0_0 .net *"_s13", 1 0, L_0x1030d7050;  1 drivers
v0x7f9760e23a50_0 .net *"_s2", 6 0, L_0x7f9760e28bb0;  1 drivers
L_0x1030d7008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9760e23b00_0 .net *"_s5", 1 0, L_0x1030d7008;  1 drivers
v0x7f9760e23bb0_0 .net *"_s8", 63 0, L_0x7f9760e28dc0;  1 drivers
v0x7f9760e23c60 .array "registers", 0 31, 63 0;
E_0x7f9760e22aa0 .event negedge, v0x7f9760e23450_0;
L_0x7f9760e28b10 .array/port v0x7f9760e23c60, L_0x7f9760e28bb0;
L_0x7f9760e28bb0 .concat [ 5 2 0 0], L_0x7f9760e28300, L_0x1030d7008;
L_0x7f9760e28dc0 .array/port v0x7f9760e23c60, L_0x7f9760e28f00;
L_0x7f9760e28f00 .concat [ 5 2 0 0], L_0x7f9760e285a0, L_0x1030d7050;
S_0x7f9760e23d80 .scope module, "SignExt" "SignExtender" 3 123, 6 1 0, S_0x7f9760e22550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm"
    .port_info 1 /INPUT 26 "Imm26"
    .port_info 2 /INPUT 3 "Ctrl"
v0x7f9760e23fd0_0 .var "BusImm", 63 0;
v0x7f9760e24080_0 .net "Ctrl", 2 0, v0x7f9760e24c20_0;  alias, 1 drivers
v0x7f9760e24130_0 .net "Imm26", 25 0, L_0x7f9760e287e0;  alias, 1 drivers
E_0x7f9760e23fa0 .event edge, v0x7f9760e24080_0, v0x7f9760e24130_0;
S_0x7f9760e24240 .scope module, "control" "control" 3 70, 7 18 0, S_0x7f9760e22550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc"
    .port_info 1 /OUTPUT 1 "alusrc"
    .port_info 2 /OUTPUT 1 "mem2reg"
    .port_info 3 /OUTPUT 1 "regwrite"
    .port_info 4 /OUTPUT 1 "memread"
    .port_info 5 /OUTPUT 1 "memwrite"
    .port_info 6 /OUTPUT 1 "branch"
    .port_info 7 /OUTPUT 1 "uncond_branch"
    .port_info 8 /OUTPUT 4 "aluop"
    .port_info 9 /OUTPUT 3 "signop"
    .port_info 10 /INPUT 11 "opcode"
v0x7f9760e245b0_0 .var "aluop", 3 0;
v0x7f9760e24660_0 .var "alusrc", 0 0;
v0x7f9760e246f0_0 .var "branch", 0 0;
v0x7f9760e247a0_0 .var "mem2reg", 0 0;
v0x7f9760e24840_0 .var "memread", 0 0;
v0x7f9760e24920_0 .var "memwrite", 0 0;
v0x7f9760e249c0_0 .net "opcode", 10 0, L_0x7f9760e28700;  alias, 1 drivers
v0x7f9760e24a70_0 .var "reg2loc", 0 0;
v0x7f9760e24b10_0 .var "regwrite", 0 0;
v0x7f9760e24c20_0 .var "signop", 2 0;
v0x7f9760e24cb0_0 .var "uncond_branch", 0 0;
E_0x7f9760e24560 .event edge, v0x7f9760e249c0_0;
S_0x7f9760e24e30 .scope module, "imem" "InstructionMemory" 3 65, 8 8 0, S_0x7f9760e22550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data"
    .port_info 1 /INPUT 64 "Address"
P_0x7f9760e25020 .param/l "MemSize" 0 8 10, +C4<00000000000000000000000000101000>;
P_0x7f9760e25060 .param/l "T_rd" 0 8 9, +C4<00000000000000000000000000010100>;
v0x7f9760e251f0_0 .net "Address", 63 0, v0x7f9760e26c60_0;  alias, 1 drivers
v0x7f9760e252b0_0 .var "Data", 31 0;
E_0x7f9760e251a0 .event edge, v0x7f9760e251f0_0;
S_0x7f9760e25350 .scope module, "memory" "DataMemory" 3 139, 9 5 0, S_0x7f9760e22550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData"
    .port_info 1 /INPUT 64 "Address"
    .port_info 2 /INPUT 64 "WriteData"
    .port_info 3 /INPUT 1 "MemoryRead"
    .port_info 4 /INPUT 1 "MemoryWrite"
    .port_info 5 /INPUT 1 "Clock"
v0x7f9760e258f0_0 .net "Address", 63 0, v0x7f9760e22d60_0;  alias, 1 drivers
v0x7f9760e259c0_0 .net "Clock", 0 0, v0x7f9760e27d50_0;  alias, 1 drivers
v0x7f9760e25a70_0 .net "MemoryRead", 0 0, v0x7f9760e24840_0;  alias, 1 drivers
v0x7f9760e25b40_0 .net "MemoryWrite", 0 0, v0x7f9760e24920_0;  alias, 1 drivers
v0x7f9760e25bf0_0 .var "ReadData", 63 0;
v0x7f9760e25cc0_0 .net "WriteData", 63 0, L_0x7f9760e28fe0;  alias, 1 drivers
v0x7f9760e25d50 .array "memBank", 0 1023, 7 0;
E_0x7f9760e25590 .event posedge, v0x7f9760e23450_0;
S_0x7f9760e255c0 .scope task, "initset" "initset" 9 16, 9 16 0, S_0x7f9760e25350;
 .timescale -9 -12;
v0x7f9760e25780_0 .var "addr", 63 0;
v0x7f9760e25840_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.memory.initset ;
    %load/vec4 v0x7f9760e25840_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0x7f9760e25780_0;
    %store/vec4a v0x7f9760e25d50, 4, 0;
    %load/vec4 v0x7f9760e25840_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x7f9760e25780_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x7f9760e25d50, 4, 0;
    %load/vec4 v0x7f9760e25840_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x7f9760e25780_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x7f9760e25d50, 4, 0;
    %load/vec4 v0x7f9760e25840_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x7f9760e25780_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x7f9760e25d50, 4, 0;
    %load/vec4 v0x7f9760e25840_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7f9760e25780_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x7f9760e25d50, 4, 0;
    %load/vec4 v0x7f9760e25840_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7f9760e25780_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x7f9760e25d50, 4, 0;
    %load/vec4 v0x7f9760e25840_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7f9760e25780_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x7f9760e25d50, 4, 0;
    %load/vec4 v0x7f9760e25840_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7f9760e25780_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x7f9760e25d50, 4, 0;
    %end;
S_0x7f9760e25e50 .scope module, "pcLogic" "NextPClogic" 3 113, 10 1 0, S_0x7f9760e22550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC"
    .port_info 1 /INPUT 64 "CurrentPC"
    .port_info 2 /INPUT 64 "SignExtImm64"
    .port_info 3 /INPUT 1 "Branch"
    .port_info 4 /INPUT 1 "ALUZero"
    .port_info 5 /INPUT 1 "Uncondbranch"
v0x7f9760e26100_0 .net "ALUZero", 0 0, v0x7f9760e22e10_0;  alias, 1 drivers
v0x7f9760e261c0_0 .net "Branch", 0 0, v0x7f9760e246f0_0;  alias, 1 drivers
v0x7f9760e26270_0 .net "CurrentPC", 63 0, v0x7f9760e26c60_0;  alias, 1 drivers
v0x7f9760e26340_0 .var "NextPC", 63 0;
v0x7f9760e263d0_0 .net "SignExtImm64", 63 0, v0x7f9760e23fd0_0;  alias, 1 drivers
v0x7f9760e264a0_0 .net "Uncondbranch", 0 0, v0x7f9760e24cb0_0;  alias, 1 drivers
v0x7f9760e26550_0 .var "mux", 0 0;
E_0x7f9760e26090/0 .event edge, v0x7f9760e24cb0_0, v0x7f9760e246f0_0, v0x7f9760e22e10_0, v0x7f9760e26550_0;
E_0x7f9760e26090/1 .event edge, v0x7f9760e251f0_0, v0x7f9760e23fd0_0;
E_0x7f9760e26090 .event/or E_0x7f9760e26090/0, E_0x7f9760e26090/1;
    .scope S_0x7f9760e24e30;
T_3 ;
    %wait E_0x7f9760e251a0;
    %load/vec4 v0x7f9760e251f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 64;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 64;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 64;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 64;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 64;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 64;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 64;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 64;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 64;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 64;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 64;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 84, 0, 64;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 64;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 92, 0, 64;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 96, 0, 64;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 100, 0, 64;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7f9760e252b0_0, 0, 32;
    %jmp T_3.26;
T_3.0 ;
    %pushi/vec4 4164944873, 0, 32;
    %store/vec4 v0x7f9760e252b0_0, 0, 32;
    %jmp T_3.26;
T_3.1 ;
    %pushi/vec4 4164977642, 0, 32;
    %store/vec4 v0x7f9760e252b0_0, 0, 32;
    %jmp T_3.26;
T_3.2 ;
    %pushi/vec4 4165010411, 0, 32;
    %store/vec4 v0x7f9760e252b0_0, 0, 32;
    %jmp T_3.26;
T_3.3 ;
    %pushi/vec4 4165043180, 0, 32;
    %store/vec4 v0x7f9760e252b0_0, 0, 32;
    %jmp T_3.26;
T_3.4 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x7f9760e252b0_0, 0, 32;
    %jmp T_3.26;
T_3.5 ;
    %pushi/vec4 2852847946, 0, 32;
    %store/vec4 v0x7f9760e252b0_0, 0, 32;
    %jmp T_3.26;
T_3.6 ;
    %pushi/vec4 2315911564, 0, 32;
    %store/vec4 v0x7f9760e252b0_0, 0, 32;
    %jmp T_3.26;
T_3.7 ;
    %pushi/vec4 3019899020, 0, 32;
    %store/vec4 v0x7f9760e252b0_0, 0, 32;
    %jmp T_3.26;
T_3.8 ;
    %pushi/vec4 2332623277, 0, 32;
    %store/vec4 v0x7f9760e252b0_0, 0, 32;
    %jmp T_3.26;
T_3.9 ;
    %pushi/vec4 3406365068, 0, 32;
    %store/vec4 v0x7f9760e252b0_0, 0, 32;
    %jmp T_3.26;
T_3.10 ;
    %pushi/vec4 402653181, 0, 32;
    %store/vec4 v0x7f9760e252b0_0, 0, 32;
    %jmp T_3.26;
T_3.11 ;
    %pushi/vec4 4160881645, 0, 32;
    %store/vec4 v0x7f9760e252b0_0, 0, 32;
    %jmp T_3.26;
T_3.12 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x7f9760e252b0_0, 0, 32;
    %jmp T_3.26;
T_3.13 ;
    %pushi/vec4 3531603977, 0, 32;
    %store/vec4 v0x7f9760e252b0_0, 0, 32;
    %jmp T_3.26;
T_3.14 ;
    %pushi/vec4 3538044552, 0, 32;
    %store/vec4 v0x7f9760e252b0_0, 0, 32;
    %jmp T_3.26;
T_3.15 ;
    %pushi/vec4 2852651305, 0, 32;
    %store/vec4 v0x7f9760e252b0_0, 0, 32;
    %jmp T_3.26;
T_3.16 ;
    %pushi/vec4 3536506632, 0, 32;
    %store/vec4 v0x7f9760e252b0_0, 0, 32;
    %jmp T_3.26;
T_3.17 ;
    %pushi/vec4 2852651305, 0, 32;
    %store/vec4 v0x7f9760e252b0_0, 0, 32;
    %jmp T_3.26;
T_3.18 ;
    %pushi/vec4 3534968712, 0, 32;
    %store/vec4 v0x7f9760e252b0_0, 0, 32;
    %jmp T_3.26;
T_3.19 ;
    %pushi/vec4 2852651305, 0, 32;
    %store/vec4 v0x7f9760e252b0_0, 0, 32;
    %jmp T_3.26;
T_3.20 ;
    %pushi/vec4 3533430280, 0, 32;
    %store/vec4 v0x7f9760e252b0_0, 0, 32;
    %jmp T_3.26;
T_3.21 ;
    %pushi/vec4 2852651305, 0, 32;
    %store/vec4 v0x7f9760e252b0_0, 0, 32;
    %jmp T_3.26;
T_3.22 ;
    %pushi/vec4 3531605256, 0, 32;
    %store/vec4 v0x7f9760e252b0_0, 0, 32;
    %jmp T_3.26;
T_3.23 ;
    %pushi/vec4 4160749833, 0, 32;
    %store/vec4 v0x7f9760e252b0_0, 0, 32;
    %jmp T_3.26;
T_3.24 ;
    %pushi/vec4 4165108714, 0, 32;
    %store/vec4 v0x7f9760e252b0_0, 0, 32;
    %jmp T_3.26;
T_3.26 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f9760e24240;
T_4 ;
    %wait E_0x7f9760e24560;
    %load/vec4 v0x7f9760e249c0_0;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 136, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 648, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 1684, 3, 11;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 160, 1055, 11;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 416, 1039, 11;
    %cmp/z;
    %jmp/1 T_4.8, 4;
    %dup/vec4;
    %pushi/vec4 450, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.9, 4;
    %dup/vec4;
    %pushi/vec4 448, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.10, 4;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7f9760e24a70_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7f9760e24660_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7f9760e247a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e246f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24cb0_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x7f9760e245b0_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7f9760e24c20_0, 0;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e247a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9760e24b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e246f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24cb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9760e245b0_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7f9760e24c20_0, 0;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e247a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9760e24b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e246f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24cb0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f9760e245b0_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7f9760e24c20_0, 0;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e247a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9760e24b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e246f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24cb0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f9760e245b0_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7f9760e24c20_0, 0;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e247a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9760e24b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e246f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24cb0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f9760e245b0_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7f9760e24c20_0, 0;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9760e24660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e247a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9760e24b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e246f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24cb0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f9760e245b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9760e24c20_0, 0;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9760e24a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e247a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9760e24b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e246f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24cb0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f9760e245b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9760e24c20_0, 0;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9760e24a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9760e24660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e247a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9760e24b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e246f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24cb0_0, 0;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x7f9760e249c0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f9760e245b0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7f9760e24c20_0, 0;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7f9760e24a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9760e24660_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7f9760e247a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e246f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9760e24cb0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7f9760e245b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f9760e24c20_0, 0;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9760e24a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24660_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7f9760e247a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9760e246f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24cb0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7f9760e245b0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7f9760e24c20_0, 0;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7f9760e24a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9760e24660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9760e247a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9760e24b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9760e24840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e246f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24cb0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f9760e245b0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f9760e24c20_0, 0;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9760e24a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9760e24660_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7f9760e247a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9760e24920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e246f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9760e24cb0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f9760e245b0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f9760e24c20_0, 0;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f9760e22f70;
T_5 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9760e23c60, 0, 4;
    %end;
    .thread T_5;
    .scope S_0x7f9760e22f70;
T_6 ;
    %wait E_0x7f9760e22aa0;
    %load/vec4 v0x7f9760e23740_0;
    %load/vec4 v0x7f9760e23690_0;
    %pushi/vec4 31, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7f9760e23390_0;
    %load/vec4 v0x7f9760e23690_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x7f9760e23c60, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f9760e25e50;
T_7 ;
    %wait E_0x7f9760e26090;
    %load/vec4 v0x7f9760e264a0_0;
    %load/vec4 v0x7f9760e261c0_0;
    %load/vec4 v0x7f9760e26100_0;
    %and;
    %or;
    %assign/vec4 v0x7f9760e26550_0, 1000;
    %load/vec4 v0x7f9760e26550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7f9760e26270_0;
    %load/vec4 v0x7f9760e263d0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x7f9760e26340_0, 2000;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7f9760e26550_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x7f9760e26270_0;
    %addi 4, 0, 64;
    %assign/vec4 v0x7f9760e26340_0, 1000;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f9760e23d80;
T_8 ;
    %wait E_0x7f9760e23fa0;
    %load/vec4 v0x7f9760e24080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.0 ;
    %pushi/vec4 0, 0, 52;
    %load/vec4 v0x7f9760e24130_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f9760e23fd0_0, 0;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0x7f9760e24130_0;
    %parti/s 1, 20, 6;
    %replicate 55;
    %load/vec4 v0x7f9760e24130_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f9760e23fd0_0, 0;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x7f9760e24130_0;
    %parti/s 1, 25, 6;
    %replicate 38;
    %load/vec4 v0x7f9760e24130_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f9760e23fd0_0, 0;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x7f9760e24130_0;
    %parti/s 1, 23, 6;
    %replicate 45;
    %load/vec4 v0x7f9760e24130_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f9760e23fd0_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 48;
    %load/vec4 v0x7f9760e24130_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f9760e23fd0_0, 0;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f9760e227d0;
T_9 ;
    %wait E_0x7f9760e22ad0;
    %load/vec4 v0x7f9760e22b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/z;
    %jmp/1 T_9.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/z;
    %jmp/1 T_9.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/z;
    %jmp/1 T_9.2, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/z;
    %jmp/1 T_9.3, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/z;
    %jmp/1 T_9.4, 4;
    %dup/vec4;
    %pushi/vec4 12, 3, 4;
    %cmp/z;
    %jmp/1 T_9.5, 4;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v0x7f9760e22bf0_0;
    %load/vec4 v0x7f9760e22ca0_0;
    %and;
    %assign/vec4 v0x7f9760e22d60_0, 20000;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v0x7f9760e22bf0_0;
    %load/vec4 v0x7f9760e22ca0_0;
    %or;
    %assign/vec4 v0x7f9760e22d60_0, 20000;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x7f9760e22bf0_0;
    %load/vec4 v0x7f9760e22ca0_0;
    %add;
    %assign/vec4 v0x7f9760e22d60_0, 20000;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x7f9760e22bf0_0;
    %load/vec4 v0x7f9760e22ca0_0;
    %sub;
    %assign/vec4 v0x7f9760e22d60_0, 20000;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x7f9760e22ca0_0;
    %assign/vec4 v0x7f9760e22d60_0, 20000;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v0x7f9760e22ca0_0;
    %load/vec4 v0x7f9760e22b30_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 16, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x7f9760e22d60_0, 20000;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %load/vec4 v0x7f9760e22d60_0;
    %pushi/vec4 0, 0, 64;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x7f9760e22e10_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f9760e25350;
T_10 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7f9760e25780_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x7f9760e25840_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.memory.initset, S_0x7f9760e255c0;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x7f9760e25780_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x7f9760e25840_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.memory.initset, S_0x7f9760e255c0;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x7f9760e25780_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x7f9760e25840_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.memory.initset, S_0x7f9760e255c0;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0x7f9760e25780_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0x7f9760e25840_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.memory.initset, S_0x7f9760e255c0;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x7f9760e25780_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7f9760e25840_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.memory.initset, S_0x7f9760e255c0;
    %join;
    %end;
    .thread T_10;
    .scope S_0x7f9760e25350;
T_11 ;
    %wait E_0x7f9760e25590;
    %load/vec4 v0x7f9760e25a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %ix/getv 4, v0x7f9760e258f0_0;
    %load/vec4a v0x7f9760e25d50, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9760e25bf0_0, 4, 5;
    %load/vec4 v0x7f9760e258f0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x7f9760e25d50, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9760e25bf0_0, 4, 5;
    %load/vec4 v0x7f9760e258f0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x7f9760e25d50, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9760e25bf0_0, 4, 5;
    %load/vec4 v0x7f9760e258f0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x7f9760e25d50, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9760e25bf0_0, 4, 5;
    %load/vec4 v0x7f9760e258f0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x7f9760e25d50, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9760e25bf0_0, 4, 5;
    %load/vec4 v0x7f9760e258f0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x7f9760e25d50, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9760e25bf0_0, 4, 5;
    %load/vec4 v0x7f9760e258f0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x7f9760e25d50, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9760e25bf0_0, 4, 5;
    %load/vec4 v0x7f9760e258f0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x7f9760e25d50, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9760e25bf0_0, 4, 5;
    %vpi_call 9 62 "$display", "Reading Address:%h Data:%h", v0x7f9760e258f0_0, v0x7f9760e25bf0_0 {0 0 0};
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f9760e25350;
T_12 ;
    %wait E_0x7f9760e25590;
    %load/vec4 v0x7f9760e25b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7f9760e25cc0_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x7f9760e258f0_0;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x7f9760e25d50, 0, 4;
    %load/vec4 v0x7f9760e25cc0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x7f9760e258f0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x7f9760e25d50, 0, 4;
    %load/vec4 v0x7f9760e25cc0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x7f9760e258f0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x7f9760e25d50, 0, 4;
    %load/vec4 v0x7f9760e25cc0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x7f9760e258f0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x7f9760e25d50, 0, 4;
    %load/vec4 v0x7f9760e25cc0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7f9760e258f0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x7f9760e25d50, 0, 4;
    %load/vec4 v0x7f9760e25cc0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7f9760e258f0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x7f9760e25d50, 0, 4;
    %load/vec4 v0x7f9760e25cc0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7f9760e258f0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x7f9760e25d50, 0, 4;
    %load/vec4 v0x7f9760e25cc0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7f9760e258f0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x7f9760e25d50, 0, 4;
    %vpi_call 9 81 "$display", "Writing Address:%h Data:%h", v0x7f9760e258f0_0, v0x7f9760e25cc0_0 {0 0 0};
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7f9760e22550;
T_13 ;
    %wait E_0x7f9760e22aa0;
    %load/vec4 v0x7f9760e27860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x7f9760e273f0_0;
    %assign/vec4 v0x7f9760e26c60_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7f9760e27ae0_0;
    %assign/vec4 v0x7f9760e26c60_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f9760d0fcb0;
T_14 ;
    %vpi_call 2 20 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x7f9760d0fcb0;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9760e27de0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7f9760e280c0_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9760e27ff0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9760e28150_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9760e27de0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7f9760e280c0_0, 0, 64;
    %delay 120000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9760e27de0_0, 0, 1;
T_15.0 ;
    %load/vec4 v0x7f9760e27e70_0;
    %cmpi/u 52, 0, 64;
    %jmp/0xz T_15.1, 5;
    %delay 120000, 0;
    %vpi_call 2 100 "$display", "CurrentPC:%h", v0x7f9760e27e70_0 {0 0 0};
    %jmp T_15.0;
T_15.1 ;
    %delay 120000, 0;
    %load/vec4 v0x7f9760e27f20_0;
    %store/vec4 v0x7f9760e222a0_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v0x7f9760e22360_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v0x7f9760e224a0_0, 0, 257;
    %load/vec4 v0x7f9760e27ff0_0;
    %store/vec4 v0x7f9760e22400_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x7f9760e220e0;
    %join;
    %load/vec4 v0x7f9760e22400_0;
    %store/vec4 v0x7f9760e27ff0_0, 0, 8;
T_15.2 ;
    %load/vec4 v0x7f9760e27e70_0;
    %cmpi/u 100, 0, 64;
    %jmp/0xz T_15.3, 5;
    %delay 120000, 0;
    %vpi_call 2 110 "$display", "CurrentPC:%h", v0x7f9760e27e70_0 {0 0 0};
    %jmp T_15.2;
T_15.3 ;
    %delay 120000, 0;
    %load/vec4 v0x7f9760e27f20_0;
    %store/vec4 v0x7f9760e222a0_0, 0, 64;
    %pushi/vec4 2443359172, 0, 35;
    %concati/vec4 448585456, 0, 29;
    %store/vec4 v0x7f9760e22360_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541618, 0, 31;
    %store/vec4 v0x7f9760e224a0_0, 0, 257;
    %load/vec4 v0x7f9760e27ff0_0;
    %store/vec4 v0x7f9760e22400_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x7f9760e220e0;
    %join;
    %load/vec4 v0x7f9760e22400_0;
    %store/vec4 v0x7f9760e27ff0_0, 0, 8;
    %load/vec4 v0x7f9760e27ff0_0;
    %store/vec4 v0x7f9760e22020_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7f9760d2b6c0_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0x7f9760d101a0;
    %join;
    %vpi_call 2 120 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x7f9760d0fcb0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9760e27d50_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x7f9760d0fcb0;
T_17 ;
    %delay 60000, 0;
    %load/vec4 v0x7f9760e27d50_0;
    %inv;
    %store/vec4 v0x7f9760e27d50_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0x7f9760e27d50_0;
    %inv;
    %store/vec4 v0x7f9760e27d50_0, 0, 1;
    %load/vec4 v0x7f9760e28150_0;
    %addi 1, 0, 16;
    %store/vec4 v0x7f9760e28150_0, 0, 16;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7f9760d0fcb0;
T_18 ;
    %wait E_0x7f9760d1f2d0;
    %load/vec4 v0x7f9760e28150_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_18.0, 4;
    %vpi_call 2 138 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 139 "$finish" {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "SingleCycleProcTest.v";
    "./SingleCycleProc.v";
    "./ALU.v";
    "./RegisterFile.v";
    "./SignExtender.v";
    "./SingleCycleControl.v";
    "./InstructionMemory.v";
    "./DataMemory.v";
    "./NextPClogic.v";
