{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "04", "@timestamp": "2021-09-04T21:44:52.000052-04:00", "@year": "2021", "@month": "09"}, "ait:date-sort": {"@day": "01", "@year": "1998", "@month": "01"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding-addon-generated-timestamp": "2018-08-27T21:22:34.295Z", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/car"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"country": "Portugal", "postal-code": "3810", "@afid": "60024825", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Department of Electronics and Telecommunications"}, {"$": "Aveiro University"}, {"$": "Campo Universit\u00e1rio"}], "affiliation-id": {"@afid": "60024825", "@dptid": "110081807"}, "@dptid": "110081807"}, "author": [{"preferred-name": {"ce:given-name": "V.", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"preferred-name": {"ce:given-name": "N.", "ce:initials": "N.", "ce:surname": "Lau", "ce:indexed-name": "Lau N."}, "@seq": "2", "ce:initials": "N.", "@date-locked": "2018-09-12T07:43:12.025", "@_fa": "true", "@type": "auth", "ce:surname": "Lau", "@auid": "13907323500", "ce:indexed-name": "Lau N."}, {"preferred-name": {"ce:given-name": "A.", "ce:initials": "A.", "ce:surname": "Oliveira", "ce:indexed-name": "Oliveira A."}, "@seq": "3", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Oliveira", "@auid": "25822612200", "ce:indexed-name": "Oliveira A."}, {"preferred-name": {"ce:given-name": "A.", "ce:initials": "A.", "ce:surname": "Melo", "ce:indexed-name": "Melo A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Melo", "@auid": "57092494400", "ce:indexed-name": "Melo A."}, {"preferred-name": {"ce:given-name": "K.", "ce:initials": "K.", "ce:surname": "Kondratjuk", "ce:indexed-name": "Kondratjuk K."}, "@seq": "5", "ce:initials": "K.", "@_fa": "true", "@type": "auth", "ce:surname": "Kondratjuk", "@auid": "57092651000", "ce:indexed-name": "Kondratjuk K."}, {"preferred-name": {"ce:given-name": "A.", "ce:initials": "A.", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A."}, "@seq": "6", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Ferrari", "@auid": "55188033900", "ce:indexed-name": "Ferrari A."}, {"preferred-name": {"ce:given-name": "R.", "ce:initials": "R.", "ce:surname": "Monteiro", "ce:indexed-name": "Monteiro R."}, "@seq": "7", "ce:initials": "R.", "@_fa": "true", "@type": "auth", "ce:surname": "Monteiro", "@auid": "57092504000", "ce:indexed-name": "Monteiro R."}, {"preferred-name": {"ce:given-name": "I.", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "8", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, "citation-title": "Synthesis tools and design environment for dynamically reconfigurable FPGAs", "abstracts": "\u00a9 1998 IEEE.This paper discusses a range of problems in architectural and logic synthesis of digital devices and suggests practical approaches, methods, and tools for the automatic translation of a behavioural specification into a hardware implementation using a dynamically reconfigurable FPGA of the XC6200 family. The work described in this paper covers two basic areas. Firstly, new FPGA-oriented methods for behavioural synthesis of virtual digital circuits within predefined scopes are presented Secondly, an integrated design environment for logic synthesis (IDELS) is described which has been implemented as an extension of commercially available tools. IDELS permits synthesis in accordance with the developed design flow and offers very powerful run-time debugging facilities, including support for dynamic reconfiguration.", "citation-info": {"citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"translated-sourcetitle": {"$": "Proceedings - 11th Brazilian Symposium on Integrated Circuit Design, SBCCI 1998", "@xml:lang": "eng"}, "volisspag": {"voliss": {"@volume": "1998-September"}, "pagerange": {"@first": "46", "@last": "49"}}, "@type": "p", "isbn": [{"@level": "volume", "$": "0818687045", "@type": "electronic", "@length": "10"}, {"@level": "volume", "$": "9780818687044", "@type": "electronic", "@length": "13"}], "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpartno": "1 of 1"}, "confevent": {"confname": "11th Brazilian Symposium on Integrated Circuit Design, SBCCI 1998", "confsponsors": {"confsponsor": [{"$": "Brazilian Computer Society (SBC)"}, {"$": "Brazilian Microelectronics Society (SBMicro)"}], "@complete": "n"}, "confnumber": "11", "conforganization": "Federal University of Rio de Janeiro (UFRJ) and Military Institute of Engineering (IME)", "confcatnumber": "PR08704", "confseriestitle": "Brazilian Symposium on Integrated Circuit Design", "conflocation": {"venue": "Armacao de Buzios", "@country": "bra", "city": "Rio de Janeiro"}, "confcode": "134865", "confdate": {"enddate": {"@day": "03", "@year": "1998", "@month": "10"}, "startdate": {"@day": "30", "@year": "1998", "@month": "09"}}}}}, "sourcetitle": "Proceedings - 11th Brazilian Symposium on Integrated Circuit Design, SBCCI 1998", "contributor-group": [{"contributor": {"ce:given-name": "Vladimir Castro", "@seq": "1", "ce:initials": "V.C.", "ce:surname": "Alves", "@role": "edit", "ce:indexed-name": "Alves V.C."}}, {"contributor": {"ce:given-name": "Marcelo", "@seq": "1", "ce:initials": "M.", "ce:surname": "Lubaszewski", "@role": "edit", "ce:indexed-name": "Lubaszewski M."}}], "publicationdate": {"year": "1998", "date-text": {"@xfab-added": "true", "$": "1998"}}, "sourcetitle-abbrev": "Proc. - Brazilian Symposium Integr. Circuit Design, SBCCI", "@country": "usa", "issuetitle": "Proceedings - 11th Brazilian Symposium on Integrated Circuit Design, SBCCI 1998", "publicationyear": {"@first": "1998"}, "publisher": {"publishername": "Institute of Electrical and Electronics Engineers Inc."}, "article-number": "715408", "@srcid": "21100873829"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1708"}, {"$": "2208"}]}, {"@type": "CPXCLASS", "classification": [{"classification-code": "605", "classification-description": "Small Tools and Hardware"}, {"classification-code": "714.2", "classification-description": "Semiconductor Devices and Integrated Circuits"}, {"classification-code": "721.2", "classification-description": "Logic Elements"}, {"classification-code": "721.3", "classification-description": "Computer Circuits"}, {"classification-code": "723.2", "classification-description": "Data Processing"}, {"classification-code": "921", "classification-description": "Applied Mathematics"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "ENGI"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2018 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "27", "@timestamp": "BST 05:38:13", "@year": "2018", "@month": "08"}}, "itemidlist": {"itemid": [{"$": "623444542", "@idtype": "PUI"}, {"$": "912182376", "@idtype": "CAR-ID"}, {"$": "20183505739467", "@idtype": "CPX"}, {"$": "84956868990", "@idtype": "SCP"}, {"$": "84956868990", "@idtype": "SGR"}], "ce:doi": "10.1109/SBCCI.1998.715408"}}, "tail": {"bibliography": {"@refcount": "7", "reference": [{"ref-fulltext": "Xilinx, XC6200 Field Programmable Gate Arrays, Product Description, April 24, 1997 (Version 1.10).", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "1997"}, "refd-itemidlist": {"itemid": {"$": "0003874879", "@idtype": "SGR"}}, "ref-text": "Xilinx, April 24, (Version 1.10", "ref-sourcetitle": "XC6200 Field Programmable Gate Arrays, Product Description"}}, {"ref-fulltext": "Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill, Inc., 1994.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "1994"}, "refd-itemidlist": {"itemid": {"$": "0004077620", "@idtype": "SGR"}}, "ref-text": "McGraw-Hill, Inc", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "De Micheli", "ce:indexed-name": "De Micheli G."}]}, "ref-sourcetitle": "Synthesis and Optimization of Digital Circuits"}}, {"ref-fulltext": "Valery Sklyarov, Ant\u00f3nio Adrego da Rocha, Ant\u00f3nio de Brito Ferrari, \"Synthesis of Reconfigurable Control Devices Based on Object-Oriented Specifications\", In Juan C. L\u00f3pez, Rom\u00e1n Hermida, Walter Geisselhardt (eds.), Advanced Techniques for Embedded Systems Design and Test, Kluwer Academic Publishers, 1998, pp 151-177.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "Synthesis of reconfigurable control devices based on object-oriented specifications"}, "refd-itemidlist": {"itemid": {"$": "36249014614", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "151", "@last": "177"}}, "ref-text": "In Juan C. L\u00f3pez, Rom\u00e1n Hermida, Walter Geisselhardt (eds.), Kluwer Academic Publishers", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "A.A.", "@_fa": "true", "ce:surname": "Da Rocha", "ce:indexed-name": "Da Rocha A.A."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "De Brito Ferrari", "ce:indexed-name": "De Brito Ferrari A."}]}, "ref-sourcetitle": "Advanced Techniques for Embedded Systems Design and Test"}}, {"ref-fulltext": "S. Baranov, Logic Synthesis for Control Automata, Kluwer Academic Publishers, 1994.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "1994"}, "refd-itemidlist": {"itemid": {"$": "0003753989", "@idtype": "SGR"}}, "ref-text": "Kluwer Academic Publishers", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Baranov", "ce:indexed-name": "Baranov S."}]}, "ref-sourcetitle": "Logic Synthesis for Control Automata"}}, {"ref-fulltext": "Valery Sklyarov, Antonio de Brito Ferrari, \"Synthesis of Control Devices Described by Hierarchical Graph-Schemes\", Proceedings of the 3rd Australian Computer Architecture Conference, ACAC'98, J.Morris (ed.), Springer-Verlag, 1998, pp. 181-191.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "Synthesis of control devices described by hierarchical graph-schemes"}, "refd-itemidlist": {"itemid": {"$": "84956860110", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "181", "@last": "191"}}, "ref-text": "J.Morris (ed.), Springer- Verlag", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "De Brito Ferrari", "ce:indexed-name": "De Brito Ferrari A."}]}, "ref-sourcetitle": "Proceedings of the 3rd Australian Computer Architecture Conference, ACAC'98"}}, {"ref-fulltext": "Ant\u00f3nio Adrego da Rocha, Valery Sklyarov, Ant\u00f3nio de Brito Ferrari, \"Hierarchical Description and Design of Control Circuits Based on Reconfigurable and Reprogrammable Elements\", Proceeding of the Int. Workshop on Logic and Architectural Synthesis-IWLAS'97, Grenoble, December, 1997.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "1997"}, "ref-title": {"ref-titletext": "Hierarchical description and design of control circuits based on reconfigurable and reprogrammable elements"}, "refd-itemidlist": {"itemid": {"$": "84940569468", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "97"}}, "ref-text": "Grenoble, December", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.A.", "@_fa": "true", "ce:surname": "Da Rocha", "ce:indexed-name": "Da Rocha A.A."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "De Brito Ferrari", "ce:indexed-name": "De Brito Ferrari A."}]}, "ref-sourcetitle": "Proceeding of the Int. Workshop on Logic and Architectural Synthesis-IWLAS"}}, {"ref-fulltext": "Valery Sklyarov, Ant\u00f3nio de Brito Ferrari, \"Design and Implementation of Control Circuits Based on Dynamically Reconfigurable FPGA\", Proceedings of IEEE International Conference on Electronics, Circuits and Systems, Lisbon, 1998.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "Design and implementation of control circuits based on dynamically reconfigurable FPGA"}, "refd-itemidlist": {"itemid": {"$": "0032271494", "@idtype": "SGR"}}, "ref-text": "Lisbon", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "De Brito Ferrari", "ce:indexed-name": "De Brito Ferrari A."}]}, "ref-sourcetitle": "Proceedings of IEEE International Conference on Electronics, Circuits and Systems"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60024825", "affilname": "Universidade de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825", "affiliation-country": "Portugal"}, "coredata": {"srctype": "p", "eid": "2-s2.0-84956868990", "dc:description": "\u00a9 1998 IEEE.This paper discusses a range of problems in architectural and logic synthesis of digital devices and suggests practical approaches, methods, and tools for the automatic translation of a behavioural specification into a hardware implementation using a dynamically reconfigurable FPGA of the XC6200 family. The work described in this paper covers two basic areas. Firstly, new FPGA-oriented methods for behavioural synthesis of virtual digital circuits within predefined scopes are presented Secondly, an integrated design environment for logic synthesis (IDELS) is described which has been implemented as an extension of commercially available tools. IDELS permits synthesis in accordance with the developed design flow and offers very powerful run-time debugging facilities, including support for dynamic reconfiguration.", "prism:coverDate": "1998-01-01", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84956868990", "dc:creator": {"author": [{"preferred-name": {"ce:given-name": "V.", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84956868990"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84956868990&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84956868990&origin=inward"}], "prism:isbn": [{"$": "0818687045"}, {"$": "9780818687044"}], "source-id": "21100873829", "citedby-count": "1", "prism:volume": "1998-September", "subtype": "cp", "dc:title": "Synthesis tools and design environment for dynamically reconfigurable FPGAs", "openaccess": "0", "article-number": "715408", "subtypeDescription": "Conference Paper", "prism:publicationName": "Proceedings - 11th Brazilian Symposium on Integrated Circuit Design, SBCCI 1998", "prism:pageRange": "46-49", "prism:endingPage": "49", "openaccessFlag": "false", "prism:doi": "10.1109/SBCCI.1998.715408", "prism:startingPage": "46", "dc:identifier": "SCOPUS_ID:84956868990", "dc:publisher": "Institute of Electrical and Electronics Engineers Inc."}, "idxterms": {"mainterm": [{"$": "Automatic translation", "@weight": "b", "@candidate": "n"}, {"$": "Behavioural specifications", "@weight": "b", "@candidate": "n"}, {"$": "Behavioural synthesis", "@weight": "b", "@candidate": "n"}, {"$": "Design environment", "@weight": "b", "@candidate": "n"}, {"$": "Dynamic re-configuration", "@weight": "b", "@candidate": "n"}, {"$": "Dynamically reconfigurable fpga", "@weight": "b", "@candidate": "n"}, {"$": "Hardware implementations", "@weight": "b", "@candidate": "n"}, {"$": "Integrated design environments", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": null, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Hardware and Architecture", "@code": "1708", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"preferred-name": {"ce:given-name": "V.", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"preferred-name": {"ce:given-name": "N.", "ce:initials": "N.", "ce:surname": "Lau", "ce:indexed-name": "Lau N."}, "@seq": "2", "ce:initials": "N.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Lau", "@auid": "13907323500", "author-url": "https://api.elsevier.com/content/author/author_id/13907323500", "ce:indexed-name": "Lau N."}, {"preferred-name": {"ce:given-name": "A.", "ce:initials": "A.", "ce:surname": "Oliveira", "ce:indexed-name": "Oliveira A."}, "@seq": "3", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Oliveira", "@auid": "25822612200", "author-url": "https://api.elsevier.com/content/author/author_id/25822612200", "ce:indexed-name": "Oliveira A."}, {"preferred-name": {"ce:given-name": "A.", "ce:initials": "A.", "ce:surname": "Melo", "ce:indexed-name": "Melo A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Melo", "@auid": "57092494400", "author-url": "https://api.elsevier.com/content/author/author_id/57092494400", "ce:indexed-name": "Melo A."}, {"preferred-name": {"ce:given-name": "K.", "ce:initials": "K.", "ce:surname": "Kondratjuk", "ce:indexed-name": "Kondratjuk K."}, "@seq": "5", "ce:initials": "K.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Kondratjuk", "@auid": "57092651000", "author-url": "https://api.elsevier.com/content/author/author_id/57092651000", "ce:indexed-name": "Kondratjuk K."}, {"preferred-name": {"ce:given-name": "A.", "ce:initials": "A.", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A."}, "@seq": "6", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Ferrari", "@auid": "55188033900", "author-url": "https://api.elsevier.com/content/author/author_id/55188033900", "ce:indexed-name": "Ferrari A."}, {"preferred-name": {"ce:given-name": "R.", "ce:initials": "R.", "ce:surname": "Monteiro", "ce:indexed-name": "Monteiro R."}, "@seq": "7", "ce:initials": "R.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Monteiro", "@auid": "57092504000", "author-url": "https://api.elsevier.com/content/author/author_id/57092504000", "ce:indexed-name": "Monteiro R."}, {"preferred-name": {"ce:given-name": "I.", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "8", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}}