{
  "module_name": "dispcc-sm8250.c",
  "hash_id": "5415324211e8995c735d990b0ad6b8966ab4cd22291cf0f08fc7b6333eebc95c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/dispcc-sm8250.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <linux/pm_runtime.h>\n#include <linux/regmap.h>\n#include <linux/reset-controller.h>\n\n#include <dt-bindings/clock/qcom,dispcc-sm8250.h>\n\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-rcg.h\"\n#include \"clk-regmap-divider.h\"\n#include \"common.h\"\n#include \"gdsc.h\"\n#include \"reset.h\"\n\nenum {\n\tP_BI_TCXO,\n\tP_DISP_CC_PLL0_OUT_MAIN,\n\tP_DISP_CC_PLL1_OUT_EVEN,\n\tP_DISP_CC_PLL1_OUT_MAIN,\n\tP_DP_PHY_PLL_LINK_CLK,\n\tP_DP_PHY_PLL_VCO_DIV_CLK,\n\tP_DPTX1_PHY_PLL_LINK_CLK,\n\tP_DPTX1_PHY_PLL_VCO_DIV_CLK,\n\tP_DPTX2_PHY_PLL_LINK_CLK,\n\tP_DPTX2_PHY_PLL_VCO_DIV_CLK,\n\tP_EDP_PHY_PLL_LINK_CLK,\n\tP_EDP_PHY_PLL_VCO_DIV_CLK,\n\tP_DSI0_PHY_PLL_OUT_BYTECLK,\n\tP_DSI0_PHY_PLL_OUT_DSICLK,\n\tP_DSI1_PHY_PLL_OUT_BYTECLK,\n\tP_DSI1_PHY_PLL_OUT_DSICLK,\n};\n\nstatic struct pll_vco vco_table[] = {\n\t{ 249600000, 2000000000, 0 },\n};\n\nstatic struct pll_vco lucid_5lpe_vco[] = {\n\t{ 249600000, 1750000000, 0 },\n};\n\nstatic struct alpha_pll_config disp_cc_pll0_config = {\n\t.l = 0x47,\n\t.alpha = 0xE000,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00002261,\n\t.config_ctl_hi1_val = 0x329A699C,\n\t.user_ctl_val = 0x00000000,\n\t.user_ctl_hi_val = 0x00000805,\n\t.user_ctl_hi1_val = 0x00000000,\n};\n\nstatic struct clk_init_data disp_cc_pll0_init = {\n\t.name = \"disp_cc_pll0\",\n\t.parent_data = &(const struct clk_parent_data){\n\t\t.fw_name = \"bi_tcxo\",\n\t},\n\t.num_parents = 1,\n\t.ops = &clk_alpha_pll_lucid_ops,\n};\n\nstatic struct clk_alpha_pll disp_cc_pll0 = {\n\t.offset = 0x0,\n\t.vco_table = vco_table,\n\t.num_vco = ARRAY_SIZE(vco_table),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr.hw.init = &disp_cc_pll0_init\n};\n\nstatic struct alpha_pll_config disp_cc_pll1_config = {\n\t.l = 0x1F,\n\t.alpha = 0x4000,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00002261,\n\t.config_ctl_hi1_val = 0x329A699C,\n\t.user_ctl_val = 0x00000000,\n\t.user_ctl_hi_val = 0x00000805,\n\t.user_ctl_hi1_val = 0x00000000,\n};\n\nstatic struct clk_init_data disp_cc_pll1_init = {\n\t.name = \"disp_cc_pll1\",\n\t.parent_data = &(const struct clk_parent_data){\n\t\t.fw_name = \"bi_tcxo\",\n\t},\n\t.num_parents = 1,\n\t.ops = &clk_alpha_pll_lucid_ops,\n};\n\nstatic struct clk_alpha_pll disp_cc_pll1 = {\n\t.offset = 0x1000,\n\t.vco_table = vco_table,\n\t.num_vco = ARRAY_SIZE(vco_table),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr.hw.init = &disp_cc_pll1_init\n};\n\nstatic const struct parent_map disp_cc_parent_map_0[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_DP_PHY_PLL_LINK_CLK, 1 },\n\t{ P_DP_PHY_PLL_VCO_DIV_CLK, 2 },\n\t{ P_DPTX1_PHY_PLL_LINK_CLK, 3 },\n\t{ P_DPTX1_PHY_PLL_VCO_DIV_CLK, 4 },\n\t{ P_DPTX2_PHY_PLL_LINK_CLK, 5 },\n\t{ P_DPTX2_PHY_PLL_VCO_DIV_CLK, 6 },\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_0[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .fw_name = \"dp_phy_pll_link_clk\" },\n\t{ .fw_name = \"dp_phy_pll_vco_div_clk\" },\n\t{ .fw_name = \"dptx1_phy_pll_link_clk\" },\n\t{ .fw_name = \"dptx1_phy_pll_vco_div_clk\" },\n\t{ .fw_name = \"dptx2_phy_pll_link_clk\" },\n\t{ .fw_name = \"dptx2_phy_pll_vco_div_clk\" },\n};\n\nstatic const struct parent_map disp_cc_parent_map_1[] = {\n\t{ P_BI_TCXO, 0 },\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_1[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n};\n\nstatic const struct parent_map disp_cc_parent_map_2[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_DSI0_PHY_PLL_OUT_BYTECLK, 1 },\n\t{ P_DSI1_PHY_PLL_OUT_BYTECLK, 2 },\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_2[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .fw_name = \"dsi0_phy_pll_out_byteclk\" },\n\t{ .fw_name = \"dsi1_phy_pll_out_byteclk\" },\n};\n\nstatic const struct parent_map disp_cc_parent_map_3[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_DISP_CC_PLL1_OUT_MAIN, 4 },\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_3[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &disp_cc_pll1.clkr.hw },\n};\n\nstatic const struct parent_map disp_cc_parent_map_4[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_EDP_PHY_PLL_LINK_CLK, 1 },\n\t{ P_EDP_PHY_PLL_VCO_DIV_CLK, 2},\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_4[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .fw_name = \"edp_phy_pll_link_clk\" },\n\t{ .fw_name = \"edp_phy_pll_vco_div_clk\" },\n};\n\nstatic const struct parent_map disp_cc_parent_map_5[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_DISP_CC_PLL0_OUT_MAIN, 1 },\n\t{ P_DISP_CC_PLL1_OUT_MAIN, 4 },\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_5[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &disp_cc_pll0.clkr.hw },\n\t{ .hw = &disp_cc_pll1.clkr.hw },\n};\n\nstatic const struct parent_map disp_cc_parent_map_6[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_DSI0_PHY_PLL_OUT_DSICLK, 1 },\n\t{ P_DSI1_PHY_PLL_OUT_DSICLK, 2 },\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_6[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .fw_name = \"dsi0_phy_pll_out_dsiclk\" },\n\t{ .fw_name = \"dsi1_phy_pll_out_dsiclk\" },\n};\n\nstatic const struct parent_map disp_cc_parent_map_7[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_DISP_CC_PLL1_OUT_MAIN, 4 },\n\t \n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_7[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &disp_cc_pll1.clkr.hw },\n\t \n};\n\nstatic const struct freq_tbl ftbl_disp_cc_mdss_ahb_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(37500000, P_DISP_CC_PLL1_OUT_MAIN, 16, 0, 0),\n\tF(75000000, P_DISP_CC_PLL1_OUT_MAIN, 8, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_ahb_clk_src = {\n\t.cmd_rcgr = 0x22bc,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_3,\n\t.freq_tbl = ftbl_disp_cc_mdss_ahb_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_ahb_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_3),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_disp_cc_mdss_byte0_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_byte0_clk_src = {\n\t.cmd_rcgr = 0x2110,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_2,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_byte0_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_2),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_byte2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_byte1_clk_src = {\n\t.cmd_rcgr = 0x212c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_2,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_byte1_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_2),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_byte2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_dp_aux1_clk_src = {\n\t.cmd_rcgr = 0x2240,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_1,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_dp_aux1_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_dp_aux_clk_src = {\n\t.cmd_rcgr = 0x21dc,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_1,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_dp_aux_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_dp_link1_clk_src = {\n\t.cmd_rcgr = 0x220c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_0,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_dp_link1_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_0),\n\t\t.ops = &clk_byte2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_dp_link_clk_src = {\n\t.cmd_rcgr = 0x2178,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_0,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_dp_link_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_0),\n\t\t.ops = &clk_byte2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_dp_pixel1_clk_src = {\n\t.cmd_rcgr = 0x21c4,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_0,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_dp_pixel1_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_0),\n\t\t.ops = &clk_dp_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_dp_pixel2_clk_src = {\n\t.cmd_rcgr = 0x21f4,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_0,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_dp_pixel2_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_0),\n\t\t.ops = &clk_dp_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_dp_pixel_clk_src = {\n\t.cmd_rcgr = 0x21ac,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_0,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_dp_pixel_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_0),\n\t\t.ops = &clk_dp_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_edp_aux_clk_src = {\n\t.cmd_rcgr = 0x228c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_1,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_edp_aux_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_edp_gtc_clk_src = {\n\t.cmd_rcgr = 0x22a4,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_7,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_edp_gtc_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_7,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_7),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_edp_link_clk_src = {\n\t.cmd_rcgr = 0x2270,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_4,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_edp_link_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_4,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_4),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_byte2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_edp_pixel_clk_src = {\n\t.cmd_rcgr = 0x2258,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_4,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_edp_pixel_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_4,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_4),\n\t\t.ops = &clk_dp_ops,\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_edp_aux_clk = {\n\t.halt_reg = 0x2078,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2078,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_edp_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_edp_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_edp_gtc_clk = {\n\t.halt_reg = 0x207c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x207c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_edp_gtc_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_edp_gtc_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_edp_link_clk = {\n\t.halt_reg = 0x2070,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2070,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_edp_link_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_edp_link_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_div disp_cc_mdss_edp_link_div_clk_src = {\n\t.reg = 0x2288,\n\t.shift = 0,\n\t.width = 2,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_edp_link_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&disp_cc_mdss_edp_link_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_edp_link_intf_clk = {\n\t.halt_reg = 0x2074,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2074,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_edp_link_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_edp_link_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_GET_RATE_NOCACHE,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_edp_pixel_clk = {\n\t.halt_reg = 0x206c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x206c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_edp_pixel_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_edp_pixel_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_esc0_clk_src = {\n\t.cmd_rcgr = 0x2148,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_2,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_esc0_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_2),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_esc1_clk_src = {\n\t.cmd_rcgr = 0x2160,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_2,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_esc1_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_2),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_disp_cc_mdss_mdp_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(85714286, P_DISP_CC_PLL1_OUT_MAIN, 7, 0, 0),\n\tF(100000000, P_DISP_CC_PLL1_OUT_MAIN, 6, 0, 0),\n\tF(150000000, P_DISP_CC_PLL1_OUT_MAIN, 4, 0, 0),\n\tF(200000000, P_DISP_CC_PLL1_OUT_MAIN, 3, 0, 0),\n\tF(300000000, P_DISP_CC_PLL1_OUT_MAIN, 2, 0, 0),\n\tF(345000000, P_DISP_CC_PLL0_OUT_MAIN, 4, 0, 0),\n\tF(460000000, P_DISP_CC_PLL0_OUT_MAIN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_mdp_clk_src = {\n\t.cmd_rcgr = 0x20c8,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_5,\n\t.freq_tbl = ftbl_disp_cc_mdss_mdp_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_mdp_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_5,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_5),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_pclk0_clk_src = {\n\t.cmd_rcgr = 0x2098,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_6,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_pclk0_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_6,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_6),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_pixel_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_pclk1_clk_src = {\n\t.cmd_rcgr = 0x20b0,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_6,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_pclk1_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_6,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_6),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_pixel_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_disp_cc_mdss_rot_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(200000000, P_DISP_CC_PLL1_OUT_MAIN, 3, 0, 0),\n\tF(300000000, P_DISP_CC_PLL1_OUT_MAIN, 2, 0, 0),\n\tF(345000000, P_DISP_CC_PLL0_OUT_MAIN, 4, 0, 0),\n\tF(460000000, P_DISP_CC_PLL0_OUT_MAIN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_rot_clk_src = {\n\t.cmd_rcgr = 0x20e0,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_5,\n\t.freq_tbl = ftbl_disp_cc_mdss_rot_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_rot_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_5,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_5),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_vsync_clk_src = {\n\t.cmd_rcgr = 0x20f8,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_1,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_vsync_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_regmap_div disp_cc_mdss_byte0_div_clk_src = {\n\t.reg = 0x2128,\n\t.shift = 0,\n\t.width = 2,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_byte0_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&disp_cc_mdss_byte0_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_regmap_div_ops,\n\t},\n};\n\n\nstatic struct clk_regmap_div disp_cc_mdss_byte1_div_clk_src = {\n\t.reg = 0x2144,\n\t.shift = 0,\n\t.width = 2,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_byte1_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&disp_cc_mdss_byte1_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_regmap_div_ops,\n\t},\n};\n\n\nstatic struct clk_regmap_div disp_cc_mdss_dp_link1_div_clk_src = {\n\t.reg = 0x2224,\n\t.shift = 0,\n\t.width = 2,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_dp_link1_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&disp_cc_mdss_dp_link1_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\n\nstatic struct clk_regmap_div disp_cc_mdss_dp_link_div_clk_src = {\n\t.reg = 0x2190,\n\t.shift = 0,\n\t.width = 2,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_dp_link_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&disp_cc_mdss_dp_link_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_ahb_clk = {\n\t.halt_reg = 0x2080,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2080,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_byte0_clk = {\n\t.halt_reg = 0x2028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_byte0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_byte0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_byte0_intf_clk = {\n\t.halt_reg = 0x202c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x202c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_byte0_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_byte0_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_byte1_clk = {\n\t.halt_reg = 0x2030,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_byte1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_byte1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_byte1_intf_clk = {\n\t.halt_reg = 0x2034,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2034,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_byte1_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_byte1_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dp_aux1_clk = {\n\t.halt_reg = 0x2068,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2068,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_dp_aux1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_dp_aux1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dp_aux_clk = {\n\t.halt_reg = 0x2054,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_dp_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_dp_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dp_link1_clk = {\n\t.halt_reg = 0x205c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x205c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_dp_link1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_dp_link1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dp_link1_intf_clk = {\n\t.halt_reg = 0x2060,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2060,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_dp_link1_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_dp_link1_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dp_link_clk = {\n\t.halt_reg = 0x2040,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_dp_link_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_dp_link_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dp_link_intf_clk = {\n\t.halt_reg = 0x2044,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2044,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_dp_link_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_dp_link_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dp_pixel1_clk = {\n\t.halt_reg = 0x2050,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2050,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_dp_pixel1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_dp_pixel1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dp_pixel2_clk = {\n\t.halt_reg = 0x2058,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_dp_pixel2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_dp_pixel2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dp_pixel_clk = {\n\t.halt_reg = 0x204c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x204c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_dp_pixel_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_dp_pixel_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_esc0_clk = {\n\t.halt_reg = 0x2038,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_esc0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_esc0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_esc1_clk = {\n\t.halt_reg = 0x203c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x203c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_esc1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_esc1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_mdp_clk = {\n\t.halt_reg = 0x200c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x200c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_mdp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_mdp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_mdp_lut_clk = {\n\t.halt_reg = 0x201c,\n\t.halt_check = BRANCH_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x201c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_mdp_lut_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_mdp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_non_gdsc_ahb_clk = {\n\t.halt_reg = 0x4004,\n\t.halt_check = BRANCH_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_non_gdsc_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_pclk0_clk = {\n\t.halt_reg = 0x2004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_pclk0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_pclk0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_pclk1_clk = {\n\t.halt_reg = 0x2008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_pclk1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_pclk1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_rot_clk = {\n\t.halt_reg = 0x2014,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_rot_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_rot_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_rscc_ahb_clk = {\n\t.halt_reg = 0x400c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x400c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_rscc_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_rscc_vsync_clk = {\n\t.halt_reg = 0x4008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_rscc_vsync_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_vsync_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_vsync_clk = {\n\t.halt_reg = 0x2024,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_vsync_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_vsync_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc mdss_gdsc = {\n\t.gdscr = 0x3000,\n\t.en_rest_wait_val = 0x2,\n\t.en_few_wait_val = 0x2,\n\t.clk_dis_wait_val = 0xf,\n\t.pd = {\n\t\t.name = \"mdss_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = HW_CTRL | RETAIN_FF_ENABLE,\n};\n\nstatic struct clk_regmap *disp_cc_sm8250_clocks[] = {\n\t[DISP_CC_MDSS_AHB_CLK] = &disp_cc_mdss_ahb_clk.clkr,\n\t[DISP_CC_MDSS_AHB_CLK_SRC] = &disp_cc_mdss_ahb_clk_src.clkr,\n\t[DISP_CC_MDSS_BYTE0_CLK] = &disp_cc_mdss_byte0_clk.clkr,\n\t[DISP_CC_MDSS_BYTE0_CLK_SRC] = &disp_cc_mdss_byte0_clk_src.clkr,\n\t[DISP_CC_MDSS_BYTE0_DIV_CLK_SRC] = &disp_cc_mdss_byte0_div_clk_src.clkr,\n\t[DISP_CC_MDSS_BYTE0_INTF_CLK] = &disp_cc_mdss_byte0_intf_clk.clkr,\n\t[DISP_CC_MDSS_BYTE1_CLK] = &disp_cc_mdss_byte1_clk.clkr,\n\t[DISP_CC_MDSS_BYTE1_CLK_SRC] = &disp_cc_mdss_byte1_clk_src.clkr,\n\t[DISP_CC_MDSS_BYTE1_DIV_CLK_SRC] = &disp_cc_mdss_byte1_div_clk_src.clkr,\n\t[DISP_CC_MDSS_BYTE1_INTF_CLK] = &disp_cc_mdss_byte1_intf_clk.clkr,\n\t[DISP_CC_MDSS_DP_AUX1_CLK] = &disp_cc_mdss_dp_aux1_clk.clkr,\n\t[DISP_CC_MDSS_DP_AUX1_CLK_SRC] = &disp_cc_mdss_dp_aux1_clk_src.clkr,\n\t[DISP_CC_MDSS_DP_AUX_CLK] = &disp_cc_mdss_dp_aux_clk.clkr,\n\t[DISP_CC_MDSS_DP_AUX_CLK_SRC] = &disp_cc_mdss_dp_aux_clk_src.clkr,\n\t[DISP_CC_MDSS_DP_LINK1_CLK] = &disp_cc_mdss_dp_link1_clk.clkr,\n\t[DISP_CC_MDSS_DP_LINK1_CLK_SRC] = &disp_cc_mdss_dp_link1_clk_src.clkr,\n\t[DISP_CC_MDSS_DP_LINK1_DIV_CLK_SRC] = &disp_cc_mdss_dp_link1_div_clk_src.clkr,\n\t[DISP_CC_MDSS_DP_LINK1_INTF_CLK] = &disp_cc_mdss_dp_link1_intf_clk.clkr,\n\t[DISP_CC_MDSS_DP_LINK_CLK] = &disp_cc_mdss_dp_link_clk.clkr,\n\t[DISP_CC_MDSS_DP_LINK_CLK_SRC] = &disp_cc_mdss_dp_link_clk_src.clkr,\n\t[DISP_CC_MDSS_DP_LINK_DIV_CLK_SRC] = &disp_cc_mdss_dp_link_div_clk_src.clkr,\n\t[DISP_CC_MDSS_DP_LINK_INTF_CLK] = &disp_cc_mdss_dp_link_intf_clk.clkr,\n\t[DISP_CC_MDSS_DP_PIXEL1_CLK] = &disp_cc_mdss_dp_pixel1_clk.clkr,\n\t[DISP_CC_MDSS_DP_PIXEL1_CLK_SRC] = &disp_cc_mdss_dp_pixel1_clk_src.clkr,\n\t[DISP_CC_MDSS_DP_PIXEL2_CLK] = &disp_cc_mdss_dp_pixel2_clk.clkr,\n\t[DISP_CC_MDSS_DP_PIXEL2_CLK_SRC] = &disp_cc_mdss_dp_pixel2_clk_src.clkr,\n\t[DISP_CC_MDSS_DP_PIXEL_CLK] = &disp_cc_mdss_dp_pixel_clk.clkr,\n\t[DISP_CC_MDSS_DP_PIXEL_CLK_SRC] = &disp_cc_mdss_dp_pixel_clk_src.clkr,\n\t[DISP_CC_MDSS_EDP_AUX_CLK] = &disp_cc_mdss_edp_aux_clk.clkr,\n\t[DISP_CC_MDSS_EDP_AUX_CLK_SRC] = &disp_cc_mdss_edp_aux_clk_src.clkr,\n\t[DISP_CC_MDSS_EDP_GTC_CLK] = &disp_cc_mdss_edp_gtc_clk.clkr,\n\t[DISP_CC_MDSS_EDP_GTC_CLK_SRC] = &disp_cc_mdss_edp_gtc_clk_src.clkr,\n\t[DISP_CC_MDSS_EDP_LINK_CLK] = &disp_cc_mdss_edp_link_clk.clkr,\n\t[DISP_CC_MDSS_EDP_LINK_CLK_SRC] = &disp_cc_mdss_edp_link_clk_src.clkr,\n\t[DISP_CC_MDSS_EDP_LINK_DIV_CLK_SRC] = &disp_cc_mdss_edp_link_div_clk_src.clkr,\n\t[DISP_CC_MDSS_EDP_LINK_INTF_CLK] = &disp_cc_mdss_edp_link_intf_clk.clkr,\n\t[DISP_CC_MDSS_EDP_PIXEL_CLK] = &disp_cc_mdss_edp_pixel_clk.clkr,\n\t[DISP_CC_MDSS_EDP_PIXEL_CLK_SRC] = &disp_cc_mdss_edp_pixel_clk_src.clkr,\n\t[DISP_CC_MDSS_ESC0_CLK] = &disp_cc_mdss_esc0_clk.clkr,\n\t[DISP_CC_MDSS_ESC0_CLK_SRC] = &disp_cc_mdss_esc0_clk_src.clkr,\n\t[DISP_CC_MDSS_ESC1_CLK] = &disp_cc_mdss_esc1_clk.clkr,\n\t[DISP_CC_MDSS_ESC1_CLK_SRC] = &disp_cc_mdss_esc1_clk_src.clkr,\n\t[DISP_CC_MDSS_MDP_CLK] = &disp_cc_mdss_mdp_clk.clkr,\n\t[DISP_CC_MDSS_MDP_CLK_SRC] = &disp_cc_mdss_mdp_clk_src.clkr,\n\t[DISP_CC_MDSS_MDP_LUT_CLK] = &disp_cc_mdss_mdp_lut_clk.clkr,\n\t[DISP_CC_MDSS_NON_GDSC_AHB_CLK] = &disp_cc_mdss_non_gdsc_ahb_clk.clkr,\n\t[DISP_CC_MDSS_PCLK0_CLK] = &disp_cc_mdss_pclk0_clk.clkr,\n\t[DISP_CC_MDSS_PCLK0_CLK_SRC] = &disp_cc_mdss_pclk0_clk_src.clkr,\n\t[DISP_CC_MDSS_PCLK1_CLK] = &disp_cc_mdss_pclk1_clk.clkr,\n\t[DISP_CC_MDSS_PCLK1_CLK_SRC] = &disp_cc_mdss_pclk1_clk_src.clkr,\n\t[DISP_CC_MDSS_ROT_CLK] = &disp_cc_mdss_rot_clk.clkr,\n\t[DISP_CC_MDSS_ROT_CLK_SRC] = &disp_cc_mdss_rot_clk_src.clkr,\n\t[DISP_CC_MDSS_RSCC_AHB_CLK] = &disp_cc_mdss_rscc_ahb_clk.clkr,\n\t[DISP_CC_MDSS_RSCC_VSYNC_CLK] = &disp_cc_mdss_rscc_vsync_clk.clkr,\n\t[DISP_CC_MDSS_VSYNC_CLK] = &disp_cc_mdss_vsync_clk.clkr,\n\t[DISP_CC_MDSS_VSYNC_CLK_SRC] = &disp_cc_mdss_vsync_clk_src.clkr,\n\t[DISP_CC_PLL0] = &disp_cc_pll0.clkr,\n\t[DISP_CC_PLL1] = &disp_cc_pll1.clkr,\n};\n\nstatic const struct qcom_reset_map disp_cc_sm8250_resets[] = {\n\t[DISP_CC_MDSS_CORE_BCR] = { 0x2000 },\n\t[DISP_CC_MDSS_RSCC_BCR] = { 0x4000 },\n};\n\nstatic struct gdsc *disp_cc_sm8250_gdscs[] = {\n\t[MDSS_GDSC] = &mdss_gdsc,\n};\n\nstatic const struct regmap_config disp_cc_sm8250_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x10000,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_cc_desc disp_cc_sm8250_desc = {\n\t.config = &disp_cc_sm8250_regmap_config,\n\t.clks = disp_cc_sm8250_clocks,\n\t.num_clks = ARRAY_SIZE(disp_cc_sm8250_clocks),\n\t.resets = disp_cc_sm8250_resets,\n\t.num_resets = ARRAY_SIZE(disp_cc_sm8250_resets),\n\t.gdscs = disp_cc_sm8250_gdscs,\n\t.num_gdscs = ARRAY_SIZE(disp_cc_sm8250_gdscs),\n};\n\nstatic const struct of_device_id disp_cc_sm8250_match_table[] = {\n\t{ .compatible = \"qcom,sc8180x-dispcc\" },\n\t{ .compatible = \"qcom,sm8150-dispcc\" },\n\t{ .compatible = \"qcom,sm8250-dispcc\" },\n\t{ .compatible = \"qcom,sm8350-dispcc\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, disp_cc_sm8250_match_table);\n\nstatic int disp_cc_sm8250_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\tint ret;\n\n\tret = devm_pm_runtime_enable(&pdev->dev);\n\tif (ret)\n\t\treturn ret;\n\n\tret = pm_runtime_resume_and_get(&pdev->dev);\n\tif (ret)\n\t\treturn ret;\n\n\tregmap = qcom_cc_map(pdev, &disp_cc_sm8250_desc);\n\tif (IS_ERR(regmap)) {\n\t\tpm_runtime_put(&pdev->dev);\n\t\treturn PTR_ERR(regmap);\n\t}\n\n\t \n\tBUILD_BUG_ON(CLK_ALPHA_PLL_TYPE_TRION != CLK_ALPHA_PLL_TYPE_LUCID);\n\tif (of_device_is_compatible(pdev->dev.of_node, \"qcom,sc8180x-dispcc\") ||\n\t    of_device_is_compatible(pdev->dev.of_node, \"qcom,sm8150-dispcc\")) {\n\t\tdisp_cc_pll0_config.config_ctl_hi_val = 0x00002267;\n\t\tdisp_cc_pll0_config.config_ctl_hi1_val = 0x00000024;\n\t\tdisp_cc_pll0_config.user_ctl_hi1_val = 0x000000D0;\n\t\tdisp_cc_pll0_init.ops = &clk_alpha_pll_trion_ops;\n\t\tdisp_cc_pll1_config.config_ctl_hi_val = 0x00002267;\n\t\tdisp_cc_pll1_config.config_ctl_hi1_val = 0x00000024;\n\t\tdisp_cc_pll1_config.user_ctl_hi1_val = 0x000000D0;\n\t\tdisp_cc_pll1_init.ops = &clk_alpha_pll_trion_ops;\n\n\t\tdisp_cc_mdss_dp_link_intf_clk.clkr.hw.init->parent_hws[0] =\n\t\t\t&disp_cc_mdss_dp_link_clk_src.clkr.hw;\n\t\tdisp_cc_mdss_dp_link1_intf_clk.clkr.hw.init->parent_hws[0] =\n\t\t\t&disp_cc_mdss_dp_link1_clk_src.clkr.hw;\n\t\tdisp_cc_mdss_edp_link_intf_clk.clkr.hw.init->parent_hws[0] =\n\t\t\t&disp_cc_mdss_edp_link_clk_src.clkr.hw;\n\n\t\tdisp_cc_sm8250_clocks[DISP_CC_MDSS_DP_LINK1_DIV_CLK_SRC] = NULL;\n\t\tdisp_cc_sm8250_clocks[DISP_CC_MDSS_DP_LINK_DIV_CLK_SRC] = NULL;\n\t\tdisp_cc_sm8250_clocks[DISP_CC_MDSS_EDP_LINK_DIV_CLK_SRC] = NULL;\n\t} else if (of_device_is_compatible(pdev->dev.of_node, \"qcom,sm8350-dispcc\")) {\n\t\tstatic struct clk_rcg2 * const rcgs[] = {\n\t\t\t&disp_cc_mdss_byte0_clk_src,\n\t\t\t&disp_cc_mdss_byte1_clk_src,\n\t\t\t&disp_cc_mdss_dp_aux1_clk_src,\n\t\t\t&disp_cc_mdss_dp_aux_clk_src,\n\t\t\t&disp_cc_mdss_dp_link1_clk_src,\n\t\t\t&disp_cc_mdss_dp_link_clk_src,\n\t\t\t&disp_cc_mdss_dp_pixel1_clk_src,\n\t\t\t&disp_cc_mdss_dp_pixel2_clk_src,\n\t\t\t&disp_cc_mdss_dp_pixel_clk_src,\n\t\t\t&disp_cc_mdss_edp_aux_clk_src,\n\t\t\t&disp_cc_mdss_edp_link_clk_src,\n\t\t\t&disp_cc_mdss_edp_pixel_clk_src,\n\t\t\t&disp_cc_mdss_esc0_clk_src,\n\t\t\t&disp_cc_mdss_esc1_clk_src,\n\t\t\t&disp_cc_mdss_mdp_clk_src,\n\t\t\t&disp_cc_mdss_pclk0_clk_src,\n\t\t\t&disp_cc_mdss_pclk1_clk_src,\n\t\t\t&disp_cc_mdss_rot_clk_src,\n\t\t\t&disp_cc_mdss_vsync_clk_src,\n\t\t};\n\t\tstatic struct clk_regmap_div * const divs[] = {\n\t\t\t&disp_cc_mdss_byte0_div_clk_src,\n\t\t\t&disp_cc_mdss_byte1_div_clk_src,\n\t\t\t&disp_cc_mdss_dp_link1_div_clk_src,\n\t\t\t&disp_cc_mdss_dp_link_div_clk_src,\n\t\t\t&disp_cc_mdss_edp_link_div_clk_src,\n\t\t};\n\t\tunsigned int i;\n\t\tstatic bool offset_applied;\n\n\t\t \n\t\tif (!offset_applied) {\n\t\t\tfor (i = 0; i < ARRAY_SIZE(rcgs); i++)\n\t\t\t\trcgs[i]->cmd_rcgr -= 4;\n\n\t\t\tfor (i = 0; i < ARRAY_SIZE(divs); i++) {\n\t\t\t\tdivs[i]->reg -= 4;\n\t\t\t\tdivs[i]->width = 4;\n\t\t\t}\n\n\t\t\tdisp_cc_mdss_ahb_clk.halt_reg -= 4;\n\t\t\tdisp_cc_mdss_ahb_clk.clkr.enable_reg -= 4;\n\n\t\t\toffset_applied = true;\n\t\t}\n\n\t\tdisp_cc_mdss_ahb_clk_src.cmd_rcgr = 0x22a0;\n\n\t\tdisp_cc_pll0_config.config_ctl_hi1_val = 0x2a9a699c;\n\t\tdisp_cc_pll0_config.test_ctl_hi1_val = 0x01800000;\n\t\tdisp_cc_pll0_init.ops = &clk_alpha_pll_lucid_5lpe_ops;\n\t\tdisp_cc_pll0.vco_table = lucid_5lpe_vco;\n\t\tdisp_cc_pll1_config.config_ctl_hi1_val = 0x2a9a699c;\n\t\tdisp_cc_pll1_config.test_ctl_hi1_val = 0x01800000;\n\t\tdisp_cc_pll1_init.ops = &clk_alpha_pll_lucid_5lpe_ops;\n\t\tdisp_cc_pll1.vco_table = lucid_5lpe_vco;\n\n\t\tdisp_cc_sm8250_clocks[DISP_CC_MDSS_EDP_GTC_CLK] = NULL;\n\t\tdisp_cc_sm8250_clocks[DISP_CC_MDSS_EDP_GTC_CLK_SRC] = NULL;\n\t}\n\n\tclk_lucid_pll_configure(&disp_cc_pll0, regmap, &disp_cc_pll0_config);\n\tclk_lucid_pll_configure(&disp_cc_pll1, regmap, &disp_cc_pll1_config);\n\n\t \n\tregmap_update_bits(regmap, 0x8000, 0x10, 0x10);\n\n\t \n\tregmap_update_bits(regmap, 0x605c, BIT(0), BIT(0));\n\n\tret = qcom_cc_really_probe(pdev, &disp_cc_sm8250_desc, regmap);\n\n\tpm_runtime_put(&pdev->dev);\n\n\treturn ret;\n}\n\nstatic struct platform_driver disp_cc_sm8250_driver = {\n\t.probe = disp_cc_sm8250_probe,\n\t.driver = {\n\t\t.name = \"disp_cc-sm8250\",\n\t\t.of_match_table = disp_cc_sm8250_match_table,\n\t},\n};\n\nstatic int __init disp_cc_sm8250_init(void)\n{\n\treturn platform_driver_register(&disp_cc_sm8250_driver);\n}\nsubsys_initcall(disp_cc_sm8250_init);\n\nstatic void __exit disp_cc_sm8250_exit(void)\n{\n\tplatform_driver_unregister(&disp_cc_sm8250_driver);\n}\nmodule_exit(disp_cc_sm8250_exit);\n\nMODULE_DESCRIPTION(\"QTI DISPCC SM8250 Driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}