INFO: [VRFC 10-163] Analyzing VHDL file "D:/Pogramas/pruebaDivider/pruebaDivider.srcs/sim_1/imports/pruebaDivider/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_divider'
