

================================================================
== Vitis HLS Report for 'sin_or_cos_float_Pipeline_2'
================================================================
* Date:           Tue Jul 18 18:12:11 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        threed_render_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.706 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        5|  40.000 ns|  50.000 ns|    4|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |        2|        3|         2|          1|          1|  1 ~ 2|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    418|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     91|    -|
|Register         |        -|    -|     135|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     135|    509|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln318_fu_147_p2      |         +|   0|  0|   10|           2|           1|
    |shift_1_fu_202_p2        |         +|   0|  0|   39|          32|          32|
    |sub_ln1512_fu_173_p2     |         -|   0|  0|   39|           1|          32|
    |ap_condition_239         |       and|   0|  0|    2|           1|           1|
    |ap_condition_242         |       and|   0|  0|    2|           1|           1|
    |ap_condition_86          |       and|   0|  0|    2|           1|           1|
    |icmp_ln318_fu_141_p2     |      icmp|   0|  0|    8|           2|           3|
    |icmp_ln321_fu_179_p2     |      icmp|   0|  0|   18|          32|           5|
    |lshr_ln1488_fu_217_p2    |      lshr|   0|  0|  100|          32|          32|
    |select_ln1513_fu_229_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln319_fu_157_p3   |    select|   0|  0|   32|           1|          32|
    |ush_fu_208_p3            |    select|   0|  0|   32|           1|          32|
    |shl_ln1454_fu_223_p2     |       shl|   0|  0|  100|          32|          32|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0|  418|         140|         238|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_phi_mux_UnifiedRetVal_phi_fu_115_p4  |  14|          3|    1|          3|
    |ap_return                               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                      |   9|          2|    2|          4|
    |i_3_fu_62                               |   9|          2|    2|          4|
    |in_shift_V_fu_54                        |   9|          2|   29|         58|
    |shift_fu_58                             |   9|          2|   32|         64|
    |shift_out                               |  14|          3|   32|         96|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  91|         20|  101|        235|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_return_preg                    |   1|   0|    1|          0|
    |i_3_fu_62                         |   2|   0|    2|          0|
    |icmp_ln318_reg_281                |   1|   0|    1|          0|
    |icmp_ln321_reg_302                |   1|   0|    1|          0|
    |in_shift_V_fu_54                  |  29|   0|   29|          0|
    |isNeg_reg_291                     |   1|   0|    1|          0|
    |select_ln319_reg_285              |  32|   0|   32|          0|
    |shift_fu_58                       |  32|   0|   32|          0|
    |sub_ln1512_reg_297                |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 135|   0|  135|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  sin_or_cos<float>_Pipeline_2|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  sin_or_cos<float>_Pipeline_2|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  sin_or_cos<float>_Pipeline_2|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  sin_or_cos<float>_Pipeline_2|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  sin_or_cos<float>_Pipeline_2|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  sin_or_cos<float>_Pipeline_2|  return value|
|ap_return                     |  out|    1|  ap_ctrl_hs|  sin_or_cos<float>_Pipeline_2|  return value|
|result_V                      |   in|   29|     ap_none|                      result_V|        scalar|
|c_1_022_reload                |   in|   32|     ap_none|                c_1_022_reload|        scalar|
|c_0_023_reload                |   in|   32|     ap_none|                c_0_023_reload|        scalar|
|shift_out                     |  out|   32|      ap_vld|                     shift_out|       pointer|
|shift_out_ap_vld              |  out|    1|      ap_vld|                     shift_out|       pointer|
|in_shift_V_1_cast_out         |  out|   28|      ap_vld|         in_shift_V_1_cast_out|       pointer|
|in_shift_V_1_cast_out_ap_vld  |  out|    1|      ap_vld|         in_shift_V_1_cast_out|       pointer|
|shift_1_out                   |  out|   32|      ap_vld|                   shift_1_out|       pointer|
|shift_1_out_ap_vld            |  out|    1|      ap_vld|                   shift_1_out|       pointer|
|trunc_ln10_out                |  out|   28|      ap_vld|                trunc_ln10_out|       pointer|
|trunc_ln10_out_ap_vld         |  out|    1|      ap_vld|                trunc_ln10_out|       pointer|
+------------------------------+-----+-----+------------+------------------------------+--------------+

