INFO-FLOW: Workspace /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1 opened at Mon Jan 20 20:45:29 CET 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xcvu13p-flga2577-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu13p-flga2577-2-e 
Execute       create_platform xcvu13p-flga2577-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu13p-flga2577-2-e'
Command       create_platform done; 1.41 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 1.52 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_clock_uncertainty 12.5% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
Execute       ap_set_clock -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.27 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 11.21 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 9.92 seconds. CPU system time: 0.81 seconds. Elapsed time: 11.21 seconds; current allocated memory: 0.234 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 254.375 MB.
Execute         set_directive_top myproject -name=myproject 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e > /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e > /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/clang.out.log 2> /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.79 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.97 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 7.21 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e > /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 24.6 seconds. CPU system time: 1.51 seconds. Elapsed time: 26.96 seconds; current allocated memory: 262.801 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.31 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.62 sec.
Execute         run_link_or_opt -opt -out /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.67 sec.
Execute         run_link_or_opt -out /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e 2> /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,084 Compile/Link /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,084 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 223,897 Unroll/Inline (step 1) /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 223,897 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 77,711 Unroll/Inline (step 2) /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 77,711 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 72,521 Unroll/Inline (step 3) /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 72,521 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 68,883 Unroll/Inline (step 4) /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 68,883 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 116,365 Array/Struct (step 1) /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 116,365 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 48,563 Array/Struct (step 2) /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 48,563 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 48,563 Array/Struct (step 3) /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 48,563 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 48,563 Array/Struct (step 4) /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 48,563 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 48,563 Array/Struct (step 5) /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 48,563 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 45,143 Performance /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 45,143 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 42,877 Performance (step 2) /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 42,877 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 41,337 Performance (step 3) /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 41,337 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 41,337 Performance (step 4) /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 41,337 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 41,897 HW Transforms (step 1) /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 41,897 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 41,259 HW Transforms (step 2) /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 41,259 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_dense_qk>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4_dense_qk::weight_t*, config4_dense_qk::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_dense_qk>::dense(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_dense_qk>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4_dense_qk::weight_t*, config4_dense_qk::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_dense_qk>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4_dense_qk::weight_t*, config4_dense_qk::bias_t*)' into 'void nnet::qk_einsum<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/nnet_utils/nnet_hept.h:147:2)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_dense_qkv>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4_dense_qkv::weight_t*, config4_dense_qkv::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_dense_qkv>::dense(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_dense_qkv>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4_dense_qkv::weight_t*, config4_dense_qkv::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_dense_qkv>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4_dense_qkv::weight_t*, config4_dense_qkv::bias_t*)' into 'void nnet::qk_v_einsum<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/nnet_utils/nnet_hept.h:178:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_174_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_hept.h:174:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_176_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_hept.h:176:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_180_3' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_hept.h:180:31)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:64:5)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:54:5)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:56:9)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:48:5)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:37:5)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:40:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_105_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_hept.h:105:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_107_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_hept.h:107:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_109_3' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_hept.h:109:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_143_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_hept.h:143:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_145_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_hept.h:145:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_149_3' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_hept.h:149:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_transpose.h:30:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_21_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_transpose.h:21:22)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/opt/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:752:7)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_hept.h:56:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_hept.h:59:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_1' (firmware/nnet_utils/nnet_hept.h:174:23) in function 'nnet::qk_v_einsum<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 1 (firmware/nnet_utils/nnet_hept.h:161:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_2' (firmware/nnet_utils/nnet_hept.h:176:20) in function 'nnet::qk_v_einsum<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 10 (firmware/nnet_utils/nnet_hept.h:161:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_180_3' (firmware/nnet_utils/nnet_hept.h:180:31) in function 'nnet::qk_v_einsum<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 12 (firmware/nnet_utils/nnet_hept.h:161:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_dense_qkv>' completely with a factor of 12 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_dense_qkv>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_dense_qkv>' completely with a factor of 12 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_dense_qkv>' completely with a factor of 12 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_dense_qkv>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_dense_qkv>' completely with a factor of 12 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_105_1' (firmware/nnet_utils/nnet_hept.h:105:23) in function 'nnet::add_clamp_exp<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 1 (firmware/nnet_utils/nnet_hept.h:81:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_2' (firmware/nnet_utils/nnet_hept.h:107:20) in function 'nnet::add_clamp_exp<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 10 (firmware/nnet_utils/nnet_hept.h:81:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_3' (firmware/nnet_utils/nnet_hept.h:109:20) in function 'nnet::add_clamp_exp<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 10 (firmware/nnet_utils/nnet_hept.h:81:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_1' (firmware/nnet_utils/nnet_hept.h:143:23) in function 'nnet::qk_einsum<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 1 (firmware/nnet_utils/nnet_hept.h:127:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_2' (firmware/nnet_utils/nnet_hept.h:145:20) in function 'nnet::qk_einsum<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 10 (firmware/nnet_utils/nnet_hept.h:127:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_149_3' (firmware/nnet_utils/nnet_hept.h:149:31) in function 'nnet::qk_einsum<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 10 (firmware/nnet_utils/nnet_hept.h:127:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_dense_qk>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_dense_qk>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_dense_qk>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_dense_qk>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_dense_qk>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_dense_qk>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_1' (firmware/nnet_utils/nnet_transpose.h:30:22) in function 'nnet::transpose<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_transpose_qk>' completely with a factor of 160 (firmware/nnet_utils/nnet_transpose.h:29:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_1' (firmware/nnet_utils/nnet_transpose.h:21:22) in function 'nnet::transfer_idx<config4_transpose_qk>' completely with a factor of 4 (firmware/nnet_utils/nnet_transpose.h:18:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_1' (firmware/nnet_utils/nnet_hept.h:56:22) in function 'nnet::negative_half_sum_square<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 10 (firmware/nnet_utils/nnet_hept.h:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_2' (firmware/nnet_utils/nnet_hept.h:59:26) in function 'nnet::negative_half_sum_square<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 16 (firmware/nnet_utils/nnet_hept.h:50:0)
INFO: [HLS 214-367] Instantiating function 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_dense_qkv>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4_dense_qkv::weight_t*, config4_dense_qkv::bias_t*)' to 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_dense_qkv>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4_dense_qkv::weight_t*, config4_dense_qkv::bias_t*)' by setting 'weights' to 'value', 'biases' to 'arraydecay' (firmware/nnet_utils/nnet_dense.h:54:2)
INFO: [HLS 214-367] Instantiating function 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_dense_qk>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4_dense_qk::weight_t*, config4_dense_qk::bias_t*)' to 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_dense_qk>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4_dense_qk::weight_t*, config4_dense_qk::bias_t*)' by setting 'weights' to 'arraydecay1', 'biases' to 'arraydecay' (firmware/nnet_utils/nnet_dense.h:54:2)
INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>* std::__niter_base<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>* std::fill_n<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, double>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, double const&)' (/opt/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:785:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_scalar<double>::__value, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*>::__type std::__fill_n_a<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, double>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, double const&)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>* std::fill_n<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, double>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, double const&)' (/opt/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:785:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>* std::fill_n<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, double>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, double const&)' into 'void nnet::fill_zero<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/nnet_utils/nnet_helpers.h:304:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_dense_qk>(config4_dense_qk::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_dense_qk>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4_dense_qk::weight_t*, config4_dense_qk::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'void nnet::fill_zero<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::qk_einsum<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/nnet_utils/nnet_hept.h:127:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>* std::fill_n<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, double>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, double const&)' into 'void nnet::fill_zero<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12ul>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/nnet_utils/nnet_helpers.h:304:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_dense_qkv>(config4_dense_qkv::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_dense_qkv>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4_dense_qkv::weight_t*, config4_dense_qkv::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'void nnet::fill_zero<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12ul>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::qk_v_einsum<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/nnet_utils/nnet_hept.h:161:0)
INFO: [HLS 214-178] Inlining function 'void nnet::hept<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'myproject(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/opt/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:752:7) in function 'nnet::qk_v_einsum<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 12 (firmware/nnet_utils/nnet_hept.h:161:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/opt/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:752:7) in function 'nnet::qk_einsum<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 10 (firmware/nnet_utils/nnet_hept.h:127:0)
WARNING: [HLS 214-267] Partition and reshape on the same dimension of 'query' may not commute. Partition is applied first.
WARNING: [HLS 214-267] Partition and reshape on the same dimension of 'key' may not commute. Partition is applied first.
WARNING: [HLS 214-267] Partition and reshape on the same dimension of 'value' may not commute. Partition is applied first.
INFO: [HLS 214-248] Applying array_partition to 'mult': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_latency.h:17:32)
INFO: [HLS 214-248] Applying array_partition to 'key_transpose': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_hept.h:128:12)
INFO: [HLS 214-248] Applying array_partition to 'biases': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_hept.h:130:46)
INFO: [HLS 214-248] Applying array_partition to 'biases': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_hept.h:163:47)
INFO: [HLS 214-248] Applying array_partition to 'q_sq_05.i': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_hept.h:193:11)
INFO: [HLS 214-248] Applying array_partition to 'k_sq_05.i': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_hept.h:194:11)
INFO: [HLS 214-248] Applying array_partition to 'cluster_sum.i': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_hept.h:195:11)
INFO: [HLS 214-248] Applying array_partition to 'qk.i': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_hept.h:196:11)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (firmware/myproject.cpp:10:0)
INFO: [HLS 214-248] Applying array_partition to 'key': Complete partitioning on dimension 1. (firmware/myproject.cpp:10:0)
INFO: [HLS 214-248] Applying array_partition to 'value': Complete partitioning on dimension 1. (firmware/myproject.cpp:10:0)
INFO: [HLS 214-248] Applying array_partition to 'layer4_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:10:0)
WARNING: [HLS 214-322] Unsuported scalar variable on pragma 'Array_Reshape', ignore it.
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 22.78 seconds. CPU system time: 0.6 seconds. Elapsed time: 25.31 seconds; current allocated memory: 267.180 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 267.180 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 1.33 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.33 seconds; current allocated memory: 282.629 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 1.56 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-120] firmware/nnet_utils/nnet_hept.h:61: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.61 seconds; current allocated memory: 291.484 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Partitioning array 'out_buffer' (firmware/nnet_utils/nnet_hept.h:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'out_buffer' (firmware/nnet_utils/nnet_hept.h:162) automatically.
Command           transform done; 5.85 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_dense_qkv>' (firmware/nnet_utils/nnet_dense_latency.h:33:21)...108 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_dense_qk>' (firmware/nnet_utils/nnet_dense_latency.h:33:27)...150 expression(s) balanced.
Command           transform done; 1.11 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.97 seconds; current allocated memory: 338.211 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'nnet::transfer_idx<config4_transpose_qk>' (firmware/nnet_utils/nnet_transpose.h:32:6) in function 'nnet::transpose<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_transpose_qk>' and propagating its result(s) since all actual argument(s) to the function are constants.
Execute             auto_get_db
Command           transform done; 2.88 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.82 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.88 seconds; current allocated memory: 450.828 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 12.79 sec.
Command       elaborate done; 65.06 sec.
Execute       ap_eval exec zip -j /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4>' to 'negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'transpose<ap_fixed,ap_fixed<16,6,5,3,0>,config4_transpose_qk>' to 'transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qk>' to 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s'.
WARNING: [SYN 201-103] Legalizing function name 'qk_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>' to 'qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>' to 'add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qkv>' to 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s'.
WARNING: [SYN 201-103] Legalizing function name 'qk_v_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>' to 'qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model qk_v_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         preproc_iomode -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qkv> 
Execute         preproc_iomode -model add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         preproc_iomode -model qk_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         preproc_iomode -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qk> 
Execute         preproc_iomode -model transpose<ap_fixed,ap_fixed<16,6,5,3,0>,config4_transpose_qk> 
Execute         preproc_iomode -model negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4> transpose<ap_fixed,ap_fixed<16,6,5,3,0>,config4_transpose_qk> dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qk> {qk_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qkv> {qk_v_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} myproject
INFO-FLOW: Configuring Module : negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4> ...
Execute         set_default_model negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
Execute         apply_spec_resource_limit negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
INFO-FLOW: Configuring Module : transpose<ap_fixed,ap_fixed<16,6,5,3,0>,config4_transpose_qk> ...
Execute         set_default_model transpose<ap_fixed,ap_fixed<16,6,5,3,0>,config4_transpose_qk> 
Execute         apply_spec_resource_limit transpose<ap_fixed,ap_fixed<16,6,5,3,0>,config4_transpose_qk> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qk> ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qk> 
Execute         apply_spec_resource_limit dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qk> 
INFO-FLOW: Configuring Module : qk_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> ...
Execute         set_default_model qk_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         apply_spec_resource_limit qk_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
INFO-FLOW: Configuring Module : add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> ...
Execute         set_default_model add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         apply_spec_resource_limit add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qkv> ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qkv> 
Execute         apply_spec_resource_limit dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qkv> 
INFO-FLOW: Configuring Module : qk_v_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> ...
Execute         set_default_model qk_v_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         apply_spec_resource_limit qk_v_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4> transpose<ap_fixed,ap_fixed<16,6,5,3,0>,config4_transpose_qk> dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qk> {qk_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qkv> {qk_v_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} myproject
INFO-FLOW: Preprocessing Module: negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4> ...
Execute         set_default_model negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
Execute         cdfg_preprocess -model negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
Execute         rtl_gen_preprocess negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
INFO-FLOW: Preprocessing Module: transpose<ap_fixed,ap_fixed<16,6,5,3,0>,config4_transpose_qk> ...
Execute         set_default_model transpose<ap_fixed,ap_fixed<16,6,5,3,0>,config4_transpose_qk> 
Execute         cdfg_preprocess -model transpose<ap_fixed,ap_fixed<16,6,5,3,0>,config4_transpose_qk> 
Execute         rtl_gen_preprocess transpose<ap_fixed,ap_fixed<16,6,5,3,0>,config4_transpose_qk> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qk> ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qk> 
Execute         cdfg_preprocess -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qk> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qk> 
INFO-FLOW: Preprocessing Module: qk_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> ...
Execute         set_default_model qk_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         cdfg_preprocess -model qk_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         rtl_gen_preprocess qk_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
INFO-FLOW: Preprocessing Module: add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> ...
Execute         set_default_model add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         cdfg_preprocess -model add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         rtl_gen_preprocess add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qkv> ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qkv> 
Execute         cdfg_preprocess -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qkv> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qkv> 
INFO-FLOW: Preprocessing Module: qk_v_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> ...
Execute         set_default_model qk_v_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         cdfg_preprocess -model qk_v_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         rtl_gen_preprocess qk_v_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Command         cdfg_preprocess done; 1.16 sec.
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4> transpose<ap_fixed,ap_fixed<16,6,5,3,0>,config4_transpose_qk> dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qk> {qk_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qkv> {qk_v_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
Execute         schedule -model negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, function 'negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.49 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.8 seconds; current allocated memory: 460.723 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.sched.adb -f 
INFO-FLOW: Finish scheduling negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4>.
Execute         set_default_model negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
Execute         bind -model negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 460.723 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.bind.adb -f 
INFO-FLOW: Finish binding negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model transpose<ap_fixed,ap_fixed<16,6,5,3,0>,config4_transpose_qk> 
Execute         schedule -model transpose<ap_fixed,ap_fixed<16,6,5,3,0>,config4_transpose_qk> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose<ap_fixed,ap_fixed<16,6,5,3,0>,config4_transpose_qk>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'transpose<ap_fixed,ap_fixed<16,6,5,3,0>,config4_transpose_qk>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 461.668 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s.sched.adb -f 
INFO-FLOW: Finish scheduling transpose<ap_fixed,ap_fixed<16,6,5,3,0>,config4_transpose_qk>.
Execute         set_default_model transpose<ap_fixed,ap_fixed<16,6,5,3,0>,config4_transpose_qk> 
Execute         bind -model transpose<ap_fixed,ap_fixed<16,6,5,3,0>,config4_transpose_qk> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 461.668 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s.bind.adb -f 
INFO-FLOW: Finish binding transpose<ap_fixed,ap_fixed<16,6,5,3,0>,config4_transpose_qk>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qk> 
Execute         schedule -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qk> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qk>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qk>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.55 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.58 seconds; current allocated memory: 476.297 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qk>.
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qk> 
Execute         bind -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qk> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.31 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.4 seconds; current allocated memory: 480.918 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qk>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model qk_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         schedule -model qk_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'qk_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'qk_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.82 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 485.770 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.sched.adb -f 
INFO-FLOW: Finish scheduling qk_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>.
Execute         set_default_model qk_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         bind -model qk_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 485.770 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.bind.adb -f 
INFO-FLOW: Finish binding qk_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         schedule -model add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.75 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 494.547 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.sched.adb -f 
INFO-FLOW: Finish scheduling add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>.
Execute         set_default_model add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         bind -model add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 494.824 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.bind.adb -f 
INFO-FLOW: Finish binding add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qkv> 
Execute         schedule -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qkv> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qkv>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qkv>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.06 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.19 seconds; current allocated memory: 504.270 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qkv>.
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qkv> 
Execute         bind -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qkv> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.5 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 506.566 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qkv>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model qk_v_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         schedule -model qk_v_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'qk_v_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'qk_v_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 509.203 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.sched.adb -f 
INFO-FLOW: Finish scheduling qk_v_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>.
Execute         set_default_model qk_v_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         bind -model qk_v_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 509.203 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.bind.adb -f 
INFO-FLOW: Finish binding qk_v_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, function 'myproject'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.47 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.56 seconds; current allocated memory: 520.418 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 525.145 MB.
Execute         syn_report -verbosereport -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
Execute         rtl_gen_preprocess transpose<ap_fixed,ap_fixed<16,6,5,3,0>,config4_transpose_qk> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qk> 
Execute         rtl_gen_preprocess qk_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         rtl_gen_preprocess add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qkv> 
Execute         rtl_gen_preprocess qk_v_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4> transpose<ap_fixed,ap_fixed<16,6,5,3,0>,config4_transpose_qk> dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qk> {qk_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qkv> {qk_v_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s' is 19040 from HDL expression: ((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_26ns_26_1_0': 150 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_26_1_0': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s'.
Command         create_rtl_model done; 0.43 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 536.004 MB.
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4> -style xilinx -f -lang vhdl -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/vhdl/myproject_negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s 
Execute         gen_rtl negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4> -style xilinx -f -lang vlog -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/verilog/myproject_negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s 
Execute         syn_report -csynth -model negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4> -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4> -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4> -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4> -f -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.adb 
Execute         db_write -model negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4> -bindview -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4> -p /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model transpose<ap_fixed,ap_fixed<16,6,5,3,0>,config4_transpose_qk> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s'.
Command         create_rtl_model done; 0.79 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.3 seconds; current allocated memory: 639.199 MB.
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl transpose<ap_fixed,ap_fixed<16,6,5,3,0>,config4_transpose_qk> -style xilinx -f -lang vhdl -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/vhdl/myproject_transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s 
Execute         gen_rtl transpose<ap_fixed,ap_fixed<16,6,5,3,0>,config4_transpose_qk> -style xilinx -f -lang vlog -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/verilog/myproject_transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s 
Execute         syn_report -csynth -model transpose<ap_fixed,ap_fixed<16,6,5,3,0>,config4_transpose_qk> -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model transpose<ap_fixed,ap_fixed<16,6,5,3,0>,config4_transpose_qk> -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model transpose<ap_fixed,ap_fixed<16,6,5,3,0>,config4_transpose_qk> -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model transpose<ap_fixed,ap_fixed<16,6,5,3,0>,config4_transpose_qk> -f -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s.adb 
Execute         db_write -model transpose<ap_fixed,ap_fixed<16,6,5,3,0>,config4_transpose_qk> -bindview -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info transpose<ap_fixed,ap_fixed<16,6,5,3,0>,config4_transpose_qk> -p /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qk> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_26_1_0': 160 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_291_8_16_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s'.
Command         create_rtl_model done; 0.37 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 644.211 MB.
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qk> -style xilinx -f -lang vhdl -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qk> -style xilinx -f -lang vlog -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s 
Execute         syn_report -csynth -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qk> -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qk> -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qk> -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qk> -f -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s.adb 
Execute         db_write -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qk> -bindview -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qk> -p /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model qk_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s'.
Command         create_rtl_model done; 1.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.76 seconds; current allocated memory: 766.430 MB.
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl qk_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -style xilinx -f -lang vhdl -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/vhdl/myproject_qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s 
Execute         gen_rtl qk_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -style xilinx -f -lang vlog -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/verilog/myproject_qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s 
Execute         syn_report -csynth -model qk_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model qk_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model qk_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model qk_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -f -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.adb 
Execute         db_write -model qk_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -bindview -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info qk_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -p /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_exp_table_ROM_AUTO_1R' to 'add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_exp_table_ROMbkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' pipeline 'add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_exp_table_ROMbkb' using auto ROMs.
Command         create_rtl_model done; 0.61 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.04 seconds; current allocated memory: 804.375 MB.
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -style xilinx -f -lang vhdl -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/vhdl/myproject_add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s 
Execute         gen_rtl add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -style xilinx -f -lang vlog -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/verilog/myproject_add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s 
Execute         syn_report -csynth -model add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -f -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.adb 
Command         db_write done; 0.11 sec.
Execute         db_write -model add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -bindview -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -p /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qkv> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_26_1_0': 120 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_183_7_16_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s'.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.81 seconds; current allocated memory: 824.270 MB.
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qkv> -style xilinx -f -lang vhdl -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qkv> -style xilinx -f -lang vlog -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s 
Execute         syn_report -csynth -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qkv> -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qkv> -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qkv> -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qkv> -f -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s.adb 
Execute         db_write -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qkv> -bindview -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qkv> -p /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model qk_v_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s'.
Command         create_rtl_model done; 0.74 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.07 seconds; current allocated memory: 896.617 MB.
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl qk_v_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -style xilinx -f -lang vhdl -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/vhdl/myproject_qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s 
Execute         gen_rtl qk_v_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -style xilinx -f -lang vlog -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/verilog/myproject_qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s 
Execute         syn_report -csynth -model qk_v_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model qk_v_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model qk_v_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model qk_v_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -f -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.adb 
Execute         db_write -model qk_v_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -bindview -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info qk_v_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -p /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model myproject -top_prefix  -sub_prefix myproject_ -mg_file /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_32' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_33' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_34' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_35' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_36' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_37' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_38' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_39' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_40' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_41' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_42' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_43' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_44' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_45' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_46' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_47' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_48' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_49' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_50' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_51' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_52' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_53' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_54' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_55' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_56' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_57' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_58' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_59' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_60' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_61' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_62' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_63' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_64' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_65' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_66' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_67' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_68' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_69' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_70' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_71' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_72' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_73' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_74' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_75' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_76' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_77' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_78' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_79' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_80' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_81' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_82' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_83' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_84' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_85' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_86' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_87' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_88' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_89' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_90' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_91' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_92' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_93' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_94' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_95' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_96' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_97' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_98' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_99' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_100' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_101' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_102' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_103' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_104' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_105' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_106' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_107' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_108' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_109' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_110' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_111' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_112' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_113' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_114' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_115' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_116' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_117' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_118' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_119' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_120' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_121' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_122' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_123' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_124' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_125' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_126' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_127' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_128' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_129' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_130' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_131' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_132' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_133' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_134' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_135' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_136' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_137' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_138' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_139' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_140' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_141' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_142' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_143' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_144' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_145' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_146' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_147' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_148' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_149' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_150' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_151' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_152' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_153' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_154' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_155' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_156' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_157' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_158' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/query_159' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_32' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_33' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_34' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_35' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_36' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_37' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_38' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_39' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_40' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_41' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_42' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_43' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_44' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_45' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_46' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_47' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_48' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_49' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_50' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_51' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_52' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_53' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_54' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_55' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_56' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_57' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_58' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_59' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_60' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_61' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_62' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_63' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_64' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_65' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_66' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_67' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_68' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_69' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_70' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_71' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_72' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_73' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_74' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_75' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_76' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_77' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_78' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_79' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_80' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_81' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_82' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_83' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_84' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_85' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_86' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_87' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_88' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_89' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_90' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_91' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_92' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_93' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_94' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_95' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_96' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_97' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_98' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_99' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_100' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_101' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_102' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_103' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_104' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_105' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_106' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_107' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_108' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_109' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_110' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_111' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_112' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_113' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_114' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_115' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_116' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_117' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_118' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_119' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_120' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_121' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_122' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_123' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_124' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_125' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_126' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_127' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_128' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_129' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_130' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_131' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_132' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_133' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_134' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_135' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_136' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_137' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_138' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_139' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_140' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_141' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_142' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_143' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_144' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_145' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_146' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_147' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_148' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_149' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_150' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_151' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_152' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_153' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_154' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_155' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_156' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_157' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_158' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/key_159' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_32' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_33' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_34' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_35' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_36' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_37' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_38' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_39' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_40' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_41' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_42' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_43' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_44' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_45' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_46' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_47' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_48' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_49' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_50' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_51' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_52' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_53' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_54' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_55' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_56' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_57' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_58' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_59' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_60' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_61' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_62' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_63' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_64' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_65' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_66' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_67' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_68' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_69' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_70' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_71' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_72' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_73' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_74' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_75' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_76' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_77' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_78' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_79' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_80' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_81' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_82' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_83' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_84' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_85' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_86' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_87' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_88' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_89' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_90' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_91' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_92' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_93' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_94' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_95' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_96' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_97' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_98' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_99' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_100' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_101' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_102' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_103' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_104' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_105' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_106' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_107' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_108' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_109' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_110' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_111' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_112' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_113' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_114' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_115' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_116' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_117' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_118' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/value_119' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_32' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_33' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_34' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_35' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_36' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_37' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_38' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_39' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_40' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_41' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_42' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_43' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_44' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_45' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_46' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_47' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_48' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_49' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_50' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_51' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_52' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_53' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_54' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_55' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_56' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_57' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_58' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_59' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_60' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_61' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_62' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_63' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_64' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_65' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_66' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_67' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_68' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_69' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_70' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_71' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_72' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_73' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_74' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_75' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_76' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_77' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_78' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_79' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_80' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_81' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_82' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_83' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_84' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_85' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_86' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_87' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_88' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_89' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_90' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_91' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_92' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_93' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_94' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_95' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_96' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_97' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_98' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_99' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_100' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_101' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_102' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_103' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_104' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_105' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_106' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_107' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_108' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_109' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_110' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_111' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_112' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_113' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_114' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_115' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_116' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_117' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_118' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_119' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'myproject' pipeline 'myproject' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'myproject' is 55040 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 5.06 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.12 seconds. CPU system time: 0.22 seconds. Elapsed time: 5.4 seconds; current allocated memory: 1010.484 MB.
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/vhdl/myproject 
Command         gen_rtl done; 0.19 sec.
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/verilog/myproject 
Command         gen_rtl done; 0.14 sec.
Execute         syn_report -csynth -model myproject -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model myproject -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model myproject -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.3 sec.
Execute         db_write -model myproject -f -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 0.18 sec.
Execute         db_write -model myproject -bindview -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info myproject -p /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject 
Command         gen_tb_info done; 0.15 sec.
Execute         export_constraint_db -f -tool general -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 0.29 sec.
Execute         syn_report -csynthDesign -model myproject -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth.rpt -MHOut /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -wcfg -model myproject -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         sc_get_clocks myproject 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: negative_half_sum_square<ap_fixed,ap_fixed<16,6,5,3,0>,config4> transpose<ap_fixed,ap_fixed<16,6,5,3,0>,config4_transpose_qk> dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qk> {qk_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {add_clamp_exp<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4_dense_qkv> {qk_v_einsum<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} myproject
INFO-FLOW: Handling components in module [negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s] ... 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_16s_16s_26_1_0.
INFO-FLOW: Append model myproject_mul_16s_16s_26_1_0
INFO-FLOW: Found component myproject_mac_muladd_16s_16s_26ns_26_1_0.
INFO-FLOW: Append model myproject_mac_muladd_16s_16s_26ns_26_1_0
INFO-FLOW: Handling components in module [transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s] ... 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s] ... 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s.compgen.tcl 
INFO-FLOW: Found component myproject_sparsemux_291_8_16_1_1.
INFO-FLOW: Append model myproject_sparsemux_291_8_16_1_1
INFO-FLOW: Handling components in module [qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s] ... 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
INFO-FLOW: Handling components in module [add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s] ... 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
INFO-FLOW: Found component myproject_add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_exp_table_ROMbkb.
INFO-FLOW: Append model myproject_add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_exp_table_ROMbkb
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s] ... 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s.compgen.tcl 
INFO-FLOW: Found component myproject_sparsemux_183_7_16_1_1.
INFO-FLOW: Append model myproject_sparsemux_183_7_16_1_1
INFO-FLOW: Handling components in module [qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s] ... 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Append model negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s
INFO-FLOW: Append model transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s
INFO-FLOW: Append model dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s
INFO-FLOW: Append model qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
INFO-FLOW: Append model add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
INFO-FLOW: Append model dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s
INFO-FLOW: Append model qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mul_16s_16s_26_1_0 myproject_mac_muladd_16s_16s_26ns_26_1_0 myproject_sparsemux_291_8_16_1_1 myproject_add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_exp_table_ROMbkb myproject_sparsemux_183_7_16_1_1 negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s myproject
INFO-FLOW: Generating /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model myproject_mul_16s_16s_26_1_0
INFO-FLOW: To file: write model myproject_mac_muladd_16s_16s_26ns_26_1_0
INFO-FLOW: To file: write model myproject_sparsemux_291_8_16_1_1
INFO-FLOW: To file: write model myproject_add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_exp_table_ROMbkb
INFO-FLOW: To file: write model myproject_sparsemux_183_7_16_1_1
INFO-FLOW: To file: write model negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s
INFO-FLOW: To file: write model transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s
INFO-FLOW: To file: write model qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
INFO-FLOW: To file: write model add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s
INFO-FLOW: To file: write model qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Generating /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/vlog' tclDir='/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db' modelList='myproject_mul_16s_16s_26_1_0
myproject_mac_muladd_16s_16s_26ns_26_1_0
myproject_sparsemux_291_8_16_1_1
myproject_add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_exp_table_ROMbkb
myproject_sparsemux_183_7_16_1_1
negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s
transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s
dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s
qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s
qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
myproject
' expOnly='0'
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s.compgen.tcl 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s.compgen.tcl 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s.compgen.tcl 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.85 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.93 seconds; current allocated memory: 1019.773 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='myproject_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s
INFO-FLOW: No bind nodes found for module_name qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
INFO-FLOW: No bind nodes found for module_name qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
INFO-FLOW: No bind nodes found for module_name myproject
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='myproject_mul_16s_16s_26_1_0
myproject_mac_muladd_16s_16s_26ns_26_1_0
myproject_sparsemux_291_8_16_1_1
myproject_add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_exp_table_ROMbkb
myproject_sparsemux_183_7_16_1_1
negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s
transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s
dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s
qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s
qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
myproject
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.tbgen.tcl 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s.tbgen.tcl 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s.tbgen.tcl 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.tbgen.tcl 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.tbgen.tcl 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s.tbgen.tcl 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.tbgen.tcl 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST myproject MODULE2INSTS {myproject myproject negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s {grp_negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_4632 grp_negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_4956} qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s grp_qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_5280 transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s call_ret_transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s_fu_2588 dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s {grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_2912 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_3398 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_3884 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_4370 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_4856 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_5342 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_5828 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_6314 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_6800 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_7286} add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s grp_add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_5924 qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s grp_qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_6050 dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s {grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_1786 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_2232 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_2678 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_3124 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_3570 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_4016 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_4462 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_4908 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_5354 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_5800}} INST2MODULE {myproject myproject grp_negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_4632 negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s grp_negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_4956 negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s grp_qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_5280 qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s call_ret_transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s_fu_2588 transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_2912 dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_3398 dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_3884 dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_4370 dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_4856 dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_5342 dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_5828 dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_6314 dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_6800 dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_7286 dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s grp_add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_5924 add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s grp_qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_6050 qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_1786 dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_2232 dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_2678 dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_3124 dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_3570 dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_4016 dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_4462 dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_4908 dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_5354 dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_5800 dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s} INSTDATA {myproject {DEPTH 1 CHILDREN {grp_negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_4632 grp_negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_4956 grp_qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_5280 grp_add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_5924 grp_qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_6050}} grp_negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_4632 {DEPTH 2 CHILDREN {}} grp_negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_4956 {DEPTH 2 CHILDREN {}} grp_qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_5280 {DEPTH 2 CHILDREN {call_ret_transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s_fu_2588 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_2912 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_3398 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_3884 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_4370 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_4856 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_5342 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_5828 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_6314 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_6800 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_7286}} call_ret_transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s_fu_2588 {DEPTH 3 CHILDREN {}} grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_2912 {DEPTH 3 CHILDREN {}} grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_3398 {DEPTH 3 CHILDREN {}} grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_3884 {DEPTH 3 CHILDREN {}} grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_4370 {DEPTH 3 CHILDREN {}} grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_4856 {DEPTH 3 CHILDREN {}} grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_5342 {DEPTH 3 CHILDREN {}} grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_5828 {DEPTH 3 CHILDREN {}} grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_6314 {DEPTH 3 CHILDREN {}} grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_6800 {DEPTH 3 CHILDREN {}} grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s_fu_7286 {DEPTH 3 CHILDREN {}} grp_add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_5924 {DEPTH 2 CHILDREN {}} grp_qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_6050 {DEPTH 2 CHILDREN {grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_1786 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_2232 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_2678 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_3124 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_3570 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_4016 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_4462 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_4908 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_5354 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_5800}} grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_1786 {DEPTH 3 CHILDREN {}} grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_2232 {DEPTH 3 CHILDREN {}} grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_2678 {DEPTH 3 CHILDREN {}} grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_3124 {DEPTH 3 CHILDREN {}} grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_3570 {DEPTH 3 CHILDREN {}} grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_4016 {DEPTH 3 CHILDREN {}} grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_4462 {DEPTH 3 CHILDREN {}} grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_4908 {DEPTH 3 CHILDREN {}} grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_5354 {DEPTH 3 CHILDREN {}} grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s_fu_5800 {DEPTH 3 CHILDREN {}}} MODULEDATA {negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U11 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U11 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U21 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U21 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U31 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U31 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U41 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U41 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U51 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U51 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U61 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U61 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U71 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U71 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U81 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U81 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U91 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U91 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U101 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U101 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U111 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U111 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U121 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U121 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U131 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U131 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U141 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U141 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U151 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U151 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln64_fu_4211_p2 SOURCE firmware/nnet_utils/nnet_hept.h:64 VARIABLE sub_ln64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U2 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U12 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U12 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U22 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U22 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U32 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U32 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U42 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U42 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U52 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U52 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U62 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U62 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U72 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U72 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U82 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U82 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U92 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U92 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U102 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U102 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U112 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U112 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U122 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U122 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U132 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U132 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U142 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U142 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U152 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U152 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln64_1_fu_4258_p2 SOURCE firmware/nnet_utils/nnet_hept.h:64 VARIABLE sub_ln64_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U3 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U13 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U13 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U23 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U23 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U33 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U33 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U43 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U43 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U53 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U53 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U63 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U63 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U73 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U73 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U83 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_40 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U83 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U93 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U93 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U103 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U103 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U113 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U113 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_40 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U123 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_44 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U123 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U133 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U133 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U143 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U143 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U153 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_47 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U153 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_44 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln64_2_fu_4305_p2 SOURCE firmware/nnet_utils/nnet_hept.h:64 VARIABLE sub_ln64_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U4 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U14 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U14 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U24 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U24 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U34 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U34 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_47 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U44 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_52 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U44 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U54 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U54 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U64 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_54 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U64 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U74 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_55 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U74 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U84 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_56 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U84 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_52 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U94 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_57 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U94 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U104 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_58 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U104 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_54 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U114 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_59 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U114 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_55 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U124 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_60 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U124 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_56 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U134 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U134 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_57 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U144 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_62 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U144 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_58 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U154 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U154 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_59 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln64_3_fu_4352_p2 SOURCE firmware/nnet_utils/nnet_hept.h:64 VARIABLE sub_ln64_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U5 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_64 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U15 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_65 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U15 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_60 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U25 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_66 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U25 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U35 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_67 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U35 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_62 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U45 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U45 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U55 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_69 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U55 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_64 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U65 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_70 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U65 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_65 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U75 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_71 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U75 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_66 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U85 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U85 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_67 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U95 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U95 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U105 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_74 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U105 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_69 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U115 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_75 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U115 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_70 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U125 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U125 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_71 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U135 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_77 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U135 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U145 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_78 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U145 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U155 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_79 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U155 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_74 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln64_4_fu_4399_p2 SOURCE firmware/nnet_utils/nnet_hept.h:64 VARIABLE sub_ln64_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U6 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_80 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U16 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_81 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U16 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_75 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U26 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_82 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U26 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U36 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_83 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U36 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_77 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U46 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_84 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U46 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_78 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U56 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_85 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U56 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_79 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U66 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_86 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U66 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_80 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U76 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_87 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U76 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_81 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U86 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_88 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U86 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_82 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U96 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_89 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U96 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_83 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U106 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_90 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U106 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_84 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U116 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_91 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U116 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_85 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U126 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_92 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U126 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_86 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U136 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_93 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U136 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_87 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U146 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_94 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U146 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_88 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U156 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_95 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U156 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_89 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln64_5_fu_4446_p2 SOURCE firmware/nnet_utils/nnet_hept.h:64 VARIABLE sub_ln64_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U7 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_96 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U17 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_97 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U17 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_90 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U27 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_98 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U27 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_91 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U37 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_99 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U37 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_92 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U47 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_100 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U47 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_93 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U57 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_101 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U57 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_94 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U67 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_102 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U67 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_95 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U77 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_103 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U77 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_96 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U87 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_104 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U87 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_97 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U97 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_105 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U97 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_98 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U107 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_106 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U107 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_99 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U117 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_107 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U117 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_100 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U127 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_108 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U127 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_101 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U137 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_109 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U137 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_102 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U147 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_110 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U147 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_103 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U157 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_111 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U157 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_104 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln64_6_fu_4493_p2 SOURCE firmware/nnet_utils/nnet_hept.h:64 VARIABLE sub_ln64_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U8 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_112 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U18 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_113 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U18 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_105 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U28 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_114 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U28 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_106 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U38 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_115 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U38 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_107 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U48 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_116 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U48 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_108 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U58 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_117 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U58 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_109 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U68 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_118 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U68 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_110 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U78 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_119 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U78 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_111 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U88 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_120 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U88 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_112 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U98 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_121 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U98 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_113 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U108 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_122 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U108 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_114 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U118 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_123 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U118 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_115 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U128 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_124 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U128 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_116 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U138 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_125 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U138 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_117 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U148 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_126 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U148 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_118 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U158 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_127 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U158 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_119 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln64_7_fu_4540_p2 SOURCE firmware/nnet_utils/nnet_hept.h:64 VARIABLE sub_ln64_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U9 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_128 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U19 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_129 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U19 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_120 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U29 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_130 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U29 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_121 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U39 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_131 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U39 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_122 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U49 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_132 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U49 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_123 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U59 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_133 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U59 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_124 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U69 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_134 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U69 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_125 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U79 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_135 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U79 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_126 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U89 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_136 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U89 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_127 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U99 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_137 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U99 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_128 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U109 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_138 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U109 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_129 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U119 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_139 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U119 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_130 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U129 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_140 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U129 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_131 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U139 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_141 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U139 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_132 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U149 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_142 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U149 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_133 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U159 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_143 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U159 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_134 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln64_8_fu_4587_p2 SOURCE firmware/nnet_utils/nnet_hept.h:64 VARIABLE sub_ln64_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U10 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_144 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U20 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_145 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U20 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_135 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U30 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_146 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U30 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_136 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U40 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_147 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U40 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_137 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U50 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_148 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U50 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_138 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U60 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_149 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U60 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_139 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U70 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_150 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U70 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_140 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U80 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_151 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U80 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_141 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U90 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_152 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U90 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_142 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U100 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_153 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U100 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_143 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U110 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_154 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U110 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_144 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U120 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_155 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U120 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_145 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U130 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_156 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U130 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_146 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U140 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_157 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U140 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_147 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U150 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_158 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U150 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_148 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U160 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE mul_ln61_159 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_1_0_U160 SOURCE firmware/nnet_utils/nnet_hept.h:61 VARIABLE add_ln61_149 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln64_9_fu_4634_p2 SOURCE firmware/nnet_utils/nnet_hept.h:64 VARIABLE sub_ln64_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}}} AREA {DSP 160 BRAM 0 URAM 0}} dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U569 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U629 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_120 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U571 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_121 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U631 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_122 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U610 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_123 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U523 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_124 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U593 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_125 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U640 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_126 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U595 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_127 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U589 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_128 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U531 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_129 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U575 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_130 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U544 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_131 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U491 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_132 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U535 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_133 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U606 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_134 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U632 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_135 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U564 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_136 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U542 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_137 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U520 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_138 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U509 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_139 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U612 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_140 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U603 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_141 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U512 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_142 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U583 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_143 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U616 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_144 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U483 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_145 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U511 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_146 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U627 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_147 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U513 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_148 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U514 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_149 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U590 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_150 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U548 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_151 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U560 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_152 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U534 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_153 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U492 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_154 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U536 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_155 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U553 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_156 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U568 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_157 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U500 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_158 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U623 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_159 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U508 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_160 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U503 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_161 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U490 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_162 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U555 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_163 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U572 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_164 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U573 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_165 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U633 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_166 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U532 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_167 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U608 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_168 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U563 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_169 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U541 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_170 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U611 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_171 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U591 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_172 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U549 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_173 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U486 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_174 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U578 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_175 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U547 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_176 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U639 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_177 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U506 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_178 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U539 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_179 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U488 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_180 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U558 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_181 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U628 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_182 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U554 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_183 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U582 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_184 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U556 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_185 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U525 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_186 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U515 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_187 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U516 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_188 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U576 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_189 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U619 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_190 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U528 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_191 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U489 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_192 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U507 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_193 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U485 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_194 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U620 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_195 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U594 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_196 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U487 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_197 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U537 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_198 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U538 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_199 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U496 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_200 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U613 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_201 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U545 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_202 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U546 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_203 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U524 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_204 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U502 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_205 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U642 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_206 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U600 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_207 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U526 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_208 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U484 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_209 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U501 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_210 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U636 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_211 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U630 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_212 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U562 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_213 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U586 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_214 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U587 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_215 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U588 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_216 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U621 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_217 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U552 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_218 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U494 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_219 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U565 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_220 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U641 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_221 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U540 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_222 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U601 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_223 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U510 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_224 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U557 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_225 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U581 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_226 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U559 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_227 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U584 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_228 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U574 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_229 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U543 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_230 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U609 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_231 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U518 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_232 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U605 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_233 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U579 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_234 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U550 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_235 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U597 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_236 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U598 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_237 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U530 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_238 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U493 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_239 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U505 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_240 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U495 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_241 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U529 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_242 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U599 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_243 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U551 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_244 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U635 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_245 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U567 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_246 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U614 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_247 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U615 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_248 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U570 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_249 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U617 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_250 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U634 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_251 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U566 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_252 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U577 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_253 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U637 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_254 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U504 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_255 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U521 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_256 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U607 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_257 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U585 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_258 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U592 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_259 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U638 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_260 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U596 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_261 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U527 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_262 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U625 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_263 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U497 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_264 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U498 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_265 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U499 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_266 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U602 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_267 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U624 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_268 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U533 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_269 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U626 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_270 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U604 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_271 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U618 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_272 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U517 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_273 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U561 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_274 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U519 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_275 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U622 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_276 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U580 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_277 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U522 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_278 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_108_fu_92841_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_111_fu_92847_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_114_fu_92853_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_115_fu_92859_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_118_fu_92865_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_123_fu_92871_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_126_fu_92877_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_129_fu_92883_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_130_fu_92889_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_133_fu_92895_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_138_fu_92901_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_141_fu_92907_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_144_fu_92913_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_145_fu_92919_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_148_fu_92925_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_153_fu_92931_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_156_fu_92937_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_159_fu_92943_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_160_fu_92949_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_163_fu_92955_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_168_fu_92961_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_171_fu_92967_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_174_fu_92973_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_175_fu_92979_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_178_fu_92985_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_183_fu_92991_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_186_fu_92997_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_189_fu_93003_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_190_fu_93009_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_193_fu_93015_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_198_fu_93021_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_201_fu_93027_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_204_fu_93033_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_205_fu_93039_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_208_fu_93045_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_213_fu_93051_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_216_fu_93057_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_219_fu_93063_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_220_fu_93069_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_223_fu_93075_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_228_fu_93081_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_231_fu_93087_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_234_fu_93093_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_235_fu_93099_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_238_fu_93105_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_243_fu_93111_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_246_fu_93117_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_249_fu_93123_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_250_fu_93129_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_253_fu_93135_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 160 BRAM 0 URAM 0}} add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_1_fu_2213_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_fu_2286_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_2_fu_2359_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_3_fu_2432_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_4_fu_2505_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_5_fu_2578_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_6_fu_2651_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_7_fu_2724_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_8_fu_2797_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_9_fu_2870_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_10_fu_2943_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_11_fu_3016_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_12_fu_3089_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_13_fu_3162_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_14_fu_3235_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_15_fu_3308_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_16_fu_3381_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_17_fu_3454_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_18_fu_3527_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_19_fu_3600_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_20_fu_3673_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_21_fu_3746_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_22_fu_3819_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_23_fu_3892_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_24_fu_3965_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_25_fu_4038_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_26_fu_4111_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_27_fu_4184_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_28_fu_4257_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_29_fu_4330_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_30_fu_4403_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_31_fu_4476_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_32_fu_4549_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_33_fu_4622_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_34_fu_4695_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_35_fu_4768_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_36_fu_4841_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_37_fu_4914_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_38_fu_4987_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_39_fu_5060_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_40_fu_5133_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_41_fu_5206_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_42_fu_5279_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_43_fu_5352_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_44_fu_5425_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_45_fu_5498_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_46_fu_5571_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_47_fu_5644_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_48_fu_5717_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_49_fu_5790_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_50_fu_5863_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_51_fu_5936_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_52_fu_6009_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_53_fu_6082_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_54_fu_6155_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_55_fu_6228_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_56_fu_6301_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_57_fu_6374_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_58_fu_6447_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_59_fu_6520_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_60_fu_6593_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_61_fu_6666_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_62_fu_6739_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_63_fu_6812_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_64_fu_6885_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_65_fu_6958_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_66_fu_7031_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_67_fu_7104_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_68_fu_7177_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_69_fu_7250_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_70_fu_7323_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_71_fu_7396_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_72_fu_7469_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_73_fu_7542_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_74_fu_7615_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_75_fu_7688_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_76_fu_7761_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_77_fu_7834_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_78_fu_7907_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_79_fu_7980_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_80_fu_8053_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_81_fu_8126_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_82_fu_8199_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_83_fu_8272_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_84_fu_8345_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_85_fu_8418_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_86_fu_8491_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_87_fu_8564_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_88_fu_8637_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_89_fu_8710_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_90_fu_8783_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_91_fu_8856_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_92_fu_8929_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_93_fu_9002_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_94_fu_9075_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_95_fu_9148_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_96_fu_9221_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_97_fu_9294_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_98_fu_9367_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_99_fu_9440_p2 SOURCE firmware/nnet_utils/nnet_hept.h:113 VARIABLE sub_ln113_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME exp_table_U SOURCE {} VARIABLE exp_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 50 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np}}} AREA {DSP 0 BRAM 50 URAM 0}} dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1447 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1441 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1478 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1528 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1476 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1443 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1456 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1457 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1515 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1490 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1471 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1446 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1522 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1459 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1435 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1436 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1462 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1502 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1537 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1470 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1437 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1534 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1535 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1536 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1540 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1507 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1493 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1511 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1480 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1531 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1482 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1495 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1530 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1512 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1479 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1444 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1509 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1485 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1533 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1513 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1448 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_40 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1449 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1450 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1469 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1438 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_44 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1439 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1451 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1505 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_47 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1506 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1454 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1504 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1473 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1538 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_52 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1475 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1498 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_54 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1442 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_55 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1477 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_56 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1514 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_57 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1483 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_58 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1516 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_59 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1510 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_60 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1467 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1465 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_62 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1500 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1524 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_64 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1525 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_65 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1526 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_66 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1527 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_67 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1468 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1541 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_69 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1519 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_70 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1486 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_71 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1503 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1472 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1521 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_74 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1474 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_75 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1488 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1523 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_77 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1422 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_78 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1481 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_79 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1539 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_80 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1423 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_81 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1484 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_82 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1458 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_83 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1425 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_84 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1426 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_85 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1461 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_86 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1460 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_87 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1440 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_88 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1430 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_89 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1431 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_90 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1429 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_91 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1517 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_92 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1518 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_93 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1424 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_94 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1496 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_95 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1497 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_96 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1466 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_97 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1520 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_98 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1434 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_99 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1489 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_100 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1455 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_101 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1499 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_102 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1532 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_103 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1464 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_104 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1445 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_105 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1491 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_106 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1492 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_107 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1508 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_108 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1452 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_109 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1453 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_110 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1529 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_111 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1487 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_112 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1427 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_113 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1428 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_114 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1501 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_115 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1494 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_116 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1463 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_117 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1432 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_118 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_0_U1433 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_119 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_51701_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_9_fu_51743_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_18_fu_51785_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_27_fu_51827_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_36_fu_51869_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_45_fu_51911_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_54_fu_51953_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_63_fu_51995_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_72_fu_52037_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_81_fu_52079_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_90_fu_52121_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_99_fu_52163_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 120 BRAM 0 URAM 0}} transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s {AREA {DSP 0 BRAM 0 URAM 0}} qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s {AREA {DSP 1600 BRAM 0 URAM 0}} qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s {AREA {DSP 1200 BRAM 0 URAM 0}} myproject {AREA {DSP 3120 BRAM 50 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 35.19 seconds. CPU system time: 0.07 seconds. Elapsed time: 35.4 seconds; current allocated memory: 1.040 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 236.45 MHz
Command       autosyn done; 62.49 sec.
Command     csynth_design done; 127.7 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 121.23 seconds. CPU system time: 3.16 seconds. Elapsed time: 127.7 seconds; current allocated memory: 811.352 MB.
Execute     add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
Execute     cosim_design -trace_level all -setup 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -setup 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: TB processing: /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_test.cpp /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       clang_tidy done; 2.76 sec.
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: TB processing: /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/firmware/myproject.cpp /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       clang_tidy done; 6.28 sec.
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.35 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.DependenceCheck.tcl 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 281.18 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 277.25 seconds. CPU system time: 2.55 seconds. Elapsed time: 281.18 seconds; current allocated memory: 39.824 MB.
Execute     source ./project.tcl 
Execute     source run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
INFO: [COSIM 212-302] Starting C TB testing ...  
INFO: [COSIM 212-323] Starting verilog simulation...
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 32.11 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.52 sec.
