Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Apr  4 23:04:46 2018
| Host         : david-Lenovo-U31-70 running 64-bit elementary OS 0.4.1 Loki
| Command      : report_control_sets -verbose -file Timer_control_sets_placed.rpt
| Design       : Timer
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            8 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              27 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+----------------------------+-------------------------------+------------------+----------------+
|    Clock Signal   |        Enable Signal       |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-------------------+----------------------------+-------------------------------+------------------+----------------+
|  counter0/E[0]    |                            |                               |                1 |              1 |
|  startStop/result |                            | btnD_IBUF                     |                1 |              1 |
|  counter1/E[0]    |                            |                               |                1 |              1 |
|  clk_IBUF_BUFG    | pulseGen/E[0]              | btnD_IBUF                     |                1 |              4 |
|  clk_IBUF_BUFG    | counter0/s_count           | btnD_IBUF                     |                1 |              4 |
|  clk_IBUF_BUFG    | pulseGen/s_count_reg[0][0] | btnD_IBUF                     |                1 |              4 |
|  clk_IBUF_BUFG    |                            |                               |                6 |             11 |
|  clk_IBUF_BUFG    | startStop/sel              | startStop/counter_set         |                5 |             20 |
|  clk_IBUF_BUFG    |                            | pulseGen/s_counter[0]_i_1_n_0 |                7 |             27 |
+-------------------+----------------------------+-------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 4      |                     3 |
| 11     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


