/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [7:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  reg [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [16:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [13:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [7:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [12:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [2:0] celloutsig_0_43z;
  wire [7:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire [2:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [10:0] celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire [2:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [16:0] celloutsig_0_61z;
  wire celloutsig_0_70z;
  wire celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire celloutsig_0_84z;
  wire celloutsig_0_8z;
  wire celloutsig_0_92z;
  wire celloutsig_0_93z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[47] ? in_data[11] : in_data[83]);
  assign celloutsig_0_31z = !(celloutsig_0_2z ? celloutsig_0_25z : celloutsig_0_25z);
  assign celloutsig_0_32z = !(celloutsig_0_28z ? celloutsig_0_31z : celloutsig_0_25z);
  assign celloutsig_0_33z = !(celloutsig_0_16z ? celloutsig_0_3z[0] : celloutsig_0_19z[0]);
  assign celloutsig_0_35z = !(celloutsig_0_23z ? celloutsig_0_1z[1] : celloutsig_0_1z[0]);
  assign celloutsig_0_37z = !(celloutsig_0_33z ? celloutsig_0_19z[5] : celloutsig_0_14z);
  assign celloutsig_0_38z = !(celloutsig_0_4z ? in_data[43] : celloutsig_0_9z);
  assign celloutsig_0_39z = !(celloutsig_0_9z ? celloutsig_0_5z : celloutsig_0_3z[6]);
  assign celloutsig_0_42z = !(celloutsig_0_0z ? celloutsig_0_19z[5] : celloutsig_0_27z);
  assign celloutsig_0_49z = !(in_data[70] ? celloutsig_0_32z : celloutsig_0_8z);
  assign celloutsig_0_5z = !(celloutsig_0_0z ? celloutsig_0_1z[2] : celloutsig_0_2z);
  assign celloutsig_0_54z = !(celloutsig_0_32z ? celloutsig_0_21z[16] : celloutsig_0_2z);
  assign celloutsig_0_55z = !(celloutsig_0_52z ? celloutsig_0_5z : celloutsig_0_7z);
  assign celloutsig_0_70z = !(celloutsig_0_38z ? in_data[42] : celloutsig_0_39z);
  assign celloutsig_0_75z = !(celloutsig_0_43z[1] ? celloutsig_0_54z : celloutsig_0_31z);
  assign celloutsig_0_7z = !(celloutsig_0_3z[1] ? celloutsig_0_1z[3] : celloutsig_0_2z);
  assign celloutsig_0_84z = !(celloutsig_0_37z ? celloutsig_0_48z[1] : celloutsig_0_58z[0]);
  assign celloutsig_0_8z = !(in_data[55] ? celloutsig_0_3z[3] : celloutsig_0_3z[11]);
  assign celloutsig_0_93z = !(celloutsig_0_48z[2] ? celloutsig_0_70z : celloutsig_0_84z);
  assign celloutsig_1_1z = !(in_data[143] ? in_data[159] : in_data[162]);
  assign celloutsig_1_3z = !(in_data[151] ? celloutsig_1_2z[0] : celloutsig_1_0z);
  assign celloutsig_1_4z = !(celloutsig_1_1z ? celloutsig_1_1z : celloutsig_1_2z[3]);
  assign celloutsig_1_5z = !(celloutsig_1_1z ? celloutsig_1_2z[3] : celloutsig_1_4z);
  assign celloutsig_1_6z = !(celloutsig_1_1z ? in_data[185] : celloutsig_1_1z);
  assign celloutsig_1_12z = !(celloutsig_1_0z ? celloutsig_1_7z[5] : in_data[157]);
  assign celloutsig_1_13z = !(celloutsig_1_2z[3] ? celloutsig_1_1z : celloutsig_1_3z);
  assign celloutsig_0_10z = !(_01_ ? _00_ : celloutsig_0_9z);
  assign celloutsig_1_19z = !(celloutsig_1_1z ? celloutsig_1_10z[9] : celloutsig_1_13z);
  assign celloutsig_0_11z = !(celloutsig_0_3z[7] ? celloutsig_0_1z[3] : celloutsig_0_7z);
  assign celloutsig_0_13z = !(celloutsig_0_10z ? _01_ : celloutsig_0_2z);
  assign celloutsig_0_14z = !(celloutsig_0_9z ? celloutsig_0_13z : celloutsig_0_3z[7]);
  assign celloutsig_0_18z = !(celloutsig_0_16z ? celloutsig_0_16z : celloutsig_0_11z);
  assign celloutsig_0_20z = !(celloutsig_0_17z[0] ? _00_ : celloutsig_0_11z);
  assign celloutsig_0_22z = !(celloutsig_0_7z ? celloutsig_0_0z : celloutsig_0_7z);
  assign celloutsig_0_25z = !(celloutsig_0_4z ? celloutsig_0_19z[3] : celloutsig_0_17z[0]);
  assign celloutsig_0_26z = !(celloutsig_0_0z ? celloutsig_0_10z : celloutsig_0_1z[2]);
  assign celloutsig_0_27z = !(celloutsig_0_13z ? celloutsig_0_14z : celloutsig_0_0z);
  reg [7:0] _40_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[96])
    if (!clkin_data[96]) _40_ <= 8'h00;
    else _40_ <= { celloutsig_0_1z[1], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z };
  assign { _01_, _02_[6:5], _00_, _02_[3:0] } = _40_;
  assign celloutsig_0_28z = { _02_[6], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_2z } < { celloutsig_0_12z[3:2], celloutsig_0_25z, _01_, _02_[6:5], _00_, _02_[3:0] };
  assign celloutsig_0_30z = celloutsig_0_3z[9:2] < in_data[7:0];
  assign celloutsig_0_36z = { celloutsig_0_17z[3], celloutsig_0_28z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_14z } < { celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_35z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_31z };
  assign celloutsig_0_4z = celloutsig_0_1z < { in_data[61:60], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_45z = { celloutsig_0_40z[1:0], celloutsig_0_9z, celloutsig_0_39z, celloutsig_0_13z } < { celloutsig_0_5z, celloutsig_0_32z, celloutsig_0_42z, celloutsig_0_30z, celloutsig_0_15z };
  assign celloutsig_0_47z = { in_data[18:10], celloutsig_0_32z, celloutsig_0_5z, celloutsig_0_38z, celloutsig_0_37z, celloutsig_0_8z, celloutsig_0_40z } < { celloutsig_0_21z[9:8], celloutsig_0_43z, celloutsig_0_20z, celloutsig_0_40z, celloutsig_0_45z, celloutsig_0_12z };
  assign celloutsig_0_52z = { celloutsig_0_1z[3:1], celloutsig_0_39z } < { celloutsig_0_34z[2:0], celloutsig_0_5z };
  assign celloutsig_0_57z = { celloutsig_0_34z[4:0], celloutsig_0_47z, celloutsig_0_27z } < { celloutsig_0_29z, celloutsig_0_13z, celloutsig_0_28z, celloutsig_0_2z };
  assign celloutsig_0_92z = { celloutsig_0_61z[14:12], celloutsig_0_11z, celloutsig_0_75z, celloutsig_0_28z, celloutsig_0_1z } < { celloutsig_0_12z[5], celloutsig_0_19z, celloutsig_0_42z };
  assign celloutsig_1_0z = in_data[164:157] < in_data[119:112];
  assign celloutsig_0_9z = { _00_, _02_[3:2] } < in_data[77:75];
  assign celloutsig_1_8z = { celloutsig_1_7z[7:2], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z } < { in_data[151:138], celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_12z } < in_data[136:129];
  assign celloutsig_0_15z = { celloutsig_0_3z[12], celloutsig_0_5z, celloutsig_0_7z } < celloutsig_0_3z[9:7];
  assign celloutsig_0_16z = { in_data[78], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_10z } < { celloutsig_0_1z[1:0], celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_23z = { celloutsig_0_21z[5:2], celloutsig_0_5z, celloutsig_0_16z } < { celloutsig_0_3z[10:6], celloutsig_0_15z };
  assign celloutsig_0_2z = in_data[27:25] < { in_data[27:26], celloutsig_0_0z };
  assign celloutsig_0_29z = { celloutsig_0_12z[4:2], celloutsig_0_27z } >> { in_data[56:54], celloutsig_0_10z };
  assign celloutsig_0_3z = { in_data[90:82], celloutsig_0_1z } >> in_data[25:13];
  assign celloutsig_0_34z = { in_data[67:61], celloutsig_0_28z } >> { celloutsig_0_19z[6:1], celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_0_40z = { celloutsig_0_15z, celloutsig_0_27z, celloutsig_0_35z } >> { celloutsig_0_38z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_43z = celloutsig_0_24z[13:11] >> { celloutsig_0_21z[5:4], celloutsig_0_32z };
  assign celloutsig_0_44z = { celloutsig_0_34z[6:1], celloutsig_0_32z, celloutsig_0_39z } >> { in_data[56:51], celloutsig_0_30z, celloutsig_0_5z };
  assign celloutsig_0_48z = { celloutsig_0_42z, celloutsig_0_7z, celloutsig_0_42z } >> { celloutsig_0_44z[7:6], celloutsig_0_16z };
  assign celloutsig_0_56z = { celloutsig_0_21z[3:2], celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_49z, celloutsig_0_17z, celloutsig_0_49z, celloutsig_0_33z } >> { celloutsig_0_24z[7:0], celloutsig_0_39z, celloutsig_0_55z, celloutsig_0_26z };
  assign celloutsig_0_58z = { celloutsig_0_38z, celloutsig_0_14z, celloutsig_0_47z } >> { celloutsig_0_30z, celloutsig_0_47z, celloutsig_0_4z };
  assign celloutsig_0_61z = { celloutsig_0_58z[1:0], celloutsig_0_56z, celloutsig_0_58z, celloutsig_0_57z } >> { celloutsig_0_1z[2:0], celloutsig_0_58z, celloutsig_0_34z, celloutsig_0_4z, celloutsig_0_36z, celloutsig_0_28z };
  assign celloutsig_1_2z = { in_data[136:134], celloutsig_1_1z } >> { in_data[162:160], celloutsig_1_1z };
  assign celloutsig_1_7z = { celloutsig_1_2z[1:0], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z } >> { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_10z = { celloutsig_1_7z[7:2], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_5z } >> { in_data[130:125], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_12z = { in_data[55:53], celloutsig_0_1z } >> { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_17z = celloutsig_0_3z[12:9] >> { celloutsig_0_3z[8:6], celloutsig_0_4z };
  assign celloutsig_0_19z = { in_data[70:65], celloutsig_0_10z, celloutsig_0_2z } >> celloutsig_0_3z[11:4];
  assign celloutsig_0_21z = { _01_, _02_[6:5], _00_, _02_[3:0], celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_17z } >> { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_8z };
  assign celloutsig_0_24z = { in_data[65:58], celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_18z } >> in_data[44:31];
  always_latch
    if (clkin_data[96]) celloutsig_0_1z = 4'h0;
    else if (!clkin_data[32]) celloutsig_0_1z = { in_data[41:39], celloutsig_0_0z };
  assign { _02_[7], _02_[4] } = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_92z, celloutsig_0_93z };
endmodule
