m255
K3
13
cModel Technology
dC:\altera\11.1\modelsim_ase
Echar_7seg
Z0 w1404294921
Z1 DPx3 std 6 textio 0 22 G^o2zK;Vh4eVdKTVo98653
Z2 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z3 dC:\Users\rr\Documents\GitHub\fpga_experiments\small_board\LABS\digital_logic\vhdl\lab1\part6\simulation\modelsim
Z4 8C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/char_7seg.vhd
Z5 FC:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/char_7seg.vhd
l0
L4
V:WjkRRHnWKUm7_g>Hnz1F3
Z6 OV;C;10.0c;49
32
Z7 !s108 1404306339.197000
Z8 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/char_7seg.vhd|
Z9 !s107 C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/char_7seg.vhd|
Z10 o-work work -2002 -explicit -O0
Z11 tExplicit 1
!s100 mn4fkPAMBmX9Hm8n9@E6V1
Abehavior
R1
R2
DEx4 work 9 char_7seg 0 22 :WjkRRHnWKUm7_g>Hnz1F3
l10
L9
VJ2e1EBjj0jCN[zi=`zEi[3
R6
32
R7
R8
R9
R10
R11
!s100 PIfROfCRVD_o=O@9lGh;g0
Ede1_disp
Z12 w1404739040
R1
R2
R3
Z13 8C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/DE1_disp.vhd
Z14 FC:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/DE1_disp.vhd
l0
L4
VU^W;@KWDH`GbCOLQN?V]k0
R6
32
Z15 !s108 1404823826.114000
Z16 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/DE1_disp.vhd|
Z17 !s107 C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/DE1_disp.vhd|
R10
R11
!s100 39DmgYNS?8AN2<1Z4R0kz1
Abehavior
R1
R2
DEx4 work 8 de1_disp 0 22 U^W;@KWDH`GbCOLQN?V]k0
l18
L10
V;Hk]c]=OOYGP42Y1RNn?F2
!s100 WR23T@QSn=l;>E9HUQMX20
R6
32
R15
R16
R17
R10
R11
Elpm_constant0
Z18 w1404295176
R1
R2
R3
Z19 8C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/lpm_constant0.vhd
Z20 FC:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/lpm_constant0.vhd
l0
L42
VZEFlV]DT5<SdCHA4M21IB0
R6
32
Z21 !s108 1404306339.610000
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/lpm_constant0.vhd|
Z23 !s107 C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/lpm_constant0.vhd|
R10
R11
!s100 R5ZMIh21UQ[fIhE?TSK<z1
Asyn
R1
R2
DEx4 work 13 lpm_constant0 0 22 ZEFlV]DT5<SdCHA4M21IB0
l68
L50
VfK3oR6RgNn9mkhldb]dhW2
R6
32
R21
R22
R23
R10
R11
!s100 cDzb[>Wo^Nh>Q7m7f@hDh2
Emux_2bit_4to1
w1404289572
R1
R2
R3
8C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/mux_2bit_4to1.vhd
FC:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/mux_2bit_4to1.vhd
l0
L4
V:j3CV<:ee`RhDOnNQGcIc2
R6
32
R10
R11
!s100 >ehC[McO]B_aSmE5U<5hX0
!s108 1404306339.771000
!s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/mux_2bit_4to1.vhd|
!s107 C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/mux_2bit_4to1.vhd|
Epart6
Z24 w1404294179
R1
R2
R3
Z25 8C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/part6.vhd
Z26 FC:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/part6.vhd
l0
L3
V@X9ILS6>L]1BUJK33YnKN2
R6
32
Z27 !s108 1404306339.845000
Z28 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/part6.vhd|
Z29 !s107 C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/part6.vhd|
R10
R11
!s100 zBko[TAMoV6O@J^B0`eO:1
Abehavior
R1
R2
DEx4 work 5 part6 0 22 @X9ILS6>L]1BUJK33YnKN2
l28
L12
VGX=bz:S[S>VNbHJh4<7?03
R6
32
R27
R28
R29
R10
R11
!s100 7Fzf14V`5RUdcG9:F[k<S1
Esweep
Z30 w1404295464
Z31 DPx4 ieee 11 numeric_std 0 22 k7B<7GmYYYmX;0X]XHFD10
R1
R2
R3
Z32 8C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/sweep.vhd
Z33 FC:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/sweep.vhd
l0
L5
VziE2[A>3XC9nbfPQYHFaj2
!s100 8C]NeM5j<SiZS]Q?aB9[=0
R6
32
Z34 !s108 1404823826.249000
Z35 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/sweep.vhd|
Z36 !s107 C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/sweep.vhd|
R10
R11
Aarch
R31
R1
R2
Z37 DEx4 work 5 sweep 0 22 ziE2[A>3XC9nbfPQYHFaj2
l12
L10
VNU4ERe5X6Ao>lM4aFIL4O0
!s100 l]5fF51WfBd_E_l[Ne7h82
R6
32
R34
R35
R36
R10
R11
