// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _kernel8_HH_
#define _kernel8_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "kernel8_urem_32nsbkb.h"
#include "kernel8_urem_31nscud.h"

namespace ap_rtl {

struct kernel8 : public sc_module {
    // Port declarations 38
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<8> > array_0_address0;
    sc_out< sc_logic > array_0_ce0;
    sc_out< sc_logic > array_0_we0;
    sc_out< sc_lv<32> > array_0_d0;
    sc_in< sc_lv<32> > array_0_q0;
    sc_out< sc_lv<8> > array_1_address0;
    sc_out< sc_logic > array_1_ce0;
    sc_out< sc_logic > array_1_we0;
    sc_out< sc_lv<32> > array_1_d0;
    sc_in< sc_lv<32> > array_1_q0;
    sc_out< sc_lv<8> > array_2_address0;
    sc_out< sc_logic > array_2_ce0;
    sc_out< sc_logic > array_2_we0;
    sc_out< sc_lv<32> > array_2_d0;
    sc_in< sc_lv<32> > array_2_q0;
    sc_out< sc_lv<8> > array_3_address0;
    sc_out< sc_logic > array_3_ce0;
    sc_out< sc_logic > array_3_we0;
    sc_out< sc_lv<32> > array_3_d0;
    sc_in< sc_lv<32> > array_3_q0;
    sc_out< sc_lv<8> > array_4_address0;
    sc_out< sc_logic > array_4_ce0;
    sc_out< sc_logic > array_4_we0;
    sc_out< sc_lv<32> > array_4_d0;
    sc_in< sc_lv<32> > array_4_q0;
    sc_out< sc_lv<8> > array_5_address0;
    sc_out< sc_logic > array_5_ce0;
    sc_out< sc_logic > array_5_we0;
    sc_out< sc_lv<32> > array_5_d0;
    sc_in< sc_lv<32> > array_5_q0;
    sc_in< sc_lv<32> > multiplier;
    sc_in< sc_lv<32> > offset;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    kernel8(sc_module_name name);
    SC_HAS_PROCESS(kernel8);

    ~kernel8();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    kernel8_urem_32nsbkb<1,36,32,9,32>* kernel8_urem_32nsbkb_U1;
    kernel8_urem_31nscud<1,35,31,9,31>* kernel8_urem_31nscud_U2;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<31> > i_0_reg_230;
    sc_signal< sc_lv<31> > i_0_reg_230_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state38_pp0_stage0_iter9;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<31> > i_0_reg_230_pp0_iter2_reg;
    sc_signal< sc_lv<31> > i_0_reg_230_pp0_iter3_reg;
    sc_signal< sc_lv<31> > i_0_reg_230_pp0_iter4_reg;
    sc_signal< sc_lv<31> > i_0_reg_230_pp0_iter5_reg;
    sc_signal< sc_lv<31> > i_0_reg_230_pp0_iter6_reg;
    sc_signal< sc_lv<31> > i_0_reg_230_pp0_iter7_reg;
    sc_signal< sc_lv<31> > i_0_reg_230_pp0_iter8_reg;
    sc_signal< sc_lv<32> > sub_ln5_fu_259_p2;
    sc_signal< sc_lv<32> > sub_ln5_reg_380;
    sc_signal< sc_lv<1> > icmp_ln5_fu_269_p2;
    sc_signal< sc_lv<1> > icmp_ln5_reg_385;
    sc_signal< sc_lv<1> > icmp_ln5_reg_385_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln5_reg_385_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln5_reg_385_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln5_reg_385_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln5_reg_385_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln5_reg_385_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln5_reg_385_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln5_reg_385_pp0_iter8_reg;
    sc_signal< sc_lv<32> > add_ln6_1_fu_284_p2;
    sc_signal< sc_lv<32> > add_ln6_1_reg_389;
    sc_signal< sc_lv<32> > add_ln6_1_reg_389_pp0_iter1_reg;
    sc_signal< sc_lv<32> > add_ln6_1_reg_389_pp0_iter2_reg;
    sc_signal< sc_lv<32> > add_ln6_1_reg_389_pp0_iter3_reg;
    sc_signal< sc_lv<32> > add_ln6_1_reg_389_pp0_iter4_reg;
    sc_signal< sc_lv<32> > add_ln6_1_reg_389_pp0_iter5_reg;
    sc_signal< sc_lv<32> > add_ln6_1_reg_389_pp0_iter6_reg;
    sc_signal< sc_lv<32> > add_ln6_1_reg_389_pp0_iter7_reg;
    sc_signal< sc_lv<32> > add_ln6_1_reg_389_pp0_iter8_reg;
    sc_signal< sc_lv<31> > i_fu_301_p2;
    sc_signal< sc_lv<31> > i_reg_395;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state17_pp0_stage3_iter3;
    sc_signal< bool > ap_block_state21_pp0_stage3_iter4;
    sc_signal< bool > ap_block_state25_pp0_stage3_iter5;
    sc_signal< bool > ap_block_state29_pp0_stage3_iter6;
    sc_signal< bool > ap_block_state33_pp0_stage3_iter7;
    sc_signal< bool > ap_block_state37_pp0_stage3_iter8;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<25> > tmp_1_reg_400;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state11_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state15_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state19_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state23_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state27_pp0_stage1_iter6;
    sc_signal< bool > ap_block_state31_pp0_stage1_iter7;
    sc_signal< bool > ap_block_state35_pp0_stage1_iter8;
    sc_signal< bool > ap_block_state39_pp0_stage1_iter9;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<31> > grp_fu_295_p2;
    sc_signal< sc_lv<31> > urem_ln6_1_reg_434;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_lv<24> > tmp_2_reg_469;
    sc_signal< sc_lv<32> > mul_ln6_fu_356_p2;
    sc_signal< sc_lv<32> > mul_ln6_reg_473;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state16_pp0_stage2_iter3;
    sc_signal< bool > ap_block_state20_pp0_stage2_iter4;
    sc_signal< bool > ap_block_state24_pp0_stage2_iter5;
    sc_signal< bool > ap_block_state28_pp0_stage2_iter6;
    sc_signal< bool > ap_block_state32_pp0_stage2_iter7;
    sc_signal< bool > ap_block_state36_pp0_stage2_iter8;
    sc_signal< bool > ap_block_state40_pp0_stage2_iter9;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<31> > ap_phi_mux_i_0_phi_fu_234_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_phi_ln6_reg_242;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln6_reg_242;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_phi_ln6_reg_242;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_phi_ln6_reg_242;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_phi_ln6_reg_242;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter5_phi_ln6_reg_242;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter6_phi_ln6_reg_242;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter7_phi_ln6_reg_242;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter8_phi_ln6_reg_242;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter9_phi_ln6_reg_242;
    sc_signal< sc_lv<64> > zext_ln6_fu_326_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln6_1_fu_361_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<32> > zext_ln5_fu_265_p1;
    sc_signal< sc_lv<31> > add_ln6_fu_274_p2;
    sc_signal< sc_lv<32> > zext_ln6_2_fu_280_p1;
    sc_signal< sc_lv<32> > grp_fu_289_p0;
    sc_signal< sc_lv<9> > grp_fu_289_p1;
    sc_signal< sc_lv<9> > grp_fu_295_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<32> > mul_ln6_1_fu_310_p0;
    sc_signal< sc_lv<65> > mul_ln6_1_fu_310_p2;
    sc_signal< sc_lv<32> > grp_fu_289_p2;
    sc_signal< sc_lv<31> > mul_ln6_2_fu_340_p0;
    sc_signal< sc_lv<63> > mul_ln6_2_fu_340_p2;
    sc_signal< sc_lv<32> > mul_ln6_fu_356_p0;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<65> > mul_ln6_1_fu_310_p00;
    sc_signal< sc_lv<63> > mul_ln6_2_fu_340_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage2;
    static const sc_lv<6> ap_ST_fsm_pp0_stage3;
    static const sc_lv<6> ap_ST_fsm_state41;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<25> ap_const_lv25_4;
    static const sc_lv<25> ap_const_lv25_3;
    static const sc_lv<25> ap_const_lv25_2;
    static const sc_lv<25> ap_const_lv25_1;
    static const sc_lv<25> ap_const_lv25_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<31> ap_const_lv31_6;
    static const sc_lv<24> ap_const_lv24_4;
    static const sc_lv<24> ap_const_lv24_3;
    static const sc_lv<24> ap_const_lv24_2;
    static const sc_lv<24> ap_const_lv24_1;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<32> ap_const_lv32_3FF;
    static const sc_lv<31> ap_const_lv31_7FFFFFFA;
    static const sc_lv<32> ap_const_lv32_AB;
    static const sc_lv<31> ap_const_lv31_AB;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<65> ap_const_lv65_17F405FD1;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<63> ap_const_lv63_BFA02FE9;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<32> ap_const_lv32_5;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln6_1_fu_284_p2();
    void thread_add_ln6_fu_274_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state41();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_state10_pp0_stage0_iter2();
    void thread_ap_block_state11_pp0_stage1_iter2();
    void thread_ap_block_state12_pp0_stage2_iter2();
    void thread_ap_block_state13_pp0_stage3_iter2();
    void thread_ap_block_state14_pp0_stage0_iter3();
    void thread_ap_block_state15_pp0_stage1_iter3();
    void thread_ap_block_state16_pp0_stage2_iter3();
    void thread_ap_block_state17_pp0_stage3_iter3();
    void thread_ap_block_state18_pp0_stage0_iter4();
    void thread_ap_block_state19_pp0_stage1_iter4();
    void thread_ap_block_state20_pp0_stage2_iter4();
    void thread_ap_block_state21_pp0_stage3_iter4();
    void thread_ap_block_state22_pp0_stage0_iter5();
    void thread_ap_block_state23_pp0_stage1_iter5();
    void thread_ap_block_state24_pp0_stage2_iter5();
    void thread_ap_block_state25_pp0_stage3_iter5();
    void thread_ap_block_state26_pp0_stage0_iter6();
    void thread_ap_block_state27_pp0_stage1_iter6();
    void thread_ap_block_state28_pp0_stage2_iter6();
    void thread_ap_block_state29_pp0_stage3_iter6();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage0_iter7();
    void thread_ap_block_state31_pp0_stage1_iter7();
    void thread_ap_block_state32_pp0_stage2_iter7();
    void thread_ap_block_state33_pp0_stage3_iter7();
    void thread_ap_block_state34_pp0_stage0_iter8();
    void thread_ap_block_state35_pp0_stage1_iter8();
    void thread_ap_block_state36_pp0_stage2_iter8();
    void thread_ap_block_state37_pp0_stage3_iter8();
    void thread_ap_block_state38_pp0_stage0_iter9();
    void thread_ap_block_state39_pp0_stage1_iter9();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state40_pp0_stage2_iter9();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state7_pp0_stage1_iter1();
    void thread_ap_block_state8_pp0_stage2_iter1();
    void thread_ap_block_state9_pp0_stage3_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_0_phi_fu_234_p4();
    void thread_ap_phi_reg_pp0_iter0_phi_ln6_reg_242();
    void thread_ap_ready();
    void thread_array_0_address0();
    void thread_array_0_ce0();
    void thread_array_0_d0();
    void thread_array_0_we0();
    void thread_array_1_address0();
    void thread_array_1_ce0();
    void thread_array_1_d0();
    void thread_array_1_we0();
    void thread_array_2_address0();
    void thread_array_2_ce0();
    void thread_array_2_d0();
    void thread_array_2_we0();
    void thread_array_3_address0();
    void thread_array_3_ce0();
    void thread_array_3_d0();
    void thread_array_3_we0();
    void thread_array_4_address0();
    void thread_array_4_ce0();
    void thread_array_4_d0();
    void thread_array_4_we0();
    void thread_array_5_address0();
    void thread_array_5_ce0();
    void thread_array_5_d0();
    void thread_array_5_we0();
    void thread_grp_fu_289_p0();
    void thread_grp_fu_289_p1();
    void thread_grp_fu_295_p1();
    void thread_i_fu_301_p2();
    void thread_icmp_ln5_fu_269_p2();
    void thread_mul_ln6_1_fu_310_p0();
    void thread_mul_ln6_1_fu_310_p00();
    void thread_mul_ln6_1_fu_310_p2();
    void thread_mul_ln6_2_fu_340_p0();
    void thread_mul_ln6_2_fu_340_p00();
    void thread_mul_ln6_2_fu_340_p2();
    void thread_mul_ln6_fu_356_p0();
    void thread_mul_ln6_fu_356_p2();
    void thread_sub_ln5_fu_259_p2();
    void thread_zext_ln5_fu_265_p1();
    void thread_zext_ln6_1_fu_361_p1();
    void thread_zext_ln6_2_fu_280_p1();
    void thread_zext_ln6_fu_326_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
