

================================================================
== Vitis HLS Report for 'funcB'
================================================================
* Date:           Tue Mar 19 12:32:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lab4opt
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop0   |       10|       10|         2|          1|          1|    10|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../../../labs/Lab4/Lab4/functionDF.cpp:17]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln17 = store i4 0, i4 %i" [../../../labs/Lab4/Lab4/functionDF.cpp:17]   --->   Operation 6 'store' 'store_ln17' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.inc" [../../../labs/Lab4/Lab4/functionDF.cpp:17]   --->   Operation 7 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i" [../../../labs/Lab4/Lab4/functionDF.cpp:17]   --->   Operation 8 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.73ns)   --->   "%icmp_ln17 = icmp_eq  i4 %i_3, i4 10" [../../../labs/Lab4/Lab4/functionDF.cpp:17]   --->   Operation 9 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.73ns)   --->   "%add_ln17 = add i4 %i_3, i4 1" [../../../labs/Lab4/Lab4/functionDF.cpp:17]   --->   Operation 10 'add' 'add_ln17' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc.split, void %for.end" [../../../labs/Lab4/Lab4/functionDF.cpp:17]   --->   Operation 11 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i4 %i_3" [../../../labs/Lab4/Lab4/functionDF.cpp:17]   --->   Operation 12 'zext' 'zext_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_addr = getelementptr i32 %in_r, i64 0, i64 %zext_ln17" [../../../labs/Lab4/Lab4/functionDF.cpp:19]   --->   Operation 13 'getelementptr' 'in_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (2.32ns)   --->   "%in_load = load i4 %in_addr" [../../../labs/Lab4/Lab4/functionDF.cpp:19]   --->   Operation 14 'load' 'in_load' <Predicate = (!icmp_ln17)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln17 = store i4 %add_ln17, i4 %i" [../../../labs/Lab4/Lab4/functionDF.cpp:17]   --->   Operation 15 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln21 = ret" [../../../labs/Lab4/Lab4/functionDF.cpp:21]   --->   Operation 24 'ret' 'ret_ln21' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.19>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../../../labs/Lab4/Lab4/functionDF.cpp:17]   --->   Operation 16 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln17 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [../../../labs/Lab4/Lab4/functionDF.cpp:17]   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../../labs/Lab4/Lab4/functionDF.cpp:17]   --->   Operation 18 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (2.32ns)   --->   "%in_load = load i4 %in_addr" [../../../labs/Lab4/Lab4/functionDF.cpp:19]   --->   Operation 19 'load' 'in_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 20 [1/1] (2.55ns)   --->   "%add_ln19 = add i32 %in_load, i32 25" [../../../labs/Lab4/Lab4/functionDF.cpp:19]   --->   Operation 20 'add' 'add_ln19' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i32 %out_r, i64 0, i64 %zext_ln17" [../../../labs/Lab4/Lab4/functionDF.cpp:19]   --->   Operation 21 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %add_ln19, i4 %out_addr" [../../../labs/Lab4/Lab4/functionDF.cpp:19]   --->   Operation 22 'store' 'store_ln19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.inc" [../../../labs/Lab4/Lab4/functionDF.cpp:17]   --->   Operation 23 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.911ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln17', ../../../labs/Lab4/Lab4/functionDF.cpp:17) of constant 0 on local variable 'i', ../../../labs/Lab4/Lab4/functionDF.cpp:17 [4]  (1.588 ns)
	'load' operation 4 bit ('i', ../../../labs/Lab4/Lab4/functionDF.cpp:17) on local variable 'i', ../../../labs/Lab4/Lab4/functionDF.cpp:17 [7]  (0.000 ns)
	'add' operation 4 bit ('add_ln17', ../../../labs/Lab4/Lab4/functionDF.cpp:17) [9]  (1.735 ns)
	'store' operation 0 bit ('store_ln17', ../../../labs/Lab4/Lab4/functionDF.cpp:17) of variable 'add_ln17', ../../../labs/Lab4/Lab4/functionDF.cpp:17 on local variable 'i', ../../../labs/Lab4/Lab4/functionDF.cpp:17 [21]  (1.588 ns)

 <State 2>: 7.196ns
The critical path consists of the following:
	'load' operation 32 bit ('in_load', ../../../labs/Lab4/Lab4/functionDF.cpp:19) on array 'in_r' [17]  (2.322 ns)
	'add' operation 32 bit ('add_ln19', ../../../labs/Lab4/Lab4/functionDF.cpp:19) [18]  (2.552 ns)
	'store' operation 0 bit ('store_ln19', ../../../labs/Lab4/Lab4/functionDF.cpp:19) of variable 'add_ln19', ../../../labs/Lab4/Lab4/functionDF.cpp:19 on array 'out_r' [20]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
