# Dynamic Instruction Scheduling
 A simulator for an out-of-order superscalar processor that fetches and issues N instructions per cycle and models the dynamic scheduling mechanism by assuming perfect caches and perfect branch prediction.
