# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Latest.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Latest.gen/sources_1/bd/design_1/ipshared/2fcd/hdl" --include "../../../../Latest.srcs/sim_1/new" --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
"../../../../../custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" \

sv xil_defaultlib  --include "../../../../Latest.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Latest.gen/sources_1/bd/design_1/ipshared/2fcd/hdl" --include "../../../../Latest.srcs/sim_1/new" --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
"../../../../../Driver/driver_cntrl.v" \
"../../../../../Driver/driver_monitor.v" \
"../../../../../custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" \

verilog xil_defaultlib  --include "../../../../Latest.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Latest.gen/sources_1/bd/design_1/ipshared/2fcd/hdl" --include "../../../../Latest.srcs/sim_1/new" --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" \

sv xil_defaultlib  --include "../../../../Latest.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Latest.gen/sources_1/bd/design_1/ipshared/2fcd/hdl" --include "../../../../Latest.srcs/sim_1/new" --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0_pkg.sv" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0.sv" \

verilog xil_defaultlib  --include "../../../../Latest.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Latest.gen/sources_1/bd/design_1/ipshared/2fcd/hdl" --include "../../../../Latest.srcs/sim_1/new" --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
"../../../../Latest.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

sv xil_defaultlib  --include "../../../../Latest.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Latest.gen/sources_1/bd/design_1/ipshared/2fcd/hdl" --include "../../../../Latest.srcs/sim_1/new" --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
"../../../../Latest.srcs/sim_1/new/testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
