Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [D:/youzq/Pipeline/src/ID.v:62]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/CPU.v" Line 1. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/hazardjump.v" Line 1. Module HazardJumpUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Forward.v" Line 1. Module ForwardingUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/InstructionMemory.v" Line 1. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 1. Module IFIDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Control.v" Line 2. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALUControl.v" Line 2. Module ALUControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 24. Module IDEXR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/EX.v" Line 1. Module EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 106. Module EXMEMR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/MEM.v" Line 1. Module MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/DataMemory.v" Line 2. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 135. Module MEMWBR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/WB.v" Line 1. Module WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
