//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_Mul_Add_Cast_ReduceMax_split_4694403416940156649_kernel0
// _ZZ62Fused_Mul_Add_Cast_ReduceMax_split_4694403416940156649_kernel0E50T_cast_T_add_input_2_T_multiply_input_0_red_shared has been demoted
// _ZZ62Fused_Mul_Add_Cast_ReduceMax_split_4694403416940156649_kernel0E8red_buf1 has been demoted

.visible .entry Fused_Mul_Add_Cast_ReduceMax_split_4694403416940156649_kernel0(
	.param .u64 Fused_Mul_Add_Cast_ReduceMax_split_4694403416940156649_kernel0_param_0,
	.param .u64 Fused_Mul_Add_Cast_ReduceMax_split_4694403416940156649_kernel0_param_1,
	.param .u64 Fused_Mul_Add_Cast_ReduceMax_split_4694403416940156649_kernel0_param_2,
	.param .u64 Fused_Mul_Add_Cast_ReduceMax_split_4694403416940156649_kernel0_param_3
)
{
	.reg .pred 	%p<42>;
	.reg .b16 	%rs<33>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<98>;
	.reg .b64 	%rd<21>;
	// demoted variable
	.shared .align 4 .b8 _ZZ62Fused_Mul_Add_Cast_ReduceMax_split_4694403416940156649_kernel0E50T_cast_T_add_input_2_T_multiply_input_0_red_shared[1024];
	// demoted variable
	.shared .align 4 .b8 _ZZ62Fused_Mul_Add_Cast_ReduceMax_split_4694403416940156649_kernel0E8red_buf1[4096];

	ld.param.u64 	%rd8, [Fused_Mul_Add_Cast_ReduceMax_split_4694403416940156649_kernel0_param_0];
	ld.param.u64 	%rd9, [Fused_Mul_Add_Cast_ReduceMax_split_4694403416940156649_kernel0_param_1];
	ld.param.u64 	%rd10, [Fused_Mul_Add_Cast_ReduceMax_split_4694403416940156649_kernel0_param_2];
	ld.param.u64 	%rd11, [Fused_Mul_Add_Cast_ReduceMax_split_4694403416940156649_kernel0_param_3];
	cvta.to.global.u64 	%rd1, %rd8;
	cvta.to.global.u64 	%rd2, %rd9;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd11;
	mov.u32 	%r1, %ctaid.y;
	shl.b32 	%r2, %r1, 8;
	mov.u32 	%r3, %tid.y;
	mad.lo.s32 	%r93, %r1, 256, %r3;
	shl.b32 	%r31, %r3, 2;
	mov.u32 	%r32, _ZZ62Fused_Mul_Add_Cast_ReduceMax_split_4694403416940156649_kernel0E50T_cast_T_add_input_2_T_multiply_input_0_red_shared;
	add.s32 	%r92, %r32, %r31;
	shl.b32 	%r6, %r1, 16;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r8, %r3, 256, %r7;
	mov.u32 	%r94, 0;
	mov.u32 	%r91, %r8;

BB0_1:
	setp.ne.s32	%p8, %r7, 0;
	@%p8 bra 	BB0_3;

	mov.u32 	%r33, -8388611;
	st.shared.u32 	[%r92], %r33;

BB0_3:
	shr.s32 	%r34, %r93, 11;
	mad.lo.s32 	%r35, %r34, 65536, %r91;
	add.s32 	%r36, %r6, %r91;
	mov.f32 	%f5, 0f3E000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs1, %f5;}

	// inline asm
	mul.wide.s32 	%rd12, %r36, 2;
	add.s64 	%rd5, %rd2, %rd12;
	ld.global.nc.u16 	%rs3, [%rd5];
	// inline asm
	{mul.f16 %rs2,%rs3,%rs1;
}
	// inline asm
	mul.wide.s32 	%rd13, %r35, 2;
	add.s64 	%rd14, %rd1, %rd13;
	ld.global.nc.u16 	%rs6, [%rd14];
	// inline asm
	{add.f16 %rs5,%rs6,%rs2;
}
	// inline asm
	// inline asm
	{  cvt.f32.f16 %f4, %rs5;}

	// inline asm
	mul.wide.s32 	%rd15, %r36, 4;
	add.s64 	%rd6, %rd3, %rd15;
	st.global.f32 	[%rd6], %f4;
	// inline asm
	{  cvt.rn.f16.f32 %rs9, %f5;}

	// inline asm
	ld.global.nc.u16 	%rs11, [%rd5+256];
	// inline asm
	{mul.f16 %rs10,%rs11,%rs9;
}
	// inline asm
	ld.global.nc.u16 	%rs14, [%rd14+256];
	// inline asm
	{add.f16 %rs13,%rs14,%rs10;
}
	// inline asm
	// inline asm
	{  cvt.f32.f16 %f6, %rs13;}

	// inline asm
	st.global.f32 	[%rd6+512], %f6;
	@%p8 bra 	BB0_5;

	mov.u32 	%r37, -8388611;
	st.shared.u32 	[%r92+32], %r37;

BB0_5:
	add.s32 	%r38, %r93, 8;
	shr.s32 	%r39, %r38, 11;
	mad.lo.s32 	%r40, %r39, 65536, %r91;
	add.s32 	%r41, %r40, 2048;
	// inline asm
	{  cvt.rn.f16.f32 %rs17, %f5;}

	// inline asm
	ld.global.nc.u16 	%rs19, [%rd5+4096];
	// inline asm
	{mul.f16 %rs18,%rs19,%rs17;
}
	// inline asm
	mul.wide.s32 	%rd16, %r41, 2;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.u16 	%rs22, [%rd17];
	// inline asm
	{add.f16 %rs21,%rs22,%rs18;
}
	// inline asm
	// inline asm
	{  cvt.f32.f16 %f8, %rs21;}

	// inline asm
	st.global.f32 	[%rd6+8192], %f8;
	// inline asm
	{  cvt.rn.f16.f32 %rs25, %f5;}

	// inline asm
	ld.global.nc.u16 	%rs27, [%rd5+4352];
	// inline asm
	{mul.f16 %rs26,%rs27,%rs25;
}
	// inline asm
	ld.global.nc.u16 	%rs30, [%rd17+256];
	// inline asm
	{add.f16 %rs29,%rs30,%rs26;
}
	// inline asm
	// inline asm
	{  cvt.f32.f16 %f10, %rs29;}

	// inline asm
	st.global.f32 	[%rd6+8704], %f10;
	add.s32 	%r93, %r93, 16;
	add.s32 	%r92, %r92, 64;
	add.s32 	%r91, %r91, 4096;
	add.s32 	%r94, %r94, 2;
	setp.lt.s32	%p10, %r94, 32;
	@%p10 bra 	BB0_1;

	bar.sync 	0;
	mov.u32 	%r43, %ntid.x;
	mad.lo.s32 	%r44, %r43, %r3, %r7;
	and.b32  	%r18, %r44, 127;
	and.b32  	%r45, %r44, 1073741696;
	add.s32 	%r46, %r45, %r18;
	shl.b32 	%r47, %r46, 2;
	mov.u32 	%r48, _ZZ62Fused_Mul_Add_Cast_ReduceMax_split_4694403416940156649_kernel0E8red_buf1;
	add.s32 	%r19, %r48, %r47;
	shl.b32 	%r49, %r44, 2;
	and.b32  	%r50, %r49, -512;
	add.s32 	%r20, %r48, %r50;
	add.s32 	%r96, %r32, %r31;
	mad.lo.s32 	%r95, %r1, 65536, %r8;
	mov.u32 	%r97, 0;

BB0_7:
	mul.wide.s32 	%rd18, %r95, 4;
	add.s64 	%rd7, %rd3, %rd18;
	ld.global.f32 	%f11, [%rd7];
	mov.f32 	%f12, 0fFF7FFFFD;
	max.f32 	%f13, %f12, %f11;
	ld.global.f32 	%f14, [%rd7+512];
	max.f32 	%f15, %f13, %f14;
	st.shared.f32 	[%r19], %f15;
	bar.sync 	0;
	setp.gt.u32	%p11, %r18, 63;
	@%p11 bra 	BB0_9;

	ld.shared.f32 	%f16, [%r19];
	ld.shared.f32 	%f17, [%r19+256];
	setp.gt.f32	%p12, %f17, %f16;
	selp.f32	%f18, %f17, %f16, %p12;
	st.shared.f32 	[%r19], %f18;

BB0_9:
	setp.lt.u32	%p1, %r18, 32;
	bar.sync 	0;
	@!%p1 bra 	BB0_11;
	bra.uni 	BB0_10;

BB0_10:
	ld.shared.f32 	%f19, [%r19];
	ld.shared.f32 	%f20, [%r19+128];
	setp.gt.f32	%p13, %f20, %f19;
	selp.f32	%f21, %f20, %f19, %p13;
	st.shared.f32 	[%r19], %f21;

BB0_11:
	bar.sync 	0;
	@!%p1 bra 	BB0_14;
	bra.uni 	BB0_12;

BB0_12:
	ld.shared.f32 	%f22, [%r19];
	mov.b32 	 %r53, %f22;
	mov.u32 	%r54, 2;
	mov.u32 	%r55, 31;
	mov.u32 	%r56, 16;
	mov.u32 	%r57, -1;
	shfl.sync.down.b32 	%r58|%p14, %r53, %r56, %r55, %r57;
	mov.b32 	 %f23, %r58;
	setp.gt.f32	%p15, %f23, %f22;
	selp.f32	%f24, %f23, %f22, %p15;
	mov.b32 	 %r59, %f24;
	mov.u32 	%r60, 8;
	shfl.sync.down.b32 	%r61|%p16, %r59, %r60, %r55, %r57;
	mov.b32 	 %f25, %r61;
	setp.gt.f32	%p17, %f25, %f24;
	selp.f32	%f26, %f25, %f24, %p17;
	mov.b32 	 %r62, %f26;
	mov.u32 	%r63, 4;
	shfl.sync.down.b32 	%r64|%p18, %r62, %r63, %r55, %r57;
	mov.b32 	 %f27, %r64;
	setp.gt.f32	%p19, %f27, %f26;
	selp.f32	%f28, %f27, %f26, %p19;
	mov.b32 	 %r65, %f28;
	shfl.sync.down.b32 	%r66|%p20, %r65, %r54, %r55, %r57;
	mov.b32 	 %f29, %r66;
	setp.gt.f32	%p21, %f29, %f28;
	selp.f32	%f30, %f29, %f28, %p21;
	mov.b32 	 %r67, %f30;
	mov.u32 	%r68, 1;
	shfl.sync.down.b32 	%r69|%p22, %r67, %r68, %r55, %r57;
	mov.b32 	 %f31, %r69;
	setp.gt.f32	%p23, %f31, %f30;
	selp.f32	%f1, %f31, %f30, %p23;
	setp.ne.s32	%p24, %r18, 0;
	@%p24 bra 	BB0_14;

	st.shared.f32 	[%r19], %f1;

BB0_14:
	setp.eq.s32	%p3, %r18, 0;
	bar.sync 	0;
	@!%p3 bra 	BB0_16;
	bra.uni 	BB0_15;

BB0_15:
	ld.shared.f32 	%f32, [%r20];
	ld.shared.f32 	%f33, [%r96];
	setp.gt.f32	%p25, %f32, %f33;
	selp.f32	%f34, %f32, %f33, %p25;
	st.shared.f32 	[%r96], %f34;

BB0_16:
	setp.lt.u32	%p4, %r18, 64;
	ld.global.f32 	%f35, [%rd7+8192];
	max.f32 	%f37, %f12, %f35;
	ld.global.f32 	%f38, [%rd7+8704];
	max.f32 	%f39, %f37, %f38;
	st.shared.f32 	[%r19], %f39;
	bar.sync 	0;
	@!%p4 bra 	BB0_18;
	bra.uni 	BB0_17;

BB0_17:
	ld.shared.f32 	%f40, [%r19];
	ld.shared.f32 	%f41, [%r19+256];
	setp.gt.f32	%p26, %f41, %f40;
	selp.f32	%f42, %f41, %f40, %p26;
	st.shared.f32 	[%r19], %f42;

BB0_18:
	bar.sync 	0;
	@!%p1 bra 	BB0_20;
	bra.uni 	BB0_19;

BB0_19:
	ld.shared.f32 	%f43, [%r19];
	ld.shared.f32 	%f44, [%r19+128];
	setp.gt.f32	%p27, %f44, %f43;
	selp.f32	%f45, %f44, %f43, %p27;
	st.shared.f32 	[%r19], %f45;

BB0_20:
	bar.sync 	0;
	@!%p1 bra 	BB0_23;
	bra.uni 	BB0_21;

BB0_21:
	ld.shared.f32 	%f46, [%r19];
	mov.b32 	 %r70, %f46;
	mov.u32 	%r71, 2;
	mov.u32 	%r72, 31;
	mov.u32 	%r73, 16;
	mov.u32 	%r74, -1;
	shfl.sync.down.b32 	%r75|%p28, %r70, %r73, %r72, %r74;
	mov.b32 	 %f47, %r75;
	setp.gt.f32	%p29, %f47, %f46;
	selp.f32	%f48, %f47, %f46, %p29;
	mov.b32 	 %r76, %f48;
	mov.u32 	%r77, 8;
	shfl.sync.down.b32 	%r78|%p30, %r76, %r77, %r72, %r74;
	mov.b32 	 %f49, %r78;
	setp.gt.f32	%p31, %f49, %f48;
	selp.f32	%f50, %f49, %f48, %p31;
	mov.b32 	 %r79, %f50;
	mov.u32 	%r80, 4;
	shfl.sync.down.b32 	%r81|%p32, %r79, %r80, %r72, %r74;
	mov.b32 	 %f51, %r81;
	setp.gt.f32	%p33, %f51, %f50;
	selp.f32	%f52, %f51, %f50, %p33;
	mov.b32 	 %r82, %f52;
	shfl.sync.down.b32 	%r83|%p34, %r82, %r71, %r72, %r74;
	mov.b32 	 %f53, %r83;
	setp.gt.f32	%p35, %f53, %f52;
	selp.f32	%f54, %f53, %f52, %p35;
	mov.b32 	 %r84, %f54;
	mov.u32 	%r85, 1;
	shfl.sync.down.b32 	%r86|%p36, %r84, %r85, %r72, %r74;
	mov.b32 	 %f55, %r86;
	setp.gt.f32	%p37, %f55, %f54;
	selp.f32	%f2, %f55, %f54, %p37;
	setp.ne.s32	%p38, %r18, 0;
	@%p38 bra 	BB0_23;

	st.shared.f32 	[%r19], %f2;

BB0_23:
	bar.sync 	0;
	@!%p3 bra 	BB0_25;
	bra.uni 	BB0_24;

BB0_24:
	ld.shared.f32 	%f56, [%r20];
	ld.shared.f32 	%f57, [%r96+32];
	setp.gt.f32	%p39, %f56, %f57;
	selp.f32	%f58, %f56, %f57, %p39;
	st.shared.f32 	[%r96+32], %f58;

BB0_25:
	add.s32 	%r97, %r97, 2;
	add.s32 	%r96, %r96, 64;
	add.s32 	%r95, %r95, 4096;
	setp.lt.s32	%p40, %r97, 32;
	@%p40 bra 	BB0_7;

	bar.sync 	0;
	setp.ne.s32	%p41, %r3, 0;
	@%p41 bra 	BB0_28;

	shl.b32 	%r87, %r7, 2;
	add.s32 	%r89, %r32, %r87;
	ld.shared.f32 	%f59, [%r89];
	add.s32 	%r90, %r7, %r2;
	mul.wide.s32 	%rd19, %r90, 4;
	add.s64 	%rd20, %rd4, %rd19;
	st.global.f32 	[%rd20], %f59;
	ld.shared.f32 	%f60, [%r89+512];
	st.global.f32 	[%rd20+512], %f60;

BB0_28:
	bar.sync 	0;
	ret;
}


