// Seed: 1897130326
module module_0 (
    output wand id_0,
    input tri1 id_1,
    input supply0 id_2,
    input uwire id_3,
    output tri0 id_4,
    output wor id_5,
    input supply1 id_6,
    input wire id_7,
    output tri0 id_8,
    input wire id_9,
    output wire id_10,
    input wire id_11,
    input wire id_12,
    input tri0 id_13,
    input wor id_14,
    input tri0 id_15,
    input supply1 id_16,
    input wor id_17,
    input wor id_18,
    input supply0 id_19,
    input supply0 id_20,
    output supply1 id_21,
    output supply1 id_22,
    output wire id_23,
    input uwire id_24,
    output uwire id_25,
    output tri id_26,
    input tri id_27,
    output tri0 id_28,
    input tri1 id_29
);
  assign id_5 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input wand id_2,
    output wire id_3,
    input tri0 id_4,
    input tri1 id_5
);
  module_0(
      id_3,
      id_0,
      id_2,
      id_1,
      id_3,
      id_3,
      id_4,
      id_4,
      id_3,
      id_5,
      id_3,
      id_1,
      id_1,
      id_1,
      id_4,
      id_4,
      id_0,
      id_4,
      id_2,
      id_0,
      id_4,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4
  );
endmodule
