# Reading D:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do unidad_corrimiento_run_msim_gate_systemverilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying D:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {unidad_corrimiento.svo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:24 on Apr 25,2023
# vlog -reportprogress 300 -sv -work work "+incdir+." unidad_corrimiento.svo 
# -- Compiling module unidad_corrimiento
# -- Compiling module hard_block
# 
# Top level modules:
# 	unidad_corrimiento
# End time: 12:13:24 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
