m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/sriram/Documents/Verilog/fullAdderImplementedUsinghalfAdder
vfourBitFullAdder
Z0 !s110 1601366247
!i10b 1
!s100 iMB9`?ddBG^7mBkE=BYZ_1
IigJ2CmN6Y3]GS3a;f_jJ30
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/sriram/Documents/Verilog/fourBitFullAdder
w1601366244
8/home/sriram/Documents/Verilog/fourBitFullAdder/fourBitFullAdder.v
F/home/sriram/Documents/Verilog/fourBitFullAdder/fourBitFullAdder.v
L0 3
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1601366247.000000
!s107 /home/sriram/Documents/Verilog/fourBitFullAdder/fourBitFullAdder.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/sriram/Documents/Verilog/fourBitFullAdder/fourBitFullAdder.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
nfour@bit@full@adder
vfullAdderImplementedUsinghalfAdder
R0
!i10b 1
!s100 Z75l9b^[H]:@d5RNmWHB13
IN4gmXSdNe3CDN@mdE32cP3
R1
R2
w1601363276
8/home/sriram/Documents/Verilog/fullAdderImplementedUsinghalfAdder/fullAdderImplementedUsinghalfAdder.v
F/home/sriram/Documents/Verilog/fullAdderImplementedUsinghalfAdder/fullAdderImplementedUsinghalfAdder.v
L0 4
R3
r1
!s85 0
31
R4
!s107 /home/sriram/Documents/Verilog/fullAdderImplementedUsinghalfAdder/fullAdderImplementedUsinghalfAdder.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/sriram/Documents/Verilog/fullAdderImplementedUsinghalfAdder/fullAdderImplementedUsinghalfAdder.v|
!i113 1
R5
R6
nfull@adder@implemented@usinghalf@adder
vHalfAdderGateLevel
R0
!i10b 1
!s100 hUI88DDzlJ7oiIWoE^4a[0
IR63nV?1=h2fQbfjkN8;V>2
R1
R2
w1601359069
8/home/sriram/Documents/Verilog/fullAdderImplementedUsinghalfAdder/HalfAdderGateLevel.v
F/home/sriram/Documents/Verilog/fullAdderImplementedUsinghalfAdder/HalfAdderGateLevel.v
L0 3
R3
r1
!s85 0
31
R4
!s107 /home/sriram/Documents/Verilog/fullAdderImplementedUsinghalfAdder/HalfAdderGateLevel.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/sriram/Documents/Verilog/fullAdderImplementedUsinghalfAdder/HalfAdderGateLevel.v|
!i113 1
R5
R6
n@half@adder@gate@level
vtestBenchfourBitFullAdder
!s110 1601366248
!i10b 1
!s100 YJI@FD6YDR^FR`AMzgkOn2
I5CEB0meK9T^zC6^1K?AoI3
R1
R2
w1601366194
8/home/sriram/Documents/Verilog/fourBitFullAdder/testBenchfourBitFullAdder.v
F/home/sriram/Documents/Verilog/fourBitFullAdder/testBenchfourBitFullAdder.v
L0 3
R3
r1
!s85 0
31
R4
!s107 /home/sriram/Documents/Verilog/fourBitFullAdder/testBenchfourBitFullAdder.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/sriram/Documents/Verilog/fourBitFullAdder/testBenchfourBitFullAdder.v|
!i113 1
R5
R6
ntest@benchfour@bit@full@adder
