
---------- Begin Simulation Statistics ----------
final_tick                                 4161411500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 227467                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898488                       # Number of bytes of host memory used
host_op_rate                                   258703                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    43.96                       # Real time elapsed on the host
host_tick_rate                               94657783                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      11373297                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004161                       # Number of seconds simulated
sim_ticks                                  4161411500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.509216                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1352963                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1373438                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             46260                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2437425                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              27991                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           30959                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2968                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2822952                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  129768                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          852                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   6025663                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6026348                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             39399                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2506891                       # Number of branches committed
system.cpu.commit.bw_lim_events                431583                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            5294                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          629162                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10012014                       # Number of instructions committed
system.cpu.commit.committedOps               11385310                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      7667422                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.484894                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.271171                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3992885     52.08%     52.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1272575     16.60%     68.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       871130     11.36%     80.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       423399      5.52%     85.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       148344      1.93%     87.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       171923      2.24%     89.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       294458      3.84%     93.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        61125      0.80%     94.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       431583      5.63%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7667422                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               116697                       # Number of function calls committed.
system.cpu.commit.int_insts                   9271243                       # Number of committed integer instructions.
system.cpu.commit.loads                       1741320                       # Number of loads committed
system.cpu.commit.membars                        5240                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            5      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8203252     72.05%     72.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           27722      0.24%     72.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1042      0.01%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          86244      0.76%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           5938      0.05%     73.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            506      0.00%     73.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult           719      0.01%     73.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        83053      0.73%     73.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv             63      0.00%     73.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          5519      0.05%     73.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          4214      0.04%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              22      0.00%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              22      0.00%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              20      0.00%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              10      0.00%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          28016      0.25%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1741320     15.29%     89.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1197623     10.52%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11385310                       # Class of committed instruction
system.cpu.commit.refs                        2938943                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    580319                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      11373297                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.832282                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.832282                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                753111                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  6953                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1328360                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12325078                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  4417626                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2468749                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  39634                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 22415                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 89068                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2822952                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1721296                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3120523                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 24719                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       11140291                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   92990                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.339182                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            4601170                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1510722                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.338523                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            7768188                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.620225                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.631894                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5091883     65.55%     65.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   160307      2.06%     67.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   591508      7.61%     75.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   163183      2.10%     77.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   493651      6.35%     83.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   153654      1.98%     85.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   347040      4.47%     90.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   207473      2.67%     92.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   559489      7.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7768188                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          554637                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                49008                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2566332                       # Number of branches executed
system.cpu.iew.exec_nop                         12923                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.407861                       # Inst execution rate
system.cpu.iew.exec_refs                      3054729                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1214871                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  103401                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1847943                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               5896                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             23361                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1234650                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            12014580                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1839858                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             53319                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11717381                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    450                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9085                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  39634                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  9786                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            17319                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          206                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        33376                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       106621                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        37027                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            206                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        31510                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          17498                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12107992                       # num instructions consuming a value
system.cpu.iew.wb_count                      11643252                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.493467                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5974899                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.398954                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11656474                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13320025                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7843781                       # number of integer regfile writes
system.cpu.ipc                               1.201515                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.201515                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 5      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8450190     71.79%     71.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                28132      0.24%     72.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1097      0.01%     72.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               86264      0.73%     72.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                6024      0.05%     72.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 513      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                738      0.01%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           83063      0.71%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  64      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               5879      0.05%     73.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               4220      0.04%     73.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   24      0.00%     73.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   24      0.00%     73.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     73.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   12      0.00%     73.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               28456      0.24%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1856370     15.77%     89.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1219610     10.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11770705                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      162758                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013827                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   29764     18.29%     18.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     31      0.02%     18.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     18.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     18.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     18.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     18.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   92      0.06%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                55      0.03%     18.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                   248      0.15%     18.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   40      0.02%     18.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    9      0.01%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     18.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  48013     29.50%     48.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 84503     51.92%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11325247                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           30281336                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11060156                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12034386                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11995761                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11770705                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5896                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          628349                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2155                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            602                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       667811                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7768188                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.515245                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.048039                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3871032     49.83%     49.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1197576     15.42%     65.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              724452      9.33%     74.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              592751      7.63%     82.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              484611      6.24%     88.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              257696      3.32%     91.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              425384      5.48%     97.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              150744      1.94%     99.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               63942      0.82%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7768188                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.414268                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 608211                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            1193170                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       583096                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            595819                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             32509                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            52203                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1847943                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1234650                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9087830                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 202510                       # number of misc regfile writes
system.cpu.numCycles                          8322825                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  118815                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              14124428                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  43557                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  4478096                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  84877                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   114                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              22367511                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               12207625                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            15190036                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2492716                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 151047                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  39634                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                320581                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1065581                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13871200                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         318346                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              23884                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    471735                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           5903                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           634023                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     19249453                       # The number of ROB reads
system.cpu.rob.rob_writes                    24130506                       # The number of ROB writes
system.cpu.timesIdled                          105402                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   626916                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  389985                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    53                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3724                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       142104                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       285431                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               3041                       # Transaction distribution
system.membus.trans_dist::ReadExReq               521                       # Transaction distribution
system.membus.trans_dist::ReadExResp              521                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3041                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           162                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         7286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       227968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  227968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3724                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3724    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3724                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4522000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           18869750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4161411500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            142580                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          634                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       141057                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             413                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              585                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             585                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        141313                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1267                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          162                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          162                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       423683                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         5075                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                428758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     18071680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       159104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               18230784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           143327                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000056                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007471                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 143319     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      8      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             143327                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          284406500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2860497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         211970498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4161411500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               139226                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  377                       # number of demand (read+write) hits
system.l2.demand_hits::total                   139603                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              139226                       # number of overall hits
system.l2.overall_hits::.cpu.data                 377                       # number of overall hits
system.l2.overall_hits::total                  139603                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2087                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1475                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3562                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2087                       # number of overall misses
system.l2.overall_misses::.cpu.data              1475                       # number of overall misses
system.l2.overall_misses::total                  3562                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    164165500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    117311500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        281477000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    164165500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    117311500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       281477000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           141313                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1852                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               143165                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          141313                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1852                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              143165                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.014769                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.796436                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.024880                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.014769                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.796436                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.024880                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78660.996646                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79533.220339                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79022.178551                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78660.996646                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79533.220339                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79022.178551                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2087                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1475                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3562                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2087                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3562                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    143295500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    102561500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    245857000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    143295500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    102561500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    245857000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.014769                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.796436                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.024880                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.014769                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.796436                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.024880                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68660.996646                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69533.220339                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69022.178551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68660.996646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69533.220339                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69022.178551                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          634                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              634                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          634                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          634                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       141050                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           141050                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       141050                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       141050                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                64                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    64                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             521                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 521                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     42471000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      42471000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           585                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               585                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.890598                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.890598                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81518.234165                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81518.234165                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          521                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            521                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     37261000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     37261000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.890598                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.890598                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71518.234165                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71518.234165                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         139226                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             139226                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2087                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2087                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    164165500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    164165500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       141313                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         141313                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.014769                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.014769                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78660.996646                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78660.996646                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2087                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2087                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    143295500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    143295500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.014769                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.014769                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68660.996646                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68660.996646                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           313                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               313                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          954                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             954                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     74840500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     74840500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1267                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1267                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.752960                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.752960                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78449.161426                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78449.161426                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          954                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          954                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     65300500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     65300500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.752960                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.752960                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68449.161426                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68449.161426                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          162                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             162                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          162                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           162                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          162                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          162                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      3411000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3411000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 21055.555556                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21055.555556                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4161411500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3431.206498                       # Cycle average of tags in use
system.l2.tags.total_refs                      285261                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3661                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     77.918875                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      91.878520                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1971.179917                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1368.148061                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000701                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.015039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.010438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.026178                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3661                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3651                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.027931                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2287045                       # Number of tag accesses
system.l2.tags.data_accesses                  2287045                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4161411500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         133568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          94400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             227968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       133568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        133568                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3562                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          32096802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          22684611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              54781413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     32096802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         32096802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         32096802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         22684611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             54781413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000589500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8081                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3562                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3562                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     32503250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   17810000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                99290750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9125.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27875.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2783                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3562                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          779                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    292.641849                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   184.363023                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   298.556835                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          248     31.84%     31.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          219     28.11%     59.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           98     12.58%     72.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           65      8.34%     80.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           30      3.85%     84.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           21      2.70%     87.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           17      2.18%     89.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      1.67%     91.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           68      8.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          779                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 227968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  227968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        54.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     54.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4110961000                       # Total gap between requests
system.mem_ctrls.avgGap                    1154115.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       133568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        94400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 32096801.770264729857                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 22684610.738447759300                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2087                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1475                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     57421000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     41869750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27513.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28386.27                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2770320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1472460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            10710000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     328217760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        254618430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1383566880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1981355850                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        476.125913                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3594444750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    138840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    428126750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2791740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1483845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            14722680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     328217760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        218243880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1414198080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1979657985                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        475.717911                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3674230750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    138840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    348340750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4161411500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1575601                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1575601                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1575601                       # number of overall hits
system.cpu.icache.overall_hits::total         1575601                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       145695                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         145695                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       145695                       # number of overall misses
system.cpu.icache.overall_misses::total        145695                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2082888000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2082888000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2082888000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2082888000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1721296                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1721296                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1721296                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1721296                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.084643                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.084643                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.084643                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.084643                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14296.221559                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14296.221559                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14296.221559                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14296.221559                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       141057                       # number of writebacks
system.cpu.icache.writebacks::total            141057                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         4382                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4382                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         4382                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4382                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       141313                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       141313                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       141313                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       141313                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1874214000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1874214000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1874214000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1874214000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.082097                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.082097                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.082097                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.082097                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13262.856213                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13262.856213                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13262.856213                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13262.856213                       # average overall mshr miss latency
system.cpu.icache.replacements                 141057                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1575601                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1575601                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       145695                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        145695                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2082888000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2082888000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1721296                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1721296                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.084643                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.084643                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14296.221559                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14296.221559                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         4382                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4382                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       141313                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       141313                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1874214000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1874214000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.082097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.082097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13262.856213                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13262.856213                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   4161411500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4161411500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.347513                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1716914                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            141313                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.149724                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.347513                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997451                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997451                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3583905                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3583905                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4161411500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4161411500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4161411500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4161411500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4161411500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2983185                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2983185                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2994678                       # number of overall hits
system.cpu.dcache.overall_hits::total         2994678                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6257                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6257                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6282                       # number of overall misses
system.cpu.dcache.overall_misses::total          6282                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    378299999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    378299999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    378299999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    378299999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2989442                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2989442                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3000960                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3000960                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002093                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002093                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002093                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002093                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60460.284322                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60460.284322                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60219.675103                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60219.675103                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          408                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    81.600000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          634                       # number of writebacks
system.cpu.dcache.writebacks::total               634                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4268                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4268                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4268                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4268                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1989                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1989                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2012                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2012                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    126946499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    126946499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    129027499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    129027499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000665                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000665                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000670                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000670                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63824.283057                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63824.283057                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64128.975646                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64128.975646                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1047                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1790577                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1790577                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2571                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2571                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    148072000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    148072000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1793148                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1793148                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001434                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001434                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57593.154415                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57593.154415                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1329                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1329                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1242                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1242                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     77543500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     77543500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000693                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000693                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62434.380032                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62434.380032                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1191571                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1191571                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3548                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3548                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    225543500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    225543500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1195119                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1195119                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002969                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002969                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63569.193912                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63569.193912                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2939                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2939                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          609                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          609                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     44856500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     44856500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000510                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000510                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73655.993432                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73655.993432                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        11493                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         11493                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        11518                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        11518                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.002171                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.002171                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           23                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           23                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2081000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2081000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.001997                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001997                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 90478.260870                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90478.260870                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data         1037                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total         1037                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          138                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          138                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      4684499                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      4684499                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         1175                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         1175                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.117447                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.117447                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 33945.644928                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 33945.644928                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          138                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          138                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      4546499                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      4546499                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.117447                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.117447                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 32945.644928                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 32945.644928                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5827                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5827                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       427500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       427500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000343                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000343                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       213750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       213750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       425500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       425500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000343                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000343                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       212750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       212750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5240                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5240                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5240                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5240                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4161411500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           930.994438                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3007759                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2014                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1493.425521                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   930.994438                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.909174                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.909174                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          967                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          955                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.944336                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6026072                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6026072                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4161411500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   4161411500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
