INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Wed Jul 24 11:12:42 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : iir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 oehb4/data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            oehb4/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.513ns (15.550%)  route 2.786ns (84.450%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=863, unset)          0.537     0.537    oehb4/clk
                         FDCE                                         r  oehb4/data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175     0.712 f  oehb4/data_reg_reg[7]/Q
                         net (fo=4, unplaced)         0.440     1.152    oehb4/Q[7]
                         LUT3 (Prop_lut3_I0_O)        0.123     1.275 f  oehb4/full_reg_i_8/O
                         net (fo=1, unplaced)         0.407     1.682    oehb4/full_reg_i_8_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     1.725 r  oehb4/full_reg_i_7/O
                         net (fo=4, unplaced)         0.294     2.019    control_merge2/oehb1/readyArray[0]_i_8
                         LUT5 (Prop_lut5_I2_O)        0.043     2.062 f  control_merge2/oehb1/readyArray[0]_i_11/O
                         net (fo=2, unplaced)         0.281     2.343    oehb4/reg_value_i_2__2
                         LUT6 (Prop_lut6_I2_O)        0.043     2.386 r  oehb4/readyArray[0]_i_4/O
                         net (fo=1, unplaced)         0.742     3.128    oehb4/readyArray[0]_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.171 r  oehb4/readyArray[0]_i_2/O
                         net (fo=6, unplaced)         0.302     3.473    tehb2/gen_OEHB[0].OEHB_inst/validArray_reg[0]_2
                         LUT3 (Prop_lut3_I2_O)        0.043     3.516 r  tehb2/gen_OEHB[0].OEHB_inst/data_reg[11]_i_1/O
                         net (fo=12, unplaced)        0.320     3.836    oehb4/data_reg_reg[11]_1[0]
                         FDCE                                         r  oehb4/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=863, unset)          0.510     4.510    oehb4/clk
                         FDCE                                         r  oehb4/data_reg_reg[0]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         FDCE (Setup_fdce_C_CE)      -0.245     4.230    oehb4/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.230    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                  0.394    




report_timing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2489.500 ; gain = 276.090 ; free physical = 200164 ; free virtual = 247060
