/**
  ******************************************************************************
  * File Name          : TIM.c
  * Description        : This file provides code for the configuration
  *                      of the TIM instances.
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  * All rights reserved.</center></h2>
  *
  * This software component is licensed by ST under BSD 3-Clause license,
  * the "License"; You may not use this file except in compliance with the
  * License. You may obtain a copy of the License at:
  *                        opensource.org/licenses/BSD-3-Clause
  *
  ******************************************************************************
  */

/* Includes ------------------------------------------------------------------*/
#include "tim.h"

/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

/* TIM2 init function */
// void TIM2_Init(void)
// {
//   LL_TIM_InitTypeDef TIM_InitStruct = {0};

//   /* Peripheral clock enable */
//   RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;

//   /* TIM2 interrupt Init */
//   // NVIC_SetPriority(TIM2_IRQn,
//   //                  NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0));
//   // NVIC_EnableIRQ(TIM2_IRQn);

//   TIM_InitStruct.Prescaler   = 0;
//   TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
//   TIM_InitStruct.Autoreload  = 1200;
//   LL_TIM_Init(TIM2, &TIM_InitStruct);
//   LL_TIM_DisableARRPreload(TIM2);
//   LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_UPDATE);
//   LL_TIM_DisableMasterSlaveMode(TIM2);
// }

void TIM3_Init()
{
    LL_TIM_InitTypeDef TIM_InitStruct = {0};

    /* Peripheral clock enable */
    RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;

    TIM_InitStruct.Prescaler   = 7200 - 1;
    TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
    TIM_InitStruct.Autoreload  = 10000 - 1;
    LL_TIM_Init(TIM3, &TIM_InitStruct);
    LL_TIM_DisableARRPreload(TIM3);
    LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_UPDATE);
    LL_TIM_DisableMasterSlaveMode(TIM3);
}

void TIM4_Init(void)
{
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
  
  /* Peripheral clock enable */
  RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;

  /* TIM2 interrupt Init */
  NVIC_SetPriority(TIM4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0));
  NVIC_EnableIRQ(TIM4_IRQn);

  TIM_InitStruct.Prescaler   = 72 - 1;
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
  TIM_InitStruct.Autoreload  = 347 - 1;
  LL_TIM_Init(TIM4, &TIM_InitStruct);
  LL_TIM_ClearFlag_UPDATE(TIM4);

  TIM_OC_InitStruct.OCMode       = LL_TIM_OCMODE_FROZEN;
  TIM_OC_InitStruct.OCState      = LL_TIM_OCSTATE_DISABLE;
  TIM_OC_InitStruct.OCNState     = LL_TIM_OCSTATE_DISABLE;
  TIM_OC_InitStruct.CompareValue = 200;
  TIM_OC_InitStruct.OCPolarity   = LL_TIM_OCPOLARITY_HIGH;
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH1);

  LL_TIM_DisableARRPreload(TIM4);
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_UPDATE);
  LL_TIM_DisableMasterSlaveMode(TIM4);
  LL_TIM_EnableIT_UPDATE(TIM4);
}
/* USER CODE BEGIN 1 */

/* USER CODE END 1 */

/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
