<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\Project\Sipeed\Tang_Primer\Project\CPU_PPL\impl\gwsynthesis\top.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\Project\Sipeed\Tang_Primer\Project\CPU_PPL\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>F:\Project\Sipeed\Tang_Primer\Project\CPU_PPL\src\top.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Sep  1 13:16:05 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>545</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>511</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>62.977(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>21.158</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/Q</td>
<td>CPU/ID_EX/EX_RS_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.844</td>
</tr>
<tr>
<td>2</td>
<td>21.327</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/Q</td>
<td>BUS/LED/input_buf/buff_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.675</td>
</tr>
<tr>
<td>3</td>
<td>21.339</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/Q</td>
<td>BUS/UART/input_buf/buff_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.663</td>
</tr>
<tr>
<td>4</td>
<td>21.346</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/Q</td>
<td>BUS/LED/input_buf/buff_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.656</td>
</tr>
<tr>
<td>5</td>
<td>21.362</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/Q</td>
<td>CPU/ID_EX/EX_RD_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.640</td>
</tr>
<tr>
<td>6</td>
<td>21.430</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/Q</td>
<td>CPU/ID_EX/EX_RS_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.572</td>
</tr>
<tr>
<td>7</td>
<td>21.518</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.484</td>
</tr>
<tr>
<td>8</td>
<td>21.565</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/Q</td>
<td>BUS/LED/input_buf/buff_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.437</td>
</tr>
<tr>
<td>9</td>
<td>21.582</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/Q</td>
<td>CPU/ID_EX/EX_RD_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.420</td>
</tr>
<tr>
<td>10</td>
<td>21.586</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.416</td>
</tr>
<tr>
<td>11</td>
<td>21.601</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/Q</td>
<td>BUS/UART/input_buf/buff_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.401</td>
</tr>
<tr>
<td>12</td>
<td>21.659</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/Q</td>
<td>BUS/UART/input_buf/buff_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.343</td>
</tr>
<tr>
<td>13</td>
<td>21.669</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/Q</td>
<td>CPU/ID_EX/EX_RS_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.333</td>
</tr>
<tr>
<td>14</td>
<td>21.773</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.230</td>
</tr>
<tr>
<td>15</td>
<td>21.815</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/Q</td>
<td>BUS/RAM/data_mem/sp_inst_0/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.188</td>
</tr>
<tr>
<td>16</td>
<td>21.888</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.114</td>
</tr>
<tr>
<td>17</td>
<td>21.888</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.114</td>
</tr>
<tr>
<td>18</td>
<td>21.910</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/Q</td>
<td>BUS/LED/input_buf/buff_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.092</td>
</tr>
<tr>
<td>19</td>
<td>21.923</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.080</td>
</tr>
<tr>
<td>20</td>
<td>21.986</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/Q</td>
<td>BUS/UART/input_buf/buff_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.016</td>
</tr>
<tr>
<td>21</td>
<td>21.998</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/Q</td>
<td>CPU/ID_EX/EX_RS_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.004</td>
</tr>
<tr>
<td>22</td>
<td>21.998</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/Q</td>
<td>CPU/ID_EX/EX_RD_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.004</td>
</tr>
<tr>
<td>23</td>
<td>22.105</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/Q</td>
<td>CPU/ID_EX/EX_RD_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.897</td>
</tr>
<tr>
<td>24</td>
<td>22.126</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/Q</td>
<td>CPU/ID_EX/EX_RD_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.876</td>
</tr>
<tr>
<td>25</td>
<td>22.135</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/Q</td>
<td>BUS/RAM/data_mem/sp_inst_0/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.867</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.427</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1/Q</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>2</td>
<td>0.427</td>
<td>BUS/UART/u_uart_recv/clk_cnt_1_s0/Q</td>
<td>BUS/UART/u_uart_recv/clk_cnt_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>3</td>
<td>0.427</td>
<td>BUS/UART/u_uart_recv/clk_cnt_7_s0/Q</td>
<td>BUS/UART/u_uart_recv/clk_cnt_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>4</td>
<td>0.427</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0/Q</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>5</td>
<td>0.427</td>
<td>BUS/UART/u_uart_send/clk_cnt_2_s0/Q</td>
<td>BUS/UART/u_uart_send/clk_cnt_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>6</td>
<td>0.428</td>
<td>BUS/UART/u_uart_recv/rx_cnt_1_s1/Q</td>
<td>BUS/UART/u_uart_recv/rx_cnt_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>7</td>
<td>0.428</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0/Q</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>8</td>
<td>0.428</td>
<td>BUS/UART/u_uart_send/tx_cnt_2_s1/Q</td>
<td>BUS/UART/u_uart_send/tx_cnt_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>9</td>
<td>0.428</td>
<td>BUS/UART/u_uart_send/clk_cnt_3_s0/Q</td>
<td>BUS/UART/u_uart_send/clk_cnt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>10</td>
<td>0.429</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0/Q</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>11</td>
<td>0.445</td>
<td>CPU/Reg/last_rd_0_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.455</td>
</tr>
<tr>
<td>12</td>
<td>0.462</td>
<td>CPU/Reg/last_rd_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s/WAD[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>13</td>
<td>0.462</td>
<td>CPU/Reg/last_rd_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/WAD[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>14</td>
<td>0.464</td>
<td>CPU/Reg/last_rd_1_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/WAD[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>15</td>
<td>0.472</td>
<td>CPU/Reg/last_rd_0_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_3_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.482</td>
</tr>
<tr>
<td>16</td>
<td>0.475</td>
<td>CPU/Reg/last_rd_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_3_s/WAD[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.485</td>
</tr>
<tr>
<td>17</td>
<td>0.485</td>
<td>BUS/UART/u_uart_send/clk_cnt_7_s0/Q</td>
<td>BUS/UART/u_uart_send/clk_cnt_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>18</td>
<td>0.488</td>
<td>BUS/UART/u_uart_send/tx_cnt_0_s3/Q</td>
<td>BUS/UART/u_uart_send/tx_cnt_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.499</td>
</tr>
<tr>
<td>19</td>
<td>0.537</td>
<td>CPU/IF/pc_0_s1/Q</td>
<td>CPU/IF/pc_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.548</td>
</tr>
<tr>
<td>20</td>
<td>0.539</td>
<td>BUS/UART/u_uart_recv/uart_data_4_s0/Q</td>
<td>BUS/UART/output_buf/buff_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>21</td>
<td>0.539</td>
<td>BUS/UART/u_uart_recv/uart_data_5_s0/Q</td>
<td>BUS/UART/output_buf/buff_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>22</td>
<td>0.539</td>
<td>BUS/UART/u_uart_recv/rxdata_3_s1/Q</td>
<td>BUS/UART/u_uart_recv/uart_data_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>23</td>
<td>0.539</td>
<td>BUS/UART/input_buf/buff_1_s0/Q</td>
<td>BUS/UART/u_uart_send/tx_data_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>24</td>
<td>0.541</td>
<td>BUS/UART/u_uart_send/tx_cnt_1_s3/Q</td>
<td>BUS/UART/u_uart_send/tx_cnt_1_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.552</td>
</tr>
<tr>
<td>25</td>
<td>0.544</td>
<td>BUS/UART/u_uart_recv/uart_data_1_s0/Q</td>
<td>BUS/UART/output_buf/buff_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.555</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/IF/pc_9_s1</td>
</tr>
<tr>
<td>2</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/IF/pc_7_s1</td>
</tr>
<tr>
<td>3</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/IF/pc_3_s1</td>
</tr>
<tr>
<td>4</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/IF_ID/ID_inst_data_10_s0</td>
</tr>
<tr>
<td>5</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/Reg/rf[0]_ER_CL_s29</td>
</tr>
<tr>
<td>6</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/ID_EX/EX_RS_8_s0</td>
</tr>
<tr>
<td>7</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>BUS/UART/u_uart_send/tx_data_2_s1</td>
</tr>
<tr>
<td>8</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>BUS/UART/u_uart_send/tx_data_3_s1</td>
</tr>
<tr>
<td>9</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/ID_EX/EX_RS_9_s0</td>
</tr>
<tr>
<td>10</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>BUS/UART/u_uart_send/tx_data_4_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_ALUop_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_ALUop_1_s0/Q</td>
</tr>
<tr>
<td>6.641</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>7.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R47C4[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>7.535</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C5[3][A]</td>
<td>CPU/EX/ALU/Bin_5_s1/I3</td>
</tr>
<tr>
<td>7.906</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C5[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.487</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td>CPU/EX/ALU/Bin_4_s1/I3</td>
</tr>
<tr>
<td>9.004</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s1/F</td>
</tr>
<tr>
<td>9.672</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][A]</td>
<td>CPU/EX/ALU/addOut_4_s/I1</td>
</tr>
<tr>
<td>10.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_4_s/COUT</td>
</tr>
<tr>
<td>10.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][B]</td>
<td>CPU/EX/ALU/addOut_5_s/CIN</td>
</tr>
<tr>
<td>10.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_5_s/COUT</td>
</tr>
<tr>
<td>10.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/CIN</td>
</tr>
<tr>
<td>10.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>10.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>10.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>10.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/SUM</td>
</tr>
<tr>
<td>11.015</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s14/I2</td>
</tr>
<tr>
<td>11.386</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s14/F</td>
</tr>
<tr>
<td>12.042</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td>CPU/EX/ALU/mem_addr_8_s3/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s3/F</td>
</tr>
<tr>
<td>12.592</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s/I3</td>
</tr>
<tr>
<td>13.045</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C6[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s/F</td>
</tr>
<tr>
<td>13.904</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>BUS/RAM/input_call_s4/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.383</td>
<td>0.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C5[2][B]</td>
<td>BUS/LED/input_call_s1/I3</td>
</tr>
<tr>
<td>15.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C5[2][B]</td>
<td style=" background: #97FFFF;">BUS/LED/input_call_s1/F</td>
</tr>
<tr>
<td>16.891</td>
<td>0.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C9[2][A]</td>
<td>CPU/WB/EX_WB_data_0_s2/I3</td>
</tr>
<tr>
<td>17.344</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_0_s2/F</td>
</tr>
<tr>
<td>18.504</td>
<td>1.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C7[2][B]</td>
<td>CPU/WB/EX_WB_data_0_s0/I1</td>
</tr>
<tr>
<td>18.957</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C7[2][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_0_s0/F</td>
</tr>
<tr>
<td>19.654</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C9[1][B]</td>
<td>CPU/Reg/ID_RS_0_s/I2</td>
</tr>
<tr>
<td>20.203</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_0_s/F</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C9[1][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C9[1][B]</td>
<td>CPU/ID_EX/EX_RS_0_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C9[1][B]</td>
<td>CPU/ID_EX/EX_RS_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.188, 39.054%; route: 9.424, 59.482%; tC2Q: 0.232, 1.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_ALUop_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/LED/input_buf/buff_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_ALUop_1_s0/Q</td>
</tr>
<tr>
<td>6.641</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>7.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R47C4[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>7.535</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C5[3][A]</td>
<td>CPU/EX/ALU/Bin_5_s1/I3</td>
</tr>
<tr>
<td>7.906</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C5[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.487</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td>CPU/EX/ALU/Bin_4_s1/I3</td>
</tr>
<tr>
<td>9.004</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s1/F</td>
</tr>
<tr>
<td>9.672</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][A]</td>
<td>CPU/EX/ALU/addOut_4_s/I1</td>
</tr>
<tr>
<td>10.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_4_s/COUT</td>
</tr>
<tr>
<td>10.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][B]</td>
<td>CPU/EX/ALU/addOut_5_s/CIN</td>
</tr>
<tr>
<td>10.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_5_s/COUT</td>
</tr>
<tr>
<td>10.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/CIN</td>
</tr>
<tr>
<td>10.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>10.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>10.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>10.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/SUM</td>
</tr>
<tr>
<td>11.015</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s14/I2</td>
</tr>
<tr>
<td>11.386</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s14/F</td>
</tr>
<tr>
<td>12.042</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td>CPU/EX/ALU/mem_addr_8_s3/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s3/F</td>
</tr>
<tr>
<td>12.592</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s/I3</td>
</tr>
<tr>
<td>13.045</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C6[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s/F</td>
</tr>
<tr>
<td>13.904</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>BUS/RAM/input_call_s4/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.383</td>
<td>0.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C5[2][B]</td>
<td>BUS/LED/input_call_s1/I3</td>
</tr>
<tr>
<td>15.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C5[2][B]</td>
<td style=" background: #97FFFF;">BUS/LED/input_call_s1/F</td>
</tr>
<tr>
<td>17.034</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[3][A]</td>
<td>CPU/WB/EX_WB_data_3_s2/I3</td>
</tr>
<tr>
<td>17.589</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_3_s2/F</td>
</tr>
<tr>
<td>18.356</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C6[0][B]</td>
<td>BUS/Timer/mem_data_3_s/I1</td>
</tr>
<tr>
<td>18.809</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C6[0][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_3_s/F</td>
</tr>
<tr>
<td>20.034</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td style=" font-weight:bold;">BUS/LED/input_buf/buff_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td>BUS/LED/input_buf/buff_3_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C9[1][A]</td>
<td>BUS/LED/input_buf/buff_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.741, 36.623%; route: 9.702, 61.897%; tC2Q: 0.232, 1.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_ALUop_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/input_buf/buff_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_ALUop_1_s0/Q</td>
</tr>
<tr>
<td>6.641</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>7.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R47C4[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>7.535</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C5[3][A]</td>
<td>CPU/EX/ALU/Bin_5_s1/I3</td>
</tr>
<tr>
<td>7.906</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C5[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.487</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td>CPU/EX/ALU/Bin_4_s1/I3</td>
</tr>
<tr>
<td>9.004</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s1/F</td>
</tr>
<tr>
<td>9.672</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][A]</td>
<td>CPU/EX/ALU/addOut_4_s/I1</td>
</tr>
<tr>
<td>10.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_4_s/COUT</td>
</tr>
<tr>
<td>10.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][B]</td>
<td>CPU/EX/ALU/addOut_5_s/CIN</td>
</tr>
<tr>
<td>10.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_5_s/COUT</td>
</tr>
<tr>
<td>10.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/CIN</td>
</tr>
<tr>
<td>10.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>10.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>10.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>10.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/SUM</td>
</tr>
<tr>
<td>11.015</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s14/I2</td>
</tr>
<tr>
<td>11.386</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s14/F</td>
</tr>
<tr>
<td>12.042</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td>CPU/EX/ALU/mem_addr_8_s3/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s3/F</td>
</tr>
<tr>
<td>12.592</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s/I3</td>
</tr>
<tr>
<td>13.045</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C6[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s/F</td>
</tr>
<tr>
<td>13.904</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>BUS/RAM/input_call_s4/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.383</td>
<td>0.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C5[2][B]</td>
<td>BUS/LED/input_call_s1/I3</td>
</tr>
<tr>
<td>15.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C5[2][B]</td>
<td style=" background: #97FFFF;">BUS/LED/input_call_s1/F</td>
</tr>
<tr>
<td>17.040</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[2][B]</td>
<td>CPU/WB/EX_WB_data_2_s2/I3</td>
</tr>
<tr>
<td>17.411</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_2_s2/F</td>
</tr>
<tr>
<td>18.177</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C8[3][B]</td>
<td>BUS/Timer/mem_data_2_s/I1</td>
</tr>
<tr>
<td>18.732</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C8[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_2_s/F</td>
</tr>
<tr>
<td>20.023</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C6[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/input_buf/buff_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[0][A]</td>
<td>BUS/UART/input_buf/buff_2_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C6[0][A]</td>
<td>BUS/UART/input_buf/buff_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.659, 36.126%; route: 9.773, 62.393%; tC2Q: 0.232, 1.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_ALUop_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/LED/input_buf/buff_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_ALUop_1_s0/Q</td>
</tr>
<tr>
<td>6.641</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>7.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R47C4[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>7.535</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C5[3][A]</td>
<td>CPU/EX/ALU/Bin_5_s1/I3</td>
</tr>
<tr>
<td>7.906</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C5[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.487</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td>CPU/EX/ALU/Bin_4_s1/I3</td>
</tr>
<tr>
<td>9.004</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s1/F</td>
</tr>
<tr>
<td>9.672</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][A]</td>
<td>CPU/EX/ALU/addOut_4_s/I1</td>
</tr>
<tr>
<td>10.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_4_s/COUT</td>
</tr>
<tr>
<td>10.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][B]</td>
<td>CPU/EX/ALU/addOut_5_s/CIN</td>
</tr>
<tr>
<td>10.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_5_s/COUT</td>
</tr>
<tr>
<td>10.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/CIN</td>
</tr>
<tr>
<td>10.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>10.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>10.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>10.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/SUM</td>
</tr>
<tr>
<td>11.015</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s14/I2</td>
</tr>
<tr>
<td>11.386</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s14/F</td>
</tr>
<tr>
<td>12.042</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td>CPU/EX/ALU/mem_addr_8_s3/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s3/F</td>
</tr>
<tr>
<td>12.592</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s/I3</td>
</tr>
<tr>
<td>13.045</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C6[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s/F</td>
</tr>
<tr>
<td>13.904</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>BUS/RAM/input_call_s4/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.383</td>
<td>0.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C5[2][B]</td>
<td>BUS/LED/input_call_s1/I3</td>
</tr>
<tr>
<td>15.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C5[2][B]</td>
<td style=" background: #97FFFF;">BUS/LED/input_call_s1/F</td>
</tr>
<tr>
<td>16.891</td>
<td>0.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C9[2][A]</td>
<td>CPU/WB/EX_WB_data_0_s2/I3</td>
</tr>
<tr>
<td>17.344</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_0_s2/F</td>
</tr>
<tr>
<td>18.354</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C7[3][B]</td>
<td>BUS/Timer/mem_data_0_s/I1</td>
</tr>
<tr>
<td>18.725</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C7[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_0_s/F</td>
</tr>
<tr>
<td>20.015</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">BUS/LED/input_buf/buff_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>BUS/LED/input_buf/buff_0_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>BUS/LED/input_buf/buff_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.557, 35.492%; route: 9.867, 63.026%; tC2Q: 0.232, 1.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_ALUop_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RD_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_ALUop_1_s0/Q</td>
</tr>
<tr>
<td>6.641</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>7.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R47C4[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>7.535</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C5[3][A]</td>
<td>CPU/EX/ALU/Bin_5_s1/I3</td>
</tr>
<tr>
<td>7.906</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C5[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.487</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td>CPU/EX/ALU/Bin_4_s1/I3</td>
</tr>
<tr>
<td>9.004</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s1/F</td>
</tr>
<tr>
<td>9.672</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][A]</td>
<td>CPU/EX/ALU/addOut_4_s/I1</td>
</tr>
<tr>
<td>10.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_4_s/COUT</td>
</tr>
<tr>
<td>10.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][B]</td>
<td>CPU/EX/ALU/addOut_5_s/CIN</td>
</tr>
<tr>
<td>10.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_5_s/COUT</td>
</tr>
<tr>
<td>10.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/CIN</td>
</tr>
<tr>
<td>10.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>10.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>10.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>10.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/SUM</td>
</tr>
<tr>
<td>11.015</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s14/I2</td>
</tr>
<tr>
<td>11.386</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s14/F</td>
</tr>
<tr>
<td>12.042</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td>CPU/EX/ALU/mem_addr_8_s3/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s3/F</td>
</tr>
<tr>
<td>12.592</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s/I3</td>
</tr>
<tr>
<td>13.045</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C6[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s/F</td>
</tr>
<tr>
<td>13.904</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>BUS/RAM/input_call_s4/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.383</td>
<td>0.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C5[2][B]</td>
<td>BUS/LED/input_call_s1/I3</td>
</tr>
<tr>
<td>15.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C5[2][B]</td>
<td style=" background: #97FFFF;">BUS/LED/input_call_s1/F</td>
</tr>
<tr>
<td>16.891</td>
<td>0.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C9[2][A]</td>
<td>CPU/WB/EX_WB_data_0_s2/I3</td>
</tr>
<tr>
<td>17.344</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_0_s2/F</td>
</tr>
<tr>
<td>18.504</td>
<td>1.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C7[2][B]</td>
<td>CPU/WB/EX_WB_data_0_s0/I1</td>
</tr>
<tr>
<td>18.957</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C7[2][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_0_s0/F</td>
</tr>
<tr>
<td>19.451</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C9[2][B]</td>
<td>CPU/Reg/ID_RD_0_s/I2</td>
</tr>
<tr>
<td>20.000</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C9[2][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s/F</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C9[2][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RD_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C9[2][B]</td>
<td>CPU/ID_EX/EX_RD_0_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C9[2][B]</td>
<td>CPU/ID_EX/EX_RD_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.188, 39.562%; route: 9.221, 58.955%; tC2Q: 0.232, 1.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.932</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_ALUop_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_ALUop_1_s0/Q</td>
</tr>
<tr>
<td>6.641</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>7.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R47C4[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>7.535</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C5[3][A]</td>
<td>CPU/EX/ALU/Bin_5_s1/I3</td>
</tr>
<tr>
<td>7.906</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C5[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.487</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td>CPU/EX/ALU/Bin_4_s1/I3</td>
</tr>
<tr>
<td>9.004</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s1/F</td>
</tr>
<tr>
<td>9.672</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][A]</td>
<td>CPU/EX/ALU/addOut_4_s/I1</td>
</tr>
<tr>
<td>10.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_4_s/COUT</td>
</tr>
<tr>
<td>10.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][B]</td>
<td>CPU/EX/ALU/addOut_5_s/CIN</td>
</tr>
<tr>
<td>10.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_5_s/COUT</td>
</tr>
<tr>
<td>10.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/CIN</td>
</tr>
<tr>
<td>10.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>10.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>10.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>10.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/SUM</td>
</tr>
<tr>
<td>11.015</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s14/I2</td>
</tr>
<tr>
<td>11.386</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s14/F</td>
</tr>
<tr>
<td>12.042</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td>CPU/EX/ALU/mem_addr_8_s3/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s3/F</td>
</tr>
<tr>
<td>12.592</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s/I3</td>
</tr>
<tr>
<td>13.045</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C6[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s/F</td>
</tr>
<tr>
<td>13.904</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>BUS/RAM/input_call_s4/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.383</td>
<td>0.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C5[2][B]</td>
<td>BUS/LED/input_call_s1/I3</td>
</tr>
<tr>
<td>15.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C5[2][B]</td>
<td style=" background: #97FFFF;">BUS/LED/input_call_s1/F</td>
</tr>
<tr>
<td>17.040</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[2][B]</td>
<td>CPU/WB/EX_WB_data_2_s2/I3</td>
</tr>
<tr>
<td>17.411</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_2_s2/F</td>
</tr>
<tr>
<td>18.177</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C8[3][A]</td>
<td>CPU/WB/EX_WB_data_2_s0/I1</td>
</tr>
<tr>
<td>18.732</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_2_s0/F</td>
</tr>
<tr>
<td>19.561</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C6[0][B]</td>
<td>CPU/Reg/ID_RS_2_s/I2</td>
</tr>
<tr>
<td>19.932</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C6[0][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_2_s/F</td>
</tr>
<tr>
<td>19.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C6[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C6[0][B]</td>
<td>CPU/ID_EX/EX_RS_2_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C6[0][B]</td>
<td>CPU/ID_EX/EX_RS_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.030, 38.720%; route: 9.311, 59.790%; tC2Q: 0.232, 1.490%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_ALUop_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_ALUop_1_s0/Q</td>
</tr>
<tr>
<td>6.641</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>7.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R47C4[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>7.535</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C5[3][A]</td>
<td>CPU/EX/ALU/Bin_5_s1/I3</td>
</tr>
<tr>
<td>7.906</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C5[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.487</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td>CPU/EX/ALU/Bin_4_s1/I3</td>
</tr>
<tr>
<td>9.004</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s1/F</td>
</tr>
<tr>
<td>9.672</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][A]</td>
<td>CPU/EX/ALU/addOut_4_s/I1</td>
</tr>
<tr>
<td>10.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_4_s/COUT</td>
</tr>
<tr>
<td>10.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][B]</td>
<td>CPU/EX/ALU/addOut_5_s/CIN</td>
</tr>
<tr>
<td>10.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_5_s/COUT</td>
</tr>
<tr>
<td>10.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/CIN</td>
</tr>
<tr>
<td>10.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>10.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>10.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>10.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/SUM</td>
</tr>
<tr>
<td>11.015</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s14/I2</td>
</tr>
<tr>
<td>11.386</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s14/F</td>
</tr>
<tr>
<td>12.042</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td>CPU/EX/ALU/mem_addr_8_s3/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s3/F</td>
</tr>
<tr>
<td>12.592</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s/I3</td>
</tr>
<tr>
<td>13.045</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C6[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s/F</td>
</tr>
<tr>
<td>13.904</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>BUS/RAM/input_call_s4/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.383</td>
<td>0.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C5[2][B]</td>
<td>BUS/LED/input_call_s1/I3</td>
</tr>
<tr>
<td>15.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C5[2][B]</td>
<td style=" background: #97FFFF;">BUS/LED/input_call_s1/F</td>
</tr>
<tr>
<td>16.891</td>
<td>0.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C9[2][A]</td>
<td>CPU/WB/EX_WB_data_0_s2/I3</td>
</tr>
<tr>
<td>17.344</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_0_s2/F</td>
</tr>
<tr>
<td>18.504</td>
<td>1.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C7[2][B]</td>
<td>CPU/WB/EX_WB_data_0_s0/I1</td>
</tr>
<tr>
<td>18.957</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C7[2][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_0_s0/F</td>
</tr>
<tr>
<td>19.843</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C6</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C6</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.639, 36.416%; route: 9.613, 62.086%; tC2Q: 0.232, 1.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_ALUop_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/LED/input_buf/buff_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_ALUop_1_s0/Q</td>
</tr>
<tr>
<td>6.641</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>7.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R47C4[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>7.535</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C5[3][A]</td>
<td>CPU/EX/ALU/Bin_5_s1/I3</td>
</tr>
<tr>
<td>7.906</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C5[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.487</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td>CPU/EX/ALU/Bin_4_s1/I3</td>
</tr>
<tr>
<td>9.004</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s1/F</td>
</tr>
<tr>
<td>9.672</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][A]</td>
<td>CPU/EX/ALU/addOut_4_s/I1</td>
</tr>
<tr>
<td>10.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_4_s/COUT</td>
</tr>
<tr>
<td>10.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][B]</td>
<td>CPU/EX/ALU/addOut_5_s/CIN</td>
</tr>
<tr>
<td>10.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_5_s/COUT</td>
</tr>
<tr>
<td>10.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/CIN</td>
</tr>
<tr>
<td>10.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>10.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>10.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>10.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/SUM</td>
</tr>
<tr>
<td>11.015</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s14/I2</td>
</tr>
<tr>
<td>11.386</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s14/F</td>
</tr>
<tr>
<td>12.042</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td>CPU/EX/ALU/mem_addr_8_s3/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s3/F</td>
</tr>
<tr>
<td>12.592</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s/I3</td>
</tr>
<tr>
<td>13.045</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C6[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s/F</td>
</tr>
<tr>
<td>13.904</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>BUS/RAM/input_call_s4/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.383</td>
<td>0.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C5[2][B]</td>
<td>BUS/LED/input_call_s1/I3</td>
</tr>
<tr>
<td>15.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C5[2][B]</td>
<td style=" background: #97FFFF;">BUS/LED/input_call_s1/F</td>
</tr>
<tr>
<td>17.040</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[2][B]</td>
<td>CPU/WB/EX_WB_data_2_s2/I3</td>
</tr>
<tr>
<td>17.411</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_2_s2/F</td>
</tr>
<tr>
<td>18.177</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C8[3][B]</td>
<td>BUS/Timer/mem_data_2_s/I1</td>
</tr>
<tr>
<td>18.732</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C8[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_2_s/F</td>
</tr>
<tr>
<td>19.796</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td style=" font-weight:bold;">BUS/LED/input_buf/buff_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td>BUS/LED/input_buf/buff_2_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C9[0][B]</td>
<td>BUS/LED/input_buf/buff_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.659, 36.656%; route: 9.546, 61.841%; tC2Q: 0.232, 1.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_ALUop_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RD_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_ALUop_1_s0/Q</td>
</tr>
<tr>
<td>6.641</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>7.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R47C4[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>7.535</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C5[3][A]</td>
<td>CPU/EX/ALU/Bin_5_s1/I3</td>
</tr>
<tr>
<td>7.906</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C5[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.487</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td>CPU/EX/ALU/Bin_4_s1/I3</td>
</tr>
<tr>
<td>9.004</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s1/F</td>
</tr>
<tr>
<td>9.672</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][A]</td>
<td>CPU/EX/ALU/addOut_4_s/I1</td>
</tr>
<tr>
<td>10.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_4_s/COUT</td>
</tr>
<tr>
<td>10.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][B]</td>
<td>CPU/EX/ALU/addOut_5_s/CIN</td>
</tr>
<tr>
<td>10.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_5_s/COUT</td>
</tr>
<tr>
<td>10.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/CIN</td>
</tr>
<tr>
<td>10.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>10.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>10.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>10.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/SUM</td>
</tr>
<tr>
<td>11.015</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s14/I2</td>
</tr>
<tr>
<td>11.386</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s14/F</td>
</tr>
<tr>
<td>12.042</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td>CPU/EX/ALU/mem_addr_8_s3/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s3/F</td>
</tr>
<tr>
<td>12.592</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s/I3</td>
</tr>
<tr>
<td>13.045</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C6[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s/F</td>
</tr>
<tr>
<td>13.904</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>BUS/RAM/input_call_s4/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.383</td>
<td>0.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C5[2][B]</td>
<td>BUS/LED/input_call_s1/I3</td>
</tr>
<tr>
<td>15.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C5[2][B]</td>
<td style=" background: #97FFFF;">BUS/LED/input_call_s1/F</td>
</tr>
<tr>
<td>17.034</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[3][A]</td>
<td>CPU/WB/EX_WB_data_3_s2/I3</td>
</tr>
<tr>
<td>17.589</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_3_s2/F</td>
</tr>
<tr>
<td>18.356</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C6[2][A]</td>
<td>CPU/WB/EX_WB_data_3_s0/I1</td>
</tr>
<tr>
<td>18.809</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C6[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_3_s0/F</td>
</tr>
<tr>
<td>19.231</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C7[1][A]</td>
<td>CPU/Reg/ID_RD_3_s/I2</td>
</tr>
<tr>
<td>19.780</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C7[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_3_s/F</td>
</tr>
<tr>
<td>19.780</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RD_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[1][A]</td>
<td>CPU/ID_EX/EX_RD_3_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C7[1][A]</td>
<td>CPU/ID_EX/EX_RD_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.290, 40.788%; route: 8.899, 57.708%; tC2Q: 0.232, 1.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.586</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_ALUop_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_ALUop_1_s0/Q</td>
</tr>
<tr>
<td>6.641</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>7.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R47C4[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>7.535</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C5[3][A]</td>
<td>CPU/EX/ALU/Bin_5_s1/I3</td>
</tr>
<tr>
<td>7.906</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C5[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.487</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td>CPU/EX/ALU/Bin_4_s1/I3</td>
</tr>
<tr>
<td>9.004</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s1/F</td>
</tr>
<tr>
<td>9.672</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][A]</td>
<td>CPU/EX/ALU/addOut_4_s/I1</td>
</tr>
<tr>
<td>10.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_4_s/COUT</td>
</tr>
<tr>
<td>10.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][B]</td>
<td>CPU/EX/ALU/addOut_5_s/CIN</td>
</tr>
<tr>
<td>10.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_5_s/COUT</td>
</tr>
<tr>
<td>10.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/CIN</td>
</tr>
<tr>
<td>10.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>10.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>10.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>10.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/SUM</td>
</tr>
<tr>
<td>11.015</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s14/I2</td>
</tr>
<tr>
<td>11.386</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s14/F</td>
</tr>
<tr>
<td>12.042</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td>CPU/EX/ALU/mem_addr_8_s3/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s3/F</td>
</tr>
<tr>
<td>12.592</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s/I3</td>
</tr>
<tr>
<td>13.045</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C6[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s/F</td>
</tr>
<tr>
<td>13.904</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>BUS/RAM/input_call_s4/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.383</td>
<td>0.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C5[2][B]</td>
<td>BUS/LED/input_call_s1/I3</td>
</tr>
<tr>
<td>15.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C5[2][B]</td>
<td style=" background: #97FFFF;">BUS/LED/input_call_s1/F</td>
</tr>
<tr>
<td>16.891</td>
<td>0.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C9[2][A]</td>
<td>CPU/WB/EX_WB_data_0_s2/I3</td>
</tr>
<tr>
<td>17.344</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_0_s2/F</td>
</tr>
<tr>
<td>18.504</td>
<td>1.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C7[2][B]</td>
<td>CPU/WB/EX_WB_data_0_s0/I1</td>
</tr>
<tr>
<td>18.957</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C7[2][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_0_s0/F</td>
</tr>
<tr>
<td>19.776</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_0_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C7</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C7</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.639, 36.575%; route: 9.546, 61.920%; tC2Q: 0.232, 1.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_ALUop_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/input_buf/buff_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_ALUop_1_s0/Q</td>
</tr>
<tr>
<td>6.641</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>7.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R47C4[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>7.535</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C5[3][A]</td>
<td>CPU/EX/ALU/Bin_5_s1/I3</td>
</tr>
<tr>
<td>7.906</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C5[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.487</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td>CPU/EX/ALU/Bin_4_s1/I3</td>
</tr>
<tr>
<td>9.004</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s1/F</td>
</tr>
<tr>
<td>9.672</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][A]</td>
<td>CPU/EX/ALU/addOut_4_s/I1</td>
</tr>
<tr>
<td>10.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_4_s/COUT</td>
</tr>
<tr>
<td>10.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][B]</td>
<td>CPU/EX/ALU/addOut_5_s/CIN</td>
</tr>
<tr>
<td>10.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_5_s/COUT</td>
</tr>
<tr>
<td>10.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/CIN</td>
</tr>
<tr>
<td>10.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>10.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>10.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>10.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/SUM</td>
</tr>
<tr>
<td>11.015</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s14/I2</td>
</tr>
<tr>
<td>11.386</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s14/F</td>
</tr>
<tr>
<td>12.042</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td>CPU/EX/ALU/mem_addr_8_s3/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s3/F</td>
</tr>
<tr>
<td>12.592</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s/I3</td>
</tr>
<tr>
<td>13.045</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C6[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s/F</td>
</tr>
<tr>
<td>13.904</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>BUS/RAM/input_call_s4/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.383</td>
<td>0.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C5[2][B]</td>
<td>BUS/LED/input_call_s1/I3</td>
</tr>
<tr>
<td>15.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C5[2][B]</td>
<td style=" background: #97FFFF;">BUS/LED/input_call_s1/F</td>
</tr>
<tr>
<td>16.891</td>
<td>0.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C9[2][A]</td>
<td>CPU/WB/EX_WB_data_0_s2/I3</td>
</tr>
<tr>
<td>17.344</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_0_s2/F</td>
</tr>
<tr>
<td>18.354</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C7[3][B]</td>
<td>BUS/Timer/mem_data_0_s/I1</td>
</tr>
<tr>
<td>18.725</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C7[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_0_s/F</td>
</tr>
<tr>
<td>19.760</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C7[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/input_buf/buff_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C7[0][A]</td>
<td>BUS/UART/input_buf/buff_0_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C7[0][A]</td>
<td>BUS/UART/input_buf/buff_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.557, 36.079%; route: 9.612, 62.414%; tC2Q: 0.232, 1.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_ALUop_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/input_buf/buff_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_ALUop_1_s0/Q</td>
</tr>
<tr>
<td>6.641</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>7.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R47C4[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>7.535</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C5[3][A]</td>
<td>CPU/EX/ALU/Bin_5_s1/I3</td>
</tr>
<tr>
<td>7.906</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C5[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.487</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td>CPU/EX/ALU/Bin_4_s1/I3</td>
</tr>
<tr>
<td>9.004</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s1/F</td>
</tr>
<tr>
<td>9.672</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][A]</td>
<td>CPU/EX/ALU/addOut_4_s/I1</td>
</tr>
<tr>
<td>10.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_4_s/COUT</td>
</tr>
<tr>
<td>10.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][B]</td>
<td>CPU/EX/ALU/addOut_5_s/CIN</td>
</tr>
<tr>
<td>10.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_5_s/COUT</td>
</tr>
<tr>
<td>10.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/CIN</td>
</tr>
<tr>
<td>10.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>10.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>10.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>10.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/SUM</td>
</tr>
<tr>
<td>11.015</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s14/I2</td>
</tr>
<tr>
<td>11.386</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s14/F</td>
</tr>
<tr>
<td>12.042</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td>CPU/EX/ALU/mem_addr_8_s3/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s3/F</td>
</tr>
<tr>
<td>12.592</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s/I3</td>
</tr>
<tr>
<td>13.045</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C6[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s/F</td>
</tr>
<tr>
<td>13.904</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>BUS/RAM/input_call_s4/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.383</td>
<td>0.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C5[2][B]</td>
<td>BUS/LED/input_call_s1/I3</td>
</tr>
<tr>
<td>15.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C5[2][B]</td>
<td style=" background: #97FFFF;">BUS/LED/input_call_s1/F</td>
</tr>
<tr>
<td>17.034</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[3][A]</td>
<td>CPU/WB/EX_WB_data_3_s2/I3</td>
</tr>
<tr>
<td>17.589</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_3_s2/F</td>
</tr>
<tr>
<td>18.356</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C6[0][B]</td>
<td>BUS/Timer/mem_data_3_s/I1</td>
</tr>
<tr>
<td>18.809</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C6[0][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_3_s/F</td>
</tr>
<tr>
<td>19.702</td>
<td>0.893</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C6[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/input_buf/buff_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C6[1][A]</td>
<td>BUS/UART/input_buf/buff_3_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C6[1][A]</td>
<td>BUS/UART/input_buf/buff_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.741, 37.416%; route: 9.370, 61.072%; tC2Q: 0.232, 1.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_ALUop_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_ALUop_1_s0/Q</td>
</tr>
<tr>
<td>6.641</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>7.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R47C4[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>7.535</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C5[3][A]</td>
<td>CPU/EX/ALU/Bin_5_s1/I3</td>
</tr>
<tr>
<td>7.906</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C5[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.487</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td>CPU/EX/ALU/Bin_4_s1/I3</td>
</tr>
<tr>
<td>9.004</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s1/F</td>
</tr>
<tr>
<td>9.672</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][A]</td>
<td>CPU/EX/ALU/addOut_4_s/I1</td>
</tr>
<tr>
<td>10.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_4_s/COUT</td>
</tr>
<tr>
<td>10.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][B]</td>
<td>CPU/EX/ALU/addOut_5_s/CIN</td>
</tr>
<tr>
<td>10.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_5_s/COUT</td>
</tr>
<tr>
<td>10.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/CIN</td>
</tr>
<tr>
<td>10.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>10.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>10.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>10.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/SUM</td>
</tr>
<tr>
<td>11.015</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s14/I2</td>
</tr>
<tr>
<td>11.386</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s14/F</td>
</tr>
<tr>
<td>12.042</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td>CPU/EX/ALU/mem_addr_8_s3/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s3/F</td>
</tr>
<tr>
<td>12.592</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s/I3</td>
</tr>
<tr>
<td>13.045</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C6[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s/F</td>
</tr>
<tr>
<td>13.904</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>BUS/RAM/input_call_s4/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.383</td>
<td>0.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C5[2][B]</td>
<td>BUS/LED/input_call_s1/I3</td>
</tr>
<tr>
<td>15.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C5[2][B]</td>
<td style=" background: #97FFFF;">BUS/LED/input_call_s1/F</td>
</tr>
<tr>
<td>17.034</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[3][A]</td>
<td>CPU/WB/EX_WB_data_3_s2/I3</td>
</tr>
<tr>
<td>17.589</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_3_s2/F</td>
</tr>
<tr>
<td>18.356</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C6[2][A]</td>
<td>CPU/WB/EX_WB_data_3_s0/I1</td>
</tr>
<tr>
<td>18.809</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C6[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_3_s0/F</td>
</tr>
<tr>
<td>19.231</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C7[0][A]</td>
<td>CPU/Reg/ID_RS_3_s/I2</td>
</tr>
<tr>
<td>19.693</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C7[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_3_s/F</td>
</tr>
<tr>
<td>19.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C7[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C7[0][A]</td>
<td>CPU/ID_EX/EX_RS_3_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C7[0][A]</td>
<td>CPU/ID_EX/EX_RS_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.203, 40.452%; route: 8.899, 58.035%; tC2Q: 0.232, 1.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_ALUop_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_ALUop_1_s0/Q</td>
</tr>
<tr>
<td>6.641</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>7.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R47C4[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>7.535</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C5[3][A]</td>
<td>CPU/EX/ALU/Bin_5_s1/I3</td>
</tr>
<tr>
<td>7.906</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C5[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.487</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td>CPU/EX/ALU/Bin_4_s1/I3</td>
</tr>
<tr>
<td>9.004</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s1/F</td>
</tr>
<tr>
<td>9.672</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][A]</td>
<td>CPU/EX/ALU/addOut_4_s/I1</td>
</tr>
<tr>
<td>10.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_4_s/COUT</td>
</tr>
<tr>
<td>10.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][B]</td>
<td>CPU/EX/ALU/addOut_5_s/CIN</td>
</tr>
<tr>
<td>10.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_5_s/COUT</td>
</tr>
<tr>
<td>10.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/CIN</td>
</tr>
<tr>
<td>10.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>10.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>10.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>10.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/SUM</td>
</tr>
<tr>
<td>11.015</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s14/I2</td>
</tr>
<tr>
<td>11.386</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s14/F</td>
</tr>
<tr>
<td>12.042</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td>CPU/EX/ALU/mem_addr_8_s3/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s3/F</td>
</tr>
<tr>
<td>12.592</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s/I3</td>
</tr>
<tr>
<td>13.045</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C6[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s/F</td>
</tr>
<tr>
<td>13.904</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>BUS/RAM/input_call_s4/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.383</td>
<td>0.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C5[2][B]</td>
<td>BUS/LED/input_call_s1/I3</td>
</tr>
<tr>
<td>15.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C5[2][B]</td>
<td style=" background: #97FFFF;">BUS/LED/input_call_s1/F</td>
</tr>
<tr>
<td>17.040</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[2][B]</td>
<td>CPU/WB/EX_WB_data_2_s2/I3</td>
</tr>
<tr>
<td>17.411</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_2_s2/F</td>
</tr>
<tr>
<td>18.177</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C8[3][A]</td>
<td>CPU/WB/EX_WB_data_2_s0/I1</td>
</tr>
<tr>
<td>18.732</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_2_s0/F</td>
</tr>
<tr>
<td>19.589</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C6</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C6</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.659, 37.156%; route: 9.339, 61.321%; tC2Q: 0.232, 1.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_ALUop_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_ALUop_1_s0/Q</td>
</tr>
<tr>
<td>6.641</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>7.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R47C4[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>7.535</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C5[3][A]</td>
<td>CPU/EX/ALU/Bin_5_s1/I3</td>
</tr>
<tr>
<td>7.906</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C5[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.487</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td>CPU/EX/ALU/Bin_4_s1/I3</td>
</tr>
<tr>
<td>9.004</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s1/F</td>
</tr>
<tr>
<td>9.672</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][A]</td>
<td>CPU/EX/ALU/addOut_4_s/I1</td>
</tr>
<tr>
<td>10.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_4_s/COUT</td>
</tr>
<tr>
<td>10.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][B]</td>
<td>CPU/EX/ALU/addOut_5_s/CIN</td>
</tr>
<tr>
<td>10.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_5_s/COUT</td>
</tr>
<tr>
<td>10.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/CIN</td>
</tr>
<tr>
<td>10.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>10.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>10.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>10.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/SUM</td>
</tr>
<tr>
<td>11.015</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s14/I2</td>
</tr>
<tr>
<td>11.386</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s14/F</td>
</tr>
<tr>
<td>12.042</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td>CPU/EX/ALU/mem_addr_8_s3/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s3/F</td>
</tr>
<tr>
<td>12.592</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s/I3</td>
</tr>
<tr>
<td>13.045</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C6[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s/F</td>
</tr>
<tr>
<td>13.904</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>BUS/RAM/input_call_s4/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.383</td>
<td>0.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C5[2][B]</td>
<td>BUS/LED/input_call_s1/I3</td>
</tr>
<tr>
<td>15.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C5[2][B]</td>
<td style=" background: #97FFFF;">BUS/LED/input_call_s1/F</td>
</tr>
<tr>
<td>17.040</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[2][B]</td>
<td>CPU/WB/EX_WB_data_2_s2/I3</td>
</tr>
<tr>
<td>17.411</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_2_s2/F</td>
</tr>
<tr>
<td>18.177</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C8[3][B]</td>
<td>BUS/Timer/mem_data_2_s/I1</td>
</tr>
<tr>
<td>18.732</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C8[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_2_s/F</td>
</tr>
<tr>
<td>19.547</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/sp_inst_0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>BUS/RAM/data_mem/sp_inst_0/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>BUS/RAM/data_mem/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.659, 37.258%; route: 9.297, 61.215%; tC2Q: 0.232, 1.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_ALUop_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_ALUop_1_s0/Q</td>
</tr>
<tr>
<td>6.641</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>7.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R47C4[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>7.535</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C5[3][A]</td>
<td>CPU/EX/ALU/Bin_5_s1/I3</td>
</tr>
<tr>
<td>7.906</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C5[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.487</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td>CPU/EX/ALU/Bin_4_s1/I3</td>
</tr>
<tr>
<td>9.004</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s1/F</td>
</tr>
<tr>
<td>9.672</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][A]</td>
<td>CPU/EX/ALU/addOut_4_s/I1</td>
</tr>
<tr>
<td>10.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_4_s/COUT</td>
</tr>
<tr>
<td>10.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][B]</td>
<td>CPU/EX/ALU/addOut_5_s/CIN</td>
</tr>
<tr>
<td>10.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_5_s/COUT</td>
</tr>
<tr>
<td>10.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/CIN</td>
</tr>
<tr>
<td>10.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>10.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>10.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>10.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/SUM</td>
</tr>
<tr>
<td>11.015</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s14/I2</td>
</tr>
<tr>
<td>11.386</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s14/F</td>
</tr>
<tr>
<td>12.042</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td>CPU/EX/ALU/mem_addr_8_s3/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s3/F</td>
</tr>
<tr>
<td>12.592</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s/I3</td>
</tr>
<tr>
<td>13.045</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C6[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s/F</td>
</tr>
<tr>
<td>13.904</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>BUS/RAM/input_call_s4/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.383</td>
<td>0.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C5[2][B]</td>
<td>BUS/LED/input_call_s1/I3</td>
</tr>
<tr>
<td>15.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C5[2][B]</td>
<td style=" background: #97FFFF;">BUS/LED/input_call_s1/F</td>
</tr>
<tr>
<td>17.034</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[3][A]</td>
<td>CPU/WB/EX_WB_data_3_s2/I3</td>
</tr>
<tr>
<td>17.589</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_3_s2/F</td>
</tr>
<tr>
<td>18.356</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C6[2][A]</td>
<td>CPU/WB/EX_WB_data_3_s0/I1</td>
</tr>
<tr>
<td>18.809</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C6[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_3_s0/F</td>
</tr>
<tr>
<td>19.473</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_0_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C7</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C7</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.741, 37.982%; route: 9.141, 60.483%; tC2Q: 0.232, 1.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_ALUop_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_ALUop_1_s0/Q</td>
</tr>
<tr>
<td>6.641</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>7.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R47C4[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>7.535</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C5[3][A]</td>
<td>CPU/EX/ALU/Bin_5_s1/I3</td>
</tr>
<tr>
<td>7.906</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C5[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.487</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td>CPU/EX/ALU/Bin_4_s1/I3</td>
</tr>
<tr>
<td>9.004</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s1/F</td>
</tr>
<tr>
<td>9.672</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][A]</td>
<td>CPU/EX/ALU/addOut_4_s/I1</td>
</tr>
<tr>
<td>10.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_4_s/COUT</td>
</tr>
<tr>
<td>10.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][B]</td>
<td>CPU/EX/ALU/addOut_5_s/CIN</td>
</tr>
<tr>
<td>10.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_5_s/COUT</td>
</tr>
<tr>
<td>10.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/CIN</td>
</tr>
<tr>
<td>10.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>10.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>10.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>10.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/SUM</td>
</tr>
<tr>
<td>11.015</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s14/I2</td>
</tr>
<tr>
<td>11.386</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s14/F</td>
</tr>
<tr>
<td>12.042</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td>CPU/EX/ALU/mem_addr_8_s3/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s3/F</td>
</tr>
<tr>
<td>12.592</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s/I3</td>
</tr>
<tr>
<td>13.045</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C6[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s/F</td>
</tr>
<tr>
<td>13.904</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>BUS/RAM/input_call_s4/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.383</td>
<td>0.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C5[2][B]</td>
<td>BUS/LED/input_call_s1/I3</td>
</tr>
<tr>
<td>15.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C5[2][B]</td>
<td style=" background: #97FFFF;">BUS/LED/input_call_s1/F</td>
</tr>
<tr>
<td>17.034</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[3][A]</td>
<td>CPU/WB/EX_WB_data_3_s2/I3</td>
</tr>
<tr>
<td>17.589</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_3_s2/F</td>
</tr>
<tr>
<td>18.356</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C6[2][A]</td>
<td>CPU/WB/EX_WB_data_3_s0/I1</td>
</tr>
<tr>
<td>18.809</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C6[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_3_s0/F</td>
</tr>
<tr>
<td>19.473</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C6</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C6</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.741, 37.982%; route: 9.141, 60.483%; tC2Q: 0.232, 1.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_ALUop_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/LED/input_buf/buff_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_ALUop_1_s0/Q</td>
</tr>
<tr>
<td>6.641</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>7.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R47C4[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>7.535</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C5[3][A]</td>
<td>CPU/EX/ALU/Bin_5_s1/I3</td>
</tr>
<tr>
<td>7.906</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C5[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.487</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td>CPU/EX/ALU/Bin_4_s1/I3</td>
</tr>
<tr>
<td>9.004</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s1/F</td>
</tr>
<tr>
<td>9.672</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][A]</td>
<td>CPU/EX/ALU/addOut_4_s/I1</td>
</tr>
<tr>
<td>10.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_4_s/COUT</td>
</tr>
<tr>
<td>10.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][B]</td>
<td>CPU/EX/ALU/addOut_5_s/CIN</td>
</tr>
<tr>
<td>10.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_5_s/COUT</td>
</tr>
<tr>
<td>10.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/CIN</td>
</tr>
<tr>
<td>10.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>10.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>10.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>10.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/SUM</td>
</tr>
<tr>
<td>11.015</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s14/I2</td>
</tr>
<tr>
<td>11.386</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s14/F</td>
</tr>
<tr>
<td>12.042</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td>CPU/EX/ALU/mem_addr_8_s3/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s3/F</td>
</tr>
<tr>
<td>12.592</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s/I3</td>
</tr>
<tr>
<td>13.045</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C6[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s/F</td>
</tr>
<tr>
<td>13.904</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>BUS/RAM/input_call_s4/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.383</td>
<td>0.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C5[2][B]</td>
<td>BUS/LED/input_call_s1/I3</td>
</tr>
<tr>
<td>15.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C5[2][B]</td>
<td style=" background: #97FFFF;">BUS/LED/input_call_s1/F</td>
</tr>
<tr>
<td>17.040</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[2][A]</td>
<td>CPU/WB/EX_WB_data_1_s2/I3</td>
</tr>
<tr>
<td>17.411</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_1_s2/F</td>
</tr>
<tr>
<td>17.935</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C8[0][B]</td>
<td>BUS/Timer/mem_data_1_s/I1</td>
</tr>
<tr>
<td>18.388</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C8[0][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_1_s/F</td>
</tr>
<tr>
<td>19.452</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td style=" font-weight:bold;">BUS/LED/input_buf/buff_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>BUS/LED/input_buf/buff_1_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>BUS/LED/input_buf/buff_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.557, 36.818%; route: 9.304, 61.645%; tC2Q: 0.232, 1.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_ALUop_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_ALUop_1_s0/Q</td>
</tr>
<tr>
<td>6.641</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>7.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R47C4[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>7.535</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C5[3][A]</td>
<td>CPU/EX/ALU/Bin_5_s1/I3</td>
</tr>
<tr>
<td>7.906</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C5[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.487</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td>CPU/EX/ALU/Bin_4_s1/I3</td>
</tr>
<tr>
<td>9.004</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s1/F</td>
</tr>
<tr>
<td>9.672</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][A]</td>
<td>CPU/EX/ALU/addOut_4_s/I1</td>
</tr>
<tr>
<td>10.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_4_s/COUT</td>
</tr>
<tr>
<td>10.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][B]</td>
<td>CPU/EX/ALU/addOut_5_s/CIN</td>
</tr>
<tr>
<td>10.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_5_s/COUT</td>
</tr>
<tr>
<td>10.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/CIN</td>
</tr>
<tr>
<td>10.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>10.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>10.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>10.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/SUM</td>
</tr>
<tr>
<td>11.015</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s14/I2</td>
</tr>
<tr>
<td>11.386</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s14/F</td>
</tr>
<tr>
<td>12.042</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td>CPU/EX/ALU/mem_addr_8_s3/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s3/F</td>
</tr>
<tr>
<td>12.592</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s/I3</td>
</tr>
<tr>
<td>13.045</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C6[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s/F</td>
</tr>
<tr>
<td>13.904</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>BUS/RAM/input_call_s4/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.383</td>
<td>0.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C5[2][B]</td>
<td>BUS/LED/input_call_s1/I3</td>
</tr>
<tr>
<td>15.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C5[2][B]</td>
<td style=" background: #97FFFF;">BUS/LED/input_call_s1/F</td>
</tr>
<tr>
<td>17.040</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[2][B]</td>
<td>CPU/WB/EX_WB_data_2_s2/I3</td>
</tr>
<tr>
<td>17.411</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_2_s2/F</td>
</tr>
<tr>
<td>18.177</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C8[3][A]</td>
<td>CPU/WB/EX_WB_data_2_s0/I1</td>
</tr>
<tr>
<td>18.732</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_2_s0/F</td>
</tr>
<tr>
<td>19.439</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_0_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C7</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C7</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.659, 37.525%; route: 9.189, 60.937%; tC2Q: 0.232, 1.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.986</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_ALUop_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/input_buf/buff_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_ALUop_1_s0/Q</td>
</tr>
<tr>
<td>6.641</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>7.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R47C4[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>7.535</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C5[3][A]</td>
<td>CPU/EX/ALU/Bin_5_s1/I3</td>
</tr>
<tr>
<td>7.906</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C5[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.487</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td>CPU/EX/ALU/Bin_4_s1/I3</td>
</tr>
<tr>
<td>9.004</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s1/F</td>
</tr>
<tr>
<td>9.672</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][A]</td>
<td>CPU/EX/ALU/addOut_4_s/I1</td>
</tr>
<tr>
<td>10.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_4_s/COUT</td>
</tr>
<tr>
<td>10.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][B]</td>
<td>CPU/EX/ALU/addOut_5_s/CIN</td>
</tr>
<tr>
<td>10.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_5_s/COUT</td>
</tr>
<tr>
<td>10.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/CIN</td>
</tr>
<tr>
<td>10.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>10.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>10.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>10.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/SUM</td>
</tr>
<tr>
<td>11.015</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s14/I2</td>
</tr>
<tr>
<td>11.386</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s14/F</td>
</tr>
<tr>
<td>12.042</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td>CPU/EX/ALU/mem_addr_8_s3/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s3/F</td>
</tr>
<tr>
<td>12.592</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s/I3</td>
</tr>
<tr>
<td>13.045</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C6[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s/F</td>
</tr>
<tr>
<td>13.904</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>BUS/RAM/input_call_s4/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.383</td>
<td>0.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C5[2][B]</td>
<td>BUS/LED/input_call_s1/I3</td>
</tr>
<tr>
<td>15.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C5[2][B]</td>
<td style=" background: #97FFFF;">BUS/LED/input_call_s1/F</td>
</tr>
<tr>
<td>17.040</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[2][A]</td>
<td>CPU/WB/EX_WB_data_1_s2/I3</td>
</tr>
<tr>
<td>17.411</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_1_s2/F</td>
</tr>
<tr>
<td>17.935</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C8[0][B]</td>
<td>BUS/Timer/mem_data_1_s/I1</td>
</tr>
<tr>
<td>18.388</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C8[0][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_1_s/F</td>
</tr>
<tr>
<td>19.375</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[1][B]</td>
<td style=" font-weight:bold;">BUS/UART/input_buf/buff_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[1][B]</td>
<td>BUS/UART/input_buf/buff_1_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C7[1][B]</td>
<td>BUS/UART/input_buf/buff_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.557, 37.006%; route: 9.227, 61.449%; tC2Q: 0.232, 1.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_ALUop_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_ALUop_1_s0/Q</td>
</tr>
<tr>
<td>6.641</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>7.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R47C4[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>7.535</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C5[3][A]</td>
<td>CPU/EX/ALU/Bin_5_s1/I3</td>
</tr>
<tr>
<td>7.906</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C5[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.487</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td>CPU/EX/ALU/Bin_4_s1/I3</td>
</tr>
<tr>
<td>9.004</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s1/F</td>
</tr>
<tr>
<td>9.672</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][A]</td>
<td>CPU/EX/ALU/addOut_4_s/I1</td>
</tr>
<tr>
<td>10.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_4_s/COUT</td>
</tr>
<tr>
<td>10.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][B]</td>
<td>CPU/EX/ALU/addOut_5_s/CIN</td>
</tr>
<tr>
<td>10.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_5_s/COUT</td>
</tr>
<tr>
<td>10.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/CIN</td>
</tr>
<tr>
<td>10.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>10.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>10.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>10.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/SUM</td>
</tr>
<tr>
<td>11.015</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s14/I2</td>
</tr>
<tr>
<td>11.386</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s14/F</td>
</tr>
<tr>
<td>12.042</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td>CPU/EX/ALU/mem_addr_8_s3/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s3/F</td>
</tr>
<tr>
<td>12.592</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s/I3</td>
</tr>
<tr>
<td>13.045</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C6[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s/F</td>
</tr>
<tr>
<td>13.904</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>BUS/RAM/input_call_s4/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.383</td>
<td>0.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C5[2][B]</td>
<td>BUS/LED/input_call_s1/I3</td>
</tr>
<tr>
<td>15.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C5[2][B]</td>
<td style=" background: #97FFFF;">BUS/LED/input_call_s1/F</td>
</tr>
<tr>
<td>17.040</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[2][A]</td>
<td>CPU/WB/EX_WB_data_1_s2/I3</td>
</tr>
<tr>
<td>17.411</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_1_s2/F</td>
</tr>
<tr>
<td>17.935</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C8[0][A]</td>
<td>CPU/WB/EX_WB_data_1_s0/I1</td>
</tr>
<tr>
<td>18.388</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_1_s0/F</td>
</tr>
<tr>
<td>18.814</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C6[0][A]</td>
<td>CPU/Reg/ID_RS_1_s/I2</td>
</tr>
<tr>
<td>19.363</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C6[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_1_s/F</td>
</tr>
<tr>
<td>19.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C6[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C6[0][A]</td>
<td>CPU/ID_EX/EX_RS_1_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C6[0][A]</td>
<td>CPU/ID_EX/EX_RS_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.106, 40.693%; route: 8.666, 57.761%; tC2Q: 0.232, 1.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_ALUop_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RD_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_ALUop_1_s0/Q</td>
</tr>
<tr>
<td>6.641</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>7.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R47C4[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>7.535</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C5[3][A]</td>
<td>CPU/EX/ALU/Bin_5_s1/I3</td>
</tr>
<tr>
<td>7.906</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C5[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.487</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td>CPU/EX/ALU/Bin_4_s1/I3</td>
</tr>
<tr>
<td>9.004</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s1/F</td>
</tr>
<tr>
<td>9.672</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][A]</td>
<td>CPU/EX/ALU/addOut_4_s/I1</td>
</tr>
<tr>
<td>10.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_4_s/COUT</td>
</tr>
<tr>
<td>10.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][B]</td>
<td>CPU/EX/ALU/addOut_5_s/CIN</td>
</tr>
<tr>
<td>10.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_5_s/COUT</td>
</tr>
<tr>
<td>10.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/CIN</td>
</tr>
<tr>
<td>10.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>10.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>10.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>10.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/SUM</td>
</tr>
<tr>
<td>11.015</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s14/I2</td>
</tr>
<tr>
<td>11.386</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s14/F</td>
</tr>
<tr>
<td>12.042</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td>CPU/EX/ALU/mem_addr_8_s3/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s3/F</td>
</tr>
<tr>
<td>12.592</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s/I3</td>
</tr>
<tr>
<td>13.045</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C6[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s/F</td>
</tr>
<tr>
<td>13.904</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>BUS/RAM/input_call_s4/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.383</td>
<td>0.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C5[2][B]</td>
<td>BUS/LED/input_call_s1/I3</td>
</tr>
<tr>
<td>15.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C5[2][B]</td>
<td style=" background: #97FFFF;">BUS/LED/input_call_s1/F</td>
</tr>
<tr>
<td>17.040</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[2][A]</td>
<td>CPU/WB/EX_WB_data_1_s2/I3</td>
</tr>
<tr>
<td>17.411</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_1_s2/F</td>
</tr>
<tr>
<td>17.935</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C8[0][A]</td>
<td>CPU/WB/EX_WB_data_1_s0/I1</td>
</tr>
<tr>
<td>18.388</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_1_s0/F</td>
</tr>
<tr>
<td>18.814</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C8[1][B]</td>
<td>CPU/Reg/ID_RD_1_s/I2</td>
</tr>
<tr>
<td>19.363</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s/F</td>
</tr>
<tr>
<td>19.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C8[1][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RD_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C8[1][B]</td>
<td>CPU/ID_EX/EX_RD_1_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C8[1][B]</td>
<td>CPU/ID_EX/EX_RD_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.106, 40.693%; route: 8.666, 57.761%; tC2Q: 0.232, 1.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_ALUop_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RD_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_ALUop_1_s0/Q</td>
</tr>
<tr>
<td>6.641</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>7.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R47C4[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>7.535</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C5[3][A]</td>
<td>CPU/EX/ALU/Bin_5_s1/I3</td>
</tr>
<tr>
<td>7.906</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C5[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.487</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td>CPU/EX/ALU/Bin_4_s1/I3</td>
</tr>
<tr>
<td>9.004</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s1/F</td>
</tr>
<tr>
<td>9.672</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][A]</td>
<td>CPU/EX/ALU/addOut_4_s/I1</td>
</tr>
<tr>
<td>10.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_4_s/COUT</td>
</tr>
<tr>
<td>10.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][B]</td>
<td>CPU/EX/ALU/addOut_5_s/CIN</td>
</tr>
<tr>
<td>10.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_5_s/COUT</td>
</tr>
<tr>
<td>10.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/CIN</td>
</tr>
<tr>
<td>10.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>10.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>10.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>10.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/SUM</td>
</tr>
<tr>
<td>11.015</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s14/I2</td>
</tr>
<tr>
<td>11.386</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s14/F</td>
</tr>
<tr>
<td>12.042</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td>CPU/EX/ALU/mem_addr_8_s3/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s3/F</td>
</tr>
<tr>
<td>12.592</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s/I3</td>
</tr>
<tr>
<td>13.045</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C6[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s/F</td>
</tr>
<tr>
<td>13.904</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>BUS/RAM/input_call_s4/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.383</td>
<td>0.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C5[1][B]</td>
<td>BUS/RAM/input_call_s2/I2</td>
</tr>
<tr>
<td>15.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R22C5[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>16.602</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C4[0][A]</td>
<td>CPU/WB/EX_WB_data_4_s2/I0</td>
</tr>
<tr>
<td>17.172</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C4[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_4_s2/F</td>
</tr>
<tr>
<td>17.347</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C4[0][A]</td>
<td>CPU/WB/EX_WB_data_4_s0/I1</td>
</tr>
<tr>
<td>17.800</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C4[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_4_s0/F</td>
</tr>
<tr>
<td>18.708</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C7[1][B]</td>
<td>CPU/Reg/ID_RD_4_s/I2</td>
</tr>
<tr>
<td>19.257</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C7[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_4_s/F</td>
</tr>
<tr>
<td>19.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[1][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RD_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[1][B]</td>
<td>CPU/ID_EX/EX_RD_4_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C7[1][B]</td>
<td>CPU/ID_EX/EX_RD_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.305, 42.320%; route: 8.361, 56.123%; tC2Q: 0.232, 1.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_ALUop_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RD_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_ALUop_1_s0/Q</td>
</tr>
<tr>
<td>6.641</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>7.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R47C4[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>7.535</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C5[3][A]</td>
<td>CPU/EX/ALU/Bin_5_s1/I3</td>
</tr>
<tr>
<td>7.906</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C5[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.487</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td>CPU/EX/ALU/Bin_4_s1/I3</td>
</tr>
<tr>
<td>9.004</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s1/F</td>
</tr>
<tr>
<td>9.672</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][A]</td>
<td>CPU/EX/ALU/addOut_4_s/I1</td>
</tr>
<tr>
<td>10.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_4_s/COUT</td>
</tr>
<tr>
<td>10.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][B]</td>
<td>CPU/EX/ALU/addOut_5_s/CIN</td>
</tr>
<tr>
<td>10.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_5_s/COUT</td>
</tr>
<tr>
<td>10.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/CIN</td>
</tr>
<tr>
<td>10.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>10.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>10.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>10.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/SUM</td>
</tr>
<tr>
<td>11.015</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s14/I2</td>
</tr>
<tr>
<td>11.386</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s14/F</td>
</tr>
<tr>
<td>12.042</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td>CPU/EX/ALU/mem_addr_8_s3/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s3/F</td>
</tr>
<tr>
<td>12.592</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s/I3</td>
</tr>
<tr>
<td>13.045</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C6[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s/F</td>
</tr>
<tr>
<td>13.904</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>BUS/RAM/input_call_s4/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.383</td>
<td>0.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C5[1][B]</td>
<td>BUS/RAM/input_call_s2/I2</td>
</tr>
<tr>
<td>15.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R22C5[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>16.597</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C5[1][B]</td>
<td>BUS/Timer/mem_data_10_s/I0</td>
</tr>
<tr>
<td>17.050</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C5[1][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_10_s/F</td>
</tr>
<tr>
<td>17.468</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C5[0][A]</td>
<td>CPU/WB/EX_WB_data_10_s0/I1</td>
</tr>
<tr>
<td>17.985</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C5[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s0/F</td>
</tr>
<tr>
<td>18.687</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C9[0][A]</td>
<td>CPU/Reg/ID_RD_10_s/I2</td>
</tr>
<tr>
<td>19.236</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C9[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_10_s/F</td>
</tr>
<tr>
<td>19.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C9[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RD_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C9[0][A]</td>
<td>CPU/ID_EX/EX_RD_10_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C9[0][A]</td>
<td>CPU/ID_EX/EX_RD_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.252, 42.024%; route: 8.393, 56.417%; tC2Q: 0.232, 1.560%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_ALUop_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/ID_EX/EX_ALUop_1_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_ALUop_1_s0/Q</td>
</tr>
<tr>
<td>6.641</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>7.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R47C4[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>7.535</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C5[3][A]</td>
<td>CPU/EX/ALU/Bin_5_s1/I3</td>
</tr>
<tr>
<td>7.906</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C5[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.487</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td>CPU/EX/ALU/Bin_4_s1/I3</td>
</tr>
<tr>
<td>9.004</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s1/F</td>
</tr>
<tr>
<td>9.672</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][A]</td>
<td>CPU/EX/ALU/addOut_4_s/I1</td>
</tr>
<tr>
<td>10.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_4_s/COUT</td>
</tr>
<tr>
<td>10.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C4[2][B]</td>
<td>CPU/EX/ALU/addOut_5_s/CIN</td>
</tr>
<tr>
<td>10.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_5_s/COUT</td>
</tr>
<tr>
<td>10.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][A]</td>
<td>CPU/EX/ALU/addOut_6_s/CIN</td>
</tr>
<tr>
<td>10.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_6_s/COUT</td>
</tr>
<tr>
<td>10.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[0][B]</td>
<td>CPU/EX/ALU/addOut_7_s/CIN</td>
</tr>
<tr>
<td>10.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_7_s/COUT</td>
</tr>
<tr>
<td>10.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C5[1][A]</td>
<td>CPU/EX/ALU/addOut_8_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C5[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_8_s/SUM</td>
</tr>
<tr>
<td>11.015</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s14/I2</td>
</tr>
<tr>
<td>11.386</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s14/F</td>
</tr>
<tr>
<td>12.042</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td>CPU/EX/ALU/mem_addr_8_s3/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C6[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s3/F</td>
</tr>
<tr>
<td>12.592</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[3][B]</td>
<td>CPU/EX/ALU/mem_addr_8_s/I3</td>
</tr>
<tr>
<td>13.045</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C6[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_8_s/F</td>
</tr>
<tr>
<td>13.904</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>BUS/RAM/input_call_s4/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.383</td>
<td>0.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C5[2][B]</td>
<td>BUS/LED/input_call_s1/I3</td>
</tr>
<tr>
<td>15.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C5[2][B]</td>
<td style=" background: #97FFFF;">BUS/LED/input_call_s1/F</td>
</tr>
<tr>
<td>17.034</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[3][A]</td>
<td>CPU/WB/EX_WB_data_3_s2/I3</td>
</tr>
<tr>
<td>17.589</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_3_s2/F</td>
</tr>
<tr>
<td>18.356</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C6[0][B]</td>
<td>BUS/Timer/mem_data_3_s/I1</td>
</tr>
<tr>
<td>18.809</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C6[0][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_3_s/F</td>
</tr>
<tr>
<td>19.226</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/sp_inst_0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>BUS/RAM/data_mem/sp_inst_0/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>BUS/RAM/data_mem/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.741, 38.613%; route: 8.894, 59.826%; tC2Q: 0.232, 1.561%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[0][A]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R18C4[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/rx_cnt_3_s1/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[0][A]</td>
<td>BUS/UART/u_uart_recv/n114_s1/I2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C4[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n114_s1/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C4[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/rx_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[0][A]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C4[0][A]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/clk_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/clk_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C3[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C3[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C3[0][A]</td>
<td>BUS/UART/u_uart_recv/n82_s1/I1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C3[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n82_s1/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C3[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C3[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C3[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/clk_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/clk_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C5[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C5[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_7_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C5[0][A]</td>
<td>BUS/UART/u_uart_recv/n76_s1/I2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C5[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n76_s1/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C5[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C5[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[1][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R21C9[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[1][A]</td>
<td>BUS/UART/u_uart_send/n103_s1/I1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C9[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n103_s1/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[1][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C9[1][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/clk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/clk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[1][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C9[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[1][A]</td>
<td>BUS/UART/u_uart_send/n102_s1/I2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C9[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n102_s1/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[1][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C9[1][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/rx_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/rx_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R18C6[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/rx_cnt_1_s1/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>BUS/UART/u_uart_recv/n116_s1/I1</td>
</tr>
<tr>
<td>3.342</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n116_s1/F</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/rx_cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R18C4[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][A]</td>
<td>BUS/UART/u_uart_recv/n83_s7/I0</td>
</tr>
<tr>
<td>3.342</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C4[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n83_s7/F</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C4[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C4[1][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/tx_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/tx_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C9[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/tx_cnt_2_s1/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>BUS/UART/u_uart_send/n136_s3/I0</td>
</tr>
<tr>
<td>3.342</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n136_s3/F</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/tx_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/clk_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/clk_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C8[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td>BUS/UART/u_uart_send/n101_s1/I0</td>
</tr>
<tr>
<td>3.342</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n101_s1/F</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C8[1][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R21C7[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.111</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td>BUS/UART/u_uart_send/n104_s6/I0</td>
</tr>
<tr>
<td>3.343</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n104_s6/F</td>
</tr>
<tr>
<td>3.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C7[1][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.358</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td>CPU/Reg/last_rd_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R23C4[1][B]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_0_s0/Q</td>
</tr>
<tr>
<td>3.358</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_0_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C6</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.253, 55.615%; tC2Q: 0.202, 44.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td>CPU/Reg/last_rd_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R23C4[1][A]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.375</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C7</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_1_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C7</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C7</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.213%; tC2Q: 0.202, 42.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td>CPU/Reg/last_rd_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R23C4[1][A]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.375</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_0_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C6</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.213%; tC2Q: 0.202, 42.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.377</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td>CPU/Reg/last_rd_1_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R23C4[0][B]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_1_s0/Q</td>
</tr>
<tr>
<td>3.377</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_0_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C6</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.359%; tC2Q: 0.202, 42.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td>CPU/Reg/last_rd_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R23C4[1][B]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_0_s0/Q</td>
</tr>
<tr>
<td>3.386</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C8</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_3_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C8</td>
<td>CPU/Reg/rf[0]_rf[0]_0_3_s/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C8</td>
<td>CPU/Reg/rf[0]_rf[0]_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.280, 58.123%; tC2Q: 0.202, 41.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td>CPU/Reg/last_rd_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R23C4[1][A]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.389</td>
<td>0.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C8</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_3_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C8</td>
<td>CPU/Reg/rf[0]_rf[0]_0_3_s/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C8</td>
<td>CPU/Reg/rf[0]_rf[0]_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.283, 58.375%; tC2Q: 0.202, 41.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/clk_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/clk_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C6[2][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_7_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td>BUS/UART/u_uart_send/n97_s1/I2</td>
</tr>
<tr>
<td>3.399</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n97_s1/F</td>
</tr>
<tr>
<td>3.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C6[2][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.507%; route: 0.004, 0.740%; tC2Q: 0.202, 40.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/tx_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/tx_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R20C4[2][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/tx_cnt_0_s3/Q</td>
</tr>
<tr>
<td>3.113</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td>BUS/UART/u_uart_send/n138_s4/I1</td>
</tr>
<tr>
<td>3.403</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n138_s4/F</td>
</tr>
<tr>
<td>3.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/tx_cnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C4[2][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.077%; route: 0.007, 1.469%; tC2Q: 0.202, 40.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[2][B]</td>
<td>CPU/IF/pc_0_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1029</td>
<td>R25C8[2][B]</td>
<td style=" font-weight:bold;">CPU/IF/pc_0_s1/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[2][B]</td>
<td>CPU/IF/npc_0_s13/I1</td>
</tr>
<tr>
<td>3.452</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/IF/npc_0_s13/F</td>
</tr>
<tr>
<td>3.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C8[2][B]</td>
<td style=" font-weight:bold;">CPU/IF/pc_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[2][B]</td>
<td>CPU/IF/pc_0_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C8[2][B]</td>
<td>CPU/IF/pc_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 62.723%; route: 0.002, 0.446%; tC2Q: 0.202, 36.831%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/uart_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/output_buf/buff_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td>BUS/UART/u_uart_recv/uart_data_4_s0/CLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/uart_data_4_s0/Q</td>
</tr>
<tr>
<td>3.453</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C4[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/output_buf/buff_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C4[1][A]</td>
<td>BUS/UART/output_buf/buff_4_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C4[1][A]</td>
<td>BUS/UART/output_buf/buff_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.349, 63.453%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/uart_data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/output_buf/buff_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td>BUS/UART/u_uart_recv/uart_data_5_s0/CLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/uart_data_5_s0/Q</td>
</tr>
<tr>
<td>3.453</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/output_buf/buff_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>BUS/UART/output_buf/buff_5_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>BUS/UART/output_buf/buff_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.349, 63.453%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/rxdata_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/uart_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td>BUS/UART/u_uart_recv/rxdata_3_s1/CLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/rxdata_3_s1/Q</td>
</tr>
<tr>
<td>3.221</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td>BUS/UART/u_uart_recv/n200_s1/I0</td>
</tr>
<tr>
<td>3.453</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n200_s1/F</td>
</tr>
<tr>
<td>3.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/uart_data_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td>BUS/UART/u_uart_recv/uart_data_3_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C5[1][B]</td>
<td>BUS/UART/u_uart_recv/uart_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 42.184%; route: 0.117, 21.269%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/input_buf/buff_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/tx_data_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[1][B]</td>
<td>BUS/UART/input_buf/buff_1_s0/CLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C7[1][B]</td>
<td style=" font-weight:bold;">BUS/UART/input_buf/buff_1_s0/Q</td>
</tr>
<tr>
<td>3.221</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td>BUS/UART/u_uart_send/n32_s2/I0</td>
</tr>
<tr>
<td>3.453</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n32_s2/F</td>
</tr>
<tr>
<td>3.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/tx_data_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td>BUS/UART/u_uart_send/tx_data_1_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C7[2][B]</td>
<td>BUS/UART/u_uart_send/tx_data_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 42.184%; route: 0.117, 21.269%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.455</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/tx_cnt_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/tx_cnt_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[2][B]</td>
<td>BUS/UART/u_uart_send/tx_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R18C4[2][B]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/tx_cnt_1_s3/Q</td>
</tr>
<tr>
<td>3.111</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[2][B]</td>
<td>BUS/UART/u_uart_send/n137_s3/I1</td>
</tr>
<tr>
<td>3.455</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C4[2][B]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n137_s3/F</td>
</tr>
<tr>
<td>3.455</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C4[2][B]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/tx_cnt_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[2][B]</td>
<td>BUS/UART/u_uart_send/tx_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C4[2][B]</td>
<td>BUS/UART/u_uart_send/tx_cnt_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 62.306%; route: 0.006, 1.107%; tC2Q: 0.202, 36.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/uart_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/output_buf/buff_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>BUS/UART/u_uart_recv/uart_data_1_s0/CLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/uart_data_1_s0/Q</td>
</tr>
<tr>
<td>3.458</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][B]</td>
<td style=" font-weight:bold;">BUS/UART/output_buf/buff_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>183</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][B]</td>
<td>BUS/UART/output_buf/buff_1_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C9[0][B]</td>
<td>BUS/UART/output_buf/buff_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/IF/pc_9_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/IF/pc_9_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/IF/pc_9_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/IF/pc_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/IF/pc_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/IF/pc_7_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/IF/pc_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/IF/pc_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/IF/pc_3_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/IF_ID/ID_inst_data_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/IF_ID/ID_inst_data_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/IF_ID/ID_inst_data_10_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/Reg/rf[0]_ER_CL_s29</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/Reg/rf[0]_ER_CL_s29/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/Reg/rf[0]_ER_CL_s29/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/ID_EX/EX_RS_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/ID_EX/EX_RS_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/ID_EX/EX_RS_8_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>BUS/UART/u_uart_send/tx_data_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>BUS/UART/u_uart_send/tx_data_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>BUS/UART/u_uart_send/tx_data_2_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>BUS/UART/u_uart_send/tx_data_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>BUS/UART/u_uart_send/tx_data_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>BUS/UART/u_uart_send/tx_data_3_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/ID_EX/EX_RS_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/ID_EX/EX_RS_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/ID_EX/EX_RS_9_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>BUS/UART/u_uart_send/tx_data_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>BUS/UART/u_uart_send/tx_data_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>BUS/UART/u_uart_send/tx_data_4_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1029</td>
<td>inst_addr[0]</td>
<td>24.614</td>
<td>2.378</td>
</tr>
<tr>
<td>1028</td>
<td>inst_addr[1]</td>
<td>24.973</td>
<td>1.914</td>
</tr>
<tr>
<td>1027</td>
<td>inst_addr[2]</td>
<td>24.732</td>
<td>2.454</td>
</tr>
<tr>
<td>1026</td>
<td>inst_addr[3]</td>
<td>24.703</td>
<td>2.800</td>
</tr>
<tr>
<td>516</td>
<td>inst_addr[4]</td>
<td>26.015</td>
<td>3.885</td>
</tr>
<tr>
<td>259</td>
<td>inst_addr[5]</td>
<td>26.871</td>
<td>3.258</td>
</tr>
<tr>
<td>183</td>
<td>clk_d</td>
<td>21.158</td>
<td>2.274</td>
</tr>
<tr>
<td>130</td>
<td>inst_addr[6]</td>
<td>27.603</td>
<td>3.528</td>
</tr>
<tr>
<td>67</td>
<td>inst_addr[7]</td>
<td>29.686</td>
<td>2.625</td>
</tr>
<tr>
<td>56</td>
<td>EX_ALUop_Z[0]</td>
<td>22.003</td>
<td>1.413</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R18C6</td>
<td>86.11%</td>
</tr>
<tr>
<td>R26C7</td>
<td>79.17%</td>
</tr>
<tr>
<td>R27C7</td>
<td>79.17%</td>
</tr>
<tr>
<td>R43C9</td>
<td>79.17%</td>
</tr>
<tr>
<td>R21C8</td>
<td>76.39%</td>
</tr>
<tr>
<td>R20C5</td>
<td>75.00%</td>
</tr>
<tr>
<td>R23C4</td>
<td>75.00%</td>
</tr>
<tr>
<td>R43C8</td>
<td>75.00%</td>
</tr>
<tr>
<td>R18C4</td>
<td>73.61%</td>
</tr>
<tr>
<td>R18C5</td>
<td>73.61%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 [get_ports {clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
