// Seed: 384922527
module module_0;
  assign id_1 = id_1;
  initial begin
    if (1)
      if (id_1) begin
        id_1 <= 1;
        if (1'd0) id_1 <= 1;
      end else begin
        if ((id_1)) begin
          id_1 <= 1'h0;
        end else @(posedge 1 == id_1 or negedge 1);
        if (1) id_1 <= ~id_1;
      end
  end
  integer id_3;
  wire id_4;
endmodule
module module_1 (
    input  wire  id_0,
    output uwire id_1
);
  always begin
    $display(1);
  end
  module_0();
endmodule
