<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGlobalISelUtils.h' l='23' type='std::pair&lt;Register, unsigned int&gt; llvm::AMDGPU::getBaseWithConstantOffset(llvm::MachineRegisterInfo &amp; MRI, llvm::Register Reg)'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGlobalISelUtils.cpp' l='16' ll='45' type='std::pair&lt;Register, unsigned int&gt; llvm::AMDGPU::getBaseWithConstantOffset(llvm::MachineRegisterInfo &amp; MRI, llvm::Register Reg)'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGlobalISelUtils.h' l='21'>/// Returns base register and constant offset.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1346' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector20selectDSGWSIntrinsicERNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2570' u='c' c='_ZL23computeIndirectRegIndexRN4llvm19MachineRegisterInfoERKNS_14SIRegisterInfoEPKNS_19TargetRegisterClassENS_8RegisterEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3523' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo18splitBufferOffsetsERNS_16MachineIRBuilderENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1345' u='c' c='_ZL16setBufferOffsetsRN4llvm16MachineIRBuilderERKNS_22AMDGPURegisterBankInfoENS_8RegisterERS5_S6_RlNS_5AlignE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='2695' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='2826' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE'/>
