

================================================================
== Vitis HLS Report for 'unrollCol_double_16_1_16_10'
================================================================
* Date:           Wed May  8 02:27:05 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.541 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      279|      279|  0.930 us|  0.930 us|  279|  279|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop_Inner_Mul33_Loop_Inner_Mul333  |      277|      277|        26|          4|          4|    64|       yes|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 4, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.54>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmpSumCS = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:264]   --->   Operation 29 'alloca' 'tmpSumCS' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%l = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 30 'alloca' 'l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 31 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %dataA16, i64 666, i64 31, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lda_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lda" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 33 'read' 'lda_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln236 = store i4 0, i4 %l" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 35 'store' 'store_ln236' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln264 = store i4 0, i4 %tmpSumCS" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:264]   --->   Operation 36 'store' 'store_ln264' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln236 = br void %for.body8" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 37 'br' 'br_ln236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 38 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.70ns)   --->   "%icmp_ln236 = icmp_eq  i7 %indvar_flatten_load, i7 64" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 39 'icmp' 'icmp_ln236' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.70ns)   --->   "%add_ln236_1 = add i7 %indvar_flatten_load, i7 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 40 'add' 'add_ln236_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln236 = br i1 %icmp_ln236, void %for.inc844, void %for.end849" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 41 'br' 'br_ln236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmpSumCS_load = load i4 %tmpSumCS" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:238]   --->   Operation 42 'load' 'tmpSumCS_load' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.70ns)   --->   "%icmp_ln238 = icmp_eq  i4 %tmpSumCS_load, i4 8" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:238]   --->   Operation 43 'icmp' 'icmp_ln238' <Predicate = (!icmp_ln236)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.35ns)   --->   "%select_ln236 = select i1 %icmp_ln238, i4 0, i4 %tmpSumCS_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 44 'select' 'select_ln236' <Predicate = (!icmp_ln236)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln260 = shl i4 %select_ln236, i4 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:260]   --->   Operation 45 'shl' 'shl_ln260' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln264 = zext i4 %shl_ln260" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:264]   --->   Operation 46 'zext' 'zext_ln264' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%Order_addr = getelementptr i32 %Order, i64 0, i64 %zext_ln264" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:265]   --->   Operation 47 'getelementptr' 'Order_addr' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (0.69ns)   --->   "%num1 = load i4 %Order_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:265]   --->   Operation 48 'load' 'num1' <Predicate = (!icmp_ln236)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln266 = or i4 %shl_ln260, i4 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:266]   --->   Operation 49 'or' 'or_ln266' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln266 = zext i4 %or_ln266" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:266]   --->   Operation 50 'zext' 'zext_ln266' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%Order_addr_2 = getelementptr i32 %Order, i64 0, i64 %zext_ln266" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:266]   --->   Operation 51 'getelementptr' 'Order_addr_2' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (0.69ns)   --->   "%num2 = load i4 %Order_addr_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:266]   --->   Operation 52 'load' 'num2' <Predicate = (!icmp_ln236)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 53 [1/1] (0.70ns)   --->   "%add_ln238 = add i4 %select_ln236, i4 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:238]   --->   Operation 53 'add' 'add_ln238' <Predicate = (!icmp_ln236)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln236 = store i7 %add_ln236_1, i7 %indvar_flatten" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 54 'store' 'store_ln236' <Predicate = (!icmp_ln236)> <Delay = 0.38>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln264 = store i4 %add_ln238, i4 %tmpSumCS" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:264]   --->   Operation 55 'store' 'store_ln264' <Predicate = (!icmp_ln236)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%l_load = load i4 %l" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 56 'load' 'l_load' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.70ns)   --->   "%add_ln236 = add i4 %l_load, i4 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 57 'add' 'add_ln236' <Predicate = (!icmp_ln236 & icmp_ln238)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Loop_Inner_Mul33_Loop_Inner_Mul333_str"   --->   Operation 58 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.35ns)   --->   "%select_ln236_1 = select i1 %icmp_ln238, i4 %add_ln236, i4 %l_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 60 'select' 'select_ln236_1' <Predicate = (!icmp_ln236)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%empty = trunc i4 %select_ln236_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 61 'trunc' 'empty' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%empty_80 = shl i4 %select_ln236_1, i4 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 62 'shl' 'empty_80' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %empty_80" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 63 'zext' 'p_cast' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%empty_81 = or i4 %empty_80, i4 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 64 'or' 'empty_81' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i4 %empty_81" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:238]   --->   Operation 65 'zext' 'zext_ln238' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln238_1 = zext i4 %select_ln236" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:238]   --->   Operation 66 'zext' 'zext_ln238_1' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln239 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_12" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:239]   --->   Operation 67 'specpipeline' 'specpipeline_ln239' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 68 [1/2] (0.69ns)   --->   "%num1 = load i4 %Order_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:265]   --->   Operation 68 'load' 'num1' <Predicate = (!icmp_ln236)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln256 = trunc i32 %num1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:256]   --->   Operation 69 'trunc' 'trunc_ln256' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 70 [1/2] (0.69ns)   --->   "%num2 = load i4 %Order_addr_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:266]   --->   Operation 70 'load' 'num2' <Predicate = (!icmp_ln236)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln256_1 = trunc i32 %num2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:256]   --->   Operation 71 'trunc' 'trunc_ln256_1' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.88ns)   --->   "%icmp_ln267 = icmp_slt  i32 %num2, i32 %lda_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267]   --->   Operation 72 'icmp' 'icmp_ln267' <Predicate = (!icmp_ln236)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln267_4)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %num1, i32 31" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267]   --->   Operation 73 'bitselect' 'tmp' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln267_4)   --->   "%xor_ln267 = xor i1 %tmp, i1 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267]   --->   Operation 74 'xor' 'xor_ln267' <Predicate = (!icmp_ln236)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln267_4)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %num2, i32 31" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267]   --->   Operation 75 'bitselect' 'tmp_2' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln267_4)   --->   "%xor_ln267_1 = xor i1 %tmp_2, i1 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267]   --->   Operation 76 'xor' 'xor_ln267_1' <Predicate = (!icmp_ln236)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.88ns)   --->   "%icmp_ln268 = icmp_ne  i32 %num1, i32 %num2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:268]   --->   Operation 77 'icmp' 'icmp_ln268' <Predicate = (!icmp_ln236)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.88ns)   --->   "%icmp_ln267_1 = icmp_slt  i32 %num1, i32 %lda_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267]   --->   Operation 78 'icmp' 'icmp_ln267_1' <Predicate = (!icmp_ln236)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.88ns)   --->   "%icmp_ln267_2 = icmp_slt  i32 %p_cast, i32 %lda_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267]   --->   Operation 79 'icmp' 'icmp_ln267_2' <Predicate = (!icmp_ln236)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.88ns)   --->   "%icmp_ln267_3 = icmp_slt  i32 %zext_ln238, i32 %lda_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267]   --->   Operation 80 'icmp' 'icmp_ln267_3' <Predicate = (!icmp_ln236)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln267_5)   --->   "%and_ln267 = and i1 %icmp_ln267_1, i1 %icmp_ln267" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267]   --->   Operation 81 'and' 'and_ln267' <Predicate = (!icmp_ln236)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln267_5)   --->   "%and_ln267_1 = and i1 %and_ln267, i1 %icmp_ln267_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267]   --->   Operation 82 'and' 'and_ln267_1' <Predicate = (!icmp_ln236)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln267_4)   --->   "%and_ln267_3 = and i1 %icmp_ln268, i1 %xor_ln267" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267]   --->   Operation 83 'and' 'and_ln267_3' <Predicate = (!icmp_ln236)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln267_4)   --->   "%and_ln267_2 = and i1 %and_ln267_3, i1 %xor_ln267_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267]   --->   Operation 84 'and' 'and_ln267_2' <Predicate = (!icmp_ln236)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln267_4 = and i1 %icmp_ln267_3, i1 %and_ln267_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267]   --->   Operation 85 'and' 'and_ln267_4' <Predicate = (!icmp_ln236)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln267_5 = and i1 %and_ln267_4, i1 %and_ln267_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267]   --->   Operation 86 'and' 'and_ln267_5' <Predicate = (!icmp_ln236)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln267 = br i1 %and_ln267_5, void %for.inc841, void %fpga_resource_hint.Loop_Inner_Mul3333.30" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267]   --->   Operation 87 'br' 'br_ln267' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%m_c_right_addr = getelementptr i64 %m_c_right, i64 0, i64 %zext_ln238_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:269]   --->   Operation 88 'getelementptr' 'm_c_right_addr' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (0.71ns)   --->   "%cl = load i4 %m_c_right_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:269]   --->   Operation 89 'load' 'cl' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%m_s_right_addr = getelementptr i64 %m_s_right, i64 0, i64 %zext_ln238_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:270]   --->   Operation 90 'getelementptr' 'm_s_right_addr' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.00>
ST_2 : Operation 91 [2/2] (0.71ns)   --->   "%sl = load i4 %m_s_right_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:270]   --->   Operation 91 'load' 'sl' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 92 [1/1] (0.38ns)   --->   "%store_ln236 = store i4 %select_ln236_1, i4 %l" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 92 'store' 'store_ln236' <Predicate = (!icmp_ln236)> <Delay = 0.38>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln238 = br void %for.body8" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:238]   --->   Operation 93 'br' 'br_ln238' <Predicate = (!icmp_ln236)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.23>
ST_3 : Operation 94 [1/2] (0.71ns)   --->   "%cl = load i4 %m_c_right_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:269]   --->   Operation 94 'load' 'cl' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 95 [1/2] (0.71ns)   --->   "%sl = load i4 %m_s_right_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:270]   --->   Operation 95 'load' 'sl' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i3.i1, i4 %trunc_ln256, i3 %empty, i1 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:280]   --->   Operation 96 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i8 %tmp_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:280]   --->   Operation 97 'zext' 'zext_ln280' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%dataA16_addr = getelementptr i64 %dataA16, i64 0, i64 %zext_ln280" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:280]   --->   Operation 98 'getelementptr' 'dataA16_addr' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln256, i4 %empty_81" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:281]   --->   Operation 99 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln281 = zext i8 %tmp_8" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:281]   --->   Operation 100 'zext' 'zext_ln281' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%dataA16_addr_4 = getelementptr i64 %dataA16, i64 0, i64 %zext_ln281" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:281]   --->   Operation 101 'getelementptr' 'dataA16_addr_4' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.00>
ST_3 : Operation 102 [2/2] (2.23ns)   --->   "%m00 = load i8 %dataA16_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:280]   --->   Operation 102 'load' 'm00' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_3 : Operation 103 [2/2] (2.23ns)   --->   "%m01 = load i8 %dataA16_addr_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:281]   --->   Operation 103 'load' 'm01' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 2.23>
ST_4 : Operation 104 [1/2] (2.23ns)   --->   "%m00 = load i8 %dataA16_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:280]   --->   Operation 104 'load' 'm00' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_4 : Operation 105 [1/2] (2.23ns)   --->   "%m01 = load i8 %dataA16_addr_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:281]   --->   Operation 105 'load' 'm01' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i3.i1, i4 %trunc_ln256_1, i3 %empty, i1 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:329]   --->   Operation 106 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln329 = zext i8 %tmp_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:329]   --->   Operation 107 'zext' 'zext_ln329' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%dataA16_addr_5 = getelementptr i64 %dataA16, i64 0, i64 %zext_ln329" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:329]   --->   Operation 108 'getelementptr' 'dataA16_addr_5' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln256_1, i4 %empty_81" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:330]   --->   Operation 109 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln330 = zext i8 %tmp_s" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:330]   --->   Operation 110 'zext' 'zext_ln330' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%dataA16_addr_6 = getelementptr i64 %dataA16, i64 0, i64 %zext_ln330" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:330]   --->   Operation 111 'getelementptr' 'dataA16_addr_6' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.00>
ST_4 : Operation 112 [2/2] (2.23ns)   --->   "%m10 = load i8 %dataA16_addr_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:329]   --->   Operation 112 'load' 'm10' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_4 : Operation 113 [2/2] (2.23ns)   --->   "%m11 = load i8 %dataA16_addr_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:330]   --->   Operation 113 'load' 'm11' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 114 [1/2] (2.23ns)   --->   "%m10 = load i8 %dataA16_addr_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:329]   --->   Operation 114 'load' 'm10' <Predicate = (and_ln267_5)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_5 : Operation 115 [1/2] (2.23ns)   --->   "%m11 = load i8 %dataA16_addr_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:330]   --->   Operation 115 'load' 'm11' <Predicate = (and_ln267_5)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_5 : Operation 116 [8/8] (2.32ns)   --->   "%tmpMul0 = dmul i64 %m00, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 116 'dmul' 'tmpMul0' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [8/8] (2.32ns)   --->   "%tmpMul0_5 = dmul i64 %m01, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 117 'dmul' 'tmpMul0_5' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 118 [7/8] (2.32ns)   --->   "%tmpMul0 = dmul i64 %m00, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 118 'dmul' 'tmpMul0' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [8/8] (2.32ns)   --->   "%tmpMul1 = dmul i64 %m10, i64 %sl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 119 'dmul' 'tmpMul1' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [7/8] (2.32ns)   --->   "%tmpMul0_5 = dmul i64 %m01, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 120 'dmul' 'tmpMul0_5' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [8/8] (2.32ns)   --->   "%tmpMul1_5 = dmul i64 %m11, i64 %sl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 121 'dmul' 'tmpMul1_5' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%m1_to_int = bitcast i64 %m00" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:280]   --->   Operation 122 'bitcast' 'm1_to_int' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.28ns)   --->   "%m1_neg = xor i64 %m1_to_int, i64 9223372036854775808" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:280]   --->   Operation 123 'xor' 'm1_neg' <Predicate = (and_ln267_5)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%m1_4_to_int = bitcast i64 %m01" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:281]   --->   Operation 124 'bitcast' 'm1_4_to_int' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.28ns)   --->   "%m1_4_neg = xor i64 %m1_4_to_int, i64 9223372036854775808" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:281]   --->   Operation 125 'xor' 'm1_4_neg' <Predicate = (and_ln267_5)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [6/8] (2.32ns)   --->   "%tmpMul0 = dmul i64 %m00, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 126 'dmul' 'tmpMul0' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [7/8] (2.32ns)   --->   "%tmpMul1 = dmul i64 %m10, i64 %sl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 127 'dmul' 'tmpMul1' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [8/8] (2.32ns)   --->   "%tmpMul0_4 = dmul i64 %m10, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 128 'dmul' 'tmpMul0_4' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [6/8] (2.32ns)   --->   "%tmpMul0_5 = dmul i64 %m01, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 129 'dmul' 'tmpMul0_5' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [7/8] (2.32ns)   --->   "%tmpMul1_5 = dmul i64 %m11, i64 %sl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 130 'dmul' 'tmpMul1_5' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [8/8] (2.32ns)   --->   "%tmpMul0_6 = dmul i64 %m11, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 131 'dmul' 'tmpMul0_6' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%m1 = bitcast i64 %m1_neg" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:280]   --->   Operation 132 'bitcast' 'm1' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%m1_4 = bitcast i64 %m1_4_neg" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:281]   --->   Operation 133 'bitcast' 'm1_4' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_8 : Operation 134 [5/8] (2.32ns)   --->   "%tmpMul0 = dmul i64 %m00, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 134 'dmul' 'tmpMul0' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [6/8] (2.32ns)   --->   "%tmpMul1 = dmul i64 %m10, i64 %sl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 135 'dmul' 'tmpMul1' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [7/8] (2.32ns)   --->   "%tmpMul0_4 = dmul i64 %m10, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 136 'dmul' 'tmpMul0_4' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [8/8] (2.32ns)   --->   "%tmpMul1_4 = dmul i64 %sl, i64 %m1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 137 'dmul' 'tmpMul1_4' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [5/8] (2.32ns)   --->   "%tmpMul0_5 = dmul i64 %m01, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 138 'dmul' 'tmpMul0_5' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [6/8] (2.32ns)   --->   "%tmpMul1_5 = dmul i64 %m11, i64 %sl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 139 'dmul' 'tmpMul1_5' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [7/8] (2.32ns)   --->   "%tmpMul0_6 = dmul i64 %m11, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 140 'dmul' 'tmpMul0_6' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [8/8] (2.32ns)   --->   "%tmpMul1_6 = dmul i64 %sl, i64 %m1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 141 'dmul' 'tmpMul1_6' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 142 [4/8] (2.32ns)   --->   "%tmpMul0 = dmul i64 %m00, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 142 'dmul' 'tmpMul0' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [5/8] (2.32ns)   --->   "%tmpMul1 = dmul i64 %m10, i64 %sl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 143 'dmul' 'tmpMul1' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [6/8] (2.32ns)   --->   "%tmpMul0_4 = dmul i64 %m10, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 144 'dmul' 'tmpMul0_4' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [7/8] (2.32ns)   --->   "%tmpMul1_4 = dmul i64 %sl, i64 %m1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 145 'dmul' 'tmpMul1_4' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [4/8] (2.32ns)   --->   "%tmpMul0_5 = dmul i64 %m01, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 146 'dmul' 'tmpMul0_5' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [5/8] (2.32ns)   --->   "%tmpMul1_5 = dmul i64 %m11, i64 %sl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 147 'dmul' 'tmpMul1_5' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [6/8] (2.32ns)   --->   "%tmpMul0_6 = dmul i64 %m11, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 148 'dmul' 'tmpMul0_6' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [7/8] (2.32ns)   --->   "%tmpMul1_6 = dmul i64 %sl, i64 %m1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 149 'dmul' 'tmpMul1_6' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 150 [3/8] (2.32ns)   --->   "%tmpMul0 = dmul i64 %m00, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 150 'dmul' 'tmpMul0' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [4/8] (2.32ns)   --->   "%tmpMul1 = dmul i64 %m10, i64 %sl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 151 'dmul' 'tmpMul1' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [5/8] (2.32ns)   --->   "%tmpMul0_4 = dmul i64 %m10, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 152 'dmul' 'tmpMul0_4' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 153 [6/8] (2.32ns)   --->   "%tmpMul1_4 = dmul i64 %sl, i64 %m1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 153 'dmul' 'tmpMul1_4' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [3/8] (2.32ns)   --->   "%tmpMul0_5 = dmul i64 %m01, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 154 'dmul' 'tmpMul0_5' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [4/8] (2.32ns)   --->   "%tmpMul1_5 = dmul i64 %m11, i64 %sl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 155 'dmul' 'tmpMul1_5' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [5/8] (2.32ns)   --->   "%tmpMul0_6 = dmul i64 %m11, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 156 'dmul' 'tmpMul0_6' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [6/8] (2.32ns)   --->   "%tmpMul1_6 = dmul i64 %sl, i64 %m1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 157 'dmul' 'tmpMul1_6' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 158 [2/8] (2.32ns)   --->   "%tmpMul0 = dmul i64 %m00, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 158 'dmul' 'tmpMul0' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [3/8] (2.32ns)   --->   "%tmpMul1 = dmul i64 %m10, i64 %sl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 159 'dmul' 'tmpMul1' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 160 [4/8] (2.32ns)   --->   "%tmpMul0_4 = dmul i64 %m10, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 160 'dmul' 'tmpMul0_4' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 161 [5/8] (2.32ns)   --->   "%tmpMul1_4 = dmul i64 %sl, i64 %m1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 161 'dmul' 'tmpMul1_4' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [2/8] (2.32ns)   --->   "%tmpMul0_5 = dmul i64 %m01, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 162 'dmul' 'tmpMul0_5' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [3/8] (2.32ns)   --->   "%tmpMul1_5 = dmul i64 %m11, i64 %sl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 163 'dmul' 'tmpMul1_5' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [4/8] (2.32ns)   --->   "%tmpMul0_6 = dmul i64 %m11, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 164 'dmul' 'tmpMul0_6' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [5/8] (2.32ns)   --->   "%tmpMul1_6 = dmul i64 %sl, i64 %m1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 165 'dmul' 'tmpMul1_6' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 166 [1/8] (2.32ns)   --->   "%tmpMul0 = dmul i64 %m00, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 166 'dmul' 'tmpMul0' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%specfucore_ln395 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul0, i64 510, i64 13, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:395]   --->   Operation 167 'specfucore' 'specfucore_ln395' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_12 : Operation 168 [2/8] (2.32ns)   --->   "%tmpMul1 = dmul i64 %m10, i64 %sl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 168 'dmul' 'tmpMul1' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 169 [3/8] (2.32ns)   --->   "%tmpMul0_4 = dmul i64 %m10, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 169 'dmul' 'tmpMul0_4' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 170 [4/8] (2.32ns)   --->   "%tmpMul1_4 = dmul i64 %sl, i64 %m1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 170 'dmul' 'tmpMul1_4' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 171 [1/8] (2.32ns)   --->   "%tmpMul0_5 = dmul i64 %m01, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 171 'dmul' 'tmpMul0_5' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%specfucore_ln395 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul0_5, i64 510, i64 13, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:395]   --->   Operation 172 'specfucore' 'specfucore_ln395' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_12 : Operation 173 [2/8] (2.32ns)   --->   "%tmpMul1_5 = dmul i64 %m11, i64 %sl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 173 'dmul' 'tmpMul1_5' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [3/8] (2.32ns)   --->   "%tmpMul0_6 = dmul i64 %m11, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 174 'dmul' 'tmpMul0_6' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 175 [4/8] (2.32ns)   --->   "%tmpMul1_6 = dmul i64 %sl, i64 %m1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 175 'dmul' 'tmpMul1_6' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 176 [1/8] (2.32ns)   --->   "%tmpMul1 = dmul i64 %m10, i64 %sl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 176 'dmul' 'tmpMul1' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%specfucore_ln396 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul1, i64 510, i64 13, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:396]   --->   Operation 177 'specfucore' 'specfucore_ln396' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_13 : Operation 178 [2/8] (2.32ns)   --->   "%tmpMul0_4 = dmul i64 %m10, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 178 'dmul' 'tmpMul0_4' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 179 [3/8] (2.32ns)   --->   "%tmpMul1_4 = dmul i64 %sl, i64 %m1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 179 'dmul' 'tmpMul1_4' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 180 [1/8] (2.32ns)   --->   "%tmpMul1_5 = dmul i64 %m11, i64 %sl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 180 'dmul' 'tmpMul1_5' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%specfucore_ln396 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul1_5, i64 510, i64 13, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:396]   --->   Operation 181 'specfucore' 'specfucore_ln396' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_13 : Operation 182 [2/8] (2.32ns)   --->   "%tmpMul0_6 = dmul i64 %m11, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 182 'dmul' 'tmpMul0_6' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 183 [3/8] (2.32ns)   --->   "%tmpMul1_6 = dmul i64 %sl, i64 %m1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 183 'dmul' 'tmpMul1_6' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 184 [6/6] (1.97ns)   --->   "%sum = dadd i64 %tmpMul0, i64 %tmpMul1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 184 'dadd' 'sum' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 185 [1/8] (2.32ns)   --->   "%tmpMul0_4 = dmul i64 %m10, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 185 'dmul' 'tmpMul0_4' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%specfucore_ln395 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul0_4, i64 510, i64 13, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:395]   --->   Operation 186 'specfucore' 'specfucore_ln395' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_14 : Operation 187 [2/8] (2.32ns)   --->   "%tmpMul1_4 = dmul i64 %sl, i64 %m1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 187 'dmul' 'tmpMul1_4' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 188 [1/8] (2.32ns)   --->   "%tmpMul0_6 = dmul i64 %m11, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 188 'dmul' 'tmpMul0_6' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%specfucore_ln395 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul0_6, i64 510, i64 13, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:395]   --->   Operation 189 'specfucore' 'specfucore_ln395' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_14 : Operation 190 [2/8] (2.32ns)   --->   "%tmpMul1_6 = dmul i64 %sl, i64 %m1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 190 'dmul' 'tmpMul1_6' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 191 [5/6] (1.97ns)   --->   "%sum = dadd i64 %tmpMul0, i64 %tmpMul1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 191 'dadd' 'sum' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 192 [1/8] (2.32ns)   --->   "%tmpMul1_4 = dmul i64 %sl, i64 %m1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 192 'dmul' 'tmpMul1_4' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%specfucore_ln396 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul1_4, i64 510, i64 13, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:396]   --->   Operation 193 'specfucore' 'specfucore_ln396' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_15 : Operation 194 [6/6] (1.97ns)   --->   "%sum_5 = dadd i64 %tmpMul0_5, i64 %tmpMul1_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 194 'dadd' 'sum_5' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 195 [1/8] (2.32ns)   --->   "%tmpMul1_6 = dmul i64 %sl, i64 %m1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 195 'dmul' 'tmpMul1_6' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%specfucore_ln396 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul1_6, i64 510, i64 13, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:396]   --->   Operation 196 'specfucore' 'specfucore_ln396' <Predicate = (and_ln267_5)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.97>
ST_16 : Operation 197 [4/6] (1.97ns)   --->   "%sum = dadd i64 %tmpMul0, i64 %tmpMul1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 197 'dadd' 'sum' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 198 [6/6] (1.97ns)   --->   "%sum_4 = dadd i64 %tmpMul0_4, i64 %tmpMul1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 198 'dadd' 'sum_4' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 199 [5/6] (1.97ns)   --->   "%sum_5 = dadd i64 %tmpMul0_5, i64 %tmpMul1_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 199 'dadd' 'sum_5' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.97>
ST_17 : Operation 200 [3/6] (1.97ns)   --->   "%sum = dadd i64 %tmpMul0, i64 %tmpMul1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 200 'dadd' 'sum' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 201 [5/6] (1.97ns)   --->   "%sum_4 = dadd i64 %tmpMul0_4, i64 %tmpMul1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 201 'dadd' 'sum_4' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 202 [4/6] (1.97ns)   --->   "%sum_5 = dadd i64 %tmpMul0_5, i64 %tmpMul1_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 202 'dadd' 'sum_5' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 203 [6/6] (1.97ns)   --->   "%sum_6 = dadd i64 %tmpMul0_6, i64 %tmpMul1_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 203 'dadd' 'sum_6' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.97>
ST_18 : Operation 204 [2/6] (1.97ns)   --->   "%sum = dadd i64 %tmpMul0, i64 %tmpMul1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 204 'dadd' 'sum' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 205 [4/6] (1.97ns)   --->   "%sum_4 = dadd i64 %tmpMul0_4, i64 %tmpMul1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 205 'dadd' 'sum_4' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 206 [3/6] (1.97ns)   --->   "%sum_5 = dadd i64 %tmpMul0_5, i64 %tmpMul1_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 206 'dadd' 'sum_5' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 207 [5/6] (1.97ns)   --->   "%sum_6 = dadd i64 %tmpMul0_6, i64 %tmpMul1_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 207 'dadd' 'sum_6' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.97>
ST_19 : Operation 208 [1/6] (1.97ns)   --->   "%sum = dadd i64 %tmpMul0, i64 %tmpMul1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 208 'dadd' 'sum' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 209 [1/1] (0.00ns)   --->   "%specfucore_ln397 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum, i64 508, i64 4, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:397]   --->   Operation 209 'specfucore' 'specfucore_ln397' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_19 : Operation 210 [3/6] (1.97ns)   --->   "%sum_4 = dadd i64 %tmpMul0_4, i64 %tmpMul1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 210 'dadd' 'sum_4' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 211 [2/6] (1.97ns)   --->   "%sum_5 = dadd i64 %tmpMul0_5, i64 %tmpMul1_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 211 'dadd' 'sum_5' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 212 [4/6] (1.97ns)   --->   "%sum_6 = dadd i64 %tmpMul0_6, i64 %tmpMul1_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 212 'dadd' 'sum_6' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.97>
ST_20 : Operation 213 [2/6] (1.97ns)   --->   "%sum_4 = dadd i64 %tmpMul0_4, i64 %tmpMul1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 213 'dadd' 'sum_4' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 214 [1/6] (1.97ns)   --->   "%sum_5 = dadd i64 %tmpMul0_5, i64 %tmpMul1_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 214 'dadd' 'sum_5' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 215 [1/1] (0.00ns)   --->   "%specfucore_ln397 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_5, i64 508, i64 4, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:397]   --->   Operation 215 'specfucore' 'specfucore_ln397' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_20 : Operation 216 [3/6] (1.97ns)   --->   "%sum_6 = dadd i64 %tmpMul0_6, i64 %tmpMul1_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 216 'dadd' 'sum_6' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.23>
ST_21 : Operation 217 [1/6] (1.97ns)   --->   "%sum_4 = dadd i64 %tmpMul0_4, i64 %tmpMul1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 217 'dadd' 'sum_4' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 218 [1/1] (0.00ns)   --->   "%specfucore_ln397 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_4, i64 508, i64 4, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:397]   --->   Operation 218 'specfucore' 'specfucore_ln397' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_21 : Operation 219 [2/6] (1.97ns)   --->   "%sum_6 = dadd i64 %tmpMul0_6, i64 %tmpMul1_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 219 'dadd' 'sum_6' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 220 [1/1] (2.23ns)   --->   "%store_ln412 = store i64 %sum, i8 %dataA16_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:412]   --->   Operation 220 'store' 'store_ln412' <Predicate = (and_ln267_5)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_21 : Operation 221 [1/1] (2.23ns)   --->   "%store_ln413 = store i64 %sum_5, i8 %dataA16_addr_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:413]   --->   Operation 221 'store' 'store_ln413' <Predicate = (and_ln267_5)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>

State 22 <SV = 21> <Delay = 2.23>
ST_22 : Operation 222 [1/6] (1.97ns)   --->   "%sum_6 = dadd i64 %tmpMul0_6, i64 %tmpMul1_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 222 'dadd' 'sum_6' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 223 [1/1] (0.00ns)   --->   "%specfucore_ln397 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_6, i64 508, i64 4, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:397]   --->   Operation 223 'specfucore' 'specfucore_ln397' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_22 : Operation 224 [1/1] (2.23ns)   --->   "%store_ln461 = store i64 %sum_4, i8 %dataA16_addr_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:461]   --->   Operation 224 'store' 'store_ln461' <Predicate = (and_ln267_5)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_22 : Operation 251 [1/1] (0.00ns)   --->   "%ret_ln513 = ret" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:513]   --->   Operation 251 'ret' 'ret_ln513' <Predicate = (icmp_ln236)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 0.00>

State 24 <SV = 23> <Delay = 0.00>

State 25 <SV = 24> <Delay = 0.00>

State 26 <SV = 25> <Delay = 2.23>
ST_26 : Operation 225 [1/1] (0.00ns)   --->   "%rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:394]   --->   Operation 225 'specregionbegin' 'rbegin12' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 226 [1/1] (0.00ns)   --->   "%rend22 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin12" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 226 'specregionend' 'rend22' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 227 [1/1] (0.00ns)   --->   "%rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 227 'specregionbegin' 'rbegin14' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 228 [1/1] (0.00ns)   --->   "%rend20 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin14" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 228 'specregionend' 'rend20' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 229 [1/1] (0.00ns)   --->   "%rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 229 'specregionbegin' 'rbegin16' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 230 [1/1] (0.00ns)   --->   "%rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin16" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 230 'specregionend' 'rend18' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 231 [1/1] (0.00ns)   --->   "%rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:394]   --->   Operation 231 'specregionbegin' 'rbegin15' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 232 [1/1] (0.00ns)   --->   "%rend16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin15" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 232 'specregionend' 'rend16' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 233 [1/1] (0.00ns)   --->   "%rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 233 'specregionbegin' 'rbegin13' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 234 [1/1] (0.00ns)   --->   "%rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin13" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 234 'specregionend' 'rend14' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 235 [1/1] (0.00ns)   --->   "%rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 235 'specregionbegin' 'rbegin11' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 236 [1/1] (0.00ns)   --->   "%rend12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin11" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 236 'specregionend' 'rend12' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 237 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:394]   --->   Operation 237 'specregionbegin' 'rbegin9' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 238 [1/1] (0.00ns)   --->   "%rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 238 'specregionend' 'rend10' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 239 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 239 'specregionbegin' 'rbegin7' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 240 [1/1] (0.00ns)   --->   "%rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 240 'specregionend' 'rend8' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 241 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 241 'specregionbegin' 'rbegin5' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 242 [1/1] (0.00ns)   --->   "%rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 242 'specregionend' 'rend6' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 243 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:394]   --->   Operation 243 'specregionbegin' 'rbegin3' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 244 [1/1] (0.00ns)   --->   "%rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 244 'specregionend' 'rend4' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 245 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 245 'specregionbegin' 'rbegin1' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 246 [1/1] (0.00ns)   --->   "%rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 246 'specregionend' 'rend2' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 247 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 247 'specregionbegin' 'rbegin' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 248 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 248 'specregionend' 'rend' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 249 [1/1] (2.23ns)   --->   "%store_ln462 = store i64 %sum_6, i8 %dataA16_addr_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:462]   --->   Operation 249 'store' 'store_ln462' <Predicate = (and_ln267_5)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_26 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln509 = br void %for.inc841" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:509]   --->   Operation 250 'br' 'br_ln509' <Predicate = (and_ln267_5)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 2.541ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln264', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:264) of constant 0 on local variable 'tmpSumCS', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:264 [13]  (0.387 ns)
	'load' operation 4 bit ('tmpSumCS_load', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:238) on local variable 'tmpSumCS', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:264 [21]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln238', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:238) [26]  (0.708 ns)
	'select' operation 4 bit ('select_ln236', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236) [27]  (0.351 ns)
	'add' operation 4 bit ('add_ln238', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:238) [143]  (0.708 ns)
	'store' operation 0 bit ('store_ln264', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:264) of variable 'add_ln238', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:238 on local variable 'tmpSumCS', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:264 [146]  (0.387 ns)

 <State 2>: 2.183ns
The critical path consists of the following:
	'load' operation 4 bit ('l_load', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236) on local variable 'l', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236 [22]  (0.000 ns)
	'add' operation 4 bit ('add_ln236', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236) [23]  (0.708 ns)
	'select' operation 4 bit ('select_ln236_1', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236) [28]  (0.351 ns)
	'shl' operation 4 bit ('empty_80', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236) [30]  (0.000 ns)
	'or' operation 4 bit ('empty_81', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236) [32]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln267_3', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267) [54]  (0.880 ns)
	'and' operation 1 bit ('and_ln267_4', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267) [59]  (0.122 ns)
	'and' operation 1 bit ('and_ln267_5', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267) [60]  (0.122 ns)

 <State 3>: 2.235ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('dataA16_addr', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:280) [69]  (0.000 ns)
	'load' operation 64 bit ('m00', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:280) on array 'dataA16' [73]  (2.235 ns)

 <State 4>: 2.235ns
The critical path consists of the following:
	'load' operation 64 bit ('m00', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:280) on array 'dataA16' [73]  (2.235 ns)

 <State 5>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('tmpMul0', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398) [90]  (2.323 ns)

 <State 6>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('tmpMul0', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398) [90]  (2.323 ns)

 <State 7>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('tmpMul0', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398) [90]  (2.323 ns)

 <State 8>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('tmpMul0', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398) [90]  (2.323 ns)

 <State 9>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('tmpMul0', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398) [90]  (2.323 ns)

 <State 10>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('tmpMul0', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398) [90]  (2.323 ns)

 <State 11>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('tmpMul0', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398) [90]  (2.323 ns)

 <State 12>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('tmpMul0', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398) [90]  (2.323 ns)

 <State 13>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('tmpMul1', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399) [94]  (2.323 ns)

 <State 14>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('tmpMul0', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398) [102]  (2.323 ns)

 <State 15>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('tmpMul1', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399) [106]  (2.323 ns)

 <State 16>: 1.973ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400) [98]  (1.973 ns)

 <State 17>: 1.973ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400) [98]  (1.973 ns)

 <State 18>: 1.973ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400) [98]  (1.973 ns)

 <State 19>: 1.973ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400) [98]  (1.973 ns)

 <State 20>: 1.973ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400) [110]  (1.973 ns)

 <State 21>: 2.235ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln412', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:412) of variable 'sum', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400 on array 'dataA16' [137]  (2.235 ns)

 <State 22>: 2.235ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln461', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:461) of variable 'sum', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400 on array 'dataA16' [139]  (2.235 ns)

 <State 23>: 0.000ns
The critical path consists of the following:

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 0.000ns
The critical path consists of the following:

 <State 26>: 2.235ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln462', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:462) of variable 'sum', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400 on array 'dataA16' [140]  (2.235 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
