{
  "processor": "NEC uPD7810",
  "manufacturer": "NEC",
  "year": 1983,
  "schema_version": "1.0",
  "source": "uPD7810 datasheet, NEC 1983",
  "instruction_count": 89,
  "instructions": [
    {"mnemonic": "MOV", "opcode": "0x00", "bytes": 1, "cycles": 3, "category": "data_transfer", "addressing_mode": "register,register", "flags_affected": "none", "notes": "Register to register (faster than 7801)"},
    {"mnemonic": "MOV", "opcode": "0x01", "bytes": 2, "cycles": 4, "category": "data_transfer", "addressing_mode": "register,immediate", "flags_affected": "none", "notes": "Immediate to register"},
    {"mnemonic": "MOV", "opcode": "0x02", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "register,memory", "flags_affected": "none", "notes": "Memory to register (indirect)"},
    {"mnemonic": "MOV", "opcode": "0x03", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "memory,register", "flags_affected": "none", "notes": "Register to memory (indirect)"},
    {"mnemonic": "MOV", "opcode": "0x04", "bytes": 3, "cycles": 6, "category": "data_transfer", "addressing_mode": "register,direct", "flags_affected": "none", "notes": "Direct memory to register"},
    {"mnemonic": "MOV", "opcode": "0x05", "bytes": 3, "cycles": 6, "category": "data_transfer", "addressing_mode": "direct,register", "flags_affected": "none", "notes": "Register to direct memory"},
    {"mnemonic": "MVI", "opcode": "0x06", "bytes": 3, "cycles": 6, "category": "data_transfer", "addressing_mode": "direct,immediate", "flags_affected": "none", "notes": "Immediate to direct memory"},
    {"mnemonic": "LXI", "opcode": "0x07", "bytes": 3, "cycles": 6, "category": "data_transfer", "addressing_mode": "register_pair,immediate16", "flags_affected": "none", "notes": "Load 16-bit immediate"},
    {"mnemonic": "LHLD", "opcode": "0x08", "bytes": 3, "cycles": 8, "category": "data_transfer", "addressing_mode": "HL,direct", "flags_affected": "none", "notes": "Load HL from direct address"},
    {"mnemonic": "SHLD", "opcode": "0x09", "bytes": 3, "cycles": 8, "category": "data_transfer", "addressing_mode": "direct,HL", "flags_affected": "none", "notes": "Store HL to direct address"},
    {"mnemonic": "XCHG", "opcode": "0x0A", "bytes": 1, "cycles": 3, "category": "data_transfer", "addressing_mode": "DE,HL", "flags_affected": "none", "notes": "Exchange DE and HL"},
    {"mnemonic": "ADD", "opcode": "0x10", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,CY,AC", "notes": "Add register to A"},
    {"mnemonic": "ADD", "opcode": "0x11", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "immediate", "flags_affected": "Z,CY,AC", "notes": "Add immediate to A"},
    {"mnemonic": "ADD", "opcode": "0x12", "bytes": 1, "cycles": 5, "category": "alu", "addressing_mode": "memory", "flags_affected": "Z,CY,AC", "notes": "Add memory to A (indirect)"},
    {"mnemonic": "ADC", "opcode": "0x13", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,CY,AC", "notes": "Add with carry"},
    {"mnemonic": "ADC", "opcode": "0x14", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "immediate", "flags_affected": "Z,CY,AC", "notes": "Add with carry immediate"},
    {"mnemonic": "SUB", "opcode": "0x15", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,CY,AC", "notes": "Subtract register from A"},
    {"mnemonic": "SUB", "opcode": "0x16", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "immediate", "flags_affected": "Z,CY,AC", "notes": "Subtract immediate from A"},
    {"mnemonic": "SUB", "opcode": "0x17", "bytes": 1, "cycles": 5, "category": "alu", "addressing_mode": "memory", "flags_affected": "Z,CY,AC", "notes": "Subtract memory from A"},
    {"mnemonic": "SBB", "opcode": "0x18", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,CY,AC", "notes": "Subtract with borrow"},
    {"mnemonic": "CMP", "opcode": "0x19", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,CY,AC", "notes": "Compare register with A"},
    {"mnemonic": "CMP", "opcode": "0x1A", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "immediate", "flags_affected": "Z,CY,AC", "notes": "Compare immediate with A"},
    {"mnemonic": "CMP", "opcode": "0x1B", "bytes": 1, "cycles": 5, "category": "alu", "addressing_mode": "memory", "flags_affected": "Z,CY,AC", "notes": "Compare memory with A"},
    {"mnemonic": "INR", "opcode": "0x1C", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,AC", "notes": "Increment register"},
    {"mnemonic": "DCR", "opcode": "0x1D", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,AC", "notes": "Decrement register"},
    {"mnemonic": "INX", "opcode": "0x1E", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register_pair", "flags_affected": "none", "notes": "Increment register pair (16-bit)"},
    {"mnemonic": "DCX", "opcode": "0x1F", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register_pair", "flags_affected": "none", "notes": "Decrement register pair (16-bit)"},
    {"mnemonic": "DAD", "opcode": "0x20", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register_pair", "flags_affected": "CY", "notes": "Double add register pair to HL"},
    {"mnemonic": "DADD", "opcode": "0x21", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "register_pair,register_pair", "flags_affected": "CY", "notes": "16-bit double add (enhanced over 7801)"},
    {"mnemonic": "DSUB", "opcode": "0x22", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "register_pair,register_pair", "flags_affected": "Z,CY", "notes": "16-bit double subtract (enhanced)"},
    {"mnemonic": "DAA", "opcode": "0x23", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "implied", "flags_affected": "Z,CY,AC", "notes": "Decimal adjust accumulator"},
    {"mnemonic": "ANA", "opcode": "0x24", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,CY", "notes": "AND register with A"},
    {"mnemonic": "ANI", "opcode": "0x25", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "immediate", "flags_affected": "Z,CY", "notes": "AND immediate with A"},
    {"mnemonic": "ORA", "opcode": "0x26", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,CY", "notes": "OR register with A"},
    {"mnemonic": "ORI", "opcode": "0x27", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "immediate", "flags_affected": "Z,CY", "notes": "OR immediate with A"},
    {"mnemonic": "XRA", "opcode": "0x28", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,CY", "notes": "XOR register with A"},
    {"mnemonic": "XRI", "opcode": "0x29", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "immediate", "flags_affected": "Z,CY", "notes": "XOR immediate with A"},
    {"mnemonic": "RLC", "opcode": "0x2A", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "implied", "flags_affected": "CY", "notes": "Rotate A left through carry"},
    {"mnemonic": "RRC", "opcode": "0x2B", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "implied", "flags_affected": "CY", "notes": "Rotate A right through carry"},
    {"mnemonic": "RAL", "opcode": "0x2C", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "implied", "flags_affected": "CY", "notes": "Rotate A left with carry"},
    {"mnemonic": "RAR", "opcode": "0x2D", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "implied", "flags_affected": "CY", "notes": "Rotate A right with carry"},
    {"mnemonic": "CMA", "opcode": "0x2E", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "implied", "flags_affected": "none", "notes": "Complement accumulator"},
    {"mnemonic": "NEGA", "opcode": "0x2F", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "implied", "flags_affected": "Z,CY", "notes": "Negate accumulator"},
    {"mnemonic": "PUSH", "opcode": "0x30", "bytes": 1, "cycles": 8, "category": "stack", "addressing_mode": "register_pair", "flags_affected": "none", "notes": "Push register pair to stack"},
    {"mnemonic": "POP", "opcode": "0x31", "bytes": 1, "cycles": 7, "category": "stack", "addressing_mode": "register_pair", "flags_affected": "none", "notes": "Pop from stack to register pair"},
    {"mnemonic": "PUSH PSW", "opcode": "0x32", "bytes": 1, "cycles": 8, "category": "stack", "addressing_mode": "implied", "flags_affected": "none", "notes": "Push A and flags"},
    {"mnemonic": "POP PSW", "opcode": "0x33", "bytes": 1, "cycles": 7, "category": "stack", "addressing_mode": "implied", "flags_affected": "all", "notes": "Pop A and flags"},
    {"mnemonic": "JMP", "opcode": "0x40", "bytes": 3, "cycles": 6, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Unconditional jump"},
    {"mnemonic": "JZ", "opcode": "0x41", "bytes": 3, "cycles": 6, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if zero"},
    {"mnemonic": "JNZ", "opcode": "0x42", "bytes": 3, "cycles": 6, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if not zero"},
    {"mnemonic": "JC", "opcode": "0x43", "bytes": 3, "cycles": 6, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if carry"},
    {"mnemonic": "JNC", "opcode": "0x44", "bytes": 3, "cycles": 6, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if no carry"},
    {"mnemonic": "CALL", "opcode": "0x45", "bytes": 3, "cycles": 10, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Call subroutine"},
    {"mnemonic": "CZ", "opcode": "0x46", "bytes": 3, "cycles": 10, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Call if zero; 10 taken, 6 not taken"},
    {"mnemonic": "RET", "opcode": "0x48", "bytes": 1, "cycles": 7, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "RZ", "opcode": "0x49", "bytes": 1, "cycles": 7, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return if zero; 7 taken, 3 not taken"},
    {"mnemonic": "PCHL", "opcode": "0x4B", "bytes": 1, "cycles": 3, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Jump to HL"},
    {"mnemonic": "RST", "opcode": "0x4C", "bytes": 1, "cycles": 8, "category": "control", "addressing_mode": "vector", "flags_affected": "none", "notes": "Restart at vector"},
    {"mnemonic": "RETI", "opcode": "0x4D", "bytes": 1, "cycles": 8, "category": "control", "addressing_mode": "implied", "flags_affected": "all", "notes": "Return from interrupt"},
    {"mnemonic": "SOFTI", "opcode": "0x4E", "bytes": 1, "cycles": 10, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Software interrupt"},
    {"mnemonic": "IN", "opcode": "0x50", "bytes": 2, "cycles": 5, "category": "io", "addressing_mode": "port", "flags_affected": "none", "notes": "Input from port to A"},
    {"mnemonic": "OUT", "opcode": "0x51", "bytes": 2, "cycles": 5, "category": "io", "addressing_mode": "port", "flags_affected": "none", "notes": "Output A to port"},
    {"mnemonic": "ANIW", "opcode": "0x52", "bytes": 3, "cycles": 7, "category": "alu", "addressing_mode": "memory,immediate", "flags_affected": "Z", "notes": "AND immediate with work register"},
    {"mnemonic": "ORIW", "opcode": "0x53", "bytes": 3, "cycles": 7, "category": "alu", "addressing_mode": "memory,immediate", "flags_affected": "Z", "notes": "OR immediate with work register"},
    {"mnemonic": "BIT", "opcode": "0x60", "bytes": 2, "cycles": 4, "category": "bit", "addressing_mode": "register,bit_number", "flags_affected": "Z", "notes": "Test bit in register"},
    {"mnemonic": "SETB", "opcode": "0x61", "bytes": 2, "cycles": 4, "category": "bit", "addressing_mode": "port,bit_number", "flags_affected": "none", "notes": "Set bit in port"},
    {"mnemonic": "CLRB", "opcode": "0x62", "bytes": 2, "cycles": 4, "category": "bit", "addressing_mode": "port,bit_number", "flags_affected": "none", "notes": "Clear bit in port"},
    {"mnemonic": "SKIT", "opcode": "0x63", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "interrupt_flag", "flags_affected": "none", "notes": "Skip if interrupt true (enhanced)"},
    {"mnemonic": "SKNIT", "opcode": "0x64", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "interrupt_flag", "flags_affected": "none", "notes": "Skip if interrupt not true"},
    {"mnemonic": "STAW", "opcode": "0x70", "bytes": 2, "cycles": 4, "category": "data_transfer", "addressing_mode": "work_register", "flags_affected": "none", "notes": "Store A to work register"},
    {"mnemonic": "LDAW", "opcode": "0x71", "bytes": 2, "cycles": 4, "category": "data_transfer", "addressing_mode": "work_register", "flags_affected": "none", "notes": "Load A from work register"},
    {"mnemonic": "BLOCK", "opcode": "0x72", "bytes": 1, "cycles": 8, "category": "data_transfer", "addressing_mode": "block", "flags_affected": "none", "notes": "Block transfer (per byte, improved)"},
    {"mnemonic": "TABLE", "opcode": "0x73", "bytes": 1, "cycles": 7, "category": "data_transfer", "addressing_mode": "implied", "flags_affected": "none", "notes": "Table lookup from ROM"},
    {"mnemonic": "EI", "opcode": "0x80", "bytes": 1, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Enable interrupts"},
    {"mnemonic": "DI", "opcode": "0x81", "bytes": 1, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Disable interrupts"},
    {"mnemonic": "STC", "opcode": "0x82", "bytes": 1, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "CY", "notes": "Set carry flag"},
    {"mnemonic": "CLC", "opcode": "0x83", "bytes": 1, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "CY", "notes": "Clear carry flag"},
    {"mnemonic": "NOP", "opcode": "0x84", "bytes": 1, "cycles": 3, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "HLT", "opcode": "0x85", "bytes": 1, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Halt until interrupt"},
    {"mnemonic": "SPHL", "opcode": "0x86", "bytes": 1, "cycles": 3, "category": "data_transfer", "addressing_mode": "implied", "flags_affected": "none", "notes": "Copy HL to SP"},
    {"mnemonic": "DMOV", "opcode": "0x87", "bytes": 2, "cycles": 4, "category": "data_transfer", "addressing_mode": "special_register,register_pair", "flags_affected": "none", "notes": "Move to/from special register"},
    {"mnemonic": "EQIW", "opcode": "0x88", "bytes": 3, "cycles": 7, "category": "alu", "addressing_mode": "memory,immediate", "flags_affected": "Z", "notes": "Equal immediate compare"},
    {"mnemonic": "GTIW", "opcode": "0x89", "bytes": 3, "cycles": 7, "category": "alu", "addressing_mode": "memory,immediate", "flags_affected": "Z,CY", "notes": "Greater than immediate"},
    {"mnemonic": "LTIW", "opcode": "0x8A", "bytes": 3, "cycles": 7, "category": "alu", "addressing_mode": "memory,immediate", "flags_affected": "Z,CY", "notes": "Less than immediate"},
    {"mnemonic": "CALB", "opcode": "0x90", "bytes": 1, "cycles": 8, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Call subroutine via BC"},
    {"mnemonic": "EADD", "opcode": "0x91", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register_pair,register", "flags_affected": "Z,CY", "notes": "Extended add (improved)"},
    {"mnemonic": "ESUB", "opcode": "0x92", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register_pair,register", "flags_affected": "Z,CY", "notes": "Extended subtract (improved)"},
    {"mnemonic": "OFFIW", "opcode": "0x93", "bytes": 3, "cycles": 7, "category": "bit", "addressing_mode": "memory,immediate", "flags_affected": "Z", "notes": "Test bits off in work register"},
    {"mnemonic": "ONIW", "opcode": "0x94", "bytes": 3, "cycles": 7, "category": "bit", "addressing_mode": "memory,immediate", "flags_affected": "Z", "notes": "Test bits on in work register"}
  ]
}
