<profile>

<section name = "Vitis HLS Report for 'dataflow_in_loop_height_loop'" level="0">
<item name = "Date">Sat Jul 10 10:01:57 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">mapchip</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">38, 1316, 0.380 us, 13.160 us, 19, 658, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="src_loop_proc_U0">src_loop_proc, 18, 657, 0.180 us, 6.570 us, 18, 657, none</column>
<column name="dstout_loop_proc_U0">dstout_loop_proc, 18, 657, 0.180 us, 6.570 us, 18, 657, none</column>
<column name="dstin_loop_proc_U0">dstin_loop_proc, 14, 653, 0.140 us, 6.530 us, 14, 653, none</column>
<column name="dataflow_in_loop_height_loop_entry6_U0">dataflow_in_loop_height_loop_entry6, 0, 0, 0 ns, 0 ns, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 18, -</column>
<column name="FIFO">-, -, 1782, 1224, -</column>
<column name="Instance">-, 6, 2820, 1802, -</column>
<column name="Memory">7, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 27, -</column>
<column name="Register">-, -, 3, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 2, 4, 5, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="dataflow_in_loop_height_loop_entry6_U0">dataflow_in_loop_height_loop_entry6, 0, 0, 2, 155, 0</column>
<column name="dstin_loop_proc_U0">dstin_loop_proc, 0, 0, 598, 352, 0</column>
<column name="dstout_loop_proc_U0">dstout_loop_proc, 0, 6, 1010, 620, 0</column>
<column name="src_loop_proc_U0">src_loop_proc, 0, 0, 1210, 675, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="dst_V_U">dataflow_in_loop_height_loop_dst_V, 4, 0, 0, 0, 640, 32, 1, 20480</column>
<column name="src_V_U">dataflow_in_loop_height_loop_src_V, 3, 0, 0, 0, 640, 24, 1, 15360</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="alpha_c_U">0, 99, 0, -, 3, 8, 24</column>
<column name="crip_c_U">0, 99, 0, -, 3, 24, 72</column>
<column name="dstin_c_U">0, 99, 0, -, 2, 64, 128</column>
<column name="dstout_c_U">0, 99, 0, -, 3, 64, 192</column>
<column name="frame_size_c3_U">0, 99, 0, -, 3, 32, 96</column>
<column name="frame_size_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="id_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="mapchip_draw_xsize_c1_U">0, 99, 0, -, 2, 32, 64</column>
<column name="mapchip_draw_xsize_c4_U">0, 99, 0, -, 2, 32, 64</column>
<column name="mapchip_draw_xsize_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="mapchip_maxheight_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="mapchip_maxwidth_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="srcin_c_U">0, 99, 0, -, 2, 64, 128</column>
<column name="xstart_pos_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="y_c2_U">0, 99, 0, -, 2, 32, 64</column>
<column name="y_c5_U">0, 99, 0, -, 2, 32, 64</column>
<column name="y_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="ystart_pos_c_U">0, 99, 0, -, 2, 32, 64</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="dataflow_in_loop_height_loop_entry6_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="dstin_loop_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="dstout_loop_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="src_loop_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_dataflow_in_loop_height_loop_entry6_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_dstin_loop_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_src_loop_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_dataflow_in_loop_height_loop_entry6_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_dstin_loop_proc_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_src_loop_proc_U0_ap_ready">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_dataflow_in_loop_height_loop_entry6_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_dstin_loop_proc_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_src_loop_proc_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dataflow_in_loop_height_loop, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dataflow_in_loop_height_loop, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dataflow_in_loop_height_loop, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dataflow_in_loop_height_loop, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dataflow_in_loop_height_loop, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dataflow_in_loop_height_loop, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, dataflow_in_loop_height_loop, return value</column>
<column name="mapchip_draw_xsize">in, 32, ap_none, mapchip_draw_xsize, scalar</column>
<column name="mapchip_draw_xsize_ap_vld">in, 1, ap_none, mapchip_draw_xsize, scalar</column>
<column name="id">in, 32, ap_none, id, scalar</column>
<column name="id_ap_vld">in, 1, ap_none, id, scalar</column>
<column name="mapchip_maxheight">in, 32, ap_none, mapchip_maxheight, scalar</column>
<column name="mapchip_maxheight_ap_vld">in, 1, ap_none, mapchip_maxheight, scalar</column>
<column name="ystart_pos">in, 32, ap_none, ystart_pos, scalar</column>
<column name="ystart_pos_ap_vld">in, 1, ap_none, ystart_pos, scalar</column>
<column name="mapchip_maxwidth">in, 32, ap_none, mapchip_maxwidth, scalar</column>
<column name="mapchip_maxwidth_ap_vld">in, 1, ap_none, mapchip_maxwidth, scalar</column>
<column name="xstart_pos">in, 32, ap_none, xstart_pos, scalar</column>
<column name="xstart_pos_ap_vld">in, 1, ap_none, xstart_pos, scalar</column>
<column name="y">in, 32, ap_none, y, scalar</column>
<column name="y_ap_vld">in, 1, ap_none, y, scalar</column>
<column name="srcin">in, 64, ap_none, srcin, scalar</column>
<column name="srcin_ap_vld">in, 1, ap_none, srcin, scalar</column>
<column name="m_axi_src_AWVALID">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_AWREADY">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_AWADDR">out, 64, m_axi, src, pointer</column>
<column name="m_axi_src_AWID">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_AWLEN">out, 32, m_axi, src, pointer</column>
<column name="m_axi_src_AWSIZE">out, 3, m_axi, src, pointer</column>
<column name="m_axi_src_AWBURST">out, 2, m_axi, src, pointer</column>
<column name="m_axi_src_AWLOCK">out, 2, m_axi, src, pointer</column>
<column name="m_axi_src_AWCACHE">out, 4, m_axi, src, pointer</column>
<column name="m_axi_src_AWPROT">out, 3, m_axi, src, pointer</column>
<column name="m_axi_src_AWQOS">out, 4, m_axi, src, pointer</column>
<column name="m_axi_src_AWREGION">out, 4, m_axi, src, pointer</column>
<column name="m_axi_src_AWUSER">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_WVALID">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_WREADY">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_WDATA">out, 32, m_axi, src, pointer</column>
<column name="m_axi_src_WSTRB">out, 4, m_axi, src, pointer</column>
<column name="m_axi_src_WLAST">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_WID">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_WUSER">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_ARVALID">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_ARREADY">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_ARADDR">out, 64, m_axi, src, pointer</column>
<column name="m_axi_src_ARID">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_ARLEN">out, 32, m_axi, src, pointer</column>
<column name="m_axi_src_ARSIZE">out, 3, m_axi, src, pointer</column>
<column name="m_axi_src_ARBURST">out, 2, m_axi, src, pointer</column>
<column name="m_axi_src_ARLOCK">out, 2, m_axi, src, pointer</column>
<column name="m_axi_src_ARCACHE">out, 4, m_axi, src, pointer</column>
<column name="m_axi_src_ARPROT">out, 3, m_axi, src, pointer</column>
<column name="m_axi_src_ARQOS">out, 4, m_axi, src, pointer</column>
<column name="m_axi_src_ARREGION">out, 4, m_axi, src, pointer</column>
<column name="m_axi_src_ARUSER">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_RVALID">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_RREADY">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_RDATA">in, 32, m_axi, src, pointer</column>
<column name="m_axi_src_RLAST">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_RID">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_RUSER">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_RRESP">in, 2, m_axi, src, pointer</column>
<column name="m_axi_src_BVALID">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_BREADY">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_BRESP">in, 2, m_axi, src, pointer</column>
<column name="m_axi_src_BID">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_BUSER">in, 1, m_axi, src, pointer</column>
<column name="frame_size">in, 32, ap_none, frame_size, scalar</column>
<column name="frame_size_ap_vld">in, 1, ap_none, frame_size, scalar</column>
<column name="dstin">in, 64, ap_none, dstin, scalar</column>
<column name="dstin_ap_vld">in, 1, ap_none, dstin, scalar</column>
<column name="m_axi_dst_AWVALID">out, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_AWREADY">in, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_AWADDR">out, 64, m_axi, dst, pointer</column>
<column name="m_axi_dst_AWID">out, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_AWLEN">out, 32, m_axi, dst, pointer</column>
<column name="m_axi_dst_AWSIZE">out, 3, m_axi, dst, pointer</column>
<column name="m_axi_dst_AWBURST">out, 2, m_axi, dst, pointer</column>
<column name="m_axi_dst_AWLOCK">out, 2, m_axi, dst, pointer</column>
<column name="m_axi_dst_AWCACHE">out, 4, m_axi, dst, pointer</column>
<column name="m_axi_dst_AWPROT">out, 3, m_axi, dst, pointer</column>
<column name="m_axi_dst_AWQOS">out, 4, m_axi, dst, pointer</column>
<column name="m_axi_dst_AWREGION">out, 4, m_axi, dst, pointer</column>
<column name="m_axi_dst_AWUSER">out, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_WVALID">out, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_WREADY">in, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_WDATA">out, 32, m_axi, dst, pointer</column>
<column name="m_axi_dst_WSTRB">out, 4, m_axi, dst, pointer</column>
<column name="m_axi_dst_WLAST">out, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_WID">out, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_WUSER">out, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_ARVALID">out, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_ARREADY">in, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_ARADDR">out, 64, m_axi, dst, pointer</column>
<column name="m_axi_dst_ARID">out, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_ARLEN">out, 32, m_axi, dst, pointer</column>
<column name="m_axi_dst_ARSIZE">out, 3, m_axi, dst, pointer</column>
<column name="m_axi_dst_ARBURST">out, 2, m_axi, dst, pointer</column>
<column name="m_axi_dst_ARLOCK">out, 2, m_axi, dst, pointer</column>
<column name="m_axi_dst_ARCACHE">out, 4, m_axi, dst, pointer</column>
<column name="m_axi_dst_ARPROT">out, 3, m_axi, dst, pointer</column>
<column name="m_axi_dst_ARQOS">out, 4, m_axi, dst, pointer</column>
<column name="m_axi_dst_ARREGION">out, 4, m_axi, dst, pointer</column>
<column name="m_axi_dst_ARUSER">out, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_RVALID">in, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_RREADY">out, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_RDATA">in, 32, m_axi, dst, pointer</column>
<column name="m_axi_dst_RLAST">in, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_RID">in, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_RUSER">in, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_RRESP">in, 2, m_axi, dst, pointer</column>
<column name="m_axi_dst_BVALID">in, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_BREADY">out, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_BRESP">in, 2, m_axi, dst, pointer</column>
<column name="m_axi_dst_BID">in, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_BUSER">in, 1, m_axi, dst, pointer</column>
<column name="dstout">in, 64, ap_none, dstout, scalar</column>
<column name="dstout_ap_vld">in, 1, ap_none, dstout, scalar</column>
<column name="crip">in, 24, ap_none, crip, scalar</column>
<column name="crip_ap_vld">in, 1, ap_none, crip, scalar</column>
<column name="alpha">in, 8, ap_none, alpha, scalar</column>
<column name="alpha_ap_vld">in, 1, ap_none, alpha, scalar</column>
</table>
</item>
</section>
</profile>
