entity mux_4x1 is
    Port (
        a, b, c, d, s0, s1: in STD_LOGIC;
        y: out STD_LOGIC
    );
end mux_4x1;

architecture Behavioral of mux_4x1 is

    component mux_2x1 is
        Port (
            a, b, s: in STD_LOGIC;
            y: out STD_LOGIC
        );
    end component;

    signal tmp0, tmp1 : STD_LOGIC;

begin

    mux0 : mux_2x1 port map (a, b, s0, tmp0);
    mux1 : mux_2x1 port map (c, d, s0, tmp1);
    mux2 : mux_2x1 port map (tmp0, tmp1, s1, y);

end Behavioral;
