

================================================================
== Vivado HLS Report for 'kernel_2mm'
================================================================
* Date:           Tue Sep  3 11:01:34 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        2mmDataflow
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     5.079|        0.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+----------+
    |    Latency    |    Interval   | Pipeline |
    |  min  |  max  |  min  |  max  |   Type   |
    +-------+-------+-------+-------+----------+
    |  39492|  39492|  20770|  20770| dataflow |
    +-------+-------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +-----------+--------+-------+-------+-------+-------+---------+
        |           |        |    Latency    |    Interval   | Pipeline|
        |  Instance | Module |  min  |  max  |  min  |  max  |   Type  |
        +-----------+--------+-------+-------+-------+-------+---------+
        |func24_U0  |func24  |  20769|  20769|  20769|  20769|   none  |
        |func15_U0  |func15  |  18722|  18722|  18722|  18722|   none  |
        +-----------+--------+-------+-------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     74|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|     52|    5236|   1894|
|Memory           |       17|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    153|
|Register         |        -|      -|      17|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       17|     52|    5253|   2121|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        6|     23|       4|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------+--------+---------+-------+------+------+
    |  Instance | Module | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------+--------+---------+-------+------+------+
    |func15_U0  |func15  |        0|     16|  2138|  1211|
    |func24_U0  |func24  |        0|     36|  3098|   683|
    +-----------+--------+---------+-------+------+------+
    |Total      |        |        0|     52|  5236|  1894|
    +-----------+--------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+----------------------+---------+---+----+------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+---+----+------+-----+------+-------------+
    |C_mid_0_U    |kernel_2mm_C_mid_0    |        1|  0|   0|    72|   32|     2|         4608|
    |C_mid_1_U    |kernel_2mm_C_mid_0    |        1|  0|   0|    72|   32|     2|         4608|
    |C_mid_2_U    |kernel_2mm_C_mid_2    |        1|  0|   0|    48|   32|     2|         3072|
    |C_mid_3_U    |kernel_2mm_C_mid_2    |        1|  0|   0|    48|   32|     2|         3072|
    |C_mid_4_U    |kernel_2mm_C_mid_2    |        1|  0|   0|    48|   32|     2|         3072|
    |C_mid_5_U    |kernel_2mm_C_mid_2    |        1|  0|   0|    48|   32|     2|         3072|
    |C_mid_6_U    |kernel_2mm_C_mid_2    |        1|  0|   0|    48|   32|     2|         3072|
    |C_mid_7_U    |kernel_2mm_C_mid_2    |        1|  0|   0|    48|   32|     2|         3072|
    |tmp_mid_0_U  |kernel_2mm_C_mid_2    |        1|  0|   0|    48|   32|     2|         3072|
    |tmp_mid_1_U  |kernel_2mm_C_mid_2    |        1|  0|   0|    48|   32|     2|         3072|
    |D_mid_U      |kernel_2mm_D_mid      |        1|  0|   0|   384|   32|     2|        24576|
    |tmp_mid_2_U  |kernel_2mm_tmp_mig8j  |        1|  0|   0|    32|   32|     2|         2048|
    |tmp_mid_3_U  |kernel_2mm_tmp_mig8j  |        1|  0|   0|    32|   32|     2|         2048|
    |tmp_mid_4_U  |kernel_2mm_tmp_mig8j  |        1|  0|   0|    32|   32|     2|         2048|
    |tmp_mid_5_U  |kernel_2mm_tmp_mig8j  |        1|  0|   0|    32|   32|     2|         2048|
    |tmp_mid_6_U  |kernel_2mm_tmp_mig8j  |        1|  0|   0|    32|   32|     2|         2048|
    |tmp_mid_7_U  |kernel_2mm_tmp_mig8j  |        1|  0|   0|    32|   32|     2|         2048|
    +-------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total        |                      |       17|  0|   0|  1104|  544|    34|        70656|
    +-------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_channel_done_C_mid_0          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_C_mid_1          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_C_mid_2          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_C_mid_3          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_C_mid_4          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_C_mid_5          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_C_mid_6          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_C_mid_7          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_D_mid            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_mid_0        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_mid_1        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_mid_2        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_mid_3        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_mid_4        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_mid_5        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_mid_6        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_mid_7        |    and   |      0|  0|   2|           1|           1|
    |ap_idle                          |    and   |      0|  0|   2|           1|           1|
    |func15_U0_ap_continue            |    and   |      0|  0|   2|           1|           1|
    |func24_U0_ap_start               |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_C_mid_0    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_C_mid_1    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_C_mid_2    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_C_mid_3    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_C_mid_4    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_C_mid_5    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_C_mid_6    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_C_mid_7    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_D_mid      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_mid_0  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_mid_1  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_mid_2  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_mid_3  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_mid_4  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_mid_5  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_mid_6  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_mid_7  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|  74|          37|          37|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_C_mid_0    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_C_mid_1    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_C_mid_2    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_C_mid_3    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_C_mid_4    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_C_mid_5    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_C_mid_6    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_C_mid_7    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_D_mid      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_mid_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_mid_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_mid_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_mid_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_mid_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_mid_5  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_mid_6  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_mid_7  |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 153|         34|   17|         34|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_C_mid_0    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_C_mid_1    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_C_mid_2    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_C_mid_3    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_C_mid_4    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_C_mid_5    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_C_mid_6    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_C_mid_7    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_D_mid      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_mid_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_mid_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_mid_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_mid_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_mid_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_mid_5  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_mid_6  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_mid_7  |  1|   0|    1|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                | 17|   0|   17|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|A_0_empty_n        |  in |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|A_0_read           | out |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|A_1_empty_n        |  in |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|A_1_read           | out |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|B_0_empty_n        |  in |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|B_0_read           | out |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|B_1_empty_n        |  in |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|B_1_read           | out |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|C_0_empty_n        |  in |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|C_0_read           | out |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|C_1_empty_n        |  in |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|C_1_read           | out |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|C_2_empty_n        |  in |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|C_2_read           | out |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|C_3_empty_n        |  in |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|C_3_read           | out |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|C_4_empty_n        |  in |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|C_4_read           | out |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|C_5_empty_n        |  in |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|C_5_read           | out |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|C_6_empty_n        |  in |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|C_6_read           | out |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|C_7_empty_n        |  in |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|C_7_read           | out |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|D_empty_n          |  in |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|D_read             | out |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|D_output_full_n    |  in |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|D_output_write     | out |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |  kernel_2mm  | return value |
|A_0_address0       | out |    8|  ap_memory |      A_0     |     array    |
|A_0_ce0            | out |    1|  ap_memory |      A_0     |     array    |
|A_0_d0             | out |   32|  ap_memory |      A_0     |     array    |
|A_0_q0             |  in |   32|  ap_memory |      A_0     |     array    |
|A_0_we0            | out |    1|  ap_memory |      A_0     |     array    |
|A_0_address1       | out |    8|  ap_memory |      A_0     |     array    |
|A_0_ce1            | out |    1|  ap_memory |      A_0     |     array    |
|A_0_d1             | out |   32|  ap_memory |      A_0     |     array    |
|A_0_q1             |  in |   32|  ap_memory |      A_0     |     array    |
|A_0_we1            | out |    1|  ap_memory |      A_0     |     array    |
|A_1_address0       | out |    8|  ap_memory |      A_1     |     array    |
|A_1_ce0            | out |    1|  ap_memory |      A_1     |     array    |
|A_1_d0             | out |   32|  ap_memory |      A_1     |     array    |
|A_1_q0             |  in |   32|  ap_memory |      A_1     |     array    |
|A_1_we0            | out |    1|  ap_memory |      A_1     |     array    |
|A_1_address1       | out |    8|  ap_memory |      A_1     |     array    |
|A_1_ce1            | out |    1|  ap_memory |      A_1     |     array    |
|A_1_d1             | out |   32|  ap_memory |      A_1     |     array    |
|A_1_q1             |  in |   32|  ap_memory |      A_1     |     array    |
|A_1_we1            | out |    1|  ap_memory |      A_1     |     array    |
|B_0_address0       | out |    8|  ap_memory |      B_0     |     array    |
|B_0_ce0            | out |    1|  ap_memory |      B_0     |     array    |
|B_0_d0             | out |   32|  ap_memory |      B_0     |     array    |
|B_0_q0             |  in |   32|  ap_memory |      B_0     |     array    |
|B_0_we0            | out |    1|  ap_memory |      B_0     |     array    |
|B_0_address1       | out |    8|  ap_memory |      B_0     |     array    |
|B_0_ce1            | out |    1|  ap_memory |      B_0     |     array    |
|B_0_d1             | out |   32|  ap_memory |      B_0     |     array    |
|B_0_q1             |  in |   32|  ap_memory |      B_0     |     array    |
|B_0_we1            | out |    1|  ap_memory |      B_0     |     array    |
|B_1_address0       | out |    8|  ap_memory |      B_1     |     array    |
|B_1_ce0            | out |    1|  ap_memory |      B_1     |     array    |
|B_1_d0             | out |   32|  ap_memory |      B_1     |     array    |
|B_1_q0             |  in |   32|  ap_memory |      B_1     |     array    |
|B_1_we0            | out |    1|  ap_memory |      B_1     |     array    |
|B_1_address1       | out |    8|  ap_memory |      B_1     |     array    |
|B_1_ce1            | out |    1|  ap_memory |      B_1     |     array    |
|B_1_d1             | out |   32|  ap_memory |      B_1     |     array    |
|B_1_q1             |  in |   32|  ap_memory |      B_1     |     array    |
|B_1_we1            | out |    1|  ap_memory |      B_1     |     array    |
|C_0_address0       | out |    7|  ap_memory |      C_0     |     array    |
|C_0_ce0            | out |    1|  ap_memory |      C_0     |     array    |
|C_0_d0             | out |   32|  ap_memory |      C_0     |     array    |
|C_0_q0             |  in |   32|  ap_memory |      C_0     |     array    |
|C_0_we0            | out |    1|  ap_memory |      C_0     |     array    |
|C_0_address1       | out |    7|  ap_memory |      C_0     |     array    |
|C_0_ce1            | out |    1|  ap_memory |      C_0     |     array    |
|C_0_d1             | out |   32|  ap_memory |      C_0     |     array    |
|C_0_q1             |  in |   32|  ap_memory |      C_0     |     array    |
|C_0_we1            | out |    1|  ap_memory |      C_0     |     array    |
|C_1_address0       | out |    7|  ap_memory |      C_1     |     array    |
|C_1_ce0            | out |    1|  ap_memory |      C_1     |     array    |
|C_1_d0             | out |   32|  ap_memory |      C_1     |     array    |
|C_1_q0             |  in |   32|  ap_memory |      C_1     |     array    |
|C_1_we0            | out |    1|  ap_memory |      C_1     |     array    |
|C_1_address1       | out |    7|  ap_memory |      C_1     |     array    |
|C_1_ce1            | out |    1|  ap_memory |      C_1     |     array    |
|C_1_d1             | out |   32|  ap_memory |      C_1     |     array    |
|C_1_q1             |  in |   32|  ap_memory |      C_1     |     array    |
|C_1_we1            | out |    1|  ap_memory |      C_1     |     array    |
|C_2_address0       | out |    6|  ap_memory |      C_2     |     array    |
|C_2_ce0            | out |    1|  ap_memory |      C_2     |     array    |
|C_2_d0             | out |   32|  ap_memory |      C_2     |     array    |
|C_2_q0             |  in |   32|  ap_memory |      C_2     |     array    |
|C_2_we0            | out |    1|  ap_memory |      C_2     |     array    |
|C_2_address1       | out |    6|  ap_memory |      C_2     |     array    |
|C_2_ce1            | out |    1|  ap_memory |      C_2     |     array    |
|C_2_d1             | out |   32|  ap_memory |      C_2     |     array    |
|C_2_q1             |  in |   32|  ap_memory |      C_2     |     array    |
|C_2_we1            | out |    1|  ap_memory |      C_2     |     array    |
|C_3_address0       | out |    6|  ap_memory |      C_3     |     array    |
|C_3_ce0            | out |    1|  ap_memory |      C_3     |     array    |
|C_3_d0             | out |   32|  ap_memory |      C_3     |     array    |
|C_3_q0             |  in |   32|  ap_memory |      C_3     |     array    |
|C_3_we0            | out |    1|  ap_memory |      C_3     |     array    |
|C_3_address1       | out |    6|  ap_memory |      C_3     |     array    |
|C_3_ce1            | out |    1|  ap_memory |      C_3     |     array    |
|C_3_d1             | out |   32|  ap_memory |      C_3     |     array    |
|C_3_q1             |  in |   32|  ap_memory |      C_3     |     array    |
|C_3_we1            | out |    1|  ap_memory |      C_3     |     array    |
|C_4_address0       | out |    6|  ap_memory |      C_4     |     array    |
|C_4_ce0            | out |    1|  ap_memory |      C_4     |     array    |
|C_4_d0             | out |   32|  ap_memory |      C_4     |     array    |
|C_4_q0             |  in |   32|  ap_memory |      C_4     |     array    |
|C_4_we0            | out |    1|  ap_memory |      C_4     |     array    |
|C_4_address1       | out |    6|  ap_memory |      C_4     |     array    |
|C_4_ce1            | out |    1|  ap_memory |      C_4     |     array    |
|C_4_d1             | out |   32|  ap_memory |      C_4     |     array    |
|C_4_q1             |  in |   32|  ap_memory |      C_4     |     array    |
|C_4_we1            | out |    1|  ap_memory |      C_4     |     array    |
|C_5_address0       | out |    6|  ap_memory |      C_5     |     array    |
|C_5_ce0            | out |    1|  ap_memory |      C_5     |     array    |
|C_5_d0             | out |   32|  ap_memory |      C_5     |     array    |
|C_5_q0             |  in |   32|  ap_memory |      C_5     |     array    |
|C_5_we0            | out |    1|  ap_memory |      C_5     |     array    |
|C_5_address1       | out |    6|  ap_memory |      C_5     |     array    |
|C_5_ce1            | out |    1|  ap_memory |      C_5     |     array    |
|C_5_d1             | out |   32|  ap_memory |      C_5     |     array    |
|C_5_q1             |  in |   32|  ap_memory |      C_5     |     array    |
|C_5_we1            | out |    1|  ap_memory |      C_5     |     array    |
|C_6_address0       | out |    6|  ap_memory |      C_6     |     array    |
|C_6_ce0            | out |    1|  ap_memory |      C_6     |     array    |
|C_6_d0             | out |   32|  ap_memory |      C_6     |     array    |
|C_6_q0             |  in |   32|  ap_memory |      C_6     |     array    |
|C_6_we0            | out |    1|  ap_memory |      C_6     |     array    |
|C_6_address1       | out |    6|  ap_memory |      C_6     |     array    |
|C_6_ce1            | out |    1|  ap_memory |      C_6     |     array    |
|C_6_d1             | out |   32|  ap_memory |      C_6     |     array    |
|C_6_q1             |  in |   32|  ap_memory |      C_6     |     array    |
|C_6_we1            | out |    1|  ap_memory |      C_6     |     array    |
|C_7_address0       | out |    6|  ap_memory |      C_7     |     array    |
|C_7_ce0            | out |    1|  ap_memory |      C_7     |     array    |
|C_7_d0             | out |   32|  ap_memory |      C_7     |     array    |
|C_7_q0             |  in |   32|  ap_memory |      C_7     |     array    |
|C_7_we0            | out |    1|  ap_memory |      C_7     |     array    |
|C_7_address1       | out |    6|  ap_memory |      C_7     |     array    |
|C_7_ce1            | out |    1|  ap_memory |      C_7     |     array    |
|C_7_d1             | out |   32|  ap_memory |      C_7     |     array    |
|C_7_q1             |  in |   32|  ap_memory |      C_7     |     array    |
|C_7_we1            | out |    1|  ap_memory |      C_7     |     array    |
|D_address0         | out |    9|  ap_memory |       D      |     array    |
|D_ce0              | out |    1|  ap_memory |       D      |     array    |
|D_d0               | out |   32|  ap_memory |       D      |     array    |
|D_q0               |  in |   32|  ap_memory |       D      |     array    |
|D_we0              | out |    1|  ap_memory |       D      |     array    |
|D_address1         | out |    9|  ap_memory |       D      |     array    |
|D_ce1              | out |    1|  ap_memory |       D      |     array    |
|D_d1               | out |   32|  ap_memory |       D      |     array    |
|D_q1               |  in |   32|  ap_memory |       D      |     array    |
|D_we1              | out |    1|  ap_memory |       D      |     array    |
|D_output_address0  | out |    9|  ap_memory |   D_output   |     array    |
|D_output_ce0       | out |    1|  ap_memory |   D_output   |     array    |
|D_output_d0        | out |   32|  ap_memory |   D_output   |     array    |
|D_output_q0        |  in |   32|  ap_memory |   D_output   |     array    |
|D_output_we0       | out |    1|  ap_memory |   D_output   |     array    |
|D_output_address1  | out |    9|  ap_memory |   D_output   |     array    |
|D_output_ce1       | out |    1|  ap_memory |   D_output   |     array    |
|D_output_d1        | out |   32|  ap_memory |   D_output   |     array    |
|D_output_q1        |  in |   32|  ap_memory |   D_output   |     array    |
|D_output_we1       | out |    1|  ap_memory |   D_output   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

