CHIP bus_gate_test {
    IN a[4];
    OUT out0, out1, out2, out3;
    PARTS:
    or(a=a[0], b=a[0], out=out0);
    or(a=a[1], b=a[1], out=out1);
    or(a=a[2], b=a[2], out=out2);
    or(a=a[3], b=a[3], out=out3);
}