
*** Running vivado
    with args -log design_2_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_2_wrapper.tcl -notrace

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_2_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.srcs/sources_1/bd/design_2/ip/design_2_axi_bram_ctrl_0_0/design_2_axi_bram_ctrl_0_0.dcp' for cell 'design_2_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_0/design_2_blk_mem_gen_0_0.dcp' for cell 'design_2_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.srcs/sources_1/bd/design_2/ip/design_2_myip_0_0/design_2_myip_0_0.dcp' for cell 'design_2_i/myip_0'
INFO: [Project 1-454] Reading design checkpoint '/csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0.dcp' for cell 'design_2_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.srcs/sources_1/bd/design_2/ip/design_2_rst_ps7_0_50M_0/design_2_rst_ps7_0_50M_0.dcp' for cell 'design_2_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.srcs/sources_1/bd/design_2/ip/design_2_xbar_0/design_2_xbar_0.dcp' for cell 'design_2_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_0/design_2_auto_pc_0.dcp' for cell 'design_2_i/axi_mem_intercon/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_1/design_2_auto_pc_1.dcp' for cell 'design_2_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1228 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_2_i/myip_0/s00_axi_aclk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.runs/impl_1/.Xil/Vivado-25283-310-2-30/dcp_5/design_2_myip_0_0.edf:1523944]
Parsing XDC File [/csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0.xdc] for cell 'design_2_i/processing_system7_0/inst'
Finished Parsing XDC File [/csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0.xdc] for cell 'design_2_i/processing_system7_0/inst'
Parsing XDC File [/csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.srcs/sources_1/bd/design_2/ip/design_2_myip_0_0/src/clk_wiz_0_4/clk_wiz_0.xdc] for cell 'design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.srcs/sources_1/bd/design_2/ip/design_2_myip_0_0/src/clk_wiz_0_4/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.srcs/sources_1/bd/design_2/ip/design_2_myip_0_0/src/clk_wiz_0_4/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1993.957 ; gain = 545.523 ; free physical = 1777 ; free virtual = 12698
Finished Parsing XDC File [/csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.srcs/sources_1/bd/design_2/ip/design_2_myip_0_0/src/clk_wiz_0_4/clk_wiz_0.xdc] for cell 'design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst'
Parsing XDC File [/csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.srcs/sources_1/bd/design_2/ip/design_2_rst_ps7_0_50M_0/design_2_rst_ps7_0_50M_0_board.xdc] for cell 'design_2_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.srcs/sources_1/bd/design_2/ip/design_2_rst_ps7_0_50M_0/design_2_rst_ps7_0_50M_0_board.xdc] for cell 'design_2_i/rst_ps7_0_50M/U0'
Parsing XDC File [/csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.srcs/sources_1/bd/design_2/ip/design_2_rst_ps7_0_50M_0/design_2_rst_ps7_0_50M_0.xdc] for cell 'design_2_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.srcs/sources_1/bd/design_2/ip/design_2_rst_ps7_0_50M_0/design_2_rst_ps7_0_50M_0.xdc] for cell 'design_2_i/rst_ps7_0_50M/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.srcs/sources_1/bd/design_2/ip/design_2_axi_bram_ctrl_0_0/design_2_axi_bram_ctrl_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_0/design_2_blk_mem_gen_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.srcs/sources_1/bd/design_2/ip/design_2_myip_0_0/design_2_myip_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.srcs/sources_1/bd/design_2/ip/design_2_rst_ps7_0_50M_0/design_2_rst_ps7_0_50M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.srcs/sources_1/bd/design_2/ip/design_2_xbar_0/design_2_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_0/design_2_auto_pc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_1/design_2_auto_pc_1.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_2_wrapper'...
CRITICAL WARNING: [Memdata 28-165] The reference name: design_2_i_blk_mem_gen_0 was not found in a previous reference definition. Either the bmm file or the bmm_info_* properties are malformed, therefore BRAM INIT strings can not be populated.
CRITICAL WARNING: [Memdata 28-122] data2mem failed with a parsing error. Check the bmm file or the bmm_info_* properties on the BRAM components. The design BRAM components initialization strings have not been updated.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1993.957 ; gain = 993.188 ; free physical = 1798 ; free virtual = 12696
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2057.988 ; gain = 64.031 ; free physical = 1793 ; free virtual = 12692
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1eee3ee9b

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f8629b06

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2057.988 ; gain = 0.000 ; free physical = 1773 ; free virtual = 12673

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
INFO: [Opt 31-10] Eliminated 269 cells.
Phase 2 Constant propagation | Checksum: 1c362efbc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2057.988 ; gain = 0.000 ; free physical = 1773 ; free virtual = 12674

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 4937 unconnected nets.
INFO: [Opt 31-11] Eliminated 1187 unconnected cells.
Phase 3 Sweep | Checksum: 1bb1c7030

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2057.988 ; gain = 0.000 ; free physical = 1773 ; free virtual = 12674

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 17ca4e680

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2057.988 ; gain = 0.000 ; free physical = 1771 ; free virtual = 12672

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2057.988 ; gain = 0.000 ; free physical = 1771 ; free virtual = 12672
Ending Logic Optimization Task | Checksum: 17ca4e680

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2057.988 ; gain = 0.000 ; free physical = 1771 ; free virtual = 12672

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 25 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 3 Total Ports: 50
Ending PowerOpt Patch Enables Task | Checksum: 10df658fe

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1545 ; free virtual = 12451
Ending Power Optimization Task | Checksum: 10df658fe

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2400.238 ; gain = 342.250 ; free physical = 1545 ; free virtual = 12451
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2400.238 ; gain = 406.281 ; free physical = 1545 ; free virtual = 12451
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1542 ; free virtual = 12452
INFO: [Common 17-1381] The checkpoint '/csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.runs/impl_1/design_2_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.runs/impl_1/design_2_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1527 ; free virtual = 12446
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1521 ; free virtual = 12441

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cefb6a7b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1514 ; free virtual = 12436

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 184db358b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1483 ; free virtual = 12407

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 184db358b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1483 ; free virtual = 12407
Phase 1 Placer Initialization | Checksum: 184db358b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1483 ; free virtual = 12407

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: c888fbf5

Time (s): cpu = 00:00:58 ; elapsed = 00:00:25 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1476 ; free virtual = 12402

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c888fbf5

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1476 ; free virtual = 12402

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1da77bf7a

Time (s): cpu = 00:01:07 ; elapsed = 00:00:28 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1475 ; free virtual = 12401

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e035f27d

Time (s): cpu = 00:01:07 ; elapsed = 00:00:28 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1475 ; free virtual = 12401

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17a7c208f

Time (s): cpu = 00:01:08 ; elapsed = 00:00:28 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1475 ; free virtual = 12401

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1ed4e4efa

Time (s): cpu = 00:01:10 ; elapsed = 00:00:29 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1475 ; free virtual = 12401

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: de19de20

Time (s): cpu = 00:01:15 ; elapsed = 00:00:34 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1474 ; free virtual = 12401

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: ef7897af

Time (s): cpu = 00:01:16 ; elapsed = 00:00:35 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1473 ; free virtual = 12400

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 13fd4ab79

Time (s): cpu = 00:01:17 ; elapsed = 00:00:35 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1473 ; free virtual = 12400
Phase 3 Detail Placement | Checksum: 13fd4ab79

Time (s): cpu = 00:01:17 ; elapsed = 00:00:35 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1473 ; free virtual = 12400

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.949. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15e93731f

Time (s): cpu = 00:01:27 ; elapsed = 00:00:39 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1468 ; free virtual = 12395
Phase 4.1 Post Commit Optimization | Checksum: 15e93731f

Time (s): cpu = 00:01:28 ; elapsed = 00:00:39 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1467 ; free virtual = 12395

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15e93731f

Time (s): cpu = 00:01:28 ; elapsed = 00:00:39 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1467 ; free virtual = 12395

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15e93731f

Time (s): cpu = 00:01:28 ; elapsed = 00:00:39 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1467 ; free virtual = 12395

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1379a0a38

Time (s): cpu = 00:01:29 ; elapsed = 00:00:40 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1467 ; free virtual = 12395
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1379a0a38

Time (s): cpu = 00:01:29 ; elapsed = 00:00:40 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1467 ; free virtual = 12395
Ending Placer Task | Checksum: d27ec7c5

Time (s): cpu = 00:01:29 ; elapsed = 00:00:40 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1467 ; free virtual = 12395
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:35 ; elapsed = 00:00:43 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1467 ; free virtual = 12395
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1425 ; free virtual = 12394
INFO: [Common 17-1381] The checkpoint '/csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.runs/impl_1/design_2_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1451 ; free virtual = 12393
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1450 ; free virtual = 12392
report_utilization: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1450 ; free virtual = 12391
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1450 ; free virtual = 12391
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 9e35f784 ConstDB: 0 ShapeSum: 3448d041 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 6b234178

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1445 ; free virtual = 12388

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 6b234178

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1444 ; free virtual = 12388

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 6b234178

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1436 ; free virtual = 12381

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 6b234178

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1436 ; free virtual = 12381
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18a8f0074

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1422 ; free virtual = 12367
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.066  | TNS=0.000  | WHS=-0.293 | THS=-390.967|

Phase 2 Router Initialization | Checksum: 15e9fe4ee

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1421 ; free virtual = 12367

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 129858232

Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1394 ; free virtual = 12340

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3429
 Number of Nodes with overlaps = 389
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1b47e61f4

Time (s): cpu = 00:01:43 ; elapsed = 00:00:37 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1391 ; free virtual = 12336
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.045  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 10cca206e

Time (s): cpu = 00:01:43 ; elapsed = 00:00:37 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1390 ; free virtual = 12336

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1b27a415a

Time (s): cpu = 00:01:50 ; elapsed = 00:00:44 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1390 ; free virtual = 12336
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.015  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b27a415a

Time (s): cpu = 00:01:50 ; elapsed = 00:00:44 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1390 ; free virtual = 12336
Phase 4 Rip-up And Reroute | Checksum: 1b27a415a

Time (s): cpu = 00:01:50 ; elapsed = 00:00:44 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1390 ; free virtual = 12336

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b27a415a

Time (s): cpu = 00:01:51 ; elapsed = 00:00:44 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1390 ; free virtual = 12336

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b27a415a

Time (s): cpu = 00:01:51 ; elapsed = 00:00:44 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1390 ; free virtual = 12336
Phase 5 Delay and Skew Optimization | Checksum: 1b27a415a

Time (s): cpu = 00:01:51 ; elapsed = 00:00:44 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1390 ; free virtual = 12336

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17f41d827

Time (s): cpu = 00:01:53 ; elapsed = 00:00:45 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1390 ; free virtual = 12336
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.015  | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1964a919c

Time (s): cpu = 00:01:53 ; elapsed = 00:00:45 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1390 ; free virtual = 12336
Phase 6 Post Hold Fix | Checksum: 1964a919c

Time (s): cpu = 00:01:53 ; elapsed = 00:00:45 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1390 ; free virtual = 12336

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.32432 %
  Global Horizontal Routing Utilization  = 5.97439 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 127f7f7cf

Time (s): cpu = 00:01:53 ; elapsed = 00:00:45 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1391 ; free virtual = 12336

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 127f7f7cf

Time (s): cpu = 00:01:53 ; elapsed = 00:00:45 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1391 ; free virtual = 12336

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1075804e1

Time (s): cpu = 00:01:55 ; elapsed = 00:00:46 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1390 ; free virtual = 12336

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.015  | TNS=0.000  | WHS=0.014  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1075804e1

Time (s): cpu = 00:01:55 ; elapsed = 00:00:47 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1390 ; free virtual = 12336
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:57 ; elapsed = 00:00:47 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1390 ; free virtual = 12336

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:03 ; elapsed = 00:00:50 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1390 ; free virtual = 12336
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1339 ; free virtual = 12336
INFO: [Common 17-1381] The checkpoint '/csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.runs/impl_1/design_2_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1375 ; free virtual = 12336
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.runs/impl_1/design_2_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.runs/impl_1/design_2_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2400.238 ; gain = 0.000 ; free physical = 1364 ; free virtual = 12326
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
87 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
CRITICAL WARNING: [Memdata 28-165] The reference name: design_2_i_blk_mem_gen_0 was not found in a previous reference definition. Either the bmm file or the bmm_info_* properties are malformed, therefore BRAM INIT strings can not be populated.
CRITICAL WARNING: [Memdata 28-122] data2mem failed with a parsing error. Check the bmm file or the bmm_info_* properties on the BRAM components. The design BRAM components initialization strings have not been updated.
CRITICAL WARNING: [Memdata 28-147] Could not complete BRAM data initialization for processor.  Please check to ensure any BMM and ELF files in the design have correct proper scoping specified. Design will proceed but BRAM initialization strings will not be populated with contents of the ELF file.
CRITICAL WARNING: [Memdata 28-165] The reference name: design_2_i_blk_mem_gen_0 was not found in a previous reference definition. Either the bmm file or the bmm_info_* properties are malformed, therefore BRAM INIT strings can not be populated.
CRITICAL WARNING: [Memdata 28-122] data2mem failed with a parsing error. Check the bmm file or the bmm_info_* properties on the BRAM components. The design BRAM components initialization strings have not been updated.
CRITICAL WARNING: [Memdata 28-147] Could not complete BRAM data initialization for processor.  Please check to ensure any BMM and ELF files in the design have correct proper scoping specified. Design will proceed but BRAM initialization strings will not be populated with contents of the ELF file.
CRITICAL WARNING: [Memdata 28-165] The reference name: design_2_i_blk_mem_gen_0 was not found in a previous reference definition. Either the bmm file or the bmm_info_* properties are malformed, therefore BRAM INIT strings can not be populated.
CRITICAL WARNING: [Memdata 28-122] data2mem failed with a parsing error. Check the bmm file or the bmm_info_* properties on the BRAM components. The design BRAM components initialization strings have not been updated.
CRITICAL WARNING: [Memdata 28-147] Could not complete BRAM data initialization for processor.  Please check to ensure any BMM and ELF files in the design have correct proper scoping specified. Design will proceed but BRAM initialization strings will not be populated with contents of the ELF file.
ERROR: [Memdata 28-96] Could not find a BMM_INFO_DESIGN property in the design. Could not generate the merged BMM file: /csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.runs/impl_1/design_2_wrapper_bd.bmm
Command: write_bitstream -force -no_partial_bitfile design_2_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_2_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/csehome/dohbaek/HSD_2018_T1/implementatio/implementatio.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon May 28 10:35:36 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 3 Warnings, 11 Critical Warnings and 1 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2780.918 ; gain = 263.566 ; free physical = 898 ; free virtual = 11885
INFO: [Common 17-206] Exiting Vivado at Mon May 28 10:35:37 2018...
