
centos-preinstalled/bdftopcf:     file format elf32-littlearm


Disassembly of section .init:

000108d4 <.init>:
   108d4:	push	{r3, lr}
   108d8:	bl	10f28 <close@plt+0x4cc>
   108dc:	pop	{r3, pc}

Disassembly of section .plt:

000108e0 <calloc@plt-0x14>:
   108e0:	push	{lr}		; (str lr, [sp, #-4]!)
   108e4:	ldr	lr, [pc, #4]	; 108f0 <calloc@plt-0x4>
   108e8:	add	lr, pc, lr
   108ec:	ldr	pc, [lr, #8]!
   108f0:	andeq	r8, r1, r0, lsl r7

000108f4 <calloc@plt>:
   108f4:	add	ip, pc, #0, 12
   108f8:	add	ip, ip, #24, 20	; 0x18000
   108fc:	ldr	pc, [ip, #1808]!	; 0x710

00010900 <raise@plt>:
   10900:	add	ip, pc, #0, 12
   10904:	add	ip, ip, #24, 20	; 0x18000
   10908:	ldr	pc, [ip, #1800]!	; 0x708

0001090c <strcmp@plt>:
   1090c:	add	ip, pc, #0, 12
   10910:	add	ip, ip, #24, 20	; 0x18000
   10914:	ldr	pc, [ip, #1792]!	; 0x700

00010918 <strtol@plt>:
   10918:	add	ip, pc, #0, 12
   1091c:	add	ip, ip, #24, 20	; 0x18000
   10920:	ldr	pc, [ip, #1784]!	; 0x6f8

00010924 <read@plt>:
   10924:	add	ip, pc, #0, 12
   10928:	add	ip, ip, #24, 20	; 0x18000
   1092c:	ldr	pc, [ip, #1776]!	; 0x6f0

00010930 <free@plt>:
   10930:	add	ip, pc, #0, 12
   10934:	add	ip, ip, #24, 20	; 0x18000
   10938:	ldr	pc, [ip, #1768]!	; 0x6e8

0001093c <memcpy@plt>:
   1093c:	add	ip, pc, #0, 12
   10940:	add	ip, ip, #24, 20	; 0x18000
   10944:	ldr	pc, [ip, #1760]!	; 0x6e0

00010948 <lseek@plt>:
   10948:	add	ip, pc, #0, 12
   1094c:	add	ip, ip, #24, 20	; 0x18000
   10950:	ldr	pc, [ip, #1752]!	; 0x6d8

00010954 <__stack_chk_fail@plt>:
   10954:	add	ip, pc, #0, 12
   10958:	add	ip, ip, #24, 20	; 0x18000
   1095c:	ldr	pc, [ip, #1744]!	; 0x6d0

00010960 <realloc@plt>:
   10960:	add	ip, pc, #0, 12
   10964:	add	ip, ip, #24, 20	; 0x18000
   10968:	ldr	pc, [ip, #1736]!	; 0x6c8

0001096c <fwrite@plt>:
   1096c:	add	ip, pc, #0, 12
   10970:	add	ip, ip, #24, 20	; 0x18000
   10974:	ldr	pc, [ip, #1728]!	; 0x6c0

00010978 <puts@plt>:
   10978:	add	ip, pc, #0, 12
   1097c:	add	ip, ip, #24, 20	; 0x18000
   10980:	ldr	pc, [ip, #1720]!	; 0x6b8

00010984 <malloc@plt>:
   10984:	add	ip, pc, #0, 12
   10988:	add	ip, ip, #24, 20	; 0x18000
   1098c:	ldr	pc, [ip, #1712]!	; 0x6b0

00010990 <__libc_start_main@plt>:
   10990:	add	ip, pc, #0, 12
   10994:	add	ip, ip, #24, 20	; 0x18000
   10998:	ldr	pc, [ip, #1704]!	; 0x6a8

0001099c <__vfprintf_chk@plt>:
   1099c:	add	ip, pc, #0, 12
   109a0:	add	ip, ip, #24, 20	; 0x18000
   109a4:	ldr	pc, [ip, #1696]!	; 0x6a0

000109a8 <__gmon_start__@plt>:
   109a8:	add	ip, pc, #0, 12
   109ac:	add	ip, ip, #24, 20	; 0x18000
   109b0:	ldr	pc, [ip, #1688]!	; 0x698

000109b4 <open@plt>:
   109b4:	add	ip, pc, #0, 12
   109b8:	add	ip, ip, #24, 20	; 0x18000
   109bc:	ldr	pc, [ip, #1680]!	; 0x690

000109c0 <__ctype_b_loc@plt>:
   109c0:	add	ip, pc, #0, 12
   109c4:	add	ip, ip, #24, 20	; 0x18000
   109c8:	ldr	pc, [ip, #1672]!	; 0x688

000109cc <exit@plt>:
   109cc:	add	ip, pc, #0, 12
   109d0:	add	ip, ip, #24, 20	; 0x18000
   109d4:	ldr	pc, [ip, #1664]!	; 0x680

000109d8 <strlen@plt>:
   109d8:	add	ip, pc, #0, 12
   109dc:	add	ip, ip, #24, 20	; 0x18000
   109e0:	ldr	pc, [ip, #1656]!	; 0x678

000109e4 <__errno_location@plt>:
   109e4:	add	ip, pc, #0, 12
   109e8:	add	ip, ip, #24, 20	; 0x18000
   109ec:	ldr	pc, [ip, #1648]!	; 0x670

000109f0 <__isoc99_sscanf@plt>:
   109f0:	add	ip, pc, #0, 12
   109f4:	add	ip, ip, #24, 20	; 0x18000
   109f8:	ldr	pc, [ip, #1640]!	; 0x668

000109fc <memset@plt>:
   109fc:	add	ip, pc, #0, 12
   10a00:	add	ip, ip, #24, 20	; 0x18000
   10a04:	ldr	pc, [ip, #1632]!	; 0x660

00010a08 <strncpy@plt>:
   10a08:	add	ip, pc, #0, 12
   10a0c:	add	ip, ip, #24, 20	; 0x18000
   10a10:	ldr	pc, [ip, #1624]!	; 0x658

00010a14 <__printf_chk@plt>:
   10a14:	add	ip, pc, #0, 12
   10a18:	add	ip, ip, #24, 20	; 0x18000
   10a1c:	ldr	pc, [ip, #1616]!	; 0x650

00010a20 <write@plt>:
   10a20:	add	ip, pc, #0, 12
   10a24:	add	ip, ip, #24, 20	; 0x18000
   10a28:	ldr	pc, [ip, #1608]!	; 0x648

00010a2c <__fprintf_chk@plt>:
   10a2c:	add	ip, pc, #0, 12
   10a30:	add	ip, ip, #24, 20	; 0x18000
   10a34:	ldr	pc, [ip, #1600]!	; 0x640

00010a38 <remove@plt>:
   10a38:	add	ip, pc, #0, 12
   10a3c:	add	ip, ip, #24, 20	; 0x18000
   10a40:	ldr	pc, [ip, #1592]!	; 0x638

00010a44 <strncmp@plt>:
   10a44:	add	ip, pc, #0, 12
   10a48:	add	ip, ip, #24, 20	; 0x18000
   10a4c:	ldr	pc, [ip, #1584]!	; 0x630

00010a50 <abort@plt>:
   10a50:	add	ip, pc, #0, 12
   10a54:	add	ip, ip, #24, 20	; 0x18000
   10a58:	ldr	pc, [ip, #1576]!	; 0x628

00010a5c <close@plt>:
   10a5c:	add	ip, pc, #0, 12
   10a60:	add	ip, ip, #24, 20	; 0x18000
   10a64:	ldr	pc, [ip, #1568]!	; 0x620

Disassembly of section .text:

00010a68 <.text>:
   10a68:	push	{r4, r5, r6, r7, r8, lr}
   10a6c:	movw	r5, #37072	; 0x90d0
   10a70:	movt	r5, #2
   10a74:	sub	sp, sp, #160	; 0xa0
   10a78:	mov	r4, r0
   10a7c:	mov	r6, r1
   10a80:	ldr	r3, [r5]
   10a84:	mov	r1, #0
   10a88:	mov	r2, #132	; 0x84
   10a8c:	add	r0, sp, #24
   10a90:	mov	r7, #0
   10a94:	str	r3, [sp, #156]	; 0x9c
   10a98:	bl	109fc <memset@plt>
   10a9c:	add	r1, sp, #12
   10aa0:	add	r2, sp, #16
   10aa4:	add	r3, sp, #20
   10aa8:	add	r0, sp, #8
   10aac:	bl	14e4c <close@plt+0x43f0>
   10ab0:	sub	r3, r4, #1
   10ab4:	cmp	r3, #0
   10ab8:	mov	r1, r6
   10abc:	ldr	r6, [r1], #4
   10ac0:	sub	r2, r4, #2
   10ac4:	ble	10dd0 <close@plt+0x374>
   10ac8:	mov	r8, #1
   10acc:	mov	lr, r7
   10ad0:	b	10af8 <close@plt+0x9c>
   10ad4:	cmp	lr, #0
   10ad8:	bne	10d8c <close@plt+0x330>
   10adc:	cmp	r2, #0
   10ae0:	add	r1, r1, #4
   10ae4:	sub	ip, r2, #1
   10ae8:	ble	10be8 <close@plt+0x18c>
   10aec:	mov	r3, r2
   10af0:	mov	lr, r4
   10af4:	mov	r2, ip
   10af8:	ldr	r4, [r1]
   10afc:	ldrb	ip, [r4]
   10b00:	cmp	ip, #45	; 0x2d
   10b04:	bne	10ad4 <close@plt+0x78>
   10b08:	ldrb	r0, [r4, #1]
   10b0c:	sub	r0, r0, #76	; 0x4c
   10b10:	cmp	r0, #42	; 0x2a
   10b14:	ldrls	pc, [pc, r0, lsl #2]
   10b18:	b	10d8c <close@plt+0x330>
   10b1c:	andeq	r0, r1, r8, ror sp
   10b20:	andeq	r0, r1, r0, ror #26
   10b24:	andeq	r0, r1, ip, lsl #27
   10b28:	andeq	r0, r1, ip, lsl #27
   10b2c:	andeq	r0, r1, ip, lsl #27
   10b30:	andeq	r0, r1, ip, lsl #27
   10b34:	andeq	r0, r1, ip, lsl #27
   10b38:	andeq	r0, r1, ip, lsl #27
   10b3c:	andeq	r0, r1, ip, lsl #27
   10b40:	andeq	r0, r1, ip, lsl #27
   10b44:	andeq	r0, r1, ip, lsl #27
   10b48:	andeq	r0, r1, ip, lsl #27
   10b4c:	andeq	r0, r1, ip, lsl #27
   10b50:	andeq	r0, r1, ip, lsl #27
   10b54:	andeq	r0, r1, ip, lsl #27
   10b58:	andeq	r0, r1, ip, lsl #27
   10b5c:	andeq	r0, r1, ip, lsl #27
   10b60:	andeq	r0, r1, ip, lsl #27
   10b64:	andeq	r0, r1, ip, lsl #27
   10b68:	andeq	r0, r1, ip, lsl #27
   10b6c:	andeq	r0, r1, ip, lsl #27
   10b70:	andeq	r0, r1, ip, lsl #27
   10b74:	andeq	r0, r1, ip, lsl #27
   10b78:	andeq	r0, r1, ip, lsl #27
   10b7c:	andeq	r0, r1, ip, lsl #27
   10b80:	andeq	r0, r1, ip, lsl #27
   10b84:	andeq	r0, r1, ip, lsl #27
   10b88:	andeq	r0, r1, ip, lsl #27
   10b8c:	andeq	r0, r1, ip, lsl #27
   10b90:	andeq	r0, r1, r8, asr #23
   10b94:	andeq	r0, r1, ip, lsl #27
   10b98:	andeq	r0, r1, ip, lsl #27
   10b9c:	andeq	r0, r1, r8, asr #26
   10ba0:	andeq	r0, r1, r0, lsr sp
   10ba4:	andeq	r0, r1, ip, lsl #27
   10ba8:	andeq	r0, r1, r4, lsl #26
   10bac:	andeq	r0, r1, r8, asr #25
   10bb0:	andeq	r0, r1, ip, lsl #27
   10bb4:	andeq	r0, r1, ip, lsl #27
   10bb8:	andeq	r0, r1, ip, lsl #27
   10bbc:	andeq	r0, r1, r8, asr #23
   10bc0:	andeq	r0, r1, r8, ror ip
   10bc4:			; <UNDEFINED> instruction: 0x00010cb4
   10bc8:	ldrb	r3, [r4, #2]
   10bcc:	cmp	r3, #0
   10bd0:	bne	10d8c <close@plt+0x330>
   10bd4:	cmp	r2, #0
   10bd8:	mov	r4, lr
   10bdc:	add	r1, r1, #4
   10be0:	sub	ip, r2, #1
   10be4:	bgt	10aec <close@plt+0x90>
   10be8:	cmp	r4, #0
   10bec:	beq	10dd0 <close@plt+0x374>
   10bf0:	mov	r0, r4
   10bf4:	bl	14e70 <close@plt+0x4414>
   10bf8:	subs	r1, r0, #0
   10bfc:	beq	10e20 <close@plt+0x3c4>
   10c00:	ldr	r3, [sp, #20]
   10c04:	add	r0, sp, #24
   10c08:	ldr	ip, [sp, #16]
   10c0c:	ldr	r2, [sp, #8]
   10c10:	str	r3, [sp, #4]
   10c14:	str	ip, [sp]
   10c18:	ldr	r3, [sp, #12]
   10c1c:	bl	1158c <close@plt+0xb30>
   10c20:	cmp	r0, #85	; 0x55
   10c24:	bne	10e4c <close@plt+0x3f0>
   10c28:	cmp	r7, #0
   10c2c:	beq	10de4 <close@plt+0x388>
   10c30:	mov	r0, r7
   10c34:	bl	14eb8 <close@plt+0x445c>
   10c38:	subs	r4, r0, #0
   10c3c:	beq	10df4 <close@plt+0x398>
   10c40:	add	r0, sp, #24
   10c44:	mov	r1, r4
   10c48:	bl	15e74 <close@plt+0x5418>
   10c4c:	cmp	r0, #85	; 0x55
   10c50:	bne	10e88 <close@plt+0x42c>
   10c54:	mov	r0, r4
   10c58:	bl	14eb0 <close@plt+0x4454>
   10c5c:	ldr	r2, [sp, #156]	; 0x9c
   10c60:	ldr	r3, [r5]
   10c64:	mov	r0, #0
   10c68:	cmp	r2, r3
   10c6c:	bne	10ec4 <close@plt+0x468>
   10c70:	add	sp, sp, #160	; 0xa0
   10c74:	pop	{r4, r5, r6, r7, r8, pc}
   10c78:	ldrb	r3, [r4, #2]
   10c7c:	sub	r0, r3, #49	; 0x31
   10c80:	uxtb	r0, r0
   10c84:	cmp	r0, #3
   10c88:	bhi	10d8c <close@plt+0x330>
   10c8c:	lsl	r0, r8, r0
   10c90:	tst	r0, #11
   10c94:	beq	10d8c <close@plt+0x330>
   10c98:	ldrb	r0, [r4, #3]
   10c9c:	cmp	r0, #0
   10ca0:	bne	10d8c <close@plt+0x330>
   10ca4:	sub	r3, r3, #48	; 0x30
   10ca8:	mov	r4, lr
   10cac:	str	r3, [sp, #20]
   10cb0:	b	10adc <close@plt+0x80>
   10cb4:	movw	r0, #32924	; 0x809c
   10cb8:	movt	r0, #1
   10cbc:	bl	10978 <puts@plt>
   10cc0:	mov	r0, #0
   10cc4:	bl	109cc <exit@plt>
   10cc8:	ldrb	r3, [r4, #2]
   10ccc:	sub	r0, r3, #49	; 0x31
   10cd0:	uxtb	r0, r0
   10cd4:	cmp	r0, #7
   10cd8:	bhi	10d8c <close@plt+0x330>
   10cdc:	lsl	r0, r8, r0
   10ce0:	tst	r0, #139	; 0x8b
   10ce4:	beq	10d8c <close@plt+0x330>
   10ce8:	ldrb	r0, [r4, #3]
   10cec:	cmp	r0, #0
   10cf0:	bne	10d8c <close@plt+0x330>
   10cf4:	sub	r3, r3, #48	; 0x30
   10cf8:	mov	r4, lr
   10cfc:	str	r3, [sp, #16]
   10d00:	b	10adc <close@plt+0x80>
   10d04:	ldrb	r0, [r4, #2]
   10d08:	cmp	r0, #0
   10d0c:	addne	r7, r4, #2
   10d10:	movne	r4, lr
   10d14:	bne	10adc <close@plt+0x80>
   10d18:	ldr	r7, [r1, #4]
   10d1c:	cmp	r7, #0
   10d20:	beq	10d8c <close@plt+0x330>
   10d24:	add	r1, r1, #4
   10d28:	sub	r2, r3, #2
   10d2c:	b	10bd4 <close@plt+0x178>
   10d30:	ldrb	r3, [r4, #2]
   10d34:	cmp	r3, #0
   10d38:	bne	10d8c <close@plt+0x330>
   10d3c:	str	r8, [sp, #8]
   10d40:	mov	r4, lr
   10d44:	b	10adc <close@plt+0x80>
   10d48:	ldrb	r3, [r4, #2]
   10d4c:	cmp	r3, #0
   10d50:	bne	10d8c <close@plt+0x330>
   10d54:	str	r3, [sp, #8]
   10d58:	mov	r4, lr
   10d5c:	b	10adc <close@plt+0x80>
   10d60:	ldrb	r3, [r4, #2]
   10d64:	cmp	r3, #0
   10d68:	bne	10d8c <close@plt+0x330>
   10d6c:	str	r8, [sp, #12]
   10d70:	mov	r4, lr
   10d74:	b	10adc <close@plt+0x80>
   10d78:	ldrb	r3, [r4, #2]
   10d7c:	cmp	r3, #0
   10d80:	streq	r3, [sp, #12]
   10d84:	moveq	r4, lr
   10d88:	beq	10adc <close@plt+0x80>
   10d8c:	movw	r5, #37076	; 0x90d4
   10d90:	movt	r5, #2
   10d94:	str	r4, [sp]
   10d98:	mov	r1, #1
   10d9c:	mov	r3, r6
   10da0:	movw	r2, #32940	; 0x80ac
   10da4:	ldr	r0, [r5]
   10da8:	movt	r2, #1
   10dac:	bl	10a2c <__fprintf_chk@plt>
   10db0:	ldr	r0, [r5]
   10db4:	mov	r3, r6
   10db8:	movw	r2, #32968	; 0x80c8
   10dbc:	mov	r1, #1
   10dc0:	movt	r2, #1
   10dc4:	bl	10a2c <__fprintf_chk@plt>
   10dc8:	mov	r0, #1
   10dcc:	bl	109cc <exit@plt>
   10dd0:	mov	r0, #0
   10dd4:	mov	r4, r0
   10dd8:	bl	14ee8 <close@plt+0x448c>
   10ddc:	mov	r1, r0
   10de0:	b	10c00 <close@plt+0x1a4>
   10de4:	mov	r0, #1
   10de8:	bl	14ee4 <close@plt+0x4488>
   10dec:	mov	r4, r0
   10df0:	b	10c40 <close@plt+0x1e4>
   10df4:	movw	r2, #37076	; 0x90d4
   10df8:	movt	r2, #2
   10dfc:	str	r7, [sp]
   10e00:	mov	r3, r6
   10e04:	ldr	r0, [r2]
   10e08:	mov	r1, #1
   10e0c:	movw	r2, #33188	; 0x81a4
   10e10:	movt	r2, #1
   10e14:	bl	10a2c <__fprintf_chk@plt>
   10e18:	mov	r0, #1
   10e1c:	bl	109cc <exit@plt>
   10e20:	movw	r2, #37076	; 0x90d4
   10e24:	movt	r2, #2
   10e28:	str	r4, [sp]
   10e2c:	mov	r3, r6
   10e30:	ldr	r0, [r2]
   10e34:	mov	r1, #1
   10e38:	movw	r2, #33124	; 0x8164
   10e3c:	movt	r2, #1
   10e40:	bl	10a2c <__fprintf_chk@plt>
   10e44:	mov	r0, #1
   10e48:	bl	109cc <exit@plt>
   10e4c:	cmp	r4, #0
   10e50:	movw	r3, #37076	; 0x90d4
   10e54:	movw	r2, #32916	; 0x8094
   10e58:	movt	r3, #2
   10e5c:	movt	r2, #1
   10e60:	mov	r1, #1
   10e64:	ldr	r0, [r3]
   10e68:	mov	r3, r6
   10e6c:	moveq	r4, r2
   10e70:	movw	r2, #33160	; 0x8188
   10e74:	str	r4, [sp]
   10e78:	movt	r2, #1
   10e7c:	bl	10a2c <__fprintf_chk@plt>
   10e80:	mov	r0, #1
   10e84:	bl	109cc <exit@plt>
   10e88:	movw	r3, #37076	; 0x90d4
   10e8c:	cmp	r7, #0
   10e90:	movt	r3, #2
   10e94:	ldr	r0, [r3]
   10e98:	beq	10ec8 <close@plt+0x46c>
   10e9c:	str	r7, [sp]
   10ea0:	mov	r3, r6
   10ea4:	movw	r2, #33224	; 0x81c8
   10ea8:	mov	r1, #1
   10eac:	movt	r2, #1
   10eb0:	bl	10a2c <__fprintf_chk@plt>
   10eb4:	mov	r0, r7
   10eb8:	bl	10a38 <remove@plt>
   10ebc:	mov	r0, #1
   10ec0:	bl	109cc <exit@plt>
   10ec4:	bl	10954 <__stack_chk_fail@plt>
   10ec8:	mov	r3, r6
   10ecc:	movw	r1, #33256	; 0x81e8
   10ed0:	movw	r2, #33224	; 0x81c8
   10ed4:	movt	r1, #1
   10ed8:	movt	r2, #1
   10edc:	str	r1, [sp]
   10ee0:	mov	r1, #1
   10ee4:	bl	10a2c <__fprintf_chk@plt>
   10ee8:	b	10ebc <close@plt+0x460>
   10eec:	mov	fp, #0
   10ef0:	mov	lr, #0
   10ef4:	pop	{r1}		; (ldr r1, [sp], #4)
   10ef8:	mov	r2, sp
   10efc:	push	{r2}		; (str r2, [sp, #-4]!)
   10f00:	push	{r0}		; (str r0, [sp, #-4]!)
   10f04:	ldr	ip, [pc, #16]	; 10f1c <close@plt+0x4c0>
   10f08:	push	{ip}		; (str ip, [sp, #-4]!)
   10f0c:	ldr	r0, [pc, #12]	; 10f20 <close@plt+0x4c4>
   10f10:	ldr	r3, [pc, #12]	; 10f24 <close@plt+0x4c8>
   10f14:	bl	10990 <__libc_start_main@plt>
   10f18:	bl	10a50 <abort@plt>
   10f1c:	andeq	r7, r1, r4, ror #10
   10f20:	andeq	r0, r1, r8, ror #20
   10f24:	andeq	r7, r1, r0, lsl #10
   10f28:	ldr	r3, [pc, #20]	; 10f44 <close@plt+0x4e8>
   10f2c:	ldr	r2, [pc, #20]	; 10f48 <close@plt+0x4ec>
   10f30:	add	r3, pc, r3
   10f34:	ldr	r2, [r3, r2]
   10f38:	cmp	r2, #0
   10f3c:	bxeq	lr
   10f40:	b	109a8 <__gmon_start__@plt>
   10f44:	andeq	r8, r1, r8, asr #1
   10f48:	andeq	r0, r0, r8, lsl #1
   10f4c:	push	{r3, lr}
   10f50:	movw	r0, #37072	; 0x90d0
   10f54:	ldr	r3, [pc, #36]	; 10f80 <close@plt+0x524>
   10f58:	movt	r0, #2
   10f5c:	rsb	r3, r0, r3
   10f60:	cmp	r3, #6
   10f64:	popls	{r3, pc}
   10f68:	movw	r3, #0
   10f6c:	movt	r3, #0
   10f70:	cmp	r3, #0
   10f74:	popeq	{r3, pc}
   10f78:	blx	r3
   10f7c:	pop	{r3, pc}
   10f80:	ldrdeq	r9, [r2], -r3
   10f84:	push	{r3, lr}
   10f88:	movw	r0, #37072	; 0x90d0
   10f8c:	movw	r3, #37072	; 0x90d0
   10f90:	movt	r0, #2
   10f94:	movt	r3, #2
   10f98:	rsb	r3, r0, r3
   10f9c:	asr	r3, r3, #2
   10fa0:	add	r3, r3, r3, lsr #31
   10fa4:	asrs	r1, r3, #1
   10fa8:	popeq	{r3, pc}
   10fac:	movw	r2, #0
   10fb0:	movt	r2, #0
   10fb4:	cmp	r2, #0
   10fb8:	popeq	{r3, pc}
   10fbc:	blx	r2
   10fc0:	pop	{r3, pc}
   10fc4:	push	{r4, lr}
   10fc8:	movw	r4, #37080	; 0x90d8
   10fcc:	movt	r4, #2
   10fd0:	ldrb	r3, [r4]
   10fd4:	cmp	r3, #0
   10fd8:	popne	{r4, pc}
   10fdc:	bl	10f4c <close@plt+0x4f0>
   10fe0:	mov	r3, #1
   10fe4:	strb	r3, [r4]
   10fe8:	pop	{r4, pc}
   10fec:	movw	r0, #36612	; 0x8f04
   10ff0:	movt	r0, #2
   10ff4:	push	{r3, lr}
   10ff8:	ldr	r3, [r0]
   10ffc:	cmp	r3, #0
   11000:	beq	11018 <close@plt+0x5bc>
   11004:	movw	r3, #0
   11008:	movt	r3, #0
   1100c:	cmp	r3, #0
   11010:	beq	11018 <close@plt+0x5bc>
   11014:	blx	r3
   11018:	pop	{r3, lr}
   1101c:	b	10f84 <close@plt+0x528>
   11020:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11024:	subs	sl, r1, #0
   11028:	sub	sp, sp, #36	; 0x24
   1102c:	mov	fp, r0
   11030:	str	r2, [sp, #8]
   11034:	beq	113b0 <close@plt+0x954>
   11038:	add	r1, r0, sl
   1103c:	mov	r3, r0
   11040:	mov	r9, #0
   11044:	ldrb	r2, [r3], #1
   11048:	cmp	r3, r1
   1104c:	eor	r9, r2, r9, lsl #3
   11050:	bne	11044 <close@plt+0x5e8>
   11054:	cmp	r9, #0
   11058:	rsblt	r9, r9, #0
   1105c:	movw	r5, #37084	; 0x90dc
   11060:	movt	r5, #2
   11064:	str	r5, [sp, #4]
   11068:	ldr	r8, [r5]
   1106c:	cmp	r8, #0
   11070:	beq	11110 <close@plt+0x6b4>
   11074:	ldr	r4, [r5, #4]
   11078:	and	r4, r9, r4
   1107c:	ldr	r3, [r8, r4, lsl #2]
   11080:	cmp	r3, #0
   11084:	beq	11114 <close@plt+0x6b8>
   11088:	ldr	r2, [r3, #8]
   1108c:	cmp	r2, r9
   11090:	beq	111e0 <close@plt+0x784>
   11094:	ldr	r5, [sp, #4]
   11098:	mov	r0, r9
   1109c:	ldr	r1, [r5, #8]
   110a0:	bl	174d0 <close@plt+0x6a74>
   110a4:	ldr	r2, [r5, #12]
   110a8:	orr	r1, r1, #1
   110ac:	add	r4, r4, r1
   110b0:	cmp	r4, r2
   110b4:	rsbge	r4, r2, r4
   110b8:	ldr	r3, [r8, r4, lsl #2]
   110bc:	cmp	r3, #0
   110c0:	beq	11114 <close@plt+0x6b8>
   110c4:	ldr	r0, [r3, #8]
   110c8:	cmp	r0, r9
   110cc:	bne	110ac <close@plt+0x650>
   110d0:	ldr	r0, [r3, #4]
   110d4:	cmp	r0, sl
   110d8:	bne	110ac <close@plt+0x650>
   110dc:	ldr	r0, [r3]
   110e0:	mov	ip, fp
   110e4:	add	r7, r0, sl
   110e8:	b	110fc <close@plt+0x6a0>
   110ec:	ldrb	r6, [r0], #1
   110f0:	ldrb	r5, [ip], #1
   110f4:	cmp	r6, r5
   110f8:	bne	110ac <close@plt+0x650>
   110fc:	cmp	r0, r7
   11100:	bne	110ec <close@plt+0x690>
   11104:	ldr	r0, [r3, #12]
   11108:	add	sp, sp, #36	; 0x24
   1110c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11110:	mov	r4, r8
   11114:	ldr	r2, [sp, #8]
   11118:	cmp	r2, #0
   1111c:	bne	1112c <close@plt+0x6d0>
   11120:	ldr	r0, [sp, #8]
   11124:	add	sp, sp, #36	; 0x24
   11128:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1112c:	add	r5, sl, #17
   11130:	mov	r0, r5
   11134:	bl	10984 <malloc@plt>
   11138:	subs	r6, r0, #0
   1113c:	beq	113b8 <close@plt+0x95c>
   11140:	add	r0, r6, #16
   11144:	mov	r1, fp
   11148:	mov	r2, sl
   1114c:	str	sl, [r6, #4]
   11150:	str	r0, [r6]
   11154:	bl	10a08 <strncpy@plt>
   11158:	ldr	r5, [sp, #4]
   1115c:	ldr	r1, [r6]
   11160:	mov	r0, #0
   11164:	ldr	r3, [r5, #20]
   11168:	ldr	r2, [r5, #12]
   1116c:	strb	r0, [r1, sl]
   11170:	str	r3, [sp, #8]
   11174:	add	ip, r2, r2, lsr #31
   11178:	ldr	r3, [r5, #16]
   1117c:	ldr	r5, [sp, #8]
   11180:	add	r3, r3, #1
   11184:	str	r9, [r6, #8]
   11188:	cmp	r5, ip, asr #1
   1118c:	ldr	r5, [sp, #4]
   11190:	str	r3, [r6, #12]
   11194:	str	r3, [r5, #16]
   11198:	bge	11260 <close@plt+0x804>
   1119c:	add	r8, r8, r4, lsl #2
   111a0:	ldr	r4, [sp, #8]
   111a4:	ldr	r5, [sp, #4]
   111a8:	add	r4, r4, #1
   111ac:	str	r6, [r8]
   111b0:	movw	r3, #37084	; 0x90dc
   111b4:	ldr	r2, [r6, #12]
   111b8:	movt	r3, #2
   111bc:	ldr	r1, [r5, #24]
   111c0:	str	r4, [r5, #20]
   111c4:	cmp	r1, r2
   111c8:	bls	11218 <close@plt+0x7bc>
   111cc:	ldr	r3, [r3, #28]
   111d0:	str	r6, [r3, r2, lsl #2]
   111d4:	ldr	r0, [r6, #12]
   111d8:	add	sp, sp, #36	; 0x24
   111dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   111e0:	ldr	r2, [r3, #4]
   111e4:	cmp	r2, sl
   111e8:	bne	11094 <close@plt+0x638>
   111ec:	ldr	r2, [r3]
   111f0:	mov	r1, fp
   111f4:	add	r5, r2, sl
   111f8:	b	1120c <close@plt+0x7b0>
   111fc:	ldrb	ip, [r2], #1
   11200:	ldrb	r0, [r1], #1
   11204:	cmp	ip, r0
   11208:	bne	11094 <close@plt+0x638>
   1120c:	cmp	r2, r5
   11210:	bne	111fc <close@plt+0x7a0>
   11214:	b	11104 <close@plt+0x6a8>
   11218:	cmp	r1, #0
   1121c:	lslne	r5, r1, #3
   11220:	lslne	r7, r1, #1
   11224:	ldr	r1, [sp, #4]
   11228:	moveq	r5, #4000	; 0xfa0
   1122c:	moveq	r7, #1000	; 0x3e8
   11230:	ldr	r0, [r1, #28]
   11234:	mov	r1, r5
   11238:	bl	10960 <realloc@plt>
   1123c:	movw	ip, #37084	; 0x90dc
   11240:	movt	ip, #2
   11244:	subs	r4, r0, #0
   11248:	beq	11414 <close@plt+0x9b8>
   1124c:	ldr	r2, [r6, #12]
   11250:	mov	r3, r4
   11254:	str	r4, [ip, #28]
   11258:	str	r7, [ip, #24]
   1125c:	b	111d0 <close@plt+0x774>
   11260:	cmp	r2, #0
   11264:	mov	r1, #4
   11268:	lslne	fp, r2, #1
   1126c:	str	r2, [sp]
   11270:	moveq	r4, #1024	; 0x400
   11274:	movne	r4, fp
   11278:	moveq	fp, r4
   1127c:	mov	r0, r4
   11280:	bl	108f4 <calloc@plt>
   11284:	ldr	r2, [sp]
   11288:	subs	r5, r0, #0
   1128c:	beq	113e0 <close@plt+0x984>
   11290:	cmp	r2, #0
   11294:	sub	r3, fp, #1
   11298:	str	r3, [sp, #12]
   1129c:	sub	r3, fp, #3
   112a0:	str	r3, [sp, #16]
   112a4:	ble	11334 <close@plt+0x8d8>
   112a8:	mov	sl, r8
   112ac:	str	r6, [sp, #24]
   112b0:	str	r9, [sp, #28]
   112b4:	mov	r9, sl
   112b8:	ldr	r6, [sp, #16]
   112bc:	add	r7, r8, r2, lsl #2
   112c0:	ldr	sl, [sp, #12]
   112c4:	str	r8, [sp, #20]
   112c8:	mov	r8, fp
   112cc:	ldr	fp, [r9], #4
   112d0:	cmp	fp, #0
   112d4:	beq	1131c <close@plt+0x8c0>
   112d8:	ldr	r0, [fp, #8]
   112dc:	and	r4, sl, r0
   112e0:	ldr	r1, [r5, r4, lsl #2]
   112e4:	add	lr, r5, r4, lsl #2
   112e8:	cmp	r1, #0
   112ec:	beq	11318 <close@plt+0x8bc>
   112f0:	mov	r1, r6
   112f4:	bl	174d0 <close@plt+0x6a74>
   112f8:	orr	r1, r1, #1
   112fc:	add	r4, r4, r1
   11300:	cmp	r8, r4
   11304:	rsble	r4, r8, r4
   11308:	ldr	r3, [r5, r4, lsl #2]
   1130c:	add	lr, r5, r4, lsl #2
   11310:	cmp	r3, #0
   11314:	bne	112fc <close@plt+0x8a0>
   11318:	str	fp, [lr]
   1131c:	cmp	r9, r7
   11320:	bne	112cc <close@plt+0x870>
   11324:	mov	fp, r8
   11328:	ldr	r6, [sp, #24]
   1132c:	ldr	r8, [sp, #20]
   11330:	ldr	r9, [sp, #28]
   11334:	mov	r0, r8
   11338:	ldr	r4, [sp, #8]
   1133c:	bl	10930 <free@plt>
   11340:	ldr	r0, [sp, #4]
   11344:	mov	sl, r5
   11348:	ldr	r3, [sp, #16]
   1134c:	str	r5, [r0]
   11350:	ldr	r5, [sp, #12]
   11354:	str	fp, [r0, #12]
   11358:	str	r3, [r0, #8]
   1135c:	str	r5, [r0, #4]
   11360:	and	r5, r5, r9
   11364:	ldr	r3, [sl, r5, lsl #2]
   11368:	add	r8, sl, r5, lsl #2
   1136c:	cmp	r3, #0
   11370:	beq	111a4 <close@plt+0x748>
   11374:	ldr	r2, [sp, #4]
   11378:	mov	r0, r9
   1137c:	ldr	r1, [r2, #8]
   11380:	bl	174d0 <close@plt+0x6a74>
   11384:	ldr	r3, [sp, #4]
   11388:	ldr	r2, [r3, #12]
   1138c:	orr	r1, r1, #1
   11390:	add	r5, r5, r1
   11394:	cmp	r5, r2
   11398:	rsbge	r5, r2, r5
   1139c:	ldr	r3, [sl, r5, lsl #2]
   113a0:	add	r8, sl, r5, lsl #2
   113a4:	cmp	r3, #0
   113a8:	bne	11390 <close@plt+0x934>
   113ac:	b	111a4 <close@plt+0x748>
   113b0:	mov	r9, sl
   113b4:	b	1105c <close@plt+0x600>
   113b8:	movw	r1, #37076	; 0x90d4
   113bc:	movt	r1, #2
   113c0:	mov	r3, r5
   113c4:	movw	r2, #30072	; 0x7578
   113c8:	ldr	r0, [r1]
   113cc:	movt	r2, #1
   113d0:	mov	r1, #1
   113d4:	bl	10a2c <__fprintf_chk@plt>
   113d8:	mov	r0, r6
   113dc:	b	11108 <close@plt+0x6ac>
   113e0:	movw	r1, #37076	; 0x90d4
   113e4:	movt	r1, #2
   113e8:	lsl	r3, r4, #2
   113ec:	movw	r2, #30128	; 0x75b0
   113f0:	ldr	r0, [r1]
   113f4:	movt	r2, #1
   113f8:	mov	r1, #1
   113fc:	bl	10a2c <__fprintf_chk@plt>
   11400:	ldr	r0, [sp, #4]
   11404:	ldr	r5, [r0, #4]
   11408:	ldr	sl, [r0]
   1140c:	ldr	r4, [r0, #20]
   11410:	b	11360 <close@plt+0x904>
   11414:	movw	r1, #37076	; 0x90d4
   11418:	movt	r1, #2
   1141c:	mov	r3, r5
   11420:	movw	r2, #30192	; 0x75f0
   11424:	ldr	r0, [r1]
   11428:	movt	r2, #1
   1142c:	mov	r1, #1
   11430:	bl	10a2c <__fprintf_chk@plt>
   11434:	mov	r0, r4
   11438:	b	11108 <close@plt+0x6ac>
   1143c:	cmp	r0, #0
   11440:	bxeq	lr
   11444:	movw	r3, #37084	; 0x90dc
   11448:	movt	r3, #2
   1144c:	ldr	r3, [r3, #16]
   11450:	cmp	r0, r3
   11454:	movhi	r0, #0
   11458:	movls	r0, #1
   1145c:	bx	lr
   11460:	cmp	r0, #0
   11464:	bxeq	lr
   11468:	movw	r3, #37084	; 0x90dc
   1146c:	movt	r3, #2
   11470:	ldr	r2, [r3, #16]
   11474:	cmp	r0, r2
   11478:	ldrls	r3, [r3, #28]
   1147c:	ldrls	r3, [r3, r0, lsl #2]
   11480:	ldrls	r0, [r3]
   11484:	movhi	r0, #0
   11488:	bx	lr
   1148c:	andeq	r0, r0, r0
   11490:	push	{r4, r5, r6, r7, r8, lr}
   11494:	mov	r6, r0
   11498:	ldr	r5, [r0, #116]	; 0x74
   1149c:	ldr	r0, [r5, #16]
   114a0:	ldr	r7, [r5, #32]
   114a4:	bl	10930 <free@plt>
   114a8:	ldr	r0, [r5, #24]
   114ac:	cmp	r0, #0
   114b0:	beq	11504 <close@plt+0xaa8>
   114b4:	ldrh	r1, [r6, #10]
   114b8:	ldrh	r3, [r6, #8]
   114bc:	ldrh	r8, [r6, #6]
   114c0:	ldrh	r2, [r6, #4]
   114c4:	rsb	r3, r3, r1
   114c8:	add	r3, r3, #1
   114cc:	rsb	r8, r2, r8
   114d0:	mla	r3, r8, r3, r3
   114d4:	adds	r8, r3, #127	; 0x7f
   114d8:	addmi	r8, r3, #254	; 0xfe
   114dc:	asr	r8, r8, #7
   114e0:	cmp	r8, #0
   114e4:	ble	11504 <close@plt+0xaa8>
   114e8:	mov	r4, #0
   114ec:	ldr	r0, [r0, r4, lsl #2]
   114f0:	add	r4, r4, #1
   114f4:	bl	10930 <free@plt>
   114f8:	cmp	r4, r8
   114fc:	ldr	r0, [r5, #24]
   11500:	bne	114ec <close@plt+0xa90>
   11504:	bl	10930 <free@plt>
   11508:	ldr	r3, [r5, #4]
   1150c:	cmp	r3, #0
   11510:	movgt	r4, #0
   11514:	ble	11538 <close@plt+0xadc>
   11518:	ldr	r3, [r5, #12]
   1151c:	add	r3, r3, r4, lsl #4
   11520:	add	r4, r4, #1
   11524:	ldr	r0, [r3, #12]
   11528:	bl	10930 <free@plt>
   1152c:	ldr	r3, [r5, #4]
   11530:	cmp	r3, r4
   11534:	bgt	11518 <close@plt+0xabc>
   11538:	ldr	r0, [r5, #12]
   1153c:	bl	10930 <free@plt>
   11540:	cmp	r7, #0
   11544:	beq	11560 <close@plt+0xb04>
   11548:	ldr	r0, [r7]
   1154c:	bl	10930 <free@plt>
   11550:	ldr	r0, [r7, #4]
   11554:	bl	10930 <free@plt>
   11558:	mov	r0, r7
   1155c:	bl	10930 <free@plt>
   11560:	ldr	r0, [r6, #76]	; 0x4c
   11564:	bl	10930 <free@plt>
   11568:	mov	r0, r5
   1156c:	pop	{r4, r5, r6, r7, r8, lr}
   11570:	b	10930 <free@plt>
   11574:	push	{r4, lr}
   11578:	mov	r4, r0
   1157c:	bl	11490 <close@plt+0xa34>
   11580:	mov	r0, r4
   11584:	pop	{r4, lr}
   11588:	b	16f20 <close@plt+0x64c4>
   1158c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11590:	movw	r6, #37072	; 0x90d0
   11594:	movt	r6, #2
   11598:	sub	sp, sp, #6336	; 0x18c0
   1159c:	sub	sp, sp, #52	; 0x34
   115a0:	mov	r4, #0
   115a4:	ldr	ip, [r6]
   115a8:	mov	r9, r0
   115ac:	mov	r8, r3
   115b0:	add	r0, sp, #1184	; 0x4a0
   115b4:	add	r3, sp, #8192	; 0x2000
   115b8:	mov	r5, r1
   115bc:	mov	r7, r2
   115c0:	mov	r1, r4
   115c4:	movw	r2, #1092	; 0x444
   115c8:	add	r0, r0, #8
   115cc:	str	r4, [r9, #116]	; 0x74
   115d0:	str	ip, [r3, #-1812]	; 0xfffff8ec
   115d4:	bl	109fc <memset@plt>
   115d8:	movw	r3, #37140	; 0x9114
   115dc:	add	r1, sp, #5312	; 0x14c0
   115e0:	movt	r3, #2
   115e4:	mov	r0, r5
   115e8:	mov	r2, #1024	; 0x400
   115ec:	add	r1, r1, #44	; 0x2c
   115f0:	str	r4, [r3]
   115f4:	bl	13884 <close@plt+0x2e28>
   115f8:	cmp	r0, r4
   115fc:	beq	1161c <close@plt+0xbc0>
   11600:	add	r2, sp, #4288	; 0x10c0
   11604:	movw	r1, #30280	; 0x7648
   11608:	add	r2, r2, #44	; 0x2c
   1160c:	movt	r1, #1
   11610:	bl	109f0 <__isoc99_sscanf@plt>
   11614:	cmp	r0, #1
   11618:	beq	11664 <close@plt+0xc08>
   1161c:	movw	r0, #30260	; 0x7634
   11620:	movt	r0, #1
   11624:	bl	13774 <close@plt+0x2d18>
   11628:	ldr	r3, [r9, #116]	; 0x74
   1162c:	cmp	r3, #0
   11630:	moveq	r0, #80	; 0x50
   11634:	beq	11644 <close@plt+0xbe8>
   11638:	mov	r0, r9
   1163c:	bl	11490 <close@plt+0xa34>
   11640:	mov	r0, #80	; 0x50
   11644:	add	r3, sp, #8192	; 0x2000
   11648:	ldr	r2, [r3, #-1812]	; 0xfffff8ec
   1164c:	ldr	r3, [r6]
   11650:	cmp	r2, r3
   11654:	bne	11c70 <close@plt+0x1214>
   11658:	add	sp, sp, #6336	; 0x18c0
   1165c:	add	sp, sp, #52	; 0x34
   11660:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11664:	add	r4, sp, #8192	; 0x2000
   11668:	ldrb	r4, [r4, #-3860]	; 0xfffff0ec
   1166c:	uxtb	r3, r4
   11670:	cmp	r3, #50	; 0x32
   11674:	bne	1161c <close@plt+0xbc0>
   11678:	add	ip, sp, #8192	; 0x2000
   1167c:	ldrb	ip, [ip, #-3859]	; 0xfffff0ed
   11680:	uxtb	r3, ip
   11684:	cmp	r3, #46	; 0x2e
   11688:	bne	1161c <close@plt+0xbc0>
   1168c:	add	lr, sp, #8192	; 0x2000
   11690:	ldrb	lr, [lr, #-3858]	; 0xfffff0ee
   11694:	uxtb	r3, lr
   11698:	cmp	r3, #49	; 0x31
   1169c:	bne	1161c <close@plt+0xbc0>
   116a0:	add	r0, sp, #8192	; 0x2000
   116a4:	ldrb	r0, [r0, #-3857]	; 0xfffff0ef
   116a8:	uxtb	r3, r0
   116ac:	cmp	r3, #0
   116b0:	bne	1161c <close@plt+0xbc0>
   116b4:	add	r1, sp, #5312	; 0x14c0
   116b8:	mov	r0, r5
   116bc:	add	r1, r1, #44	; 0x2c
   116c0:	mov	r2, #1024	; 0x400
   116c4:	bl	13884 <close@plt+0x2e28>
   116c8:	cmp	r0, #0
   116cc:	beq	116e8 <close@plt+0xc8c>
   116d0:	movw	r1, #30312	; 0x7668
   116d4:	add	r2, sp, #1200	; 0x4b0
   116d8:	movt	r1, #1
   116dc:	bl	109f0 <__isoc99_sscanf@plt>
   116e0:	cmp	r0, #1
   116e4:	beq	116f8 <close@plt+0xc9c>
   116e8:	movw	r0, #30300	; 0x765c
   116ec:	movt	r0, #1
   116f0:	bl	13774 <close@plt+0x2d18>
   116f4:	b	11628 <close@plt+0xbcc>
   116f8:	add	r1, sp, #5312	; 0x14c0
   116fc:	mov	r0, r5
   11700:	add	r1, r1, #44	; 0x2c
   11704:	mov	r2, #1024	; 0x400
   11708:	bl	13884 <close@plt+0x2e28>
   1170c:	subs	r4, r0, #0
   11710:	beq	1172c <close@plt+0xcd0>
   11714:	movw	r1, #30328	; 0x7678
   11718:	mov	r2, #4
   1171c:	movt	r1, #1
   11720:	bl	10a44 <strncmp@plt>
   11724:	cmp	r0, #0
   11728:	beq	1173c <close@plt+0xce0>
   1172c:	movw	r0, #30336	; 0x7680
   11730:	movt	r0, #1
   11734:	bl	13774 <close@plt+0x2d18>
   11738:	b	11628 <close@plt+0xbcc>
   1173c:	mov	r0, r4
   11740:	add	r4, sp, #1184	; 0x4a0
   11744:	add	r3, sp, #2224	; 0x8b0
   11748:	add	r4, r4, #8
   1174c:	add	r1, r4, #1040	; 0x410
   11750:	add	r3, r3, #4
   11754:	str	r1, [sp]
   11758:	add	r2, sp, #2224	; 0x8b0
   1175c:	movw	r1, #30352	; 0x7690
   11760:	movt	r1, #1
   11764:	bl	109f0 <__isoc99_sscanf@plt>
   11768:	cmp	r0, #3
   1176c:	bne	117e4 <close@plt+0xd88>
   11770:	vmov.f32	s15, #112	; 0x3f800000  1.0
   11774:	add	ip, sp, #2048	; 0x800
   11778:	vldr	s14, [ip, #176]	; 0xb0
   1177c:	vcmpe.f32	s14, s15
   11780:	vmrs	APSR_nzcv, fpscr
   11784:	bmi	117f4 <close@plt+0xd98>
   11788:	ldr	r3, [sp, #2228]	; 0x8b4
   1178c:	cmp	r3, #0
   11790:	ble	117f4 <close@plt+0xd98>
   11794:	ldr	r3, [sp, #2232]	; 0x8b8
   11798:	cmp	r3, #0
   1179c:	ble	117f4 <close@plt+0xd98>
   117a0:	add	r1, sp, #5312	; 0x14c0
   117a4:	mov	r0, r5
   117a8:	add	r1, r1, #44	; 0x2c
   117ac:	mov	r2, #1024	; 0x400
   117b0:	bl	13884 <close@plt+0x2e28>
   117b4:	cmp	r0, #0
   117b8:	beq	117d4 <close@plt+0xd78>
   117bc:	movw	r1, #30404	; 0x76c4
   117c0:	mov	r2, #15
   117c4:	movt	r1, #1
   117c8:	bl	10a44 <strncmp@plt>
   117cc:	subs	r4, r0, #0
   117d0:	beq	11804 <close@plt+0xda8>
   117d4:	movw	r0, #30420	; 0x76d4
   117d8:	movt	r0, #1
   117dc:	bl	13774 <close@plt+0x2d18>
   117e0:	b	11628 <close@plt+0xbcc>
   117e4:	movw	r0, #30364	; 0x769c
   117e8:	movt	r0, #1
   117ec:	bl	13774 <close@plt+0x2d18>
   117f0:	b	11628 <close@plt+0xbcc>
   117f4:	movw	r0, #30376	; 0x76a8
   117f8:	movt	r0, #1
   117fc:	bl	13774 <close@plt+0x2d18>
   11800:	b	11628 <close@plt+0xbcc>
   11804:	mov	r0, #1
   11808:	mov	r1, #36	; 0x24
   1180c:	bl	108f4 <calloc@plt>
   11810:	subs	sl, r0, #0
   11814:	beq	11adc <close@plt+0x1080>
   11818:	str	sl, [r9, #116]	; 0x74
   1181c:	mov	r0, #1
   11820:	str	r4, [sl, #12]
   11824:	mov	r1, #104	; 0x68
   11828:	str	r4, [sl, #16]
   1182c:	str	r4, [sl, #20]
   11830:	str	r4, [sl, #24]
   11834:	str	r4, [sl, #28]
   11838:	bl	108f4 <calloc@plt>
   1183c:	cmp	r0, #0
   11840:	mov	r3, r0
   11844:	str	r0, [sl, #32]
   11848:	beq	11af0 <close@plt+0x1094>
   1184c:	add	r1, sp, #5312	; 0x14c0
   11850:	str	r4, [r3]
   11854:	str	r4, [r3, #4]
   11858:	mov	r0, r5
   1185c:	add	r1, r1, #44	; 0x2c
   11860:	mov	r2, #1024	; 0x400
   11864:	ldr	r4, [r9, #116]	; 0x74
   11868:	bl	13884 <close@plt+0x2e28>
   1186c:	subs	fp, r0, #0
   11870:	beq	1188c <close@plt+0xe30>
   11874:	movw	r1, #30524	; 0x773c
   11878:	mov	r2, #15
   1187c:	movt	r1, #1
   11880:	bl	10a44 <strncmp@plt>
   11884:	cmp	r0, #0
   11888:	beq	1189c <close@plt+0xe40>
   1188c:	movw	r0, #30540	; 0x774c
   11890:	movt	r0, #1
   11894:	bl	13774 <close@plt+0x2d18>
   11898:	b	11628 <close@plt+0xbcc>
   1189c:	add	ip, sp, #152	; 0x98
   118a0:	movw	r1, #30568	; 0x7768
   118a4:	mov	r0, fp
   118a8:	movt	r1, #1
   118ac:	mov	r2, ip
   118b0:	str	ip, [sp, #20]
   118b4:	bl	109f0 <__isoc99_sscanf@plt>
   118b8:	cmp	r0, #1
   118bc:	bne	11acc <close@plt+0x1070>
   118c0:	add	lr, sp, #6336	; 0x18c0
   118c4:	movw	r2, #59304	; 0xe7a8
   118c8:	add	lr, lr, #48	; 0x30
   118cc:	movt	r2, #65535	; 0xffff
   118d0:	ldr	r0, [lr, r2]
   118d4:	sub	r3, r0, #1
   118d8:	cmn	r3, #-268435448	; 0xf0000008
   118dc:	bhi	11acc <close@plt+0x1070>
   118e0:	mov	r3, #0
   118e4:	add	r0, r0, #6
   118e8:	str	r3, [r9, #76]	; 0x4c
   118ec:	str	r3, [r9, #72]	; 0x48
   118f0:	str	r2, [sp, #16]
   118f4:	str	r3, [sp, #12]
   118f8:	bl	10984 <malloc@plt>
   118fc:	cmp	r0, #0
   11900:	str	r0, [r9, #80]	; 0x50
   11904:	str	r0, [sp, #28]
   11908:	ldr	r2, [sp, #16]
   1190c:	ldr	r3, [sp, #12]
   11910:	beq	11bf4 <close@plt+0x1198>
   11914:	add	r1, sp, #6336	; 0x18c0
   11918:	add	r1, r1, #48	; 0x30
   1191c:	ldr	r0, [r1, r2]
   11920:	mov	r1, #8
   11924:	str	r2, [sp, #16]
   11928:	add	r0, r0, #6
   1192c:	str	r3, [sp, #12]
   11930:	bl	108f4 <calloc@plt>
   11934:	cmp	r0, #0
   11938:	str	r0, [r9, #76]	; 0x4c
   1193c:	str	r0, [sp, #32]
   11940:	ldr	r2, [sp, #16]
   11944:	ldr	r3, [sp, #12]
   11948:	beq	11c4c <close@plt+0x11f0>
   1194c:	add	lr, sp, #6336	; 0x18c0
   11950:	add	r0, sp, #2288	; 0x8f0
   11954:	add	lr, lr, #48	; 0x30
   11958:	add	r1, sp, #3312	; 0xcf0
   1195c:	str	r4, [sp, #44]	; 0x2c
   11960:	mov	r4, r3
   11964:	ldr	ip, [lr, r2]
   11968:	sub	r0, r0, #4
   1196c:	sub	r1, r1, #4
   11970:	str	r3, [sp, #24]
   11974:	str	r0, [sp, #36]	; 0x24
   11978:	mov	fp, ip
   1197c:	str	r1, [sp, #40]	; 0x28
   11980:	str	r7, [sp, #48]	; 0x30
   11984:	str	r8, [sp, #52]	; 0x34
   11988:	sub	fp, fp, #1
   1198c:	add	r3, fp, #1
   11990:	cmp	r3, #0
   11994:	ble	11c74 <close@plt+0x1218>
   11998:	add	r1, sp, #5312	; 0x14c0
   1199c:	mov	r0, r5
   119a0:	add	r1, r1, #44	; 0x2c
   119a4:	mov	r2, #1024	; 0x400
   119a8:	bl	13884 <close@plt+0x2e28>
   119ac:	subs	r7, r0, #0
   119b0:	beq	11c18 <close@plt+0x11bc>
   119b4:	movw	r1, #30688	; 0x77e0
   119b8:	mov	r2, #13
   119bc:	movt	r1, #1
   119c0:	bl	10a44 <strncmp@plt>
   119c4:	cmp	r0, #0
   119c8:	beq	11c18 <close@plt+0x11bc>
   119cc:	ldrb	r8, [r7]
   119d0:	cmp	r8, #0
   119d4:	beq	11a0c <close@plt+0xfb0>
   119d8:	bl	109c0 <__ctype_b_loc@plt>
   119dc:	mov	r3, r7
   119e0:	ldr	r1, [r0]
   119e4:	b	119f8 <close@plt+0xf9c>
   119e8:	ldrb	r8, [r3, #1]
   119ec:	add	r3, r3, #1
   119f0:	cmp	r8, #0
   119f4:	beq	11b04 <close@plt+0x10a8>
   119f8:	lsl	r8, r8, #1
   119fc:	mov	r7, r3
   11a00:	ldrh	r2, [r1, r8]
   11a04:	tst	r2, #8192	; 0x2000
   11a08:	bne	119e8 <close@plt+0xf8c>
   11a0c:	add	r3, sp, #4288	; 0x10c0
   11a10:	movw	r1, #30760	; 0x7828
   11a14:	add	r3, r3, #44	; 0x2c
   11a18:	mov	r0, r7
   11a1c:	str	r3, [sp]
   11a20:	movt	r1, #1
   11a24:	ldr	r2, [sp, #36]	; 0x24
   11a28:	ldr	r3, [sp, #40]	; 0x28
   11a2c:	bl	109f0 <__isoc99_sscanf@plt>
   11a30:	cmp	r0, #2
   11a34:	beq	11b0c <close@plt+0x10b0>
   11a38:	cmp	r0, #3
   11a3c:	beq	11bd0 <close@plt+0x1174>
   11a40:	movw	r0, #30780	; 0x783c
   11a44:	ldr	r1, [sp, #36]	; 0x24
   11a48:	movt	r0, #1
   11a4c:	mov	fp, r7
   11a50:	bl	13774 <close@plt+0x2d18>
   11a54:	ldr	r0, [r9, #80]	; 0x50
   11a58:	cmp	r0, #0
   11a5c:	beq	11a6c <close@plt+0x1010>
   11a60:	bl	10930 <free@plt>
   11a64:	mov	r3, #0
   11a68:	str	r3, [r9, #80]	; 0x50
   11a6c:	ldr	r0, [r9, #76]	; 0x4c
   11a70:	cmp	r0, #0
   11a74:	beq	11a84 <close@plt+0x1028>
   11a78:	bl	10930 <free@plt>
   11a7c:	mov	r3, #0
   11a80:	str	r3, [r9, #76]	; 0x4c
   11a84:	cmp	fp, #0
   11a88:	movne	r0, fp
   11a8c:	bne	11ab0 <close@plt+0x1054>
   11a90:	b	11628 <close@plt+0xbcc>
   11a94:	add	r1, sp, #5312	; 0x14c0
   11a98:	mov	r0, r5
   11a9c:	add	r1, r1, #44	; 0x2c
   11aa0:	mov	r2, #1024	; 0x400
   11aa4:	bl	13884 <close@plt+0x2e28>
   11aa8:	cmp	r0, #0
   11aac:	beq	11628 <close@plt+0xbcc>
   11ab0:	movw	r1, #30688	; 0x77e0
   11ab4:	mov	r2, #13
   11ab8:	movt	r1, #1
   11abc:	bl	10a44 <strncmp@plt>
   11ac0:	cmp	r0, #0
   11ac4:	beq	11a94 <close@plt+0x1038>
   11ac8:	b	11628 <close@plt+0xbcc>
   11acc:	movw	r0, #30588	; 0x777c
   11ad0:	movt	r0, #1
   11ad4:	bl	13774 <close@plt+0x2d18>
   11ad8:	b	11628 <close@plt+0xbcc>
   11adc:	movw	r0, #30448	; 0x76f0
   11ae0:	mov	r1, #36	; 0x24
   11ae4:	movt	r0, #1
   11ae8:	bl	13774 <close@plt+0x2d18>
   11aec:	b	11628 <close@plt+0xbcc>
   11af0:	movw	r0, #30488	; 0x7718
   11af4:	mov	r1, #104	; 0x68
   11af8:	movt	r0, #1
   11afc:	bl	13774 <close@plt+0x2d18>
   11b00:	b	11628 <close@plt+0xbcc>
   11b04:	mov	r7, r3
   11b08:	b	11a0c <close@plt+0xfb0>
   11b0c:	ldrb	r3, [sp, #3308]	; 0xcec
   11b10:	cmp	r3, #34	; 0x22
   11b14:	beq	11b94 <close@plt+0x1138>
   11b18:	ldr	r0, [sp, #40]	; 0x28
   11b1c:	bl	13b48 <close@plt+0x30ec>
   11b20:	cmp	r0, #0
   11b24:	beq	11bdc <close@plt+0x1180>
   11b28:	ldr	ip, [sp, #28]
   11b2c:	mov	r3, #0
   11b30:	mov	r2, #10
   11b34:	ldr	r0, [sp, #40]	; 0x28
   11b38:	mov	r1, r3
   11b3c:	strb	r3, [ip, r4]
   11b40:	bl	10918 <strtol@plt>
   11b44:	ldr	ip, [sp, #32]
   11b48:	add	r2, ip, r4, lsl #3
   11b4c:	mov	r8, r2
   11b50:	str	r0, [r2, #4]
   11b54:	ldr	r0, [sp, #36]	; 0x24
   11b58:	mov	r1, #0
   11b5c:	bl	13958 <close@plt+0x2efc>
   11b60:	cmp	r0, #0
   11b64:	str	r0, [r8]
   11b68:	beq	11cf0 <close@plt+0x1294>
   11b6c:	ldr	ip, [sp, #28]
   11b70:	add	r3, sp, #1184	; 0x4a0
   11b74:	mov	r1, r8
   11b78:	mov	r0, r9
   11b7c:	add	r3, r3, #8
   11b80:	ldrb	r2, [ip, r4]
   11b84:	bl	13c34 <close@plt+0x31d8>
   11b88:	cmp	r0, #0
   11b8c:	addeq	r4, r4, #1
   11b90:	b	11988 <close@plt+0xf2c>
   11b94:	ldr	ip, [sp, #28]
   11b98:	mov	r3, #1
   11b9c:	ldr	r0, [sp, #36]	; 0x24
   11ba0:	strb	r3, [ip, r4]
   11ba4:	bl	109d8 <strlen@plt>
   11ba8:	ldr	ip, [sp, #32]
   11bac:	add	r8, ip, r4, lsl #3
   11bb0:	add	r0, r0, #1
   11bb4:	add	r0, r7, r0
   11bb8:	bl	139a8 <close@plt+0x2f4c>
   11bbc:	cmp	r0, #0
   11bc0:	str	r0, [r8, #4]
   11bc4:	bne	11b54 <close@plt+0x10f8>
   11bc8:	mov	fp, r7
   11bcc:	b	11a54 <close@plt+0xff8>
   11bd0:	ldrb	r3, [sp, #3308]	; 0xcec
   11bd4:	cmp	r3, #34	; 0x22
   11bd8:	beq	11b94 <close@plt+0x1138>
   11bdc:	ldr	r1, [sp, #36]	; 0x24
   11be0:	movw	r0, #30812	; 0x785c
   11be4:	movt	r0, #1
   11be8:	mov	fp, r7
   11bec:	bl	13774 <close@plt+0x2d18>
   11bf0:	b	11a54 <close@plt+0xff8>
   11bf4:	add	r0, sp, #6336	; 0x18c0
   11bf8:	add	r0, r0, #48	; 0x30
   11bfc:	ldr	r1, [r0, r2]
   11c00:	movw	r0, #30612	; 0x7794
   11c04:	mov	r2, #4
   11c08:	movt	r0, #1
   11c0c:	add	r1, r1, #6
   11c10:	bl	13774 <close@plt+0x2d18>
   11c14:	b	11a54 <close@plt+0xff8>
   11c18:	add	r2, sp, #6336	; 0x18c0
   11c1c:	movw	r3, #59304	; 0xe7a8
   11c20:	add	r2, r2, #48	; 0x30
   11c24:	movt	r3, #65535	; 0xffff
   11c28:	mov	ip, fp
   11c2c:	movw	r0, #30704	; 0x77f0
   11c30:	ldr	r1, [r2, r3]
   11c34:	movt	r0, #1
   11c38:	mov	fp, r7
   11c3c:	rsb	r2, ip, r1
   11c40:	sub	r2, r2, #1
   11c44:	bl	13774 <close@plt+0x2d18>
   11c48:	b	11a54 <close@plt+0xff8>
   11c4c:	add	r3, sp, #6336	; 0x18c0
   11c50:	movw	r0, #30652	; 0x77bc
   11c54:	add	r3, r3, #48	; 0x30
   11c58:	movt	r0, #1
   11c5c:	ldr	r1, [r3, r2]
   11c60:	mov	r2, #8
   11c64:	add	r1, r1, #6
   11c68:	bl	13774 <close@plt+0x2d18>
   11c6c:	b	11a54 <close@plt+0xff8>
   11c70:	bl	10954 <__stack_chk_fail@plt>
   11c74:	str	r4, [sp, #24]
   11c78:	add	r1, sp, #5312	; 0x14c0
   11c7c:	add	r4, sp, #44	; 0x2c
   11c80:	mov	r0, r5
   11c84:	add	r1, r1, #44	; 0x2c
   11c88:	mov	r2, #1024	; 0x400
   11c8c:	ldm	r4, {r4, r7, r8}
   11c90:	bl	13884 <close@plt+0x2e28>
   11c94:	subs	fp, r0, #0
   11c98:	beq	11ce0 <close@plt+0x1284>
   11c9c:	movw	r1, #30688	; 0x77e0
   11ca0:	mov	r2, #13
   11ca4:	movt	r1, #1
   11ca8:	bl	10a44 <strncmp@plt>
   11cac:	cmp	r0, #0
   11cb0:	str	r0, [sp, #40]	; 0x28
   11cb4:	bne	11ce0 <close@plt+0x1284>
   11cb8:	ldrb	r3, [sp, #2280]	; 0x8e8
   11cbc:	cmp	r3, #0
   11cc0:	beq	11cd0 <close@plt+0x1274>
   11cc4:	ldrb	r3, [sp, #2281]	; 0x8e9
   11cc8:	cmp	r3, #0
   11ccc:	bne	11d04 <close@plt+0x12a8>
   11cd0:	movw	r0, #30896	; 0x78b0
   11cd4:	movt	r0, #1
   11cd8:	bl	13774 <close@plt+0x2d18>
   11cdc:	b	11a54 <close@plt+0xff8>
   11ce0:	movw	r0, #30868	; 0x7894
   11ce4:	movt	r0, #1
   11ce8:	bl	13774 <close@plt+0x2d18>
   11cec:	b	11a54 <close@plt+0xff8>
   11cf0:	movw	r0, #30844	; 0x787c
   11cf4:	movt	r0, #1
   11cf8:	mov	fp, r7
   11cfc:	bl	13774 <close@plt+0x2d18>
   11d00:	b	11a54 <close@plt+0xff8>
   11d04:	ldr	r3, [r4, #32]
   11d08:	cmp	r3, #0
   11d0c:	ldrhne	r2, [r9, #68]	; 0x44
   11d10:	strhne	r2, [r3, #88]	; 0x58
   11d14:	ldrne	r3, [r4, #32]
   11d18:	ldrhne	r2, [r9, #70]	; 0x46
   11d1c:	strhne	r2, [r3, #90]	; 0x5a
   11d20:	ldr	r4, [sp, #2252]	; 0x8cc
   11d24:	cmp	r4, #0
   11d28:	beq	13664 <close@plt+0x2c08>
   11d2c:	ldr	r4, [sp, #2248]	; 0x8c8
   11d30:	cmp	r4, #0
   11d34:	beq	13610 <close@plt+0x2bb4>
   11d38:	ldr	r4, [sp, #2272]	; 0x8e0
   11d3c:	cmp	r4, #0
   11d40:	beq	135c8 <close@plt+0x2b6c>
   11d44:	ldr	r4, [sp, #2264]	; 0x8d8
   11d48:	cmp	r4, #0
   11d4c:	beq	13554 <close@plt+0x2af8>
   11d50:	ldr	r4, [sp, #2256]	; 0x8d0
   11d54:	cmp	r4, #0
   11d58:	beq	1350c <close@plt+0x2ab0>
   11d5c:	ldr	r4, [sp, #2260]	; 0x8d4
   11d60:	cmp	r4, #0
   11d64:	beq	134c4 <close@plt+0x2a68>
   11d68:	ldr	r4, [sp, #2268]	; 0x8dc
   11d6c:	cmp	r4, #0
   11d70:	beq	1347c <close@plt+0x2a20>
   11d74:	ldr	r4, [sp, #2276]	; 0x8e4
   11d78:	cmp	r4, #0
   11d7c:	beq	13434 <close@plt+0x29d8>
   11d80:	ldr	ip, [r9, #116]	; 0x74
   11d84:	ldr	r3, [sp, #24]
   11d88:	str	ip, [sp, #28]
   11d8c:	str	r3, [r9, #72]	; 0x48
   11d90:	ldr	fp, [ip, #32]
   11d94:	cmp	fp, #0
   11d98:	streq	fp, [sp, #32]
   11d9c:	beq	11dbc <close@plt+0x1360>
   11da0:	mov	r3, #0
   11da4:	add	r4, fp, #8
   11da8:	str	r3, [fp, #8]
   11dac:	str	r4, [sp, #32]
   11db0:	str	r3, [fp, #12]
   11db4:	str	r3, [fp, #16]
   11db8:	str	r3, [fp, #20]
   11dbc:	mov	r1, #0
   11dc0:	mov	r2, #1024	; 0x400
   11dc4:	add	r0, sp, #168	; 0xa8
   11dc8:	mov	r4, r1
   11dcc:	bl	109fc <memset@plt>
   11dd0:	ldr	ip, [sp, #28]
   11dd4:	add	r1, sp, #4288	; 0x10c0
   11dd8:	mov	r0, r5
   11ddc:	add	r1, r1, #44	; 0x2c
   11de0:	mov	r2, #1024	; 0x400
   11de4:	str	r4, [ip, #12]
   11de8:	bl	13884 <close@plt+0x2e28>
   11dec:	cmp	r0, r4
   11df0:	beq	11e0c <close@plt+0x13b0>
   11df4:	movw	r1, #31072	; 0x7960
   11df8:	add	r2, sp, #120	; 0x78
   11dfc:	movt	r1, #1
   11e00:	bl	109f0 <__isoc99_sscanf@plt>
   11e04:	cmp	r0, #1
   11e08:	beq	11e1c <close@plt+0x13c0>
   11e0c:	movw	r0, #31044	; 0x7944
   11e10:	movt	r0, #1
   11e14:	bl	13774 <close@plt+0x2d18>
   11e18:	b	11628 <close@plt+0xbcc>
   11e1c:	add	r0, sp, #6336	; 0x18c0
   11e20:	movw	r3, #59272	; 0xe788
   11e24:	add	r0, r0, #48	; 0x30
   11e28:	movt	r3, #65535	; 0xffff
   11e2c:	ldr	r1, [r0, r3]
   11e30:	cmp	r1, #0
   11e34:	ble	12a78 <close@plt+0x201c>
   11e38:	cmn	r1, #-134217727	; 0xf8000001
   11e3c:	bgt	1279c <close@plt+0x1d40>
   11e40:	mov	r0, r1
   11e44:	mov	r1, #16
   11e48:	str	r3, [sp, #12]
   11e4c:	bl	108f4 <calloc@plt>
   11e50:	ldr	r3, [sp, #12]
   11e54:	cmp	r0, #0
   11e58:	mov	r4, r0
   11e5c:	str	r0, [sp, #24]
   11e60:	beq	12790 <close@plt+0x1d34>
   11e64:	ldr	ip, [sp, #28]
   11e68:	cmp	fp, #0
   11e6c:	str	r0, [ip, #12]
   11e70:	beq	11ec8 <close@plt+0x146c>
   11e74:	add	lr, sp, #6336	; 0x18c0
   11e78:	add	lr, lr, #48	; 0x30
   11e7c:	ldr	r0, [lr, r3]
   11e80:	str	r3, [sp, #12]
   11e84:	lsl	r0, r0, #2
   11e88:	bl	10984 <malloc@plt>
   11e8c:	cmp	r0, #0
   11e90:	str	r0, [fp]
   11e94:	mov	r4, r0
   11e98:	ldr	r3, [sp, #12]
   11e9c:	beq	12cd8 <close@plt+0x227c>
   11ea0:	add	r4, sp, #6336	; 0x18c0
   11ea4:	add	r4, r4, #48	; 0x30
   11ea8:	ldr	r0, [r4, r3]
   11eac:	str	r3, [sp, #12]
   11eb0:	lsl	r0, r0, #2
   11eb4:	bl	10984 <malloc@plt>
   11eb8:	cmp	r0, #0
   11ebc:	str	r0, [fp, #4]
   11ec0:	ldr	r3, [sp, #12]
   11ec4:	beq	12cb8 <close@plt+0x225c>
   11ec8:	add	r1, sp, #4288	; 0x10c0
   11ecc:	mov	r2, #1024	; 0x400
   11ed0:	mov	r0, r5
   11ed4:	add	r1, r1, #44	; 0x2c
   11ed8:	bl	13884 <close@plt+0x2e28>
   11edc:	add	lr, sp, #6336	; 0x18c0
   11ee0:	movw	r3, #59272	; 0xe788
   11ee4:	add	lr, lr, #48	; 0x30
   11ee8:	movt	r3, #65535	; 0xffff
   11eec:	mov	r2, #256	; 0x100
   11ef0:	strh	r2, [r9, #8]
   11ef4:	ldr	ip, [lr, r3]
   11ef8:	mov	r3, #0
   11efc:	strh	r2, [r9, #4]
   11f00:	cmp	ip, r3
   11f04:	strh	r3, [r9, #10]
   11f08:	strh	r3, [r9, #6]
   11f0c:	strle	r3, [sp, #56]	; 0x38
   11f10:	strle	r3, [sp, #88]	; 0x58
   11f14:	strle	r3, [sp, #36]	; 0x24
   11f18:	mov	r4, r0
   11f1c:	ble	12874 <close@plt+0x1e18>
   11f20:	cmp	r0, #0
   11f24:	beq	12c44 <close@plt+0x21e8>
   11f28:	str	r7, [sp, #84]	; 0x54
   11f2c:	mov	r7, ip
   11f30:	str	r3, [sp, #56]	; 0x38
   11f34:	str	r3, [sp, #88]	; 0x58
   11f38:	str	r3, [sp, #36]	; 0x24
   11f3c:	str	sl, [sp, #96]	; 0x60
   11f40:	str	r8, [sp, #92]	; 0x5c
   11f44:	str	r6, [sp, #48]	; 0x30
   11f48:	movw	r1, #32016	; 0x7d10
   11f4c:	mov	r0, r4
   11f50:	movt	r1, #1
   11f54:	mov	r2, #9
   11f58:	bl	10a44 <strncmp@plt>
   11f5c:	subs	r6, r0, #0
   11f60:	bne	12860 <close@plt+0x1e04>
   11f64:	add	r2, sp, #3296	; 0xce0
   11f68:	mov	r0, r4
   11f6c:	movw	r1, #31232	; 0x7a00
   11f70:	add	r2, r2, #12
   11f74:	movt	r1, #1
   11f78:	bl	109f0 <__isoc99_sscanf@plt>
   11f7c:	cmp	r0, #1
   11f80:	bne	12d60 <close@plt+0x2304>
   11f84:	cmp	fp, #0
   11f88:	beq	11fa8 <close@plt+0x154c>
   11f8c:	add	r0, sp, #3296	; 0xce0
   11f90:	mov	r1, r6
   11f94:	add	r0, r0, #12
   11f98:	ldr	r4, [fp]
   11f9c:	bl	13958 <close@plt+0x2efc>
   11fa0:	ldr	r6, [sp, #36]	; 0x24
   11fa4:	str	r0, [r4, r6, lsl #2]
   11fa8:	add	r1, sp, #4288	; 0x10c0
   11fac:	mov	r0, r5
   11fb0:	add	r1, r1, #44	; 0x2c
   11fb4:	mov	r2, #1024	; 0x400
   11fb8:	bl	13884 <close@plt+0x2e28>
   11fbc:	cmp	r0, #0
   11fc0:	beq	12c08 <close@plt+0x21ac>
   11fc4:	movw	r1, #31308	; 0x7a4c
   11fc8:	add	r2, sp, #148	; 0x94
   11fcc:	movt	r1, #1
   11fd0:	add	r3, sp, #152	; 0x98
   11fd4:	bl	109f0 <__isoc99_sscanf@plt>
   11fd8:	cmp	r0, #0
   11fdc:	ble	12c08 <close@plt+0x21ac>
   11fe0:	add	lr, sp, #6336	; 0x18c0
   11fe4:	movw	r3, #59300	; 0xe7a4
   11fe8:	add	lr, lr, #48	; 0x30
   11fec:	movt	r3, #65535	; 0xffff
   11ff0:	ldr	r2, [lr, r3]
   11ff4:	cmn	r2, #1
   11ff8:	blt	12d2c <close@plt+0x22d0>
   11ffc:	cmp	r0, #2
   12000:	beq	1295c <close@plt+0x1f00>
   12004:	cmn	r2, #1
   12008:	beq	12940 <close@plt+0x1ee4>
   1200c:	cmp	r2, #65536	; 0x10000
   12010:	bge	129e4 <close@plt+0x1f88>
   12014:	ldrh	r3, [r9, #8]
   12018:	asr	r4, r2, #8
   1201c:	add	ip, sp, #6336	; 0x18c0
   12020:	uxtb	r6, r2
   12024:	cmp	r4, r3
   12028:	add	ip, ip, #48	; 0x30
   1202c:	ldrh	r3, [r9, #10]
   12030:	add	r7, ip, r4, lsl #2
   12034:	sub	r7, r7, #6208	; 0x1840
   12038:	strhcc	r4, [r9, #8]
   1203c:	cmp	r4, r3
   12040:	ldrh	r3, [r9, #4]
   12044:	ldr	r8, [r7, #-8]
   12048:	sub	r7, r7, #8
   1204c:	strhhi	r4, [r9, #10]
   12050:	cmp	r6, r3
   12054:	ldrh	r3, [r9, #6]
   12058:	strhcc	r6, [r9, #4]
   1205c:	cmp	r6, r3
   12060:	strhhi	r6, [r9, #6]
   12064:	cmp	r8, #0
   12068:	beq	12c70 <close@plt+0x2214>
   1206c:	ldr	r4, [sp, #24]
   12070:	str	r4, [r8, r6, lsl #2]
   12074:	mov	r4, #0
   12078:	ldr	r6, [sp, #56]	; 0x38
   1207c:	add	r6, r6, #1
   12080:	str	r6, [sp, #56]	; 0x38
   12084:	add	r1, sp, #4288	; 0x10c0
   12088:	mov	r0, r5
   1208c:	add	r1, r1, #44	; 0x2c
   12090:	mov	r2, #1024	; 0x400
   12094:	bl	13884 <close@plt+0x2e28>
   12098:	cmp	r0, #0
   1209c:	beq	12c1c <close@plt+0x21c0>
   120a0:	movw	r1, #31448	; 0x7ad8
   120a4:	add	r2, sp, #124	; 0x7c
   120a8:	movt	r1, #1
   120ac:	add	r3, sp, #128	; 0x80
   120b0:	bl	109f0 <__isoc99_sscanf@plt>
   120b4:	cmp	r0, #2
   120b8:	bne	12c1c <close@plt+0x21c0>
   120bc:	add	ip, sp, #6336	; 0x18c0
   120c0:	movw	r3, #59280	; 0xe790
   120c4:	add	ip, ip, #48	; 0x30
   120c8:	movt	r3, #65535	; 0xffff
   120cc:	ldr	r3, [ip, r3]
   120d0:	cmp	r3, #0
   120d4:	bne	12d4c <close@plt+0x22f0>
   120d8:	cmp	fp, #0
   120dc:	beq	12100 <close@plt+0x16a4>
   120e0:	add	lr, sp, #6336	; 0x18c0
   120e4:	movw	r3, #59276	; 0xe78c
   120e8:	add	lr, lr, #48	; 0x30
   120ec:	movt	r3, #65535	; 0xffff
   120f0:	ldr	r2, [fp, #4]
   120f4:	ldr	r3, [lr, r3]
   120f8:	ldr	r6, [sp, #36]	; 0x24
   120fc:	str	r3, [r2, r6, lsl #2]
   12100:	add	r1, sp, #4288	; 0x10c0
   12104:	mov	r0, r5
   12108:	add	r1, r1, #44	; 0x2c
   1210c:	mov	r2, #1024	; 0x400
   12110:	bl	13884 <close@plt+0x2e28>
   12114:	cmp	r0, #0
   12118:	beq	12bf4 <close@plt+0x2198>
   1211c:	add	r2, sp, #124	; 0x7c
   12120:	add	r3, sp, #128	; 0x80
   12124:	movw	r1, #31512	; 0x7b18
   12128:	movt	r1, #1
   1212c:	bl	109f0 <__isoc99_sscanf@plt>
   12130:	cmp	r0, #2
   12134:	bne	12bf4 <close@plt+0x2198>
   12138:	add	ip, sp, #6336	; 0x18c0
   1213c:	movw	r3, #59280	; 0xe790
   12140:	add	ip, ip, #48	; 0x30
   12144:	movt	r3, #65535	; 0xffff
   12148:	ldr	r3, [ip, r3]
   1214c:	cmp	r3, #0
   12150:	bne	12d18 <close@plt+0x22bc>
   12154:	add	lr, sp, #6336	; 0x18c0
   12158:	movw	r3, #59276	; 0xe78c
   1215c:	add	lr, lr, #48	; 0x30
   12160:	movt	r3, #65535	; 0xffff
   12164:	ldr	r2, [lr, r3]
   12168:	add	r3, r2, #32768	; 0x8000
   1216c:	cmp	r3, #65536	; 0x10000
   12170:	bcs	12cfc <close@plt+0x22a0>
   12174:	add	r1, sp, #4288	; 0x10c0
   12178:	mov	r0, r5
   1217c:	add	r1, r1, #44	; 0x2c
   12180:	mov	r2, #1024	; 0x400
   12184:	bl	13884 <close@plt+0x2e28>
   12188:	cmp	r0, #0
   1218c:	beq	12ba0 <close@plt+0x2144>
   12190:	add	r3, sp, #144	; 0x90
   12194:	str	r3, [sp, #4]
   12198:	add	r3, sp, #176	; 0xb0
   1219c:	add	r2, sp, #140	; 0x8c
   121a0:	movw	r1, #31616	; 0x7b80
   121a4:	str	r2, [sp]
   121a8:	movt	r1, #1
   121ac:	add	r2, sp, #132	; 0x84
   121b0:	sub	r3, r3, #40	; 0x28
   121b4:	bl	109f0 <__isoc99_sscanf@plt>
   121b8:	cmp	r0, #4
   121bc:	bne	12ba0 <close@plt+0x2144>
   121c0:	add	r6, sp, #6336	; 0x18c0
   121c4:	movw	r3, #59288	; 0xe798
   121c8:	add	r6, r6, #48	; 0x30
   121cc:	movt	r3, #65535	; 0xffff
   121d0:	ldr	ip, [r6, r3]
   121d4:	cmp	ip, #0
   121d8:	blt	12b6c <close@plt+0x2110>
   121dc:	add	lr, sp, #6336	; 0x18c0
   121e0:	movw	r3, #59284	; 0xe794
   121e4:	add	lr, lr, #48	; 0x30
   121e8:	movt	r3, #65535	; 0xffff
   121ec:	ldr	r3, [lr, r3]
   121f0:	cmp	r3, #0
   121f4:	blt	12b6c <close@plt+0x2110>
   121f8:	movw	r2, #59292	; 0xe79c
   121fc:	movt	r2, #65535	; 0xffff
   12200:	ldr	r2, [lr, r2]
   12204:	add	r1, r2, #32768	; 0x8000
   12208:	cmp	r1, #65536	; 0x10000
   1220c:	bcs	12bb4 <close@plt+0x2158>
   12210:	add	r6, sp, #6336	; 0x18c0
   12214:	movw	r1, #59296	; 0xe7a0
   12218:	add	r6, r6, #48	; 0x30
   1221c:	movt	r1, #65535	; 0xffff
   12220:	ldr	r0, [r6, r1]
   12224:	add	r1, r0, #32768	; 0x8000
   12228:	cmp	r1, #65536	; 0x10000
   1222c:	bcs	12bb4 <close@plt+0x2158>
   12230:	rsb	r1, r2, #32512	; 0x7f00
   12234:	add	r1, r1, #255	; 0xff
   12238:	cmp	r1, r3
   1223c:	blt	12bb4 <close@plt+0x2158>
   12240:	rsb	r1, r0, #32512	; 0x7f00
   12244:	add	r1, r1, #255	; 0xff
   12248:	cmp	r1, ip
   1224c:	blt	12bb4 <close@plt+0x2158>
   12250:	add	r1, sp, #4288	; 0x10c0
   12254:	mov	r0, r5
   12258:	add	r1, r1, #44	; 0x2c
   1225c:	mov	r2, #1024	; 0x400
   12260:	bl	13884 <close@plt+0x2e28>
   12264:	subs	r7, r0, #0
   12268:	beq	127b4 <close@plt+0x1d58>
   1226c:	movw	r1, #31740	; 0x7bfc
   12270:	mov	r2, #10
   12274:	movt	r1, #1
   12278:	bl	10a44 <strncmp@plt>
   1227c:	cmp	r0, #0
   12280:	bne	127b4 <close@plt+0x1d58>
   12284:	ldrb	r3, [r7, #11]
   12288:	add	r6, r7, #11
   1228c:	cmp	r3, #9
   12290:	cmpne	r3, #32
   12294:	bne	122b0 <close@plt+0x1854>
   12298:	add	r3, r7, #12
   1229c:	mov	r6, r3
   122a0:	ldrb	r2, [r3], #1
   122a4:	cmp	r2, #32
   122a8:	cmpne	r2, #9
   122ac:	beq	1229c <close@plt+0x1840>
   122b0:	mov	r0, r6
   122b4:	bl	13bbc <close@plt+0x3160>
   122b8:	mov	r7, r0
   122bc:	add	r0, r6, #2
   122c0:	bl	13bbc <close@plt+0x3160>
   122c4:	ldr	ip, [sp, #24]
   122c8:	add	r1, sp, #4288	; 0x10c0
   122cc:	mov	r2, #1024	; 0x400
   122d0:	add	r1, r1, #44	; 0x2c
   122d4:	add	r7, r0, r7, lsl #8
   122d8:	mov	r0, r5
   122dc:	strh	r7, [ip, #10]
   122e0:	bl	13884 <close@plt+0x2e28>
   122e4:	mov	r7, r0
   122e8:	cmp	r7, #0
   122ec:	beq	12c30 <close@plt+0x21d4>
   122f0:	mov	r0, r7
   122f4:	movw	r1, #31752	; 0x7c08
   122f8:	mov	r2, #6
   122fc:	movt	r1, #1
   12300:	bl	10a44 <strncmp@plt>
   12304:	cmp	r0, #0
   12308:	str	r0, [sp, #68]	; 0x44
   1230c:	bne	12c30 <close@plt+0x21d4>
   12310:	add	r0, sp, #3296	; 0xce0
   12314:	add	r0, r0, #12
   12318:	bl	109d8 <strlen@plt>
   1231c:	cmp	r0, #1
   12320:	beq	12a00 <close@plt+0x1fa4>
   12324:	cmp	r4, #0
   12328:	bne	127c4 <close@plt+0x1d68>
   1232c:	add	r6, sp, #6336	; 0x18c0
   12330:	movw	r2, #59292	; 0xe79c
   12334:	add	r6, r6, #48	; 0x30
   12338:	movt	r2, #65535	; 0xffff
   1233c:	movw	r3, #59296	; 0xe7a0
   12340:	movt	r3, #65535	; 0xffff
   12344:	movw	r0, #59284	; 0xe794
   12348:	movt	r0, #65535	; 0xffff
   1234c:	ldr	r1, [r6, r2]
   12350:	movw	r2, #59288	; 0xe798
   12354:	ldrh	r3, [r6, r3]
   12358:	movt	r2, #65535	; 0xffff
   1235c:	ldr	r0, [r6, r0]
   12360:	movw	ip, #59276	; 0xe78c
   12364:	ldr	lr, [r6, r2]
   12368:	movt	ip, #65535	; 0xffff
   1236c:	uxth	r3, r3
   12370:	add	r0, r0, r1
   12374:	rsb	r2, r3, #0
   12378:	ldr	ip, [r6, ip]
   1237c:	add	r3, r3, lr
   12380:	ldr	r6, [sp, #24]
   12384:	add	lr, sp, #8192	; 0x2000
   12388:	uxth	r0, r0
   1238c:	uxth	r1, r1
   12390:	uxth	r2, r2
   12394:	ldr	lr, [lr, #-1768]	; 0xfffff918
   12398:	uxth	r3, r3
   1239c:	strh	r0, [r6, #2]
   123a0:	sxth	r0, r0
   123a4:	strh	r1, [r6]
   123a8:	sxth	r1, r1
   123ac:	cmp	lr, #1
   123b0:	rsb	r8, r1, r0
   123b4:	sxth	r1, r2
   123b8:	strh	r3, [r6, #6]
   123bc:	sxtah	r1, r1, r3
   123c0:	addeq	r3, r8, #7
   123c4:	str	r4, [r6, #12]
   123c8:	asreq	r3, r3, #3
   123cc:	strh	r2, [r6, #8]
   123d0:	str	r1, [sp, #44]	; 0x2c
   123d4:	strh	ip, [r6, #4]
   123d8:	streq	r3, [sp, #60]	; 0x3c
   123dc:	beq	1299c <close@plt+0x1f40>
   123e0:	add	ip, sp, #8192	; 0x2000
   123e4:	ldr	ip, [ip, #-1768]	; 0xfffff918
   123e8:	cmp	ip, #2
   123ec:	beq	1298c <close@plt+0x1f30>
   123f0:	add	lr, sp, #8192	; 0x2000
   123f4:	ldr	lr, [lr, #-1768]	; 0xfffff918
   123f8:	cmp	lr, #4
   123fc:	beq	12b58 <close@plt+0x20fc>
   12400:	add	r0, sp, #8192	; 0x2000
   12404:	ldr	r0, [r0, #-1768]	; 0xfffff918
   12408:	cmp	r0, #8
   1240c:	strne	r4, [sp, #60]	; 0x3c
   12410:	strne	r4, [sp, #40]	; 0x28
   12414:	beq	12ca4 <close@plt+0x2248>
   12418:	ldr	ip, [sp, #32]
   1241c:	ldr	r4, [sp, #40]	; 0x28
   12420:	cmp	ip, #0
   12424:	ldr	r6, [sp, #24]
   12428:	addeq	r3, r8, #7
   1242c:	str	r4, [r6, #12]
   12430:	asreq	r3, r3, #3
   12434:	streq	r3, [sp, #52]	; 0x34
   12438:	beq	124e0 <close@plt+0x1a84>
   1243c:	add	r3, r8, #7
   12440:	add	lr, r8, #63	; 0x3f
   12444:	ldr	r4, [sp, #44]	; 0x2c
   12448:	add	r6, r8, #15
   1244c:	asr	r3, r3, #3
   12450:	str	r3, [sp, #52]	; 0x34
   12454:	asr	lr, lr, #3
   12458:	ldr	r0, [sp, #52]	; 0x34
   1245c:	bic	lr, lr, #7
   12460:	add	r7, r8, #31
   12464:	ldr	ip, [sp, #44]	; 0x2c
   12468:	asr	r6, r6, #3
   1246c:	mul	lr, r4, lr
   12470:	asr	r7, r7, #3
   12474:	mul	r4, r4, r0
   12478:	bic	r6, r6, #1
   1247c:	bic	r7, r7, #3
   12480:	ldr	r1, [sp, #32]
   12484:	mul	r6, ip, r6
   12488:	mov	r3, #0
   1248c:	mul	r7, ip, r7
   12490:	mov	ip, #1
   12494:	lsl	r2, ip, r3
   12498:	ldr	r0, [r1], #4
   1249c:	cmp	r2, #1
   124a0:	moveq	r2, r4
   124a4:	beq	124cc <close@plt+0x1a70>
   124a8:	cmp	r2, #2
   124ac:	moveq	r2, r6
   124b0:	beq	124cc <close@plt+0x1a70>
   124b4:	cmp	r2, #4
   124b8:	moveq	r2, r7
   124bc:	beq	124cc <close@plt+0x1a70>
   124c0:	cmp	r2, #8
   124c4:	moveq	r2, lr
   124c8:	movne	r2, #0
   124cc:	add	r3, r3, #1
   124d0:	add	r2, r2, r0
   124d4:	cmp	r3, #4
   124d8:	str	r2, [r1, #-4]
   124dc:	bne	12494 <close@plt+0x1a38>
   124e0:	ldr	r3, [sp, #44]	; 0x2c
   124e4:	cmp	r3, #0
   124e8:	ble	13428 <close@plt+0x29cc>
   124ec:	ldr	r6, [sp, #52]	; 0x34
   124f0:	and	r3, r8, #7
   124f4:	ldr	r4, [sp, #60]	; 0x3c
   124f8:	mov	r2, #255	; 0xff
   124fc:	rsb	r3, r3, #8
   12500:	str	fp, [sp, #104]	; 0x68
   12504:	rsb	r4, r6, r4
   12508:	lsl	r3, r2, r3
   1250c:	ldr	r6, [sp, #40]	; 0x28
   12510:	sub	ip, r4, #1
   12514:	uxtb	r3, r3
   12518:	str	r4, [sp, #76]	; 0x4c
   1251c:	add	r4, r6, r4
   12520:	mov	r6, #0
   12524:	mov	r7, r6
   12528:	str	ip, [sp, #108]	; 0x6c
   1252c:	str	r4, [sp, #112]	; 0x70
   12530:	mvn	ip, r3
   12534:	str	r3, [sp, #80]	; 0x50
   12538:	str	ip, [sp, #116]	; 0x74
   1253c:	str	r8, [sp, #72]	; 0x48
   12540:	str	r9, [sp, #100]	; 0x64
   12544:	str	r5, [sp, #64]	; 0x40
   12548:	add	r1, sp, #5312	; 0x14c0
   1254c:	ldr	r0, [sp, #64]	; 0x40
   12550:	add	r1, r1, #44	; 0x2c
   12554:	mov	r2, #1024	; 0x400
   12558:	bl	13884 <close@plt+0x2e28>
   1255c:	subs	r9, r0, #0
   12560:	beq	12d40 <close@plt+0x22e4>
   12564:	ldr	r3, [sp, #72]	; 0x48
   12568:	cmp	r3, #0
   1256c:	bne	1265c <close@plt+0x1c00>
   12570:	movw	r1, #31816	; 0x7c48
   12574:	mov	r2, #7
   12578:	movt	r1, #1
   1257c:	bl	10a44 <strncmp@plt>
   12580:	cmp	r0, #0
   12584:	bne	12738 <close@plt+0x1cdc>
   12588:	mov	r4, r9
   1258c:	ldr	fp, [sp, #104]	; 0x68
   12590:	ldr	r9, [sp, #100]	; 0x64
   12594:	ldr	r5, [sp, #64]	; 0x40
   12598:	cmp	r4, #0
   1259c:	beq	12a64 <close@plt+0x2008>
   125a0:	mov	r0, r4
   125a4:	movw	r1, #31816	; 0x7c48
   125a8:	mov	r2, #7
   125ac:	movt	r1, #1
   125b0:	bl	10a44 <strncmp@plt>
   125b4:	cmp	r0, #0
   125b8:	bne	12a64 <close@plt+0x2008>
   125bc:	ldr	r3, [sp, #68]	; 0x44
   125c0:	cmp	r3, r6
   125c4:	beq	12adc <close@plt+0x2080>
   125c8:	mov	r3, r6
   125cc:	movw	r0, #31888	; 0x7c90
   125d0:	mov	r1, r3
   125d4:	ldr	r2, [sp, #44]	; 0x2c
   125d8:	ldr	r3, [sp, #60]	; 0x3c
   125dc:	movt	r0, #1
   125e0:	ldr	r6, [sp, #48]	; 0x30
   125e4:	bl	13774 <close@plt+0x2d18>
   125e8:	ldr	r4, [sp, #40]	; 0x28
   125ec:	cmp	r4, #0
   125f0:	beq	125fc <close@plt+0x1ba0>
   125f4:	mov	r0, r4
   125f8:	bl	10930 <free@plt>
   125fc:	ldr	r5, [sp, #24]
   12600:	add	r1, sp, #3296	; 0xce0
   12604:	movw	r0, #31936	; 0x7cc0
   12608:	mov	r3, #0
   1260c:	add	r1, r1, #12
   12610:	movt	r0, #1
   12614:	str	r3, [r5, #12]
   12618:	bl	13774 <close@plt+0x2d18>
   1261c:	add	ip, sp, #6336	; 0x18c0
   12620:	movw	r3, #59320	; 0xe7b8
   12624:	add	ip, ip, #48	; 0x30
   12628:	movt	r3, #65535	; 0xffff
   1262c:	ldr	r0, [ip, r3]
   12630:	add	r1, sp, #176	; 0xb0
   12634:	add	r5, sp, #168	; 0xa8
   12638:	add	r4, r1, #1012	; 0x3f4
   1263c:	b	12644 <close@plt+0x1be8>
   12640:	ldr	r0, [r5, #4]!
   12644:	cmp	r0, #0
   12648:	beq	12650 <close@plt+0x1bf4>
   1264c:	bl	10930 <free@plt>
   12650:	cmp	r5, r4
   12654:	bne	12640 <close@plt+0x1be4>
   12658:	b	11628 <close@plt+0xbcc>
   1265c:	bl	109d8 <strlen@plt>
   12660:	tst	r0, #1
   12664:	mov	fp, r0
   12668:	mov	r4, r0
   1266c:	bne	12a40 <close@plt+0x1fe4>
   12670:	ldr	sl, [sp, #52]	; 0x34
   12674:	asr	fp, fp, #1
   12678:	cmp	sl, fp
   1267c:	movge	sl, fp
   12680:	cmp	sl, #0
   12684:	ble	126b4 <close@plt+0x1c58>
   12688:	ldr	r4, [sp, #40]	; 0x28
   1268c:	mov	r8, r9
   12690:	add	r5, r4, r6
   12694:	add	r4, r9, sl, lsl #1
   12698:	mov	r0, r8
   1269c:	add	r8, r8, #2
   126a0:	bl	13bbc <close@plt+0x3160>
   126a4:	cmp	r8, r4
   126a8:	strb	r0, [r5], #1
   126ac:	bne	12698 <close@plt+0x1c3c>
   126b0:	add	r6, r6, sl
   126b4:	ldr	r5, [sp, #52]	; 0x34
   126b8:	cmp	fp, r5
   126bc:	bge	12910 <close@plt+0x1eb4>
   126c0:	rsb	fp, fp, r5
   126c4:	cmp	fp, #0
   126c8:	ble	126f0 <close@plt+0x1c94>
   126cc:	ldr	ip, [sp, #40]	; 0x28
   126d0:	mov	r2, #0
   126d4:	add	r1, ip, fp
   126d8:	add	r3, ip, r6
   126dc:	add	r1, r6, r1
   126e0:	strb	r2, [r3], #1
   126e4:	cmp	r3, r1
   126e8:	bne	126e0 <close@plt+0x1c84>
   126ec:	add	r6, fp, r6
   126f0:	ldr	r3, [sp, #60]	; 0x3c
   126f4:	ldr	r4, [sp, #52]	; 0x34
   126f8:	cmp	r3, r4
   126fc:	ble	12738 <close@plt+0x1cdc>
   12700:	ldr	r5, [sp, #76]	; 0x4c
   12704:	cmp	r5, #0
   12708:	ble	12738 <close@plt+0x1cdc>
   1270c:	ldr	ip, [sp, #40]	; 0x28
   12710:	mov	r2, #0
   12714:	ldr	r4, [sp, #112]	; 0x70
   12718:	add	r3, ip, r6
   1271c:	add	r1, r6, r4
   12720:	strb	r2, [r3], #1
   12724:	cmp	r3, r1
   12728:	bne	12720 <close@plt+0x1cc4>
   1272c:	ldr	r5, [sp, #108]	; 0x6c
   12730:	add	r6, r6, #1
   12734:	add	r6, r6, r5
   12738:	ldr	ip, [sp, #44]	; 0x2c
   1273c:	add	r7, r7, #1
   12740:	cmp	r7, ip
   12744:	bne	12548 <close@plt+0x1aec>
   12748:	mov	r4, r9
   1274c:	movw	r1, #31816	; 0x7c48
   12750:	mov	r0, r4
   12754:	movt	r1, #1
   12758:	mov	r2, #7
   1275c:	ldr	fp, [sp, #104]	; 0x68
   12760:	bl	10a44 <strncmp@plt>
   12764:	ldr	r9, [sp, #100]	; 0x64
   12768:	ldr	r5, [sp, #64]	; 0x40
   1276c:	cmp	r0, #0
   12770:	beq	12598 <close@plt+0x1b3c>
   12774:	add	r1, sp, #5312	; 0x14c0
   12778:	mov	r0, r5
   1277c:	add	r1, r1, #44	; 0x2c
   12780:	mov	r2, #1024	; 0x400
   12784:	bl	13884 <close@plt+0x2e28>
   12788:	mov	r4, r0
   1278c:	b	12598 <close@plt+0x1b3c>
   12790:	add	r2, sp, #6336	; 0x18c0
   12794:	add	r2, r2, #48	; 0x30
   12798:	ldr	r1, [r2, r3]
   1279c:	movw	r0, #31124	; 0x7994
   127a0:	mov	r2, #16
   127a4:	movt	r0, #1
   127a8:	bl	13774 <close@plt+0x2d18>
   127ac:	mov	r0, r4
   127b0:	b	12630 <close@plt+0x1bd4>
   127b4:	ldr	r6, [sp, #24]
   127b8:	mov	r3, #0
   127bc:	strh	r3, [r6, #10]
   127c0:	b	122e8 <close@plt+0x188c>
   127c4:	add	ip, sp, #6336	; 0x18c0
   127c8:	movw	r3, #59288	; 0xe798
   127cc:	add	ip, ip, #48	; 0x30
   127d0:	movt	r3, #65535	; 0xffff
   127d4:	mov	r4, #0
   127d8:	ldr	r6, [ip, r3]
   127dc:	b	12800 <close@plt+0x1da4>
   127e0:	movw	r1, #31816	; 0x7c48
   127e4:	mov	r2, #7
   127e8:	movt	r1, #1
   127ec:	bl	10a44 <strncmp@plt>
   127f0:	cmp	r0, #0
   127f4:	beq	12820 <close@plt+0x1dc4>
   127f8:	cmp	r6, r4
   127fc:	blt	12a88 <close@plt+0x202c>
   12800:	add	r1, sp, #5312	; 0x14c0
   12804:	mov	r0, r5
   12808:	add	r1, r1, #44	; 0x2c
   1280c:	mov	r2, #1024	; 0x400
   12810:	bl	13884 <close@plt+0x2e28>
   12814:	add	r4, r4, #1
   12818:	cmp	r0, #0
   1281c:	bne	127e0 <close@plt+0x1d84>
   12820:	add	r1, sp, #4288	; 0x10c0
   12824:	mov	r0, r5
   12828:	add	r1, r1, #44	; 0x2c
   1282c:	mov	r2, #1024	; 0x400
   12830:	bl	13884 <close@plt+0x2e28>
   12834:	add	lr, sp, #6336	; 0x18c0
   12838:	movw	r3, #59272	; 0xe788
   1283c:	add	lr, lr, #48	; 0x30
   12840:	movt	r3, #65535	; 0xffff
   12844:	ldr	r6, [sp, #36]	; 0x24
   12848:	ldr	r7, [lr, r3]
   1284c:	cmp	r7, r6
   12850:	mov	r4, r0
   12854:	ble	12860 <close@plt+0x1e04>
   12858:	cmp	r0, #0
   1285c:	bne	11f48 <close@plt+0x14ec>
   12860:	mov	ip, r7
   12864:	ldr	sl, [sp, #96]	; 0x60
   12868:	ldr	r7, [sp, #84]	; 0x54
   1286c:	ldr	r8, [sp, #92]	; 0x5c
   12870:	ldr	r6, [sp, #48]	; 0x30
   12874:	ldr	r3, [sp, #36]	; 0x24
   12878:	ldr	r5, [sp, #88]	; 0x58
   1287c:	add	r3, r3, r5
   12880:	str	r3, [sp, #40]	; 0x28
   12884:	cmp	ip, r3
   12888:	bne	12c44 <close@plt+0x21e8>
   1288c:	ldr	r5, [sp, #36]	; 0x24
   12890:	add	lr, sp, #6336	; 0x18c0
   12894:	ldr	ip, [sp, #28]
   12898:	movw	r3, #59272	; 0xe788
   1289c:	add	lr, lr, #48	; 0x30
   128a0:	movt	r3, #65535	; 0xffff
   128a4:	cmp	r4, #0
   128a8:	str	r5, [ip, #4]
   128ac:	str	r5, [lr, r3]
   128b0:	beq	128ec <close@plt+0x1e90>
   128b4:	movw	r1, #32016	; 0x7d10
   128b8:	mov	r0, r4
   128bc:	movt	r1, #1
   128c0:	mov	r2, #9
   128c4:	bl	10a44 <strncmp@plt>
   128c8:	cmp	r0, #0
   128cc:	beq	133b0 <close@plt+0x2954>
   128d0:	mov	r0, r4
   128d4:	movw	r1, #32084	; 0x7d54
   128d8:	mov	r2, #7
   128dc:	movt	r1, #1
   128e0:	bl	10a44 <strncmp@plt>
   128e4:	subs	r5, r0, #0
   128e8:	beq	12d74 <close@plt+0x2318>
   128ec:	movw	r0, #32092	; 0x7d5c
   128f0:	movt	r0, #1
   128f4:	bl	13774 <close@plt+0x2d18>
   128f8:	add	r2, sp, #6336	; 0x18c0
   128fc:	movw	r3, #59320	; 0xe7b8
   12900:	add	r2, r2, #48	; 0x30
   12904:	movt	r3, #65535	; 0xffff
   12908:	ldr	r0, [r2, r3]
   1290c:	b	12630 <close@plt+0x1bd4>
   12910:	ldr	r3, [sp, #80]	; 0x50
   12914:	cmp	r3, #0
   12918:	beq	126f0 <close@plt+0x1c94>
   1291c:	ldr	r4, [sp, #40]	; 0x28
   12920:	sub	r3, r6, #1
   12924:	ldr	r5, [sp, #116]	; 0x74
   12928:	ldrb	r2, [r4, r3]
   1292c:	tst	r2, r5
   12930:	ldrne	ip, [sp, #80]	; 0x50
   12934:	andne	r2, r2, ip
   12938:	strbne	r2, [r4, r3]
   1293c:	b	126f0 <close@plt+0x1c94>
   12940:	cmp	fp, #0
   12944:	movne	r4, #0
   12948:	ldreq	r4, [sp, #88]	; 0x58
   1294c:	addeq	r4, r4, #1
   12950:	streq	r4, [sp, #88]	; 0x58
   12954:	moveq	r4, #1
   12958:	b	12084 <close@plt+0x1628>
   1295c:	movw	r1, #59304	; 0xe7a8
   12960:	movt	r1, #65535	; 0xffff
   12964:	ldr	r1, [lr, r1]
   12968:	cmn	r1, #1
   1296c:	blt	12d2c <close@plt+0x22d0>
   12970:	cmn	r2, #1
   12974:	bne	1200c <close@plt+0x15b0>
   12978:	add	r0, sp, #6336	; 0x18c0
   1297c:	mov	r2, r1
   12980:	add	r0, r0, #48	; 0x30
   12984:	str	r1, [r0, r3]
   12988:	b	12004 <close@plt+0x15a8>
   1298c:	add	r3, r8, #15
   12990:	asr	r3, r3, #3
   12994:	bic	r3, r3, #1
   12998:	str	r3, [sp, #60]	; 0x3c
   1299c:	ldr	r3, [sp, #60]	; 0x3c
   129a0:	ldr	r4, [sp, #44]	; 0x2c
   129a4:	mul	r3, r3, r4
   129a8:	cmp	r3, #0
   129ac:	str	r3, [sp, #68]	; 0x44
   129b0:	ble	12b4c <close@plt+0x20f0>
   129b4:	mov	r0, r3
   129b8:	bl	10984 <malloc@plt>
   129bc:	cmp	r0, #0
   129c0:	str	r0, [sp, #40]	; 0x28
   129c4:	bne	12418 <close@plt+0x19bc>
   129c8:	ldr	r1, [sp, #60]	; 0x3c
   129cc:	movw	r0, #31780	; 0x7c24
   129d0:	ldr	r2, [sp, #44]	; 0x2c
   129d4:	movt	r0, #1
   129d8:	ldr	r6, [sp, #48]	; 0x30
   129dc:	bl	13774 <close@plt+0x2d18>
   129e0:	b	125fc <close@plt+0x1ba0>
   129e4:	add	r1, sp, #3296	; 0xce0
   129e8:	movw	r0, #31344	; 0x7a70
   129ec:	add	r1, r1, #12
   129f0:	movt	r0, #1
   129f4:	bl	13774 <close@plt+0x2d18>
   129f8:	mov	r4, #0
   129fc:	b	12084 <close@plt+0x1628>
   12a00:	ldrb	r3, [sp, #3308]	; 0xcec
   12a04:	sub	r2, r3, #48	; 0x30
   12a08:	cmp	r2, #9
   12a0c:	bhi	12aa0 <close@plt+0x2044>
   12a10:	add	ip, sp, #6336	; 0x18c0
   12a14:	movw	r3, #59276	; 0xe78c
   12a18:	add	ip, ip, #48	; 0x30
   12a1c:	movt	r3, #65535	; 0xffff
   12a20:	ldr	r1, [sp, #2240]	; 0x8c0
   12a24:	ldr	r2, [ip, r3]
   12a28:	ldr	r3, [sp, #2236]	; 0x8bc
   12a2c:	add	r2, r1, r2
   12a30:	str	r2, [sp, #2240]	; 0x8c0
   12a34:	add	r3, r3, #1
   12a38:	str	r3, [sp, #2236]	; 0x8bc
   12a3c:	b	12324 <close@plt+0x18c8>
   12a40:	add	fp, r0, #1
   12a44:	movw	r0, #31824	; 0x7c50
   12a48:	movt	r0, #1
   12a4c:	bl	13774 <close@plt+0x2d18>
   12a50:	mov	r3, #48	; 0x30
   12a54:	strb	r3, [r9, r4]
   12a58:	mov	r3, #0
   12a5c:	strb	r3, [r9, fp]
   12a60:	b	12670 <close@plt+0x1c14>
   12a64:	ldr	r6, [sp, #48]	; 0x30
   12a68:	movw	r0, #31868	; 0x7c7c
   12a6c:	movt	r0, #1
   12a70:	bl	13774 <close@plt+0x2d18>
   12a74:	b	125e8 <close@plt+0x1b8c>
   12a78:	movw	r0, #31084	; 0x796c
   12a7c:	movt	r0, #1
   12a80:	bl	13774 <close@plt+0x2d18>
   12a84:	b	11628 <close@plt+0xbcc>
   12a88:	cmp	r4, #1
   12a8c:	ble	12820 <close@plt+0x1dc4>
   12a90:	movw	r0, #31980	; 0x7cec
   12a94:	movt	r0, #1
   12a98:	bl	13774 <close@plt+0x2d18>
   12a9c:	b	12820 <close@plt+0x1dc4>
   12aa0:	cmp	r3, #120	; 0x78
   12aa4:	bne	12324 <close@plt+0x18c8>
   12aa8:	add	lr, sp, #6336	; 0x18c0
   12aac:	movw	r3, #59288	; 0xe798
   12ab0:	add	lr, lr, #48	; 0x30
   12ab4:	movw	r2, #59296	; 0xe7a0
   12ab8:	movt	r3, #65535	; 0xffff
   12abc:	movt	r2, #65535	; 0xffff
   12ac0:	ldr	r3, [lr, r3]
   12ac4:	ldr	r2, [lr, r2]
   12ac8:	add	r2, r3, r2
   12acc:	cmp	r2, #0
   12ad0:	movle	r2, r3
   12ad4:	str	r2, [sp, #2244]	; 0x8c4
   12ad8:	b	12324 <close@plt+0x18c8>
   12adc:	ldr	r4, [sp, #40]	; 0x28
   12ae0:	cmp	r4, #0
   12ae4:	beq	12b30 <close@plt+0x20d4>
   12ae8:	ldr	r6, [sp, #84]	; 0x54
   12aec:	cmp	r6, #0
   12af0:	bne	12b00 <close@plt+0x20a4>
   12af4:	mov	r0, r4
   12af8:	ldr	r1, [sp, #68]	; 0x44
   12afc:	bl	17044 <close@plt+0x65e8>
   12b00:	ldr	ip, [sp, #84]	; 0x54
   12b04:	ldr	r4, [sp, #92]	; 0x5c
   12b08:	cmp	ip, r4
   12b0c:	beq	12b30 <close@plt+0x20d4>
   12b10:	add	r6, sp, #8192	; 0x2000
   12b14:	ldr	r6, [r6, #-1764]	; 0xfffff91c
   12b18:	cmp	r6, #2
   12b1c:	beq	133d0 <close@plt+0x2974>
   12b20:	add	ip, sp, #8192	; 0x2000
   12b24:	ldr	ip, [ip, #-1764]	; 0xfffff91c
   12b28:	cmp	ip, #4
   12b2c:	beq	133c0 <close@plt+0x2964>
   12b30:	ldr	r6, [sp, #24]
   12b34:	ldr	ip, [sp, #36]	; 0x24
   12b38:	add	r6, r6, #16
   12b3c:	str	r6, [sp, #24]
   12b40:	add	ip, ip, #1
   12b44:	str	ip, [sp, #36]	; 0x24
   12b48:	b	12820 <close@plt+0x1dc4>
   12b4c:	mov	r6, #0
   12b50:	str	r6, [sp, #40]	; 0x28
   12b54:	b	12418 <close@plt+0x19bc>
   12b58:	add	r3, r8, #31
   12b5c:	asr	r3, r3, #3
   12b60:	bic	r3, r3, #3
   12b64:	str	r3, [sp, #60]	; 0x3c
   12b68:	b	1299c <close@plt+0x1f40>
   12b6c:	mov	r3, ip
   12b70:	add	ip, sp, #6336	; 0x18c0
   12b74:	add	ip, ip, #48	; 0x30
   12b78:	movw	r2, #59284	; 0xe794
   12b7c:	movt	r2, #65535	; 0xffff
   12b80:	add	r1, sp, #3296	; 0xce0
   12b84:	add	r1, r1, #12
   12b88:	movw	r0, #31632	; 0x7b90
   12b8c:	ldr	r2, [ip, r2]
   12b90:	movt	r0, #1
   12b94:	ldr	r6, [sp, #48]	; 0x30
   12b98:	bl	13774 <close@plt+0x2d18>
   12b9c:	b	1261c <close@plt+0x1bc0>
   12ba0:	movw	r0, #31604	; 0x7b74
   12ba4:	movt	r0, #1
   12ba8:	ldr	r6, [sp, #48]	; 0x30
   12bac:	bl	13774 <close@plt+0x2d18>
   12bb0:	b	1261c <close@plt+0x1bc0>
   12bb4:	add	r4, sp, #6336	; 0x18c0
   12bb8:	movw	r0, #59296	; 0xe7a0
   12bbc:	add	r4, r4, #48	; 0x30
   12bc0:	movt	r0, #65535	; 0xffff
   12bc4:	add	r1, sp, #3296	; 0xce0
   12bc8:	add	r3, r3, r2
   12bcc:	ldr	lr, [r4, r0]
   12bd0:	add	r1, r1, #12
   12bd4:	movw	r0, #31684	; 0x7bc4
   12bd8:	movt	r0, #1
   12bdc:	add	ip, ip, lr
   12be0:	rsb	lr, lr, #0
   12be4:	stm	sp, {ip, lr}
   12be8:	ldr	r6, [sp, #48]	; 0x30
   12bec:	bl	13774 <close@plt+0x2d18>
   12bf0:	b	1261c <close@plt+0x1bc0>
   12bf4:	movw	r0, #31496	; 0x7b08
   12bf8:	movt	r0, #1
   12bfc:	ldr	r6, [sp, #48]	; 0x30
   12c00:	bl	13774 <close@plt+0x2d18>
   12c04:	b	1261c <close@plt+0x1bc0>
   12c08:	movw	r0, #31280	; 0x7a30
   12c0c:	movt	r0, #1
   12c10:	ldr	r6, [sp, #48]	; 0x30
   12c14:	bl	13774 <close@plt+0x2d18>
   12c18:	b	1261c <close@plt+0x1bc0>
   12c1c:	movw	r0, #31432	; 0x7ac8
   12c20:	movt	r0, #1
   12c24:	ldr	r6, [sp, #48]	; 0x30
   12c28:	bl	13774 <close@plt+0x2d18>
   12c2c:	b	1261c <close@plt+0x1bc0>
   12c30:	movw	r0, #31760	; 0x7c10
   12c34:	movt	r0, #1
   12c38:	ldr	r6, [sp, #48]	; 0x30
   12c3c:	bl	13774 <close@plt+0x2d18>
   12c40:	b	1261c <close@plt+0x1bc0>
   12c44:	ldr	r3, [sp, #40]	; 0x28
   12c48:	movw	r0, #32028	; 0x7d1c
   12c4c:	add	r4, sp, #6336	; 0x18c0
   12c50:	movt	r0, #1
   12c54:	rsb	r1, r3, ip
   12c58:	add	r4, r4, #48	; 0x30
   12c5c:	bl	13774 <close@plt+0x2d18>
   12c60:	movw	r3, #59320	; 0xe7b8
   12c64:	movt	r3, #65535	; 0xffff
   12c68:	ldr	r0, [r4, r3]
   12c6c:	b	12630 <close@plt+0x1bd4>
   12c70:	mov	r0, #1024	; 0x400
   12c74:	bl	10984 <malloc@plt>
   12c78:	cmp	r0, #0
   12c7c:	str	r0, [r7]
   12c80:	beq	13408 <close@plt+0x29ac>
   12c84:	mov	r3, r8
   12c88:	mov	r2, r8
   12c8c:	str	r2, [r0, r3]
   12c90:	add	r3, r3, #4
   12c94:	cmp	r3, #1024	; 0x400
   12c98:	bne	12c8c <close@plt+0x2230>
   12c9c:	mov	r8, r0
   12ca0:	b	1206c <close@plt+0x1610>
   12ca4:	add	r3, r8, #63	; 0x3f
   12ca8:	asr	r3, r3, #3
   12cac:	bic	r3, r3, #7
   12cb0:	str	r3, [sp, #60]	; 0x3c
   12cb4:	b	1299c <close@plt+0x1f40>
   12cb8:	add	r2, sp, #6336	; 0x18c0
   12cbc:	movw	r0, #31196	; 0x79dc
   12cc0:	add	r2, r2, #48	; 0x30
   12cc4:	movt	r0, #1
   12cc8:	ldr	r1, [r2, r3]
   12ccc:	mov	r2, #4
   12cd0:	bl	13774 <close@plt+0x2d18>
   12cd4:	b	11628 <close@plt+0xbcc>
   12cd8:	add	r0, sp, #6336	; 0x18c0
   12cdc:	mov	r2, #4
   12ce0:	add	r0, r0, #48	; 0x30
   12ce4:	ldr	r1, [r0, r3]
   12ce8:	movw	r0, #31156	; 0x79b4
   12cec:	movt	r0, #1
   12cf0:	bl	13774 <close@plt+0x2d18>
   12cf4:	mov	r0, r4
   12cf8:	b	12630 <close@plt+0x1bd4>
   12cfc:	add	r1, sp, #3296	; 0xce0
   12d00:	movw	r0, #31560	; 0x7b48
   12d04:	add	r1, r1, #12
   12d08:	movt	r0, #1
   12d0c:	ldr	r6, [sp, #48]	; 0x30
   12d10:	bl	13774 <close@plt+0x2d18>
   12d14:	b	1261c <close@plt+0x1bc0>
   12d18:	movw	r0, #31528	; 0x7b28
   12d1c:	movt	r0, #1
   12d20:	ldr	r6, [sp, #48]	; 0x30
   12d24:	bl	13774 <close@plt+0x2d18>
   12d28:	b	1261c <close@plt+0x1bc0>
   12d2c:	movw	r0, #31324	; 0x7a5c
   12d30:	movt	r0, #1
   12d34:	ldr	r6, [sp, #48]	; 0x30
   12d38:	bl	13774 <close@plt+0x2d18>
   12d3c:	b	1261c <close@plt+0x1bc0>
   12d40:	ldr	r9, [sp, #100]	; 0x64
   12d44:	ldr	r6, [sp, #48]	; 0x30
   12d48:	b	12a68 <close@plt+0x200c>
   12d4c:	movw	r0, #31464	; 0x7ae8
   12d50:	movt	r0, #1
   12d54:	ldr	r6, [sp, #48]	; 0x30
   12d58:	bl	13774 <close@plt+0x2d18>
   12d5c:	b	1261c <close@plt+0x1bc0>
   12d60:	movw	r0, #31248	; 0x7a10
   12d64:	movt	r0, #1
   12d68:	ldr	r6, [sp, #48]	; 0x30
   12d6c:	bl	13774 <close@plt+0x2d18>
   12d70:	b	1261c <close@plt+0x1bc0>
   12d74:	ldr	r4, [sp, #56]	; 0x38
   12d78:	cmp	r4, #0
   12d7c:	beq	133f8 <close@plt+0x299c>
   12d80:	ldrh	r2, [r9, #10]
   12d84:	mov	r1, #4
   12d88:	ldrh	r3, [r9, #8]
   12d8c:	ldrh	r0, [r9, #6]
   12d90:	rsb	r3, r3, r2
   12d94:	ldrh	r2, [r9, #4]
   12d98:	add	r3, r3, #1
   12d9c:	rsb	r2, r2, r0
   12da0:	add	r2, r2, #1
   12da4:	mul	r3, r2, r3
   12da8:	adds	r2, r3, #127	; 0x7f
   12dac:	addmi	r3, r3, #254	; 0xfe
   12db0:	movpl	r3, r2
   12db4:	asr	r4, r3, #7
   12db8:	mov	r0, r4
   12dbc:	bl	108f4 <calloc@plt>
   12dc0:	ldr	ip, [sp, #28]
   12dc4:	cmp	r0, #0
   12dc8:	str	r0, [ip, #24]
   12dcc:	beq	133e0 <close@plt+0x2984>
   12dd0:	ldrh	r2, [r9, #8]
   12dd4:	ldrh	r1, [r9, #10]
   12dd8:	ldrb	r3, [r9, #14]
   12ddc:	cmp	r2, r1
   12de0:	str	r2, [sp, #24]
   12de4:	orr	r3, r3, #64	; 0x40
   12de8:	strb	r3, [r9, #14]
   12dec:	bhi	12efc <close@plt+0x24a0>
   12df0:	ldr	r4, [sp, #24]
   12df4:	add	ip, sp, #168	; 0xa8
   12df8:	ldrh	r2, [r9, #6]
   12dfc:	str	r6, [sp, #32]
   12e00:	add	r3, ip, r4, lsl #2
   12e04:	mov	r4, #0
   12e08:	mov	ip, r8
   12e0c:	str	sl, [sp, #36]	; 0x24
   12e10:	mov	r6, r3
   12e14:	str	r5, [sp, #40]	; 0x28
   12e18:	str	r7, [sp, #44]	; 0x2c
   12e1c:	ldr	r0, [r6], #4
   12e20:	cmp	r0, #0
   12e24:	beq	12eb8 <close@plt+0x245c>
   12e28:	ldrh	r8, [r9, #4]
   12e2c:	cmp	r8, r2
   12e30:	bhi	12ed4 <close@plt+0x2478>
   12e34:	lsl	r5, r8, #2
   12e38:	ldr	sl, [sp, #28]
   12e3c:	rsb	r8, r4, r8
   12e40:	mov	fp, ip
   12e44:	b	12e9c <close@plt+0x2440>
   12e48:	cmp	r4, #0
   12e4c:	add	r3, r4, #127	; 0x7f
   12e50:	ldr	ip, [sl, #24]
   12e54:	movge	r3, r4
   12e58:	asr	r3, r3, #7
   12e5c:	ldr	r2, [ip, r3, lsl #2]
   12e60:	cmp	r2, #0
   12e64:	beq	13328 <close@plt+0x28cc>
   12e68:	asr	r1, r4, #31
   12e6c:	lsr	r1, r1, #25
   12e70:	add	r3, r4, r1
   12e74:	and	r3, r3, #127	; 0x7f
   12e78:	rsb	r1, r1, r3
   12e7c:	str	r7, [r2, r1, lsl #2]
   12e80:	ldrh	r2, [r9, #6]
   12e84:	add	r4, r4, #1
   12e88:	add	r5, r5, #4
   12e8c:	add	r1, r8, r4
   12e90:	cmp	r2, r1
   12e94:	bcc	1338c <close@plt+0x2930>
   12e98:	ldr	r0, [r6, #-4]
   12e9c:	ldr	r7, [r0, r5]
   12ea0:	cmp	r7, #0
   12ea4:	bne	12e48 <close@plt+0x23ec>
   12ea8:	ldrb	r3, [r9, #14]
   12eac:	bfi	r3, r7, #6, #1
   12eb0:	strb	r3, [r9, #14]
   12eb4:	b	12e84 <close@plt+0x2428>
   12eb8:	ldrh	r5, [r9, #4]
   12ebc:	ldrb	lr, [r9, #14]
   12ec0:	rsb	r5, r5, r2
   12ec4:	add	r5, r5, #1
   12ec8:	bfi	lr, r0, #6, #1
   12ecc:	add	r4, r5, r4
   12ed0:	strb	lr, [r9, #14]
   12ed4:	ldr	r3, [sp, #24]
   12ed8:	add	r3, r3, #1
   12edc:	str	r3, [sp, #24]
   12ee0:	cmp	r3, r1
   12ee4:	bls	12e1c <close@plt+0x23c0>
   12ee8:	ldr	sl, [sp, #36]	; 0x24
   12eec:	mov	r8, ip
   12ef0:	ldr	r5, [sp, #40]	; 0x28
   12ef4:	ldr	r7, [sp, #44]	; 0x2c
   12ef8:	ldr	r6, [sp, #32]
   12efc:	add	lr, sp, #176	; 0xb0
   12f00:	add	r4, sp, #164	; 0xa4
   12f04:	add	fp, lr, #1012	; 0x3f4
   12f08:	ldr	r0, [r4, #4]!
   12f0c:	cmp	r0, #0
   12f10:	beq	12f18 <close@plt+0x24bc>
   12f14:	bl	10930 <free@plt>
   12f18:	cmp	r4, fp
   12f1c:	bne	12f08 <close@plt+0x24ac>
   12f20:	ldrb	r3, [sp, #2282]	; 0x8ea
   12f24:	cmp	r3, #0
   12f28:	beq	12f98 <close@plt+0x253c>
   12f2c:	ldrh	r2, [r9, #12]
   12f30:	ldrh	r1, [r9, #8]
   12f34:	lsr	r3, r2, #8
   12f38:	cmp	r3, r1
   12f3c:	bcc	12f98 <close@plt+0x253c>
   12f40:	ldrh	r0, [r9, #10]
   12f44:	cmp	r3, r0
   12f48:	bhi	12f98 <close@plt+0x253c>
   12f4c:	ldrh	r0, [r9, #4]
   12f50:	uxtb	r2, r2
   12f54:	cmp	r2, r0
   12f58:	bcc	12f98 <close@plt+0x253c>
   12f5c:	ldrh	ip, [r9, #6]
   12f60:	cmp	r2, ip
   12f64:	bhi	12f98 <close@plt+0x253c>
   12f68:	rsb	ip, r0, ip
   12f6c:	rsb	r3, r1, r3
   12f70:	rsb	r2, r0, r2
   12f74:	ldr	lr, [sl, #24]
   12f78:	mla	r3, ip, r3, r3
   12f7c:	add	r2, r2, r3
   12f80:	lsr	r3, r2, #7
   12f84:	ldr	r3, [lr, r3, lsl #2]
   12f88:	cmp	r3, #0
   12f8c:	andne	r2, r2, #127	; 0x7f
   12f90:	ldrne	r3, [r3, r2, lsl #2]
   12f94:	str	r3, [sl, #28]
   12f98:	add	r4, sp, #8192	; 0x2000
   12f9c:	add	ip, sp, #8192	; 0x2000
   12fa0:	ldrb	r3, [r9, #15]
   12fa4:	add	fp, r9, #4
   12fa8:	ldr	ip, [ip, #-1764]	; 0xfffff91c
   12fac:	mov	r0, r9
   12fb0:	ldr	r4, [r4, #-1768]	; 0xfffff918
   12fb4:	and	r3, r3, #251	; 0xfb
   12fb8:	orr	r3, r3, #2
   12fbc:	strb	r7, [r9, #84]	; 0x54
   12fc0:	strb	ip, [r9, #87]	; 0x57
   12fc4:	strb	r3, [r9, #15]
   12fc8:	strb	r8, [r9, #85]	; 0x55
   12fcc:	strb	r4, [r9, #86]	; 0x56
   12fd0:	bl	14128 <close@plt+0x36cc>
   12fd4:	mov	r0, fp
   12fd8:	bl	15074 <close@plt+0x4618>
   12fdc:	cmp	r0, #0
   12fe0:	bne	130cc <close@plt+0x2670>
   12fe4:	mov	r0, fp
   12fe8:	bl	14eec <close@plt+0x4490>
   12fec:	ldr	r0, [sl, #32]
   12ff0:	cmp	r0, #0
   12ff4:	beq	13000 <close@plt+0x25a4>
   12ff8:	add	r0, r0, #24
   12ffc:	bl	14eec <close@plt+0x4490>
   13000:	ldrb	r3, [r9, #14]
   13004:	tst	r3, #4
   13008:	bne	130ac <close@plt+0x2650>
   1300c:	ldr	r3, [sl, #32]
   13010:	mov	r0, r9
   13014:	cmp	r3, #0
   13018:	ldrbne	r1, [r9, #14]
   1301c:	ldrbne	r2, [r3, #34]	; 0x22
   13020:	ubfxne	r1, r1, #5, #1
   13024:	bfine	r2, r1, #5, #1
   13028:	strbne	r2, [r3, #34]	; 0x22
   1302c:	bl	145c0 <close@plt+0x3b64>
   13030:	ldr	r3, [sp, #2268]	; 0x8dc
   13034:	cmp	r3, #0
   13038:	beq	13048 <close@plt+0x25ec>
   1303c:	ldr	r2, [r3, #4]
   13040:	cmn	r2, #1
   13044:	beq	131d0 <close@plt+0x2774>
   13048:	ldr	r4, [sp, #2276]	; 0x8e4
   1304c:	cmp	r4, #0
   13050:	beq	13060 <close@plt+0x2604>
   13054:	ldr	r3, [r4, #4]
   13058:	cmn	r3, #1
   1305c:	beq	131e4 <close@plt+0x2788>
   13060:	ldr	r4, [sp, #2272]	; 0x8e0
   13064:	cmp	r4, #0
   13068:	beq	13078 <close@plt+0x261c>
   1306c:	ldr	r3, [r4, #4]
   13070:	cmn	r3, #1
   13074:	beq	13200 <close@plt+0x27a4>
   13078:	movw	r3, #15792	; 0x3db0
   1307c:	movw	r2, #16516	; 0x4084
   13080:	movt	r3, #1
   13084:	movt	r2, #1
   13088:	str	r3, [r9, #92]	; 0x5c
   1308c:	mov	r0, #85	; 0x55
   13090:	movw	r3, #5492	; 0x1574
   13094:	str	r2, [r9, #96]	; 0x60
   13098:	movt	r3, #1
   1309c:	mov	r2, #0
   130a0:	str	r3, [r9, #100]	; 0x64
   130a4:	str	r2, [r9, #104]	; 0x68
   130a8:	b	11644 <close@plt+0xbe8>
   130ac:	mov	r0, r9
   130b0:	bl	149dc <close@plt+0x3f80>
   130b4:	cmp	r0, #0
   130b8:	bne	1300c <close@plt+0x25b0>
   130bc:	movw	r0, #32212	; 0x7dd4
   130c0:	movt	r0, #1
   130c4:	bl	13774 <close@plt+0x2d18>
   130c8:	b	11628 <close@plt+0xbcc>
   130cc:	ldrh	ip, [r9, #70]	; 0x46
   130d0:	mov	r2, #0
   130d4:	ldrb	r1, [r9, #86]	; 0x56
   130d8:	ldrh	r0, [r9, #68]	; 0x44
   130dc:	ldrh	r3, [r9, #36]	; 0x24
   130e0:	cmp	r1, #1
   130e4:	sxth	lr, ip
   130e8:	str	r2, [sp, #160]	; 0xa0
   130ec:	str	r2, [sp, #152]	; 0x98
   130f0:	sxtah	lr, lr, r0
   130f4:	strh	ip, [sp, #160]	; 0xa0
   130f8:	str	r2, [sp, #164]	; 0xa4
   130fc:	strh	r0, [sp, #158]	; 0x9e
   13100:	strh	r3, [sp, #154]	; 0x9a
   13104:	strh	r3, [sp, #156]	; 0x9c
   13108:	ldr	r4, [r9, #116]	; 0x74
   1310c:	beq	13314 <close@plt+0x28b8>
   13110:	cmp	r1, #2
   13114:	beq	13374 <close@plt+0x2918>
   13118:	cmp	r1, #4
   1311c:	beq	13398 <close@plt+0x293c>
   13120:	cmp	r1, #8
   13124:	sxtheq	r3, r3
   13128:	addeq	r5, r3, #63	; 0x3f
   1312c:	asreq	r5, r5, #3
   13130:	biceq	r5, r5, #7
   13134:	muleq	r5, r5, lr
   13138:	ldr	r3, [r4, #4]
   1313c:	cmp	r3, #0
   13140:	movgt	r7, #0
   13144:	bgt	131a0 <close@plt+0x2744>
   13148:	b	13210 <close@plt+0x27b4>
   1314c:	ldr	r1, [r4, #12]
   13150:	lsl	r8, r7, #4
   13154:	mov	r0, r9
   13158:	add	r2, sp, #152	; 0x98
   1315c:	add	r1, r1, r8
   13160:	add	r7, r7, #1
   13164:	bl	15424 <close@plt+0x49c8>
   13168:	ldr	r3, [r4, #12]
   1316c:	add	r3, r3, r8
   13170:	ldrh	r2, [r3, #10]
   13174:	strh	r2, [sp, #162]	; 0xa2
   13178:	ldr	r0, [r3, #12]
   1317c:	bl	10930 <free@plt>
   13180:	ldr	ip, [sp, #20]
   13184:	ldm	ip, {r0, r1, r2, r3}
   13188:	ldr	ip, [r4, #12]
   1318c:	add	ip, ip, r8
   13190:	stm	ip, {r0, r1, r2, r3}
   13194:	ldr	r3, [r4, #4]
   13198:	cmp	r7, r3
   1319c:	bge	13210 <close@plt+0x27b4>
   131a0:	mov	r0, r5
   131a4:	bl	10984 <malloc@plt>
   131a8:	cmp	r0, #0
   131ac:	str	r0, [sp, #164]	; 0xa4
   131b0:	bne	1314c <close@plt+0x26f0>
   131b4:	movw	r0, #32180	; 0x7db4
   131b8:	mov	r1, r5
   131bc:	movt	r0, #1
   131c0:	bl	13774 <close@plt+0x2d18>
   131c4:	mov	r0, r9
   131c8:	bl	14128 <close@plt+0x36cc>
   131cc:	b	12fe4 <close@plt+0x2588>
   131d0:	ldr	r2, [sp, #2244]	; 0x8c4
   131d4:	cmp	r2, #0
   131d8:	ldrsheq	r2, [r9, #62]	; 0x3e
   131dc:	str	r2, [r3, #4]
   131e0:	b	13048 <close@plt+0x25ec>
   131e4:	ldr	r1, [sp, #2236]	; 0x8bc
   131e8:	cmp	r1, #0
   131ec:	beq	132fc <close@plt+0x28a0>
   131f0:	ldr	r0, [sp, #2240]	; 0x8c0
   131f4:	bl	172b0 <close@plt+0x6854>
   131f8:	str	r0, [r4, #4]
   131fc:	b	13060 <close@plt+0x2604>
   13200:	mov	r0, r9
   13204:	bl	14a98 <close@plt+0x403c>
   13208:	str	r0, [r4, #4]
   1320c:	b	13078 <close@plt+0x261c>
   13210:	ldr	r1, [r4, #32]
   13214:	cmp	r1, #0
   13218:	beq	131c4 <close@plt+0x2768>
   1321c:	add	lr, sp, #6336	; 0x18c0
   13220:	movw	r2, #59304	; 0xe7a8
   13224:	add	lr, lr, #48	; 0x30
   13228:	movt	r2, #65535	; 0xffff
   1322c:	ldrsh	r0, [sp, #154]	; 0x9a
   13230:	mov	ip, #1
   13234:	ldrh	r2, [lr, r2]
   13238:	ldrsh	lr, [sp, #158]	; 0x9e
   1323c:	sxth	r5, r2
   13240:	mov	r2, #0
   13244:	rsb	r0, r5, r0
   13248:	ldrsh	r5, [sp, #160]	; 0xa0
   1324c:	add	r8, r0, #15
   13250:	add	r7, r0, #31
   13254:	str	r2, [sp, #24]
   13258:	str	r5, [sp, #20]
   1325c:	add	r5, r0, #63	; 0x3f
   13260:	ldr	r2, [sp, #20]
   13264:	add	r0, r0, #7
   13268:	asr	r8, r8, #3
   1326c:	asr	r7, r7, #3
   13270:	add	lr, lr, r2
   13274:	asr	r0, r0, #3
   13278:	asr	r5, r5, #3
   1327c:	bic	r8, r8, #1
   13280:	mul	r0, lr, r0
   13284:	bic	r7, r7, #3
   13288:	bic	r5, r5, #7
   1328c:	mov	r2, #0
   13290:	mul	r8, r8, lr
   13294:	mul	r7, lr, r7
   13298:	mul	r5, lr, r5
   1329c:	lsl	lr, ip, r2
   132a0:	cmp	lr, #1
   132a4:	muleq	r3, r0, r3
   132a8:	beq	132d0 <close@plt+0x2874>
   132ac:	cmp	lr, #2
   132b0:	muleq	r3, r8, r3
   132b4:	beq	132d0 <close@plt+0x2874>
   132b8:	cmp	lr, #4
   132bc:	muleq	r3, r7, r3
   132c0:	beq	132d0 <close@plt+0x2874>
   132c4:	cmp	lr, #8
   132c8:	muleq	r3, r5, r3
   132cc:	movne	r3, #0
   132d0:	add	r2, r2, #1
   132d4:	str	r3, [r1, #8]
   132d8:	cmp	r2, #4
   132dc:	add	r1, r1, #4
   132e0:	beq	131c4 <close@plt+0x2768>
   132e4:	ldr	r3, [r4, #4]
   132e8:	lsl	lr, ip, r2
   132ec:	cmp	lr, #1
   132f0:	muleq	r3, r0, r3
   132f4:	bne	132ac <close@plt+0x2850>
   132f8:	b	132d0 <close@plt+0x2874>
   132fc:	ldrsh	r0, [r9, #60]	; 0x3c
   13300:	ldrsh	r3, [r9, #48]	; 0x30
   13304:	add	r0, r0, r3
   13308:	add	r0, r0, r0, lsr #31
   1330c:	asr	r0, r0, #1
   13310:	b	131f8 <close@plt+0x279c>
   13314:	sxth	r3, r3
   13318:	add	r5, r3, #7
   1331c:	asr	r5, r5, #3
   13320:	mul	r5, r5, lr
   13324:	b	13138 <close@plt+0x26dc>
   13328:	mov	r0, #128	; 0x80
   1332c:	mov	r1, #4
   13330:	str	r3, [sp, #12]
   13334:	str	ip, [sp, #16]
   13338:	bl	108f4 <calloc@plt>
   1333c:	ldr	r3, [sp, #12]
   13340:	ldr	ip, [sp, #16]
   13344:	str	r0, [ip, r3, lsl #2]
   13348:	ldr	r2, [sl, #24]
   1334c:	ldr	r2, [r2, r3, lsl #2]
   13350:	cmp	r2, #0
   13354:	bne	12e68 <close@plt+0x240c>
   13358:	ldr	r6, [sp, #32]
   1335c:	add	r1, sp, #6336	; 0x18c0
   13360:	movw	r3, #59320	; 0xe7b8
   13364:	add	r1, r1, #48	; 0x30
   13368:	movt	r3, #65535	; 0xffff
   1336c:	ldr	r0, [r1, r3]
   13370:	b	12630 <close@plt+0x1bd4>
   13374:	sxth	r3, r3
   13378:	add	r5, r3, #15
   1337c:	asr	r5, r5, #3
   13380:	bic	r5, r5, #1
   13384:	mul	r5, r5, lr
   13388:	b	13138 <close@plt+0x26dc>
   1338c:	mov	ip, fp
   13390:	ldrh	r1, [r9, #10]
   13394:	b	12ed4 <close@plt+0x2478>
   13398:	sxth	r3, r3
   1339c:	add	r5, r3, #31
   133a0:	asr	r5, r5, #3
   133a4:	bic	r5, r5, #3
   133a8:	mul	r5, r5, lr
   133ac:	b	13138 <close@plt+0x26dc>
   133b0:	movw	r0, #32052	; 0x7d34
   133b4:	movt	r0, #1
   133b8:	bl	13774 <close@plt+0x2d18>
   133bc:	b	1335c <close@plt+0x2900>
   133c0:	ldr	r0, [sp, #40]	; 0x28
   133c4:	ldr	r1, [sp, #68]	; 0x44
   133c8:	bl	170c0 <close@plt+0x6664>
   133cc:	b	12b30 <close@plt+0x20d4>
   133d0:	ldr	r0, [sp, #40]	; 0x28
   133d4:	ldr	r1, [sp, #68]	; 0x44
   133d8:	bl	17070 <close@plt+0x6614>
   133dc:	b	12b30 <close@plt+0x20d4>
   133e0:	mov	r1, r4
   133e4:	movw	r0, #32148	; 0x7d94
   133e8:	mov	r2, #4
   133ec:	movt	r0, #1
   133f0:	bl	13774 <close@plt+0x2d18>
   133f4:	b	1335c <close@plt+0x2900>
   133f8:	movw	r0, #32112	; 0x7d70
   133fc:	movt	r0, #1
   13400:	bl	137fc <close@plt+0x2da0>
   13404:	b	12d80 <close@plt+0x2324>
   13408:	mov	r1, r4
   1340c:	movw	r0, #31384	; 0x7a98
   13410:	mov	r2, #256	; 0x100
   13414:	movt	r0, #1
   13418:	mov	r3, #4
   1341c:	ldr	r6, [sp, #48]	; 0x30
   13420:	bl	13774 <close@plt+0x2d18>
   13424:	b	1261c <close@plt+0x1bc0>
   13428:	bne	12a64 <close@plt+0x2008>
   1342c:	ldr	r6, [sp, #44]	; 0x2c
   13430:	b	12774 <close@plt+0x1d18>
   13434:	ldr	r3, [sp, #24]
   13438:	mov	r1, r4
   1343c:	ldr	ip, [sp, #32]
   13440:	movw	r0, #31032	; 0x7938
   13444:	movt	r0, #1
   13448:	add	fp, ip, r3, lsl #3
   1344c:	bl	13958 <close@plt+0x2efc>
   13450:	ldr	ip, [sp, #24]
   13454:	mvn	r3, #0
   13458:	ldr	lr, [sp, #28]
   1345c:	str	fp, [sp, #2276]	; 0x8e4
   13460:	strb	r4, [lr, ip]
   13464:	ldr	r4, [sp, #32]
   13468:	str	r0, [r4, ip, lsl #3]
   1346c:	add	ip, ip, #1
   13470:	str	r3, [fp, #4]
   13474:	str	ip, [sp, #24]
   13478:	b	11d80 <close@plt+0x1324>
   1347c:	ldr	r3, [sp, #24]
   13480:	mov	r1, r4
   13484:	ldr	ip, [sp, #32]
   13488:	movw	r0, #31020	; 0x792c
   1348c:	movt	r0, #1
   13490:	add	fp, ip, r3, lsl #3
   13494:	bl	13958 <close@plt+0x2efc>
   13498:	ldr	ip, [sp, #24]
   1349c:	mvn	r3, #0
   134a0:	ldr	lr, [sp, #28]
   134a4:	str	fp, [sp, #2268]	; 0x8dc
   134a8:	strb	r4, [lr, ip]
   134ac:	ldr	r4, [sp, #32]
   134b0:	str	r0, [r4, ip, lsl #3]
   134b4:	add	ip, ip, #1
   134b8:	str	r3, [fp, #4]
   134bc:	str	ip, [sp, #24]
   134c0:	b	11d74 <close@plt+0x1318>
   134c4:	ldr	r3, [sp, #24]
   134c8:	mov	r1, r4
   134cc:	ldr	ip, [sp, #32]
   134d0:	movw	r0, #31004	; 0x791c
   134d4:	movt	r0, #1
   134d8:	add	fp, ip, r3, lsl #3
   134dc:	bl	13958 <close@plt+0x2efc>
   134e0:	ldr	ip, [sp, #24]
   134e4:	ldr	lr, [sp, #28]
   134e8:	ldr	r3, [sp, #2232]	; 0x8b8
   134ec:	str	fp, [sp, #2264]	; 0x8d8
   134f0:	strb	r4, [lr, ip]
   134f4:	ldr	r4, [sp, #32]
   134f8:	str	r0, [r4, ip, lsl #3]
   134fc:	add	ip, ip, #1
   13500:	str	r3, [fp, #4]
   13504:	str	ip, [sp, #24]
   13508:	b	11d68 <close@plt+0x130c>
   1350c:	ldr	r3, [sp, #24]
   13510:	mov	r1, r4
   13514:	ldr	ip, [sp, #32]
   13518:	movw	r0, #30988	; 0x790c
   1351c:	movt	r0, #1
   13520:	add	fp, ip, r3, lsl #3
   13524:	bl	13958 <close@plt+0x2efc>
   13528:	ldr	ip, [sp, #24]
   1352c:	ldr	lr, [sp, #28]
   13530:	ldr	r3, [sp, #2228]	; 0x8b4
   13534:	str	fp, [sp, #2264]	; 0x8d8
   13538:	strb	r4, [lr, ip]
   1353c:	ldr	r4, [sp, #32]
   13540:	str	r0, [r4, ip, lsl #3]
   13544:	add	ip, ip, #1
   13548:	str	r3, [fp, #4]
   1354c:	str	ip, [sp, #24]
   13550:	b	11d5c <close@plt+0x1300>
   13554:	ldr	r2, [sp, #2228]	; 0x8b4
   13558:	ldr	r3, [sp, #2232]	; 0x8b8
   1355c:	cmp	r2, r3
   13560:	bne	11d50 <close@plt+0x12f4>
   13564:	ldr	r3, [sp, #24]
   13568:	mov	r1, r4
   1356c:	ldr	ip, [sp, #32]
   13570:	movw	r0, #30976	; 0x7900
   13574:	movt	r0, #1
   13578:	add	fp, ip, r3, lsl #3
   1357c:	bl	13958 <close@plt+0x2efc>
   13580:	ldr	r1, [sp, #2228]	; 0x8b4
   13584:	vldr	d6, [pc, #308]	; 136c0 <close@plt+0x2c64>
   13588:	vldr	d7, [pc, #312]	; 136c8 <close@plt+0x2c6c>
   1358c:	ldr	ip, [sp, #24]
   13590:	ldr	lr, [sp, #28]
   13594:	vmov	s9, r1
   13598:	str	fp, [sp, #2264]	; 0x8d8
   1359c:	vcvt.f64.s32	d5, s9
   135a0:	strb	r4, [lr, ip]
   135a4:	ldr	r4, [sp, #32]
   135a8:	vmul.f64	d6, d5, d6
   135ac:	vdiv.f64	d7, d6, d7
   135b0:	str	r0, [r4, ip, lsl #3]
   135b4:	add	ip, ip, #1
   135b8:	str	ip, [sp, #24]
   135bc:	vcvt.s32.f64	s14, d7
   135c0:	vstr	s14, [fp, #4]
   135c4:	b	11d50 <close@plt+0x12f4>
   135c8:	ldr	r3, [sp, #24]
   135cc:	mov	r1, r4
   135d0:	ldr	ip, [sp, #32]
   135d4:	movw	r0, #30968	; 0x78f8
   135d8:	movt	r0, #1
   135dc:	add	fp, ip, r3, lsl #3
   135e0:	bl	13958 <close@plt+0x2efc>
   135e4:	ldr	ip, [sp, #24]
   135e8:	mvn	r3, #0
   135ec:	ldr	lr, [sp, #28]
   135f0:	str	fp, [sp, #2272]	; 0x8e0
   135f4:	strb	r4, [lr, ip]
   135f8:	ldr	r4, [sp, #32]
   135fc:	str	r0, [r4, ip, lsl #3]
   13600:	add	ip, ip, #1
   13604:	str	r3, [fp, #4]
   13608:	str	ip, [sp, #24]
   1360c:	b	11d44 <close@plt+0x12e8>
   13610:	ldr	r3, [sp, #24]
   13614:	mov	r1, r4
   13618:	ldr	ip, [sp, #32]
   1361c:	movw	r0, #30960	; 0x78f0
   13620:	movt	r0, #1
   13624:	add	fp, ip, r3, lsl #3
   13628:	bl	13958 <close@plt+0x2efc>
   1362c:	ldr	ip, [sp, #32]
   13630:	mov	r1, r4
   13634:	ldr	r4, [sp, #24]
   13638:	str	r0, [ip, r4, lsl #3]
   1363c:	add	r0, sp, #1200	; 0x4b0
   13640:	bl	13958 <close@plt+0x2efc>
   13644:	ldr	ip, [sp, #28]
   13648:	mov	r3, #1
   1364c:	str	fp, [sp, #2248]	; 0x8c8
   13650:	strb	r3, [ip, r4]
   13654:	add	r4, r4, #1
   13658:	str	r4, [sp, #24]
   1365c:	str	r0, [fp, #4]
   13660:	b	11d38 <close@plt+0x12dc>
   13664:	ldr	r3, [sp, #24]
   13668:	mov	r1, r4
   1366c:	ldr	ip, [sp, #32]
   13670:	movw	r0, #30948	; 0x78e4
   13674:	movt	r0, #1
   13678:	add	fp, ip, r3, lsl #3
   1367c:	bl	13958 <close@plt+0x2efc>
   13680:	vmov.f64	d7, #36	; 0x41200000  10.0
   13684:	add	ip, sp, #2048	; 0x800
   13688:	vldr	s12, [ip, #176]	; 0xb0
   1368c:	ldr	r3, [sp, #24]
   13690:	ldr	ip, [sp, #28]
   13694:	str	fp, [sp, #2252]	; 0x8cc
   13698:	strb	r4, [ip, r3]
   1369c:	ldr	r4, [sp, #32]
   136a0:	vcvt.f64.f32	d6, s12
   136a4:	vmul.f64	d7, d6, d7
   136a8:	str	r0, [r4, r3, lsl #3]
   136ac:	add	r3, r3, #1
   136b0:	str	r3, [sp, #24]
   136b4:	vcvt.s32.f64	s14, d7
   136b8:	vstr	s14, [fp, #4]
   136bc:	b	11d2c <close@plt+0x12d0>
   136c0:	andeq	r0, r0, r0
   136c4:	subsmi	r0, r9, r0
   136c8:	vnmlage.f32	s14, s9, s3
   136cc:	subsmi	r1, r2, r7, asr #2
   136d0:	push	{r4, r5, r6, lr}
   136d4:	movw	r4, #37072	; 0x90d0
   136d8:	movt	r4, #2
   136dc:	sub	sp, sp, #144	; 0x90
   136e0:	mov	r5, r1
   136e4:	mov	r2, #132	; 0x84
   136e8:	ldr	r3, [r4]
   136ec:	mov	r1, #0
   136f0:	mov	r6, r0
   136f4:	add	r0, sp, #8
   136f8:	str	r3, [sp, #140]	; 0x8c
   136fc:	bl	109fc <memset@plt>
   13700:	mov	r2, #1
   13704:	mov	r1, r5
   13708:	add	r0, sp, #8
   1370c:	str	r2, [sp]
   13710:	str	r2, [sp, #4]
   13714:	mov	r3, #0
   13718:	bl	1158c <close@plt+0xb30>
   1371c:	cmp	r0, #85	; 0x55
   13720:	mov	r5, r0
   13724:	beq	13744 <close@plt+0x2ce8>
   13728:	ldr	r2, [sp, #140]	; 0x8c
   1372c:	mov	r0, r5
   13730:	ldr	r3, [r4]
   13734:	cmp	r2, r3
   13738:	bne	13770 <close@plt+0x2d14>
   1373c:	add	sp, sp, #144	; 0x90
   13740:	pop	{r4, r5, r6, pc}
   13744:	mov	r0, r6
   13748:	add	r1, sp, #12
   1374c:	mov	r2, #80	; 0x50
   13750:	bl	1093c <memcpy@plt>
   13754:	add	r0, sp, #8
   13758:	mov	r3, #0
   1375c:	str	r3, [sp, #84]	; 0x54
   13760:	str	r3, [sp, #88]	; 0x58
   13764:	str	r3, [sp, #80]	; 0x50
   13768:	bl	11490 <close@plt+0xa34>
   1376c:	b	13728 <close@plt+0x2ccc>
   13770:	bl	10954 <__stack_chk_fail@plt>
   13774:	push	{r0, r1, r2, r3}
   13778:	movw	r3, #37140	; 0x9114
   1377c:	push	{r4, r5, r6, lr}
   13780:	movw	r4, #37072	; 0x90d0
   13784:	sub	sp, sp, #8
   13788:	movt	r4, #2
   1378c:	movw	r5, #37076	; 0x90d4
   13790:	movt	r3, #2
   13794:	ldr	ip, [r4]
   13798:	movt	r5, #2
   1379c:	ldr	r6, [sp, #24]
   137a0:	mov	r1, #1
   137a4:	ldr	r3, [r3]
   137a8:	movw	r2, #32248	; 0x7df8
   137ac:	ldr	r0, [r5]
   137b0:	movt	r2, #1
   137b4:	str	ip, [sp, #4]
   137b8:	add	ip, sp, #28
   137bc:	str	ip, [sp]
   137c0:	bl	10a2c <__fprintf_chk@plt>
   137c4:	mov	r2, r6
   137c8:	ldr	r3, [sp]
   137cc:	ldr	r0, [r5]
   137d0:	mov	r1, #1
   137d4:	bl	1099c <__vfprintf_chk@plt>
   137d8:	ldr	r2, [sp, #4]
   137dc:	ldr	r3, [r4]
   137e0:	cmp	r2, r3
   137e4:	bne	137f8 <close@plt+0x2d9c>
   137e8:	add	sp, sp, #8
   137ec:	pop	{r4, r5, r6, lr}
   137f0:	add	sp, sp, #16
   137f4:	bx	lr
   137f8:	bl	10954 <__stack_chk_fail@plt>
   137fc:	push	{r0, r1, r2, r3}
   13800:	movw	r3, #37140	; 0x9114
   13804:	push	{r4, r5, r6, lr}
   13808:	movw	r4, #37072	; 0x90d0
   1380c:	sub	sp, sp, #8
   13810:	movt	r4, #2
   13814:	movw	r5, #37076	; 0x90d4
   13818:	movt	r3, #2
   1381c:	ldr	ip, [r4]
   13820:	movt	r5, #2
   13824:	ldr	r6, [sp, #24]
   13828:	mov	r1, #1
   1382c:	ldr	r3, [r3]
   13830:	movw	r2, #32272	; 0x7e10
   13834:	ldr	r0, [r5]
   13838:	movt	r2, #1
   1383c:	str	ip, [sp, #4]
   13840:	add	ip, sp, #28
   13844:	str	ip, [sp]
   13848:	bl	10a2c <__fprintf_chk@plt>
   1384c:	mov	r2, r6
   13850:	ldr	r3, [sp]
   13854:	ldr	r0, [r5]
   13858:	mov	r1, #1
   1385c:	bl	1099c <__vfprintf_chk@plt>
   13860:	ldr	r2, [sp, #4]
   13864:	ldr	r3, [r4]
   13868:	cmp	r2, r3
   1386c:	bne	13880 <close@plt+0x2e24>
   13870:	add	sp, sp, #8
   13874:	pop	{r4, r5, r6, lr}
   13878:	add	sp, sp, #16
   1387c:	bx	lr
   13880:	bl	10954 <__stack_chk_fail@plt>
   13884:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13888:	movw	r9, #37140	; 0x9114
   1388c:	sub	r7, r2, #1
   13890:	movt	r9, #2
   13894:	mov	fp, r1
   13898:	mov	r4, r0
   1389c:	mov	r6, r1
   138a0:	movw	r8, #8204	; 0x200c
   138a4:	mov	sl, #0
   138a8:	ldr	r5, [r4, #4]
   138ac:	cmp	r5, #0
   138b0:	sub	r3, r5, #1
   138b4:	str	r3, [r4, #4]
   138b8:	beq	138f4 <close@plt+0x2e98>
   138bc:	ldr	r3, [r4]
   138c0:	add	r2, r3, #1
   138c4:	str	r2, [r4]
   138c8:	ldrb	r0, [r3]
   138cc:	cmp	r0, #13
   138d0:	beq	138a8 <close@plt+0x2e4c>
   138d4:	cmp	r0, #10
   138d8:	beq	13918 <close@plt+0x2ebc>
   138dc:	rsb	r3, fp, r6
   138e0:	cmp	r3, r7
   138e4:	bge	13924 <close@plt+0x2ec8>
   138e8:	strb	r0, [r6]
   138ec:	add	r6, r6, #1
   138f0:	b	138a8 <close@plt+0x2e4c>
   138f4:	ldr	r3, [r4, r8]
   138f8:	mov	r0, r4
   138fc:	blx	r3
   13900:	cmn	r0, #1
   13904:	str	r0, [r4, #8]
   13908:	bne	138cc <close@plt+0x2e70>
   1390c:	mov	r0, r5
   13910:	strb	r5, [r6]
   13914:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13918:	ldr	r3, [r9]
   1391c:	add	r3, r3, #1
   13920:	str	r3, [r9]
   13924:	cmp	r6, fp
   13928:	strb	sl, [r6]
   1392c:	beq	138a8 <close@plt+0x2e4c>
   13930:	movw	r1, #32300	; 0x7e2c
   13934:	mov	r0, fp
   13938:	movt	r1, #1
   1393c:	mov	r2, #7
   13940:	bl	10a44 <strncmp@plt>
   13944:	cmp	r0, #0
   13948:	moveq	r6, fp
   1394c:	beq	138a8 <close@plt+0x2e4c>
   13950:	mov	r0, fp
   13954:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13958:	push	{r3, r4, r5, lr}
   1395c:	mov	r4, r1
   13960:	mov	r5, r0
   13964:	bl	109d8 <strlen@plt>
   13968:	cmp	r4, #0
   1396c:	ldrne	r2, [r4]
   13970:	addne	r3, r0, #1
   13974:	mov	r1, r0
   13978:	addne	r3, r2, r3
   1397c:	mov	r0, r5
   13980:	strne	r3, [r4]
   13984:	mov	r2, #1
   13988:	bl	11020 <close@plt+0x5c4>
   1398c:	subs	r4, r0, #0
   13990:	bne	139a0 <close@plt+0x2f44>
   13994:	movw	r0, #32308	; 0x7e34
   13998:	movt	r0, #1
   1399c:	bl	13774 <close@plt+0x2d18>
   139a0:	mov	r0, r4
   139a4:	pop	{r3, r4, r5, pc}
   139a8:	push	{r4, r5, r6, r7, r8, lr}
   139ac:	mov	r6, r0
   139b0:	ldrb	r3, [r0]
   139b4:	cmp	r3, #0
   139b8:	beq	13b28 <close@plt+0x30cc>
   139bc:	cmp	r3, #32
   139c0:	cmpne	r3, #9
   139c4:	bne	139fc <close@plt+0x2fa0>
   139c8:	add	r2, r0, #1
   139cc:	b	139dc <close@plt+0x2f80>
   139d0:	cmp	r3, #32
   139d4:	cmpne	r3, #9
   139d8:	bne	13a00 <close@plt+0x2fa4>
   139dc:	mov	r4, r2
   139e0:	ldrb	r3, [r2], #1
   139e4:	cmp	r3, #0
   139e8:	bne	139d0 <close@plt+0x2f74>
   139ec:	mov	r0, r4
   139f0:	mov	r1, #0
   139f4:	pop	{r4, r5, r6, r7, r8, lr}
   139f8:	b	13958 <close@plt+0x2efc>
   139fc:	mov	r4, r0
   13a00:	cmp	r3, #34	; 0x22
   13a04:	beq	13a7c <close@plt+0x3020>
   13a08:	ldrb	r3, [r4]
   13a0c:	cmp	r3, #0
   13a10:	beq	139ec <close@plt+0x2f90>
   13a14:	sub	r2, r3, #9
   13a18:	cmp	r3, #32
   13a1c:	cmpne	r2, #1
   13a20:	bls	13a60 <close@plt+0x3004>
   13a24:	cmp	r3, #13
   13a28:	beq	13a60 <close@plt+0x3004>
   13a2c:	add	r2, r4, #1
   13a30:	b	13a48 <close@plt+0x2fec>
   13a34:	cmp	r3, #32
   13a38:	cmpne	r1, #1
   13a3c:	bls	13a64 <close@plt+0x3008>
   13a40:	cmp	r3, #13
   13a44:	beq	13a64 <close@plt+0x3008>
   13a48:	mov	r0, r2
   13a4c:	ldrb	r3, [r2], #1
   13a50:	cmp	r3, #0
   13a54:	sub	r1, r3, #9
   13a58:	bne	13a34 <close@plt+0x2fd8>
   13a5c:	b	139ec <close@plt+0x2f90>
   13a60:	mov	r0, r4
   13a64:	mov	r3, #0
   13a68:	mov	r1, #0
   13a6c:	strb	r3, [r0]
   13a70:	mov	r0, r4
   13a74:	pop	{r4, r5, r6, r7, r8, lr}
   13a78:	b	13958 <close@plt+0x2efc>
   13a7c:	add	r5, r4, #1
   13a80:	mov	r0, r5
   13a84:	bl	109d8 <strlen@plt>
   13a88:	add	r8, r0, #1
   13a8c:	mov	r0, r8
   13a90:	bl	10984 <malloc@plt>
   13a94:	subs	r7, r0, #0
   13a98:	beq	13b30 <close@plt+0x30d4>
   13a9c:	ldrb	r3, [r4, #1]
   13aa0:	cmp	r3, #0
   13aa4:	movne	ip, r7
   13aa8:	bne	13ac8 <close@plt+0x306c>
   13aac:	b	13b08 <close@plt+0x30ac>
   13ab0:	ldrb	r2, [r5]
   13ab4:	strb	r2, [ip], #1
   13ab8:	add	r5, r3, #1
   13abc:	ldrb	r3, [r3, #1]
   13ac0:	cmp	r3, #0
   13ac4:	beq	13b08 <close@plt+0x30ac>
   13ac8:	cmp	r3, #34	; 0x22
   13acc:	mov	r3, r5
   13ad0:	bne	13ab0 <close@plt+0x3054>
   13ad4:	ldrb	r2, [r5, #1]
   13ad8:	add	r3, r5, #1
   13adc:	cmp	r2, #34	; 0x22
   13ae0:	beq	13ab4 <close@plt+0x3058>
   13ae4:	mov	r1, #0
   13ae8:	mov	r0, r7
   13aec:	strb	r1, [ip]
   13af0:	bl	13958 <close@plt+0x2efc>
   13af4:	mov	r4, r0
   13af8:	mov	r0, r7
   13afc:	bl	10930 <free@plt>
   13b00:	mov	r0, r4
   13b04:	pop	{r4, r5, r6, r7, r8, pc}
   13b08:	mov	r0, r7
   13b0c:	bl	10930 <free@plt>
   13b10:	mov	r1, r6
   13b14:	movw	r0, #32332	; 0x7e4c
   13b18:	movt	r0, #1
   13b1c:	bl	13774 <close@plt+0x2d18>
   13b20:	mov	r0, #0
   13b24:	pop	{r4, r5, r6, r7, r8, pc}
   13b28:	mov	r4, r0
   13b2c:	b	139ec <close@plt+0x2f90>
   13b30:	mov	r1, r8
   13b34:	movw	r0, #32376	; 0x7e78
   13b38:	movt	r0, #1
   13b3c:	bl	13774 <close@plt+0x2d18>
   13b40:	mov	r0, r7
   13b44:	pop	{r4, r5, r6, r7, r8, pc}
   13b48:	push	{r4, lr}
   13b4c:	mov	r4, r0
   13b50:	bl	109c0 <__ctype_b_loc@plt>
   13b54:	ldrb	r1, [r4]
   13b58:	lsl	r3, r1, #1
   13b5c:	ldr	r2, [r0]
   13b60:	ldrh	r3, [r2, r3]
   13b64:	and	r3, r3, #2048	; 0x800
   13b68:	uxth	r3, r3
   13b6c:	cmp	r3, #0
   13b70:	bne	13b80 <close@plt+0x3124>
   13b74:	cmp	r1, #45	; 0x2d
   13b78:	cmpne	r1, #43	; 0x2b
   13b7c:	bne	13bb4 <close@plt+0x3158>
   13b80:	mov	r0, r4
   13b84:	b	13b9c <close@plt+0x3140>
   13b88:	ldrh	r3, [r2, r3]
   13b8c:	and	r3, r3, #2048	; 0x800
   13b90:	uxth	r3, r3
   13b94:	cmp	r3, #0
   13b98:	beq	13bb4 <close@plt+0x3158>
   13b9c:	ldrb	r3, [r0, #1]!
   13ba0:	cmp	r3, #0
   13ba4:	lsl	r3, r3, #1
   13ba8:	bne	13b88 <close@plt+0x312c>
   13bac:	mov	r0, #1
   13bb0:	pop	{r4, pc}
   13bb4:	mov	r0, r3
   13bb8:	pop	{r4, pc}
   13bbc:	push	{r4, r5, r6, lr}
   13bc0:	add	r6, r0, #2
   13bc4:	mov	r4, r0
   13bc8:	mov	r5, #0
   13bcc:	ldrb	r1, [r4], #1
   13bd0:	sub	r3, r1, #48	; 0x30
   13bd4:	sub	r2, r1, #65	; 0x41
   13bd8:	uxtb	r3, r3
   13bdc:	cmp	r3, #9
   13be0:	add	r0, r3, r5, lsl #4
   13be4:	andls	r5, r0, #255	; 0xff
   13be8:	bls	13c14 <close@plt+0x31b8>
   13bec:	cmp	r2, #5
   13bf0:	sub	r3, r1, #55	; 0x37
   13bf4:	sub	r0, r1, #97	; 0x61
   13bf8:	add	r3, r3, r5, lsl #4
   13bfc:	bls	13c10 <close@plt+0x31b4>
   13c00:	cmp	r0, #5
   13c04:	sub	r3, r1, #87	; 0x57
   13c08:	add	r3, r3, r5, lsl #4
   13c0c:	bhi	13c24 <close@plt+0x31c8>
   13c10:	and	r5, r3, #255	; 0xff
   13c14:	cmp	r4, r6
   13c18:	bne	13bcc <close@plt+0x3170>
   13c1c:	mov	r0, r5
   13c20:	pop	{r4, r5, r6, pc}
   13c24:	movw	r0, #32424	; 0x7ea8
   13c28:	movt	r0, #1
   13c2c:	bl	13774 <close@plt+0x2d18>
   13c30:	b	13c14 <close@plt+0x31b8>
   13c34:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13c38:	mov	sl, r0
   13c3c:	ldr	r0, [r1]
   13c40:	mov	r7, r1
   13c44:	mov	r9, r2
   13c48:	mov	r8, r3
   13c4c:	bl	11460 <close@plt+0xa04>
   13c50:	movw	r6, #37008	; 0x9090
   13c54:	movt	r6, #2
   13c58:	ldr	r1, [r6]
   13c5c:	cmp	r1, #0
   13c60:	mov	r5, r0
   13c64:	beq	13d80 <close@plt+0x3324>
   13c68:	mov	r4, r6
   13c6c:	b	13c80 <close@plt+0x3224>
   13c70:	ldr	r1, [r4, #4]
   13c74:	mov	r4, r3
   13c78:	cmp	r1, #0
   13c7c:	beq	13cd4 <close@plt+0x3278>
   13c80:	mov	r0, r5
   13c84:	bl	1090c <strcmp@plt>
   13c88:	add	r3, r4, #4
   13c8c:	cmp	r0, #0
   13c90:	bne	13c70 <close@plt+0x3214>
   13c94:	rsb	r6, r6, r4
   13c98:	asr	r6, r6, #2
   13c9c:	cmp	r6, #10
   13ca0:	ldrls	pc, [pc, r6, lsl #2]
   13ca4:	b	13da8 <close@plt+0x334c>
   13ca8:	andeq	r3, r1, r0, lsl #27
   13cac:	andeq	r3, r1, r0, ror #26
   13cb0:	andeq	r3, r1, r0, asr #26
   13cb4:	andeq	r3, r1, r4, lsr sp
   13cb8:	andeq	r3, r1, r8, lsr #26
   13cbc:	andeq	r3, r1, ip, lsl sp
   13cc0:	andeq	r3, r1, r0, lsl sp
   13cc4:	andeq	r3, r1, r4, lsl #26
   13cc8:	strdeq	r3, [r1], -r8
   13ccc:	andeq	r3, r1, ip, ror #25
   13cd0:	andeq	r3, r1, r0, ror #25
   13cd4:	rsb	r6, r6, r3
   13cd8:	asr	r6, r6, #2
   13cdc:	b	13c9c <close@plt+0x3240>
   13ce0:	str	r7, [r8, #1068]	; 0x42c
   13ce4:	mov	r0, #0
   13ce8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13cec:	str	r7, [r8, #1064]	; 0x428
   13cf0:	mov	r0, #0
   13cf4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13cf8:	str	r7, [r8, #1056]	; 0x420
   13cfc:	mov	r0, #0
   13d00:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13d04:	str	r7, [r8, #1084]	; 0x43c
   13d08:	mov	r0, #0
   13d0c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13d10:	str	r7, [r8, #1080]	; 0x438
   13d14:	mov	r0, #0
   13d18:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13d1c:	str	r7, [r8, #1076]	; 0x434
   13d20:	mov	r0, #0
   13d24:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13d28:	str	r7, [r8, #1072]	; 0x430
   13d2c:	mov	r0, #0
   13d30:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13d34:	str	r7, [r8, #1060]	; 0x424
   13d38:	mov	r0, #0
   13d3c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13d40:	cmp	r9, #0
   13d44:	bne	13d88 <close@plt+0x332c>
   13d48:	ldr	r2, [r7, #4]
   13d4c:	mov	r3, #1
   13d50:	mov	r0, r3
   13d54:	strh	r2, [sl, #12]
   13d58:	strb	r3, [r8, #1090]	; 0x442
   13d5c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13d60:	cmp	r9, #0
   13d64:	bne	13d88 <close@plt+0x332c>
   13d68:	ldr	r2, [r7, #4]
   13d6c:	mov	r3, #1
   13d70:	mov	r0, r3
   13d74:	strh	r2, [sl, #70]	; 0x46
   13d78:	strb	r3, [r8, #1089]	; 0x441
   13d7c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13d80:	cmp	r9, #0
   13d84:	beq	13d90 <close@plt+0x3334>
   13d88:	mov	r0, #1
   13d8c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13d90:	ldr	r2, [r7, #4]
   13d94:	mov	r3, #1
   13d98:	mov	r0, r3
   13d9c:	strh	r2, [sl, #68]	; 0x44
   13da0:	strb	r3, [r8, #1088]	; 0x440
   13da4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13da8:	mov	r0, #0
   13dac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13db0:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   13db4:	ldr	r5, [r0, #116]	; 0x74
   13db8:	ldrh	ip, [r0, #6]
   13dbc:	ldrh	r4, [r0, #4]
   13dc0:	add	ip, ip, #1
   13dc4:	ldr	r7, [r5, #24]
   13dc8:	ldr	r9, [sp, #32]
   13dcc:	rsb	ip, r4, ip
   13dd0:	ldr	r5, [r5, #28]
   13dd4:	ldr	r8, [sp, #36]	; 0x24
   13dd8:	cmp	r3, #3
   13ddc:	ldrls	pc, [pc, r3, lsl #2]
   13de0:	b	1407c <close@plt+0x3620>
   13de4:	andeq	r3, r1, r0, ror #29
   13de8:	andeq	r3, r1, r0, ror #29
   13dec:	andeq	r3, r1, r0, ror lr
   13df0:	strdeq	r3, [r1], -r4
   13df4:	ldrh	fp, [r0, #10]
   13df8:	mov	r6, r8
   13dfc:	ldrh	sl, [r0, #8]
   13e00:	add	fp, fp, #1
   13e04:	rsb	fp, sl, fp
   13e08:	b	13e38 <close@plt+0x33dc>
   13e0c:	and	r0, r3, #127	; 0x7f
   13e10:	lsr	r3, r3, #7
   13e14:	ldr	r3, [r7, r3, lsl #2]
   13e18:	cmp	r3, #0
   13e1c:	beq	13e60 <close@plt+0x3404>
   13e20:	ldr	r3, [r3, r0, lsl #2]
   13e24:	cmp	r3, #0
   13e28:	beq	13e60 <close@plt+0x3404>
   13e2c:	str	r3, [r6]
   13e30:	add	r6, r6, #4
   13e34:	add	r2, r2, #2
   13e38:	subs	r1, r1, #1
   13e3c:	bcc	13f58 <close@plt+0x34fc>
   13e40:	ldrb	r0, [r2]
   13e44:	ldrb	r3, [r2, #1]
   13e48:	rsb	r0, sl, r0
   13e4c:	rsb	r3, r4, r3
   13e50:	cmp	r3, ip
   13e54:	cmpcc	r0, fp
   13e58:	mla	r3, ip, r0, r3
   13e5c:	bcc	13e0c <close@plt+0x33b0>
   13e60:	cmp	r5, #0
   13e64:	strne	r5, [r6]
   13e68:	addne	r6, r6, #4
   13e6c:	b	13e34 <close@plt+0x33d8>
   13e70:	ldrb	r3, [r0, #14]
   13e74:	tst	r3, #64	; 0x40
   13e78:	bne	13f70 <close@plt+0x3514>
   13e7c:	mov	r0, r8
   13e80:	b	13ea8 <close@plt+0x344c>
   13e84:	ldr	r3, [r7, r3, lsl #2]
   13e88:	cmp	r3, #0
   13e8c:	beq	13ed0 <close@plt+0x3474>
   13e90:	ldr	r3, [r3, r6, lsl #2]
   13e94:	cmp	r3, #0
   13e98:	beq	13ed0 <close@plt+0x3474>
   13e9c:	str	r3, [r0]
   13ea0:	add	r0, r0, #4
   13ea4:	add	r2, r2, #2
   13ea8:	subs	r1, r1, #1
   13eac:	bcc	1404c <close@plt+0x35f0>
   13eb0:	ldrb	r6, [r2]
   13eb4:	ldrb	r3, [r2, #1]
   13eb8:	orr	r3, r3, r6, lsl #8
   13ebc:	rsb	r3, r4, r3
   13ec0:	cmp	ip, r3
   13ec4:	and	r6, r3, #127	; 0x7f
   13ec8:	lsr	r3, r3, #7
   13ecc:	bhi	13e84 <close@plt+0x3428>
   13ed0:	cmp	r5, #0
   13ed4:	strne	r5, [r0]
   13ed8:	addne	r0, r0, #4
   13edc:	b	13ea4 <close@plt+0x3448>
   13ee0:	ldrh	r3, [r0, #8]
   13ee4:	cmp	r3, #0
   13ee8:	bne	13fd0 <close@plt+0x3574>
   13eec:	ldrb	r3, [r0, #14]
   13ef0:	tst	r3, #64	; 0x40
   13ef4:	beq	13ffc <close@plt+0x35a0>
   13ef8:	cmp	r5, #0
   13efc:	beq	13ffc <close@plt+0x35a0>
   13f00:	add	r8, r8, #4
   13f04:	add	r0, r2, r1
   13f08:	b	13f3c <close@plt+0x34e0>
   13f0c:	ldrb	r3, [r2], #1
   13f10:	rsb	r3, r4, r3
   13f14:	cmp	ip, r3
   13f18:	and	r6, r3, #127	; 0x7f
   13f1c:	strls	r5, [r8, #-4]
   13f20:	lsr	r3, r3, #7
   13f24:	bls	13f38 <close@plt+0x34dc>
   13f28:	ldr	r3, [r7, r3, lsl #2]
   13f2c:	cmp	r3, #0
   13f30:	ldrne	r3, [r3, r6, lsl #2]
   13f34:	str	r3, [r8, #-4]
   13f38:	add	r8, r8, #4
   13f3c:	cmp	r2, r0
   13f40:	bne	13f0c <close@plt+0x34b0>
   13f44:	sbfx	r1, r1, #0, #30
   13f48:	str	r1, [r9]
   13f4c:	mov	r0, #85	; 0x55
   13f50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   13f54:	bx	lr
   13f58:	rsb	r1, r8, r6
   13f5c:	asr	r1, r1, #2
   13f60:	str	r1, [r9]
   13f64:	mov	r0, #85	; 0x55
   13f68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   13f6c:	bx	lr
   13f70:	cmp	r5, #0
   13f74:	beq	13e7c <close@plt+0x3420>
   13f78:	add	r8, r8, #4
   13f7c:	mov	r0, r1
   13f80:	b	13fc0 <close@plt+0x3564>
   13f84:	ldrb	r6, [r2]
   13f88:	ldrb	r3, [r2, #1]
   13f8c:	orr	r3, r3, r6, lsl #8
   13f90:	rsb	r3, r4, r3
   13f94:	cmp	ip, r3
   13f98:	and	r6, r3, #127	; 0x7f
   13f9c:	strls	r5, [r8, #-4]
   13fa0:	lsr	r3, r3, #7
   13fa4:	bls	13fb8 <close@plt+0x355c>
   13fa8:	ldr	r3, [r7, r3, lsl #2]
   13fac:	cmp	r3, #0
   13fb0:	ldrne	r3, [r3, r6, lsl #2]
   13fb4:	str	r3, [r8, #-4]
   13fb8:	add	r2, r2, #2
   13fbc:	add	r8, r8, #4
   13fc0:	subs	r0, r0, #1
   13fc4:	bcs	13f84 <close@plt+0x3528>
   13fc8:	sbfx	r1, r1, #0, #30
   13fcc:	b	13f48 <close@plt+0x34ec>
   13fd0:	cmp	r5, #0
   13fd4:	beq	14074 <close@plt+0x3618>
   13fd8:	cmp	r1, #0
   13fdc:	sub	r3, r1, #1
   13fe0:	beq	13f60 <close@plt+0x3504>
   13fe4:	sub	r3, r3, #1
   13fe8:	str	r5, [r8], #4
   13fec:	cmn	r3, #1
   13ff0:	bne	13fe4 <close@plt+0x3588>
   13ff4:	sbfx	r1, r1, #0, #30
   13ff8:	b	13f48 <close@plt+0x34ec>
   13ffc:	add	r1, r2, r1
   14000:	mov	r0, r8
   14004:	cmp	r2, r1
   14008:	beq	1404c <close@plt+0x35f0>
   1400c:	ldrb	r3, [r2], #1
   14010:	rsb	r3, r4, r3
   14014:	cmp	ip, r3
   14018:	and	r6, r3, #127	; 0x7f
   1401c:	lsr	r3, r3, #7
   14020:	bls	14064 <close@plt+0x3608>
   14024:	ldr	r3, [r7, r3, lsl #2]
   14028:	cmp	r3, #0
   1402c:	beq	14064 <close@plt+0x3608>
   14030:	ldr	r3, [r3, r6, lsl #2]
   14034:	cmp	r3, #0
   14038:	beq	14064 <close@plt+0x3608>
   1403c:	cmp	r2, r1
   14040:	str	r3, [r0]
   14044:	add	r0, r0, #4
   14048:	bne	1400c <close@plt+0x35b0>
   1404c:	rsb	r1, r8, r0
   14050:	mov	r0, #85	; 0x55
   14054:	asr	r1, r1, #2
   14058:	str	r1, [r9]
   1405c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   14060:	bx	lr
   14064:	cmp	r5, #0
   14068:	strne	r5, [r0]
   1406c:	addne	r0, r0, #4
   14070:	b	14004 <close@plt+0x35a8>
   14074:	mov	r1, r5
   14078:	b	13f60 <close@plt+0x3504>
   1407c:	mov	r1, #0
   14080:	b	13f60 <close@plt+0x3504>
   14084:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14088:	sub	sp, sp, #12
   1408c:	ldr	r7, [r0, #116]	; 0x74
   14090:	movw	r5, #37116	; 0x90fc
   14094:	ldr	r6, [sp, #48]	; 0x30
   14098:	movt	r5, #2
   1409c:	ldr	r4, [sp, #52]	; 0x34
   140a0:	ldr	r8, [r7, #28]
   140a4:	str	r5, [r7, #28]
   140a8:	str	r6, [sp]
   140ac:	str	r4, [sp, #4]
   140b0:	bl	13db0 <close@plt+0x3354>
   140b4:	cmp	r0, #85	; 0x55
   140b8:	beq	140c8 <close@plt+0x366c>
   140bc:	str	r8, [r7, #28]
   140c0:	add	sp, sp, #12
   140c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   140c8:	ldr	sl, [r7, #16]
   140cc:	cmp	sl, #0
   140d0:	beq	140bc <close@plt+0x3660>
   140d4:	ldr	ip, [r6]
   140d8:	ldr	r9, [r7, #12]
   140dc:	cmp	ip, #0
   140e0:	beq	140bc <close@plt+0x3660>
   140e4:	mov	r2, #0
   140e8:	mov	r3, r2
   140ec:	ldr	r1, [r4, r2, lsl #2]
   140f0:	add	r3, r3, #1
   140f4:	rsb	fp, r9, r1
   140f8:	cmp	r1, r5
   140fc:	asr	r1, fp, #4
   14100:	addne	r1, r1, r1, lsl #1
   14104:	addne	r1, sl, r1, lsl #2
   14108:	strne	r1, [r4, r2, lsl #2]
   1410c:	ldrne	ip, [r6]
   14110:	mov	r2, r3
   14114:	cmp	r3, ip
   14118:	bcc	140ec <close@plt+0x3690>
   1411c:	str	r8, [r7, #28]
   14120:	add	sp, sp, #12
   14124:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14128:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   1412c:	movw	r4, #32488	; 0x7ee8
   14130:	ldr	r5, [r0, #116]	; 0x74
   14134:	movt	r4, #1
   14138:	mov	r3, r0
   1413c:	sub	sp, sp, #16
   14140:	ldr	r7, [r5, #32]
   14144:	cmp	r7, #0
   14148:	addeq	ip, r0, #32
   1414c:	addeq	r7, r0, #20
   14150:	ldm	r4!, {r0, r1, r2}
   14154:	addne	ip, r7, #52	; 0x34
   14158:	addne	r7, r7, #40	; 0x28
   1415c:	str	r0, [ip]
   14160:	str	r1, [ip, #4]
   14164:	str	r2, [ip, #8]
   14168:	ldm	r4!, {r0, r1, r2}
   1416c:	str	r0, [r7]
   14170:	str	r1, [r7, #4]
   14174:	str	r2, [r7, #8]
   14178:	ldr	r9, [r5, #4]
   1417c:	ldr	r2, [r5, #12]
   14180:	cmp	r9, #0
   14184:	ble	145a0 <close@plt+0x3b44>
   14188:	mov	r4, #0
   1418c:	mov	r8, #32768	; 0x8000
   14190:	add	r2, r2, #16
   14194:	movt	r8, #65535	; 0xffff
   14198:	mov	r6, r4
   1419c:	mov	r0, r4
   141a0:	b	14210 <close@plt+0x37b4>
   141a4:	ldrsh	fp, [r2, #-8]
   141a8:	cmp	fp, #0
   141ac:	bne	1421c <close@plt+0x37c0>
   141b0:	ldr	sl, [r2, #-16]
   141b4:	cmp	sl, #0
   141b8:	bne	1421c <close@plt+0x37c0>
   141bc:	ldrsh	sl, [r2, #-12]
   141c0:	cmp	sl, #0
   141c4:	bne	1421c <close@plt+0x37c0>
   141c8:	add	r4, r4, #1
   141cc:	ldrh	sl, [r2, #-6]
   141d0:	add	r0, r0, #1
   141d4:	ldrh	r1, [ip, #10]
   141d8:	add	r2, r2, #16
   141dc:	and	r1, sl, r1
   141e0:	strh	r1, [ip, #10]
   141e4:	ldrh	sl, [r2, #-22]	; 0xffffffea
   141e8:	ldrh	r1, [r7, #10]
   141ec:	orr	r1, sl, r1
   141f0:	strh	r1, [r7, #10]
   141f4:	ldrsh	sl, [r2, #-30]	; 0xffffffe2
   141f8:	ldrsh	r1, [r2, #-28]	; 0xffffffe4
   141fc:	rsb	r1, r1, sl
   14200:	cmp	r8, r1
   14204:	movlt	r8, r1
   14208:	cmp	r0, r9
   1420c:	beq	142f8 <close@plt+0x389c>
   14210:	ldrh	r1, [r2, #-10]
   14214:	cmp	r1, #0
   14218:	beq	141a4 <close@plt+0x3748>
   1421c:	ldrsh	fp, [ip, #6]
   14220:	sxth	sl, r1
   14224:	cmp	fp, sl
   14228:	strhgt	r1, [ip, #6]
   1422c:	ldrsh	fp, [r7, #6]
   14230:	ldrhgt	r1, [r2, #-10]
   14234:	sxth	sl, r1
   14238:	cmp	fp, sl
   1423c:	strhlt	r1, [r7, #6]
   14240:	ldrh	r1, [r2, #-8]
   14244:	ldrsh	fp, [ip, #8]
   14248:	sxth	sl, r1
   1424c:	cmp	fp, sl
   14250:	strhgt	r1, [ip, #8]
   14254:	ldrsh	fp, [r7, #8]
   14258:	ldrhgt	r1, [r2, #-8]
   1425c:	sxth	sl, r1
   14260:	cmp	fp, sl
   14264:	strhlt	r1, [r7, #8]
   14268:	ldrh	r1, [r2, #-16]
   1426c:	ldrsh	fp, [ip]
   14270:	sxth	sl, r1
   14274:	cmp	fp, sl
   14278:	strhgt	r1, [ip]
   1427c:	ldrsh	fp, [r7]
   14280:	ldrhgt	r1, [r2, #-16]
   14284:	sxth	sl, r1
   14288:	cmp	fp, sl
   1428c:	strhlt	r1, [r7]
   14290:	ldrh	r1, [r2, #-14]
   14294:	ldrsh	fp, [ip, #2]
   14298:	sxth	sl, r1
   1429c:	cmp	fp, sl
   142a0:	strhgt	r1, [ip, #2]
   142a4:	ldrsh	fp, [r7, #2]
   142a8:	ldrhgt	r1, [r2, #-14]
   142ac:	sxth	sl, r1
   142b0:	cmp	fp, sl
   142b4:	strhlt	r1, [r7, #2]
   142b8:	ldrh	r1, [r2, #-12]
   142bc:	ldrsh	fp, [ip, #4]
   142c0:	sxth	sl, r1
   142c4:	cmp	fp, sl
   142c8:	strhgt	r1, [ip, #4]
   142cc:	ldrsh	fp, [r7, #4]
   142d0:	ldrhgt	sl, [r2, #-12]
   142d4:	movle	sl, r1
   142d8:	sxth	r1, sl
   142dc:	cmp	fp, r1
   142e0:	strhlt	sl, [r7, #4]
   142e4:	ldrshlt	r1, [r2, #-12]
   142e8:	cmp	r1, #0
   142ec:	addlt	r6, r6, #1
   142f0:	bge	141c8 <close@plt+0x376c>
   142f4:	b	141cc <close@plt+0x3770>
   142f8:	ldr	r2, [r5, #32]
   142fc:	cmp	r2, #0
   14300:	uxtheq	ip, r8
   14304:	beq	14524 <close@plt+0x3ac8>
   14308:	cmp	r4, r6
   1430c:	blt	14548 <close@plt+0x3aec>
   14310:	uxth	r8, r8
   14314:	ldrh	r1, [r2, #34]	; 0x22
   14318:	bfc	r1, #7, #2
   1431c:	strh	r1, [r2, #34]	; 0x22
   14320:	movw	ip, #32488	; 0x7ee8
   14324:	movt	ip, #1
   14328:	ldr	sl, [r5, #32]
   1432c:	add	r9, r3, #20
   14330:	ldm	ip!, {r0, r1, r2}
   14334:	strh	r8, [sl, #36]	; 0x24
   14338:	str	r0, [r3, #32]
   1433c:	str	r1, [r3, #36]	; 0x24
   14340:	str	r2, [r3, #40]	; 0x28
   14344:	ldm	ip!, {r0, r1, r2}
   14348:	str	r0, [r3, #20]
   1434c:	str	r1, [r9, #4]
   14350:	str	r2, [r9, #8]
   14354:	ldrh	r8, [r3, #8]
   14358:	ldrh	r9, [r3, #10]
   1435c:	cmp	r8, r9
   14360:	bgt	14520 <close@plt+0x3ac4>
   14364:	ldrh	r1, [r3, #4]
   14368:	mov	ip, #32768	; 0x8000
   1436c:	ldrh	r0, [r3, #6]
   14370:	movt	ip, #65535	; 0xffff
   14374:	str	r1, [sp, #4]
   14378:	add	r2, r0, #1
   1437c:	str	r0, [sp, #8]
   14380:	mov	r1, #0
   14384:	ldr	r0, [sp, #4]
   14388:	rsb	r2, r0, r2
   1438c:	str	r2, [sp, #12]
   14390:	ldr	r2, [sp, #4]
   14394:	ldr	r0, [sp, #8]
   14398:	cmp	r2, r0
   1439c:	bgt	14560 <close@plt+0x3b04>
   143a0:	ldr	r2, [sp, #12]
   143a4:	add	r7, r2, r1
   143a8:	b	14414 <close@plt+0x39b8>
   143ac:	ldrsh	sl, [r2, #8]
   143b0:	cmp	sl, #0
   143b4:	bne	14444 <close@plt+0x39e8>
   143b8:	ldr	sl, [r2]
   143bc:	cmp	sl, #0
   143c0:	bne	14444 <close@plt+0x39e8>
   143c4:	ldrsh	sl, [r2, #4]
   143c8:	cmp	sl, #0
   143cc:	bne	14444 <close@plt+0x39e8>
   143d0:	add	r4, r4, #1
   143d4:	ldrh	fp, [r2, #10]
   143d8:	ldrh	sl, [r3, #42]	; 0x2a
   143dc:	ldrh	r0, [r3, #30]
   143e0:	and	sl, fp, sl
   143e4:	strh	sl, [r3, #42]	; 0x2a
   143e8:	ldrh	sl, [r2, #10]
   143ec:	orr	r0, sl, r0
   143f0:	strh	r0, [r3, #30]
   143f4:	ldrsh	r0, [r2, #2]
   143f8:	ldrsh	r2, [r2, #4]
   143fc:	rsb	r2, r2, r0
   14400:	cmp	ip, r2
   14404:	movlt	ip, r2
   14408:	add	r1, r1, #1
   1440c:	cmp	r1, r7
   14410:	beq	14564 <close@plt+0x3b08>
   14414:	ldr	r2, [r5, #24]
   14418:	asr	r0, r1, #7
   1441c:	ldr	r2, [r2, r0, lsl #2]
   14420:	cmp	r2, #0
   14424:	beq	14408 <close@plt+0x39ac>
   14428:	and	r0, r1, #127	; 0x7f
   1442c:	ldr	r2, [r2, r0, lsl #2]
   14430:	cmp	r2, #0
   14434:	beq	14408 <close@plt+0x39ac>
   14438:	ldrh	r0, [r2, #6]
   1443c:	cmp	r0, #0
   14440:	beq	143ac <close@plt+0x3950>
   14444:	ldrsh	fp, [r3, #38]	; 0x26
   14448:	sxth	sl, r0
   1444c:	cmp	fp, sl
   14450:	strhgt	r0, [r3, #38]	; 0x26
   14454:	ldrsh	fp, [r3, #26]
   14458:	ldrhgt	r0, [r2, #6]
   1445c:	sxth	sl, r0
   14460:	cmp	fp, sl
   14464:	strhlt	r0, [r3, #26]
   14468:	ldrh	r0, [r2, #8]
   1446c:	ldrsh	fp, [r3, #40]	; 0x28
   14470:	sxth	sl, r0
   14474:	cmp	fp, sl
   14478:	strhgt	r0, [r3, #40]	; 0x28
   1447c:	ldrsh	fp, [r3, #28]
   14480:	ldrhgt	r0, [r2, #8]
   14484:	sxth	sl, r0
   14488:	cmp	fp, sl
   1448c:	strhlt	r0, [r3, #28]
   14490:	ldrh	r0, [r2]
   14494:	ldrsh	fp, [r3, #32]
   14498:	sxth	sl, r0
   1449c:	cmp	fp, sl
   144a0:	strhgt	r0, [r3, #32]
   144a4:	ldrsh	fp, [r3, #20]
   144a8:	ldrhgt	r0, [r2]
   144ac:	sxth	sl, r0
   144b0:	cmp	fp, sl
   144b4:	strhlt	r0, [r3, #20]
   144b8:	ldrh	r0, [r2, #2]
   144bc:	ldrsh	fp, [r3, #34]	; 0x22
   144c0:	sxth	sl, r0
   144c4:	cmp	fp, sl
   144c8:	strhgt	r0, [r3, #34]	; 0x22
   144cc:	ldrsh	fp, [r3, #22]
   144d0:	ldrhgt	r0, [r2, #2]
   144d4:	sxth	sl, r0
   144d8:	cmp	fp, sl
   144dc:	strhlt	r0, [r3, #22]
   144e0:	ldrh	r0, [r2, #4]
   144e4:	ldrsh	fp, [r3, #36]	; 0x24
   144e8:	sxth	sl, r0
   144ec:	cmp	fp, sl
   144f0:	strhgt	r0, [r3, #36]	; 0x24
   144f4:	ldrsh	fp, [r3, #24]
   144f8:	ldrhgt	sl, [r2, #4]
   144fc:	movle	sl, r0
   14500:	sxth	r0, sl
   14504:	cmp	fp, r0
   14508:	strhlt	sl, [r3, #24]
   1450c:	ldrshlt	r0, [r2, #4]
   14510:	cmp	r0, #0
   14514:	addlt	r6, r6, #1
   14518:	bge	143d0 <close@plt+0x3974>
   1451c:	b	143d4 <close@plt+0x3978>
   14520:	mov	ip, #32768	; 0x8000
   14524:	cmp	r6, r4
   14528:	bgt	14580 <close@plt+0x3b24>
   1452c:	ldrh	r2, [r3, #14]
   14530:	strh	ip, [r3, #16]
   14534:	bfc	r2, #7, #2
   14538:	strh	r2, [r3, #14]
   1453c:	add	sp, sp, #16
   14540:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   14544:	bx	lr
   14548:	ldrh	r1, [r2, #34]	; 0x22
   1454c:	mov	r0, #1
   14550:	uxth	r8, r8
   14554:	bfi	r1, r0, #7, #2
   14558:	strh	r1, [r2, #34]	; 0x22
   1455c:	b	14320 <close@plt+0x38c4>
   14560:	mov	r7, r1
   14564:	add	r8, r8, #1
   14568:	cmp	r8, r9
   1456c:	movle	r1, r7
   14570:	ble	14390 <close@plt+0x3934>
   14574:	cmp	r6, r4
   14578:	uxth	ip, ip
   1457c:	ble	1452c <close@plt+0x3ad0>
   14580:	ldrh	r2, [r3, #14]
   14584:	mov	r1, #1
   14588:	strh	ip, [r3, #16]
   1458c:	bfi	r2, r1, #7, #2
   14590:	strh	r2, [r3, #14]
   14594:	add	sp, sp, #16
   14598:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   1459c:	bx	lr
   145a0:	ldr	r2, [r5, #32]
   145a4:	cmp	r2, #0
   145a8:	moveq	ip, #32768	; 0x8000
   145ac:	beq	1452c <close@plt+0x3ad0>
   145b0:	mov	r4, #0
   145b4:	mov	r8, #32768	; 0x8000
   145b8:	mov	r6, r4
   145bc:	b	14314 <close@plt+0x38b8>
   145c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   145c4:	mov	r3, r0
   145c8:	ldr	r5, [r0, #116]	; 0x74
   145cc:	sub	sp, sp, #8
   145d0:	ldr	r2, [r5, #16]
   145d4:	cmp	r2, #0
   145d8:	beq	14980 <close@plt+0x3f24>
   145dc:	ldr	r4, [r5, #32]
   145e0:	movw	r6, #32488	; 0x7ee8
   145e4:	movt	r6, #1
   145e8:	cmp	r4, #0
   145ec:	addeq	ip, r0, #56	; 0x38
   145f0:	addeq	r4, r0, #44	; 0x2c
   145f4:	ldm	r6!, {r0, r1, r2}
   145f8:	addne	ip, r4, #76	; 0x4c
   145fc:	addne	r4, r4, #64	; 0x40
   14600:	str	r0, [ip]
   14604:	str	r1, [ip, #4]
   14608:	str	r2, [ip, #8]
   1460c:	ldm	r6!, {r0, r1, r2}
   14610:	str	r0, [r4]
   14614:	str	r1, [r4, #4]
   14618:	str	r2, [r4, #8]
   1461c:	ldr	r6, [r5, #4]
   14620:	ldr	r2, [r5, #16]
   14624:	cmp	r6, #0
   14628:	addgt	r2, r2, #12
   1462c:	movgt	r0, #0
   14630:	ble	14764 <close@plt+0x3d08>
   14634:	ldrh	r1, [r2, #-6]
   14638:	cmp	r1, #0
   1463c:	bne	14670 <close@plt+0x3c14>
   14640:	ldrsh	r7, [r2, #-4]
   14644:	cmp	r7, #0
   14648:	bne	14670 <close@plt+0x3c14>
   1464c:	ldrsh	r7, [r2, #-12]
   14650:	cmp	r7, #0
   14654:	bne	14670 <close@plt+0x3c14>
   14658:	ldrsh	r7, [r2, #-10]
   1465c:	cmp	r7, #0
   14660:	bne	14670 <close@plt+0x3c14>
   14664:	ldrsh	r7, [r2, #-8]
   14668:	cmp	r7, #0
   1466c:	beq	14734 <close@plt+0x3cd8>
   14670:	ldrsh	r8, [ip, #6]
   14674:	sxth	r7, r1
   14678:	cmp	r8, r7
   1467c:	strhgt	r1, [ip, #6]
   14680:	ldrsh	r8, [r4, #6]
   14684:	ldrhgt	r1, [r2, #-6]
   14688:	sxth	r7, r1
   1468c:	cmp	r8, r7
   14690:	strhlt	r1, [r4, #6]
   14694:	ldrh	r1, [r2, #-4]
   14698:	ldrsh	r8, [ip, #8]
   1469c:	sxth	r7, r1
   146a0:	cmp	r8, r7
   146a4:	strhgt	r1, [ip, #8]
   146a8:	ldrsh	r8, [r4, #8]
   146ac:	ldrhgt	r1, [r2, #-4]
   146b0:	sxth	r7, r1
   146b4:	cmp	r8, r7
   146b8:	strhlt	r1, [r4, #8]
   146bc:	ldrh	r1, [r2, #-12]
   146c0:	ldrsh	r8, [ip]
   146c4:	sxth	r7, r1
   146c8:	cmp	r8, r7
   146cc:	strhgt	r1, [ip]
   146d0:	ldrsh	r8, [r4]
   146d4:	ldrhgt	r1, [r2, #-12]
   146d8:	sxth	r7, r1
   146dc:	cmp	r8, r7
   146e0:	strhlt	r1, [r4]
   146e4:	ldrh	r1, [r2, #-10]
   146e8:	ldrsh	r8, [ip, #2]
   146ec:	sxth	r7, r1
   146f0:	cmp	r8, r7
   146f4:	strhgt	r1, [ip, #2]
   146f8:	ldrsh	r8, [r4, #2]
   146fc:	ldrhgt	r1, [r2, #-10]
   14700:	sxth	r7, r1
   14704:	cmp	r8, r7
   14708:	strhlt	r1, [r4, #2]
   1470c:	ldrh	r1, [r2, #-8]
   14710:	ldrsh	r8, [ip, #4]
   14714:	sxth	r7, r1
   14718:	cmp	r8, r7
   1471c:	strhgt	r1, [ip, #4]
   14720:	ldrsh	r8, [r4, #4]
   14724:	ldrhgt	r1, [r2, #-8]
   14728:	sxth	r7, r1
   1472c:	cmp	r8, r7
   14730:	strhlt	r1, [r4, #4]
   14734:	ldrh	r7, [r2, #-2]
   14738:	add	r0, r0, #1
   1473c:	ldrh	r1, [ip, #10]
   14740:	cmp	r0, r6
   14744:	add	r2, r2, #12
   14748:	and	r1, r7, r1
   1474c:	strh	r1, [ip, #10]
   14750:	ldrh	r7, [r2, #-14]
   14754:	ldrh	r1, [r4, #10]
   14758:	orr	r1, r7, r1
   1475c:	strh	r1, [r4, #10]
   14760:	bne	14634 <close@plt+0x3bd8>
   14764:	ldr	r2, [r5, #32]
   14768:	cmp	r2, #0
   1476c:	beq	14974 <close@plt+0x3f18>
   14770:	movw	ip, #32488	; 0x7ee8
   14774:	movt	ip, #1
   14778:	add	r6, r3, #44	; 0x2c
   1477c:	ldm	ip!, {r0, r1, r2}
   14780:	str	r0, [r3, #56]	; 0x38
   14784:	str	r1, [r3, #60]	; 0x3c
   14788:	str	r2, [r3, #64]	; 0x40
   1478c:	ldm	ip!, {r0, r1, r2}
   14790:	str	r0, [r3, #44]	; 0x2c
   14794:	str	r1, [r6, #4]
   14798:	str	r2, [r6, #8]
   1479c:	ldrh	r7, [r3, #8]
   147a0:	ldrh	r9, [r3, #10]
   147a4:	cmp	r7, r9
   147a8:	bgt	14974 <close@plt+0x3f18>
   147ac:	ldrh	r0, [r3, #4]
   147b0:	mov	r1, #0
   147b4:	ldrh	r8, [r3, #6]
   147b8:	str	r0, [sp]
   147bc:	add	r2, r8, #1
   147c0:	rsb	r2, r0, r2
   147c4:	str	r2, [sp, #4]
   147c8:	ldr	r2, [sp]
   147cc:	cmp	r8, r2
   147d0:	blt	14964 <close@plt+0x3f08>
   147d4:	ldr	r0, [sp, #4]
   147d8:	add	r6, r0, r1
   147dc:	ldr	r2, [r5, #24]
   147e0:	asr	r0, r1, #7
   147e4:	ldr	r2, [r2, r0, lsl #2]
   147e8:	cmp	r2, #0
   147ec:	beq	1493c <close@plt+0x3ee0>
   147f0:	and	r0, r1, #127	; 0x7f
   147f4:	ldr	r2, [r2, r0, lsl #2]
   147f8:	cmp	r2, #0
   147fc:	beq	1493c <close@plt+0x3ee0>
   14800:	ldr	ip, [r5, #12]
   14804:	ldr	r4, [r5, #16]
   14808:	rsb	ip, ip, r2
   1480c:	asr	ip, ip, #4
   14810:	add	ip, ip, ip, lsl #1
   14814:	lsl	ip, ip, #2
   14818:	add	r2, r4, ip
   1481c:	ldrh	r0, [r2, #6]
   14820:	cmp	r0, #0
   14824:	bne	14858 <close@plt+0x3dfc>
   14828:	ldrsh	sl, [r2, #8]
   1482c:	cmp	sl, #0
   14830:	bne	14858 <close@plt+0x3dfc>
   14834:	ldrsh	sl, [r4, ip]
   14838:	cmp	sl, #0
   1483c:	bne	14858 <close@plt+0x3dfc>
   14840:	ldrsh	sl, [r2, #2]
   14844:	cmp	sl, #0
   14848:	bne	14858 <close@plt+0x3dfc>
   1484c:	ldrsh	sl, [r2, #4]
   14850:	cmp	sl, #0
   14854:	beq	1491c <close@plt+0x3ec0>
   14858:	ldrsh	fp, [r3, #62]	; 0x3e
   1485c:	sxth	sl, r0
   14860:	cmp	fp, sl
   14864:	strhgt	r0, [r3, #62]	; 0x3e
   14868:	ldrsh	fp, [r3, #50]	; 0x32
   1486c:	ldrhgt	r0, [r2, #6]
   14870:	sxth	sl, r0
   14874:	cmp	fp, sl
   14878:	strhlt	r0, [r3, #50]	; 0x32
   1487c:	ldrh	r0, [r2, #8]
   14880:	ldrsh	fp, [r3, #64]	; 0x40
   14884:	sxth	sl, r0
   14888:	cmp	fp, sl
   1488c:	strhgt	r0, [r3, #64]	; 0x40
   14890:	ldrsh	fp, [r3, #52]	; 0x34
   14894:	ldrhgt	r0, [r2, #8]
   14898:	sxth	sl, r0
   1489c:	cmp	fp, sl
   148a0:	strhlt	r0, [r3, #52]	; 0x34
   148a4:	ldrh	r0, [r4, ip]
   148a8:	ldrsh	fp, [r3, #56]	; 0x38
   148ac:	sxth	sl, r0
   148b0:	cmp	fp, sl
   148b4:	strhgt	r0, [r3, #56]	; 0x38
   148b8:	ldrhgt	r0, [r4, ip]
   148bc:	ldrsh	r4, [r3, #44]	; 0x2c
   148c0:	sxth	ip, r0
   148c4:	cmp	r4, ip
   148c8:	strhlt	r0, [r3, #44]	; 0x2c
   148cc:	ldrh	r0, [r2, #2]
   148d0:	ldrsh	r4, [r3, #58]	; 0x3a
   148d4:	sxth	ip, r0
   148d8:	cmp	r4, ip
   148dc:	strhgt	r0, [r3, #58]	; 0x3a
   148e0:	ldrsh	r4, [r3, #46]	; 0x2e
   148e4:	ldrhgt	r0, [r2, #2]
   148e8:	sxth	ip, r0
   148ec:	cmp	r4, ip
   148f0:	strhlt	r0, [r3, #46]	; 0x2e
   148f4:	ldrh	r0, [r2, #4]
   148f8:	ldrsh	r4, [r3, #60]	; 0x3c
   148fc:	sxth	ip, r0
   14900:	cmp	r4, ip
   14904:	strhgt	r0, [r3, #60]	; 0x3c
   14908:	ldrsh	r4, [r3, #48]	; 0x30
   1490c:	ldrhgt	r0, [r2, #4]
   14910:	sxth	ip, r0
   14914:	cmp	r4, ip
   14918:	strhlt	r0, [r3, #48]	; 0x30
   1491c:	ldrh	r4, [r2, #10]
   14920:	ldrh	ip, [r3, #66]	; 0x42
   14924:	ldrh	r0, [r3, #54]	; 0x36
   14928:	and	ip, r4, ip
   1492c:	strh	ip, [r3, #66]	; 0x42
   14930:	ldrh	r2, [r2, #10]
   14934:	orr	r2, r2, r0
   14938:	strh	r2, [r3, #54]	; 0x36
   1493c:	add	r1, r1, #1
   14940:	cmp	r1, r6
   14944:	bne	147dc <close@plt+0x3d80>
   14948:	add	r7, r7, #1
   1494c:	cmp	r7, r9
   14950:	bgt	14974 <close@plt+0x3f18>
   14954:	ldr	r2, [sp]
   14958:	mov	r1, r6
   1495c:	cmp	r8, r2
   14960:	bge	147d4 <close@plt+0x3d78>
   14964:	add	r7, r7, #1
   14968:	mov	r6, r1
   1496c:	cmp	r7, r9
   14970:	ble	14954 <close@plt+0x3ef8>
   14974:	add	sp, sp, #8
   14978:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   1497c:	bx	lr
   14980:	ldr	ip, [r5, #32]
   14984:	cmp	ip, #0
   14988:	beq	149b0 <close@plt+0x3f54>
   1498c:	add	r2, ip, #52	; 0x34
   14990:	add	ip, ip, #76	; 0x4c
   14994:	ldm	r2, {r0, r1, r2}
   14998:	stm	ip, {r0, r1, r2}
   1499c:	ldr	ip, [r5, #32]
   149a0:	add	r2, ip, #40	; 0x28
   149a4:	add	ip, ip, #64	; 0x40
   149a8:	ldm	r2, {r0, r1, r2}
   149ac:	stm	ip, {r0, r1, r2}
   149b0:	add	r2, r3, #32
   149b4:	add	r4, r3, #56	; 0x38
   149b8:	add	ip, r3, #20
   149bc:	ldm	r2, {r0, r1, r2}
   149c0:	add	r3, r3, #44	; 0x2c
   149c4:	stm	r4, {r0, r1, r2}
   149c8:	ldm	ip, {r0, r1, r2}
   149cc:	stm	r3, {r0, r1, r2}
   149d0:	add	sp, sp, #8
   149d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   149d8:	bx	lr
   149dc:	push	{r4, r5, r6, r7, r8, lr}
   149e0:	mov	r7, r0
   149e4:	ldr	r5, [r0, #116]	; 0x74
   149e8:	sub	sp, sp, #8
   149ec:	ldr	r4, [r5, #4]
   149f0:	add	r0, r4, r4, lsl #1
   149f4:	lsl	r0, r0, #2
   149f8:	bl	10984 <malloc@plt>
   149fc:	cmp	r0, #0
   14a00:	mov	r8, r0
   14a04:	str	r0, [r5, #16]
   14a08:	beq	14a68 <close@plt+0x400c>
   14a0c:	cmp	r4, #0
   14a10:	movgt	r6, #0
   14a14:	movgt	r2, r0
   14a18:	movgt	r4, r6
   14a1c:	bgt	14a28 <close@plt+0x3fcc>
   14a20:	b	14a50 <close@plt+0x3ff4>
   14a24:	ldr	r2, [r5, #16]
   14a28:	ldr	r1, [r5, #12]
   14a2c:	add	r2, r2, r6
   14a30:	mov	r0, r7
   14a34:	add	r6, r6, #12
   14a38:	add	r1, r1, r4, lsl #4
   14a3c:	add	r4, r4, #1
   14a40:	bl	1511c <close@plt+0x46c0>
   14a44:	ldr	r3, [r5, #4]
   14a48:	cmp	r3, r4
   14a4c:	bgt	14a24 <close@plt+0x3fc8>
   14a50:	ldrb	r3, [r7, #14]
   14a54:	mov	r0, #1
   14a58:	orr	r3, r3, #32
   14a5c:	strb	r3, [r7, #14]
   14a60:	add	sp, sp, #8
   14a64:	pop	{r4, r5, r6, r7, r8, pc}
   14a68:	movw	r2, #37076	; 0x90d4
   14a6c:	movt	r2, #2
   14a70:	mov	r1, #12
   14a74:	mov	r3, r4
   14a78:	ldr	r0, [r2]
   14a7c:	movw	r2, #32512	; 0x7f00
   14a80:	str	r1, [sp]
   14a84:	movt	r2, #1
   14a88:	mov	r1, #1
   14a8c:	bl	10a2c <__fprintf_chk@plt>
   14a90:	mov	r0, r8
   14a94:	b	14a60 <close@plt+0x4004>
   14a98:	mov	r0, #10
   14a9c:	bx	lr
   14aa0:	push	{r3, lr}
   14aa4:	add	r3, r0, #12
   14aa8:	ldr	r2, [r0]
   14aac:	cmp	r2, r3
   14ab0:	beq	14acc <close@plt+0x4070>
   14ab4:	movw	r3, #8208	; 0x2010
   14ab8:	mov	r1, r0
   14abc:	ldr	r3, [r0, r3]
   14ac0:	mvn	r0, #0
   14ac4:	blx	r3
   14ac8:	pop	{r3, pc}
   14acc:	mov	r0, #0
   14ad0:	pop	{r3, pc}
   14ad4:	cmp	r1, #0
   14ad8:	push	{r3, lr}
   14adc:	beq	14aec <close@plt+0x4090>
   14ae0:	movw	r3, #8220	; 0x201c
   14ae4:	ldr	r0, [r0, r3]
   14ae8:	bl	10a5c <close@plt>
   14aec:	mov	r0, #1
   14af0:	pop	{r3, pc}
   14af4:	movw	r3, #8220	; 0x201c
   14af8:	mov	r2, #8192	; 0x2000
   14afc:	push	{r4, lr}
   14b00:	mov	r4, r0
   14b04:	ldr	r0, [r0, r3]
   14b08:	add	r1, r4, #12
   14b0c:	bl	10924 <read@plt>
   14b10:	subs	r3, r0, #0
   14b14:	subgt	r3, r3, #1
   14b18:	addgt	r2, r4, #13
   14b1c:	movle	r3, #0
   14b20:	mvnle	r0, #0
   14b24:	strle	r3, [r4, #4]
   14b28:	stmgt	r4, {r2, r3}
   14b2c:	ldrbgt	r0, [r4, #12]
   14b30:	pop	{r4, pc}
   14b34:	push	{r4, r5, r6, r7, r8, lr}
   14b38:	mov	r5, r0
   14b3c:	ldr	r2, [r5], #12
   14b40:	mov	r6, r1
   14b44:	ldr	r7, [r0, #4]
   14b48:	mov	r4, r0
   14b4c:	rsb	r3, r5, r2
   14b50:	add	r1, r7, r3
   14b54:	add	r3, r3, r6
   14b58:	cmp	r1, r3
   14b5c:	blt	14b78 <close@plt+0x411c>
   14b60:	add	r2, r2, r6
   14b64:	rsb	r7, r6, r7
   14b68:	str	r2, [r0]
   14b6c:	mov	r0, r6
   14b70:	str	r7, [r4, #4]
   14b74:	pop	{r4, r5, r6, r7, r8, pc}
   14b78:	rsb	r7, r7, r6
   14b7c:	movw	r8, #8220	; 0x201c
   14b80:	ldr	r0, [r0, r8]
   14b84:	mov	r2, #1
   14b88:	mov	r1, r7
   14b8c:	bl	10948 <lseek@plt>
   14b90:	cmn	r0, #1
   14b94:	beq	14ba8 <close@plt+0x414c>
   14b98:	mov	r3, #0
   14b9c:	mov	r0, r6
   14ba0:	str	r3, [r4, #4]
   14ba4:	pop	{r4, r5, r6, r7, r8, pc}
   14ba8:	bl	109e4 <__errno_location@plt>
   14bac:	ldr	r3, [r0]
   14bb0:	cmp	r3, #29
   14bb4:	bne	14bec <close@plt+0x4190>
   14bb8:	cmp	r7, #0
   14bbc:	bne	14bcc <close@plt+0x4170>
   14bc0:	b	14b98 <close@plt+0x413c>
   14bc4:	subs	r7, r7, r0
   14bc8:	beq	14b98 <close@plt+0x413c>
   14bcc:	cmp	r7, #8192	; 0x2000
   14bd0:	movlt	r2, r7
   14bd4:	movge	r2, #8192	; 0x2000
   14bd8:	ldr	r0, [r4, r8]
   14bdc:	mov	r1, r5
   14be0:	bl	10924 <read@plt>
   14be4:	cmp	r0, #0
   14be8:	bgt	14bc4 <close@plt+0x4168>
   14bec:	mvn	r0, #0
   14bf0:	pop	{r4, r5, r6, r7, r8, pc}
   14bf4:	cmn	r0, #1
   14bf8:	mov	ip, #8192	; 0x2000
   14bfc:	push	{r3, r4, r5, lr}
   14c00:	mov	r3, r1
   14c04:	ldrne	r2, [r1]
   14c08:	mov	r4, r0
   14c0c:	addne	r1, r2, #1
   14c10:	strne	r1, [r3]
   14c14:	strbne	r0, [r2]
   14c18:	add	r1, r3, #12
   14c1c:	ldr	r5, [r3]
   14c20:	movw	r2, #8220	; 0x201c
   14c24:	str	r1, [r3]
   14c28:	rsb	r5, r1, r5
   14c2c:	ldr	r0, [r3, r2]
   14c30:	str	ip, [r3, #4]
   14c34:	mov	r2, r5
   14c38:	bl	10a20 <write@plt>
   14c3c:	cmp	r5, r0
   14c40:	moveq	r0, r4
   14c44:	mvnne	r0, #0
   14c48:	pop	{r3, r4, r5, pc}
   14c4c:	push	{r4, r5, r6, r7, r8, lr}
   14c50:	mov	r4, r0
   14c54:	movw	r0, #8224	; 0x2020
   14c58:	mov	r7, r1
   14c5c:	mov	r6, r2
   14c60:	mov	r5, r3
   14c64:	bl	10984 <malloc@plt>
   14c68:	cmp	r0, #0
   14c6c:	popeq	{r4, r5, r6, r7, r8, pc}
   14c70:	movw	r8, #8220	; 0x201c
   14c74:	movw	r3, #8204	; 0x200c
   14c78:	movw	r2, #8208	; 0x2010
   14c7c:	movw	ip, #8212	; 0x2014
   14c80:	str	r4, [r0, r8]
   14c84:	movw	r1, #8216	; 0x2018
   14c88:	str	r7, [r0, r3]
   14c8c:	add	r3, r0, #12
   14c90:	str	r6, [r0, r2]
   14c94:	mov	r2, #0
   14c98:	str	r5, [r0, ip]
   14c9c:	ldr	ip, [sp, #24]
   14ca0:	str	ip, [r0, r1]
   14ca4:	str	r3, [r0]
   14ca8:	str	r2, [r0, #4]
   14cac:	str	r2, [r0, #8]
   14cb0:	pop	{r4, r5, r6, r7, r8, pc}
   14cb4:	push	{lr}		; (str lr, [sp, #-4]!)
   14cb8:	sub	sp, sp, #12
   14cbc:	mov	r2, #0
   14cc0:	movw	r3, #19156	; 0x4ad4
   14cc4:	movw	r1, #19188	; 0x4af4
   14cc8:	movt	r3, #1
   14ccc:	movt	r1, #1
   14cd0:	str	r3, [sp]
   14cd4:	movw	r3, #19252	; 0x4b34
   14cd8:	movt	r3, #1
   14cdc:	bl	14c4c <close@plt+0x41f0>
   14ce0:	add	sp, sp, #12
   14ce4:	pop	{pc}		; (ldr pc, [sp], #4)
   14ce8:	push	{lr}		; (str lr, [sp, #-4]!)
   14cec:	sub	sp, sp, #12
   14cf0:	mov	r1, #0
   14cf4:	movw	ip, #19104	; 0x4aa0
   14cf8:	mov	r3, r1
   14cfc:	movt	ip, #1
   14d00:	movw	r2, #19444	; 0x4bf4
   14d04:	str	ip, [sp]
   14d08:	movt	r2, #1
   14d0c:	bl	14c4c <close@plt+0x41f0>
   14d10:	cmp	r0, #0
   14d14:	addne	r2, r0, #12
   14d18:	movne	r3, #8192	; 0x2000
   14d1c:	stmne	r0, {r2, r3}
   14d20:	add	sp, sp, #12
   14d24:	pop	{pc}		; (ldr pc, [sp], #4)
   14d28:	cmp	r2, #0
   14d2c:	push	{r4, r5, r6, r7, r8, lr}
   14d30:	mov	r7, r2
   14d34:	mov	r4, r0
   14d38:	mov	r6, r1
   14d3c:	sub	r5, r2, #1
   14d40:	movwne	r8, #8204	; 0x200c
   14d44:	bne	14d6c <close@plt+0x4310>
   14d48:	b	14da4 <close@plt+0x4348>
   14d4c:	ldr	r3, [r4]
   14d50:	add	r2, r3, #1
   14d54:	str	r2, [r4]
   14d58:	ldrb	r0, [r3]
   14d5c:	sub	r5, r5, #1
   14d60:	strb	r0, [r6], #1
   14d64:	cmn	r5, #1
   14d68:	beq	14da4 <close@plt+0x4348>
   14d6c:	ldr	r3, [r4, #4]
   14d70:	cmp	r3, #0
   14d74:	sub	r3, r3, #1
   14d78:	str	r3, [r4, #4]
   14d7c:	bne	14d4c <close@plt+0x42f0>
   14d80:	ldr	r3, [r4, r8]
   14d84:	mov	r0, r4
   14d88:	blx	r3
   14d8c:	cmn	r0, #1
   14d90:	str	r0, [r4, #8]
   14d94:	bne	14d5c <close@plt+0x4300>
   14d98:	rsb	r0, r5, r7
   14d9c:	sub	r0, r0, #1
   14da0:	pop	{r4, r5, r6, r7, r8, pc}
   14da4:	mvn	r5, #0
   14da8:	b	14d98 <close@plt+0x433c>
   14dac:	push	{r4, r5, r6, r7, r8, lr}
   14db0:	mov	r4, r0
   14db4:	mov	r7, r2
   14db8:	add	r6, r1, #1
   14dbc:	mov	r5, #0
   14dc0:	movw	r8, #8208	; 0x2010
   14dc4:	b	14de4 <close@plt+0x4388>
   14dc8:	ldr	r3, [r4]
   14dcc:	add	r1, r3, #1
   14dd0:	str	r1, [r4]
   14dd4:	ldrb	r1, [r6, #-1]
   14dd8:	strb	r1, [r3]
   14ddc:	add	r5, r5, #1
   14de0:	add	r6, r6, #1
   14de4:	cmp	r5, r7
   14de8:	beq	14e1c <close@plt+0x43c0>
   14dec:	ldr	r3, [r4, #4]
   14df0:	sub	r3, r3, #1
   14df4:	str	r3, [r4, #4]
   14df8:	cmp	r3, #0
   14dfc:	bne	14dc8 <close@plt+0x436c>
   14e00:	ldr	r3, [r4, r8]
   14e04:	mov	r1, r4
   14e08:	ldrb	r0, [r6, #-1]
   14e0c:	blx	r3
   14e10:	cmn	r0, #1
   14e14:	bne	14ddc <close@plt+0x4380>
   14e18:	pop	{r4, r5, r6, r7, r8, pc}
   14e1c:	mov	r0, r5
   14e20:	pop	{r4, r5, r6, r7, r8, pc}
   14e24:	push	{r3, r4, r5, lr}
   14e28:	movw	r3, #8216	; 0x2018
   14e2c:	ldr	r3, [r0, r3]
   14e30:	mov	r4, r0
   14e34:	blx	r3
   14e38:	mov	r5, r0
   14e3c:	mov	r0, r4
   14e40:	bl	10930 <free@plt>
   14e44:	mov	r0, r5
   14e48:	pop	{r3, r4, r5, pc}
   14e4c:	push	{r4}		; (str r4, [sp, #-4]!)
   14e50:	mov	ip, #1
   14e54:	mov	r4, #4
   14e58:	str	ip, [r0]
   14e5c:	str	ip, [r1]
   14e60:	str	r4, [r2]
   14e64:	str	ip, [r3]
   14e68:	pop	{r4}		; (ldr r4, [sp], #4)
   14e6c:	bx	lr
   14e70:	push	{r3, r4, r5, lr}
   14e74:	mov	r1, #524288	; 0x80000
   14e78:	bl	109b4 <open@plt>
   14e7c:	subs	r5, r0, #0
   14e80:	blt	14e98 <close@plt+0x443c>
   14e84:	bl	14cb4 <close@plt+0x4258>
   14e88:	subs	r4, r0, #0
   14e8c:	beq	14ea0 <close@plt+0x4444>
   14e90:	mov	r0, r4
   14e94:	pop	{r3, r4, r5, pc}
   14e98:	mov	r0, #0
   14e9c:	pop	{r3, r4, r5, pc}
   14ea0:	mov	r0, r5
   14ea4:	bl	10a5c <close@plt>
   14ea8:	mov	r0, r4
   14eac:	pop	{r3, r4, r5, pc}
   14eb0:	mov	r1, #1
   14eb4:	b	14e24 <close@plt+0x43c8>
   14eb8:	push	{r3, lr}
   14ebc:	movw	r1, #578	; 0x242
   14ec0:	movw	r2, #438	; 0x1b6
   14ec4:	movt	r1, #8
   14ec8:	bl	109b4 <open@plt>
   14ecc:	cmp	r0, #0
   14ed0:	blt	14edc <close@plt+0x4480>
   14ed4:	pop	{r3, lr}
   14ed8:	b	14ce8 <close@plt+0x428c>
   14edc:	mov	r0, #0
   14ee0:	pop	{r3, pc}
   14ee4:	b	14ce8 <close@plt+0x428c>
   14ee8:	b	14cb4 <close@plt+0x4258>
   14eec:	push	{r4, r5, r6, r7}
   14ef0:	ldrb	r2, [r0, #10]
   14ef4:	ldrsh	r1, [r0, #12]
   14ef8:	ldrsh	r3, [r0, #28]
   14efc:	bfc	r2, #0, #1
   14f00:	strb	r2, [r0, #10]
   14f04:	cmp	r1, r3
   14f08:	ldrsh	ip, [r0, #22]
   14f0c:	uxtble	r2, r2
   14f10:	orrle	r2, r2, #1
   14f14:	strble	r2, [r0, #10]
   14f18:	ldrsh	r2, [r0, #34]	; 0x22
   14f1c:	cmp	ip, r2
   14f20:	beq	14f74 <close@plt+0x4518>
   14f24:	ldrh	r5, [r0, #32]
   14f28:	ldrh	r4, [r0, #20]
   14f2c:	ldrb	r2, [r0, #10]
   14f30:	cmp	r4, r5
   14f34:	and	r2, r2, #251	; 0xfb
   14f38:	bfc	r2, #1, #1
   14f3c:	strb	r2, [r0, #10]
   14f40:	beq	14ff0 <close@plt+0x4594>
   14f44:	ldrb	r2, [r0, #10]
   14f48:	bfc	r2, #3, #1
   14f4c:	strb	r2, [r0, #10]
   14f50:	cmp	r3, #0
   14f54:	blt	14f60 <close@plt+0x4504>
   14f58:	cmp	r1, #0
   14f5c:	ble	15000 <close@plt+0x45a4>
   14f60:	ldrb	r3, [r0, #10]
   14f64:	bfc	r3, #4, #1
   14f68:	strb	r3, [r0, #10]
   14f6c:	pop	{r4, r5, r6, r7}
   14f70:	bx	lr
   14f74:	ldrsh	r2, [r0, #24]
   14f78:	ldrsh	r4, [r0, #36]	; 0x24
   14f7c:	cmp	r2, r4
   14f80:	bne	14f24 <close@plt+0x44c8>
   14f84:	ldr	r5, [r0, #28]
   14f88:	ldr	r4, [r0, #16]
   14f8c:	cmp	r5, r4
   14f90:	bne	14f24 <close@plt+0x44c8>
   14f94:	ldrh	r5, [r0, #32]
   14f98:	ldrh	r4, [r0, #20]
   14f9c:	cmp	r4, r5
   14fa0:	sxth	r6, r5
   14fa4:	bne	14f2c <close@plt+0x44d0>
   14fa8:	ldrh	r4, [r0, #26]
   14fac:	ldrh	r7, [r0, #38]	; 0x26
   14fb0:	cmp	r7, r4
   14fb4:	movne	r4, r5
   14fb8:	movne	r5, r4
   14fbc:	bne	14f2c <close@plt+0x44d0>
   14fc0:	ldrsh	r5, [r0, #16]
   14fc4:	ldrb	r4, [r0, #10]
   14fc8:	cmp	r5, #0
   14fcc:	orr	r4, r4, #4
   14fd0:	strb	r4, [r0, #10]
   14fd4:	bne	14fe4 <close@plt+0x4588>
   14fd8:	ldrsh	r4, [r0, #18]
   14fdc:	cmp	r4, r6
   14fe0:	beq	1504c <close@plt+0x45f0>
   14fe4:	ldrb	r2, [r0, #10]
   14fe8:	bfc	r2, #1, #1
   14fec:	strb	r2, [r0, #10]
   14ff0:	ldrb	r2, [r0, #10]
   14ff4:	orr	r2, r2, #8
   14ff8:	strb	r2, [r0, #10]
   14ffc:	b	14f50 <close@plt+0x44f4>
   15000:	ldrsh	r3, [r0, #66]	; 0x42
   15004:	ldrsh	r1, [r0, #34]	; 0x22
   15008:	rsb	r2, r3, #0
   1500c:	cmp	r1, r2
   15010:	blt	14f60 <close@plt+0x4504>
   15014:	ldrsh	r2, [r0, #64]	; 0x40
   15018:	cmp	ip, r2
   1501c:	bgt	14f60 <close@plt+0x4504>
   15020:	ldrsh	r1, [r0, #36]	; 0x24
   15024:	rsb	r1, r1, #0
   15028:	cmp	r1, r2
   1502c:	bgt	14f60 <close@plt+0x4504>
   15030:	ldrsh	r2, [r0, #24]
   15034:	cmp	r2, r3
   15038:	bgt	14f60 <close@plt+0x4504>
   1503c:	ldrb	r3, [r0, #10]
   15040:	orr	r3, r3, #16
   15044:	strb	r3, [r0, #10]
   15048:	b	14f6c <close@plt+0x4510>
   1504c:	ldrsh	r4, [r0, #64]	; 0x40
   15050:	cmp	r4, ip
   15054:	bne	14fe4 <close@plt+0x4588>
   15058:	ldrsh	r4, [r0, #66]	; 0x42
   1505c:	cmp	r4, r2
   15060:	ldrbeq	r2, [r0, #10]
   15064:	orreq	r2, r2, #2
   15068:	strbeq	r2, [r0, #10]
   1506c:	bne	14fe4 <close@plt+0x4588>
   15070:	b	14ff0 <close@plt+0x4594>
   15074:	push	{r4, r5, r6}
   15078:	ldrsh	r3, [r0, #28]
   1507c:	cmp	r3, #0
   15080:	blt	150a0 <close@plt+0x4644>
   15084:	ldrsh	r2, [r0, #18]
   15088:	ldrsh	r3, [r0, #20]
   1508c:	cmp	r2, r3
   15090:	bgt	150a0 <close@plt+0x4644>
   15094:	ldrsh	r2, [r0, #32]
   15098:	cmp	r2, r3
   1509c:	beq	150ac <close@plt+0x4650>
   150a0:	mov	r0, #0
   150a4:	pop	{r4, r5, r6}
   150a8:	bx	lr
   150ac:	ldrh	r3, [r0, #22]
   150b0:	ldrsh	r1, [r0, #64]	; 0x40
   150b4:	sxth	ip, r3
   150b8:	cmp	ip, r1
   150bc:	bgt	150a0 <close@plt+0x4644>
   150c0:	ldrsh	ip, [r0, #24]
   150c4:	ldrsh	r4, [r0, #66]	; 0x42
   150c8:	cmp	ip, r4
   150cc:	bgt	150a0 <close@plt+0x4644>
   150d0:	ldrsh	r5, [r0, #16]
   150d4:	cmp	r5, #0
   150d8:	bne	15104 <close@plt+0x46a8>
   150dc:	ldrsh	r6, [r0, #30]
   150e0:	cmp	r6, r2
   150e4:	bne	15104 <close@plt+0x46a8>
   150e8:	ldrsh	r2, [r0, #34]	; 0x22
   150ec:	cmp	r2, r1
   150f0:	bne	15104 <close@plt+0x46a8>
   150f4:	ldrsh	r2, [r0, #36]	; 0x24
   150f8:	cmp	r2, r4
   150fc:	moveq	r0, r5
   15100:	beq	150a4 <close@plt+0x4648>
   15104:	cmp	r3, #0
   15108:	movne	r0, #1
   1510c:	bne	150a4 <close@plt+0x4648>
   15110:	adds	r0, ip, #0
   15114:	movne	r0, #1
   15118:	b	150a4 <close@plt+0x4648>
   1511c:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   15120:	sub	sp, sp, #16
   15124:	ldrb	r3, [r0, #84]	; 0x54
   15128:	str	r2, [sp]
   1512c:	cmp	r3, #1
   15130:	beq	153d0 <close@plt+0x4974>
   15134:	ldr	r2, [pc, #740]	; 15420 <close@plt+0x49c4>
   15138:	cmp	r3, #0
   1513c:	movne	r2, #0
   15140:	str	r2, [sp, #4]
   15144:	ldrh	r3, [r1, #4]
   15148:	ldr	r2, [sp]
   1514c:	strh	r3, [r2, #4]
   15150:	ldrh	r3, [r1, #10]
   15154:	strh	r3, [r2, #10]
   15158:	ldrh	r3, [r1]
   1515c:	ldrsh	r9, [r1, #2]
   15160:	ldrh	r4, [r1, #6]
   15164:	str	r3, [sp, #8]
   15168:	ldrb	r3, [r0, #86]	; 0x56
   1516c:	ldr	r0, [sp, #8]
   15170:	ldrh	r5, [r1, #8]
   15174:	cmp	r3, #1
   15178:	sxth	r2, r0
   1517c:	rsb	r9, r2, r9
   15180:	sxth	r8, r5
   15184:	add	r7, r9, #7
   15188:	sxth	r2, r4
   1518c:	asr	r7, r7, #3
   15190:	beq	153c4 <close@plt+0x4968>
   15194:	cmp	r3, #2
   15198:	beq	153e0 <close@plt+0x4984>
   1519c:	cmp	r3, #4
   151a0:	beq	153f4 <close@plt+0x4998>
   151a4:	cmp	r3, #8
   151a8:	addeq	fp, r9, #63	; 0x3f
   151ac:	rsbne	r6, r7, #0
   151b0:	movne	fp, #0
   151b4:	asreq	fp, fp, #3
   151b8:	biceq	fp, fp, #7
   151bc:	rsbeq	r6, r7, fp
   151c0:	add	r8, r8, r2
   151c4:	ldr	r2, [r1, #12]
   151c8:	subs	r8, r8, #1
   151cc:	movpl	ip, r8
   151d0:	bmi	15200 <close@plt+0x47a4>
   151d4:	mov	r3, r7
   151d8:	b	151e8 <close@plt+0x478c>
   151dc:	ldrb	r0, [r2], #1
   151e0:	cmp	r0, #0
   151e4:	bne	15220 <close@plt+0x47c4>
   151e8:	subs	r3, r3, #1
   151ec:	bpl	151dc <close@plt+0x4780>
   151f0:	sub	ip, ip, #1
   151f4:	add	r2, r2, r6
   151f8:	cmn	ip, #1
   151fc:	bne	151d4 <close@plt+0x4778>
   15200:	ldr	r2, [sp]
   15204:	mov	r3, #0
   15208:	ldr	r1, [sp, #8]
   1520c:	strh	r3, [r2, #6]
   15210:	strh	r1, [r2]
   15214:	strh	r1, [r2, #2]
   15218:	strh	r3, [r2, #8]
   1521c:	b	153b8 <close@plt+0x495c>
   15220:	ldr	r3, [sp]
   15224:	rsb	r5, r5, #1
   15228:	mla	r2, r8, fp, r7
   1522c:	add	ip, r5, ip
   15230:	strh	ip, [r3, #6]
   15234:	mov	ip, r8
   15238:	ldr	r3, [r1, #12]
   1523c:	add	r2, r3, r2
   15240:	mov	r3, r7
   15244:	b	15258 <close@plt+0x47fc>
   15248:	ldrb	r0, [r0, #-1]
   1524c:	sub	r2, r2, #1
   15250:	cmp	r0, #0
   15254:	bne	15274 <close@plt+0x4818>
   15258:	subs	r3, r3, #1
   1525c:	mov	r0, r2
   15260:	bpl	15248 <close@plt+0x47ec>
   15264:	sub	ip, ip, #1
   15268:	rsb	r2, r6, r2
   1526c:	cmn	ip, #1
   15270:	bne	15240 <close@plt+0x47e4>
   15274:	ldr	r0, [sp]
   15278:	cmp	r7, #0
   1527c:	rsb	r4, r4, #1
   15280:	sub	r5, r7, #1
   15284:	add	ip, r4, ip
   15288:	strh	ip, [r0, #8]
   1528c:	ble	15408 <close@plt+0x49ac>
   15290:	mov	sl, #8
   15294:	ldr	r2, [r1, #12]
   15298:	mls	r9, r5, sl, r9
   1529c:	mov	r3, #0
   152a0:	str	r1, [sp, #12]
   152a4:	mov	r6, r3
   152a8:	mov	r1, r2
   152ac:	add	ip, r1, r6
   152b0:	mov	r2, r8
   152b4:	mov	r0, #0
   152b8:	sub	r2, r2, #1
   152bc:	ldrb	r4, [ip], fp
   152c0:	cmn	r2, #1
   152c4:	orr	r0, r0, r4
   152c8:	bne	152b8 <close@plt+0x485c>
   152cc:	cmp	r0, #0
   152d0:	beq	152fc <close@plt+0x48a0>
   152d4:	cmp	r6, r5
   152d8:	ldr	r2, [sp, #4]
   152dc:	moveq	sl, r9
   152e0:	mov	r3, sl
   152e4:	b	152f4 <close@plt+0x4898>
   152e8:	ldrb	ip, [r2], #1
   152ec:	tst	r0, ip
   152f0:	bne	15308 <close@plt+0x48ac>
   152f4:	subs	r3, r3, #1
   152f8:	bpl	152e8 <close@plt+0x488c>
   152fc:	add	r6, r6, #1
   15300:	cmp	r6, r7
   15304:	bne	152ac <close@plt+0x4850>
   15308:	lsl	r6, r6, #3
   1530c:	ldr	r1, [sp, #12]
   15310:	uxth	sl, sl
   15314:	uxth	r2, r3
   15318:	uxth	r6, r6
   1531c:	ldr	r0, [sp, #8]
   15320:	cmp	r5, #0
   15324:	uxth	r7, r0
   15328:	sub	r0, r7, #1
   1532c:	add	r6, r6, r0
   15330:	ldr	r0, [sp]
   15334:	add	sl, sl, r6
   15338:	ldr	r6, [sp, #4]
   1533c:	rsb	r2, r2, sl
   15340:	strh	r2, [r0]
   15344:	blt	153a4 <close@plt+0x4948>
   15348:	ldr	ip, [r1, #12]
   1534c:	mov	r2, r8
   15350:	mov	r0, #0
   15354:	add	ip, ip, r5
   15358:	sub	r2, r2, #1
   1535c:	ldrb	r4, [ip], fp
   15360:	cmn	r2, #1
   15364:	orr	r0, r0, r4
   15368:	bne	15358 <close@plt+0x48fc>
   1536c:	cmp	r0, #0
   15370:	addne	r2, r6, r9
   15374:	movne	r3, r9
   15378:	bne	1538c <close@plt+0x4930>
   1537c:	b	15394 <close@plt+0x4938>
   15380:	ldrb	ip, [r2, #-1]!
   15384:	tst	ip, r0
   15388:	bne	153a4 <close@plt+0x4948>
   1538c:	subs	r3, r3, #1
   15390:	bpl	15380 <close@plt+0x4924>
   15394:	sub	r5, r5, #1
   15398:	mov	r9, #8
   1539c:	cmp	r5, #0
   153a0:	bge	15348 <close@plt+0x48ec>
   153a4:	ldr	r1, [sp]
   153a8:	add	r7, r7, #1
   153ac:	add	r3, r7, r3
   153b0:	add	r5, r3, r5, lsl #3
   153b4:	strh	r5, [r1, #2]
   153b8:	add	sp, sp, #16
   153bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   153c0:	bx	lr
   153c4:	mov	fp, r7
   153c8:	mov	r6, #0
   153cc:	b	151c0 <close@plt+0x4764>
   153d0:	movw	r2, #37056	; 0x90c0
   153d4:	movt	r2, #2
   153d8:	str	r2, [sp, #4]
   153dc:	b	15144 <close@plt+0x46e8>
   153e0:	add	fp, r9, #15
   153e4:	asr	fp, fp, #3
   153e8:	bic	fp, fp, #1
   153ec:	rsb	r6, r7, fp
   153f0:	b	151c0 <close@plt+0x4764>
   153f4:	add	fp, r9, #31
   153f8:	asr	fp, fp, #3
   153fc:	bic	fp, fp, #3
   15400:	rsb	r6, r7, fp
   15404:	b	151c0 <close@plt+0x4764>
   15408:	mov	r2, #0
   1540c:	sub	r9, r9, r5, lsl #3
   15410:	mov	r6, r2
   15414:	mov	r3, r2
   15418:	mov	sl, #8
   1541c:	b	1531c <close@plt+0x48c0>
   15420:	andeq	r9, r2, r8, asr #1
   15424:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15428:	mov	r9, r2
   1542c:	ldrb	r3, [r0, #86]	; 0x56
   15430:	mov	r5, r0
   15434:	ldrsh	ip, [r2, #2]
   15438:	mov	r8, r1
   1543c:	ldrsh	r0, [r2]
   15440:	cmp	r3, #1
   15444:	ldrsh	r1, [r2, #8]
   15448:	sub	sp, sp, #20
   1544c:	ldrsh	r2, [r2, #6]
   15450:	rsb	r0, r0, ip
   15454:	ldr	r4, [r9, #12]
   15458:	add	r2, r1, r2
   1545c:	beq	15680 <close@plt+0x4c24>
   15460:	cmp	r3, #2
   15464:	beq	156b0 <close@plt+0x4c54>
   15468:	cmp	r3, #4
   1546c:	beq	156e8 <close@plt+0x4c8c>
   15470:	cmp	r3, #8
   15474:	beq	15720 <close@plt+0x4cc4>
   15478:	ldr	r6, [r8, #12]
   1547c:	mov	r2, #0
   15480:	str	r2, [sp, #4]
   15484:	str	r2, [sp, #12]
   15488:	mov	r0, r4
   1548c:	mov	r1, #0
   15490:	bl	109fc <memset@plt>
   15494:	ldrsh	r3, [r9, #6]
   15498:	ldrsh	ip, [r8, #6]
   1549c:	rsb	r2, r3, #0
   154a0:	ldrb	fp, [r5, #84]	; 0x54
   154a4:	rsb	r1, ip, #0
   154a8:	ldrsh	r0, [r9, #8]
   154ac:	cmp	r1, r2
   154b0:	movlt	r1, r2
   154b4:	ldrsh	r5, [r8, #8]
   154b8:	ldrsh	r2, [r9]
   154bc:	add	ip, ip, r1
   154c0:	ldrsh	sl, [r8]
   154c4:	cmp	r5, r0
   154c8:	movge	r5, r0
   154cc:	str	r5, [sp, #8]
   154d0:	add	r3, r3, r1
   154d4:	cmp	sl, r2
   154d8:	movlt	sl, r2
   154dc:	ldrsh	r5, [r8, #2]
   154e0:	ldrsh	r2, [r9, #2]
   154e4:	ldr	r0, [sp, #12]
   154e8:	cmp	r5, r2
   154ec:	movge	r5, r2
   154f0:	ldr	r2, [sp, #4]
   154f4:	cmp	fp, #1
   154f8:	mla	ip, ip, r0, r6
   154fc:	mla	r4, r3, r2, r4
   15500:	beq	155c0 <close@plt+0x4b64>
   15504:	ldr	r3, [sp, #8]
   15508:	cmp	r1, r3
   1550c:	bge	155b8 <close@plt+0x4b5c>
   15510:	mov	fp, #1
   15514:	cmp	sl, r5
   15518:	bge	15598 <close@plt+0x4b3c>
   1551c:	mov	r3, sl
   15520:	ldrsh	r2, [r8]
   15524:	rsb	r2, r2, r3
   15528:	cmp	r2, #0
   1552c:	add	r6, r2, #7
   15530:	asr	r0, r2, #31
   15534:	movge	r6, r2
   15538:	lsr	r0, r0, #29
   1553c:	ldrb	r6, [ip, r6, asr #3]
   15540:	add	r2, r2, r0
   15544:	and	r2, r2, #7
   15548:	rsb	r0, r0, r2
   1554c:	asr	r0, r6, r0
   15550:	tst	r0, #1
   15554:	beq	1558c <close@plt+0x4b30>
   15558:	ldrsh	r2, [r9]
   1555c:	rsb	r2, r2, r3
   15560:	cmp	r2, #0
   15564:	add	r0, r2, #7
   15568:	asr	r6, r2, #31
   1556c:	movge	r0, r2
   15570:	lsr	r6, r6, #29
   15574:	ldrb	r7, [r4, r0, asr #3]
   15578:	add	r2, r2, r6
   1557c:	and	r2, r2, #7
   15580:	rsb	r6, r6, r2
   15584:	orr	r6, r7, fp, lsl r6
   15588:	strb	r6, [r4, r0, asr #3]
   1558c:	add	r3, r3, #1
   15590:	cmp	r5, r3
   15594:	bgt	15520 <close@plt+0x4ac4>
   15598:	ldr	r3, [sp, #12]
   1559c:	add	r1, r1, #1
   155a0:	ldr	r0, [sp, #8]
   155a4:	add	ip, ip, r3
   155a8:	ldr	r3, [sp, #4]
   155ac:	cmp	r0, r1
   155b0:	add	r4, r4, r3
   155b4:	bgt	15514 <close@plt+0x4ab8>
   155b8:	add	sp, sp, #20
   155bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   155c0:	ldr	r0, [sp, #8]
   155c4:	cmp	r1, r0
   155c8:	bge	155b8 <close@plt+0x4b5c>
   155cc:	cmp	sl, r5
   155d0:	bge	15658 <close@plt+0x4bfc>
   155d4:	mov	r3, sl
   155d8:	ldrsh	r2, [r8]
   155dc:	rsb	r2, r2, r3
   155e0:	cmp	r2, #0
   155e4:	add	r6, r2, #7
   155e8:	asr	r0, r2, #31
   155ec:	movge	r6, r2
   155f0:	lsr	r0, r0, #29
   155f4:	ldrb	r6, [ip, r6, asr #3]
   155f8:	add	r2, r2, r0
   155fc:	and	r2, r2, #7
   15600:	rsb	r0, r0, r2
   15604:	rsb	r0, r0, #7
   15608:	asr	r0, r6, r0
   1560c:	tst	r0, #1
   15610:	beq	1564c <close@plt+0x4bf0>
   15614:	ldrsh	r2, [r9]
   15618:	rsb	r2, r2, r3
   1561c:	cmp	r2, #0
   15620:	add	r0, r2, #7
   15624:	asr	r6, r2, #31
   15628:	movge	r0, r2
   1562c:	lsr	r6, r6, #29
   15630:	ldrb	r7, [r4, r0, asr #3]
   15634:	add	r2, r2, r6
   15638:	and	r2, r2, #7
   1563c:	rsb	r6, r6, r2
   15640:	rsb	r6, r6, #7
   15644:	orr	r6, r7, fp, lsl r6
   15648:	strb	r6, [r4, r0, asr #3]
   1564c:	add	r3, r3, #1
   15650:	cmp	r5, r3
   15654:	bgt	155d8 <close@plt+0x4b7c>
   15658:	ldr	r3, [sp, #12]
   1565c:	add	r1, r1, #1
   15660:	ldr	r0, [sp, #8]
   15664:	add	ip, ip, r3
   15668:	ldr	r3, [sp, #4]
   1566c:	cmp	r0, r1
   15670:	add	r4, r4, r3
   15674:	bgt	155cc <close@plt+0x4b70>
   15678:	add	sp, sp, #20
   1567c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15680:	ldrsh	r1, [r8, #2]
   15684:	add	r0, r0, #7
   15688:	ldrsh	r3, [r8]
   1568c:	asr	r0, r0, #3
   15690:	ldr	r6, [r8, #12]
   15694:	rsb	r3, r3, r1
   15698:	str	r0, [sp, #4]
   1569c:	add	r3, r3, #7
   156a0:	mul	r2, r0, r2
   156a4:	asr	r3, r3, #3
   156a8:	str	r3, [sp, #12]
   156ac:	b	15488 <close@plt+0x4a2c>
   156b0:	ldrsh	ip, [r8, #2]
   156b4:	add	r1, r0, #15
   156b8:	ldrsh	r3, [r8]
   156bc:	asr	r1, r1, #3
   156c0:	ldr	r6, [r8, #12]
   156c4:	rsb	r3, r3, ip
   156c8:	bic	r1, r1, #1
   156cc:	add	r3, r3, #15
   156d0:	str	r1, [sp, #4]
   156d4:	mul	r2, r1, r2
   156d8:	asr	r3, r3, #3
   156dc:	bic	r3, r3, #1
   156e0:	str	r3, [sp, #12]
   156e4:	b	15488 <close@plt+0x4a2c>
   156e8:	ldrsh	ip, [r8, #2]
   156ec:	add	r1, r0, #31
   156f0:	ldrsh	r3, [r8]
   156f4:	asr	r1, r1, #3
   156f8:	ldr	r6, [r8, #12]
   156fc:	rsb	r3, r3, ip
   15700:	bic	r1, r1, #3
   15704:	add	r3, r3, #31
   15708:	str	r1, [sp, #4]
   1570c:	mul	r2, r1, r2
   15710:	asr	r3, r3, #3
   15714:	bic	r3, r3, #3
   15718:	str	r3, [sp, #12]
   1571c:	b	15488 <close@plt+0x4a2c>
   15720:	ldrsh	r1, [r8, #2]
   15724:	add	r0, r0, #63	; 0x3f
   15728:	ldrsh	r3, [r8]
   1572c:	asr	r0, r0, #3
   15730:	ldr	r6, [r8, #12]
   15734:	rsb	r3, r3, r1
   15738:	bic	r0, r0, #7
   1573c:	add	r3, r3, #63	; 0x3f
   15740:	str	r0, [sp, #4]
   15744:	mul	r2, r0, r2
   15748:	asr	r3, r3, #3
   1574c:	bic	r3, r3, #7
   15750:	str	r3, [sp, #12]
   15754:	b	15488 <close@plt+0x4a2c>
   15758:	push	{r3, r4, r5, lr}
   1575c:	movw	r3, #37132	; 0x910c
   15760:	ldr	r2, [r0, #4]
   15764:	movt	r3, #2
   15768:	mov	r5, r1
   1576c:	mov	r4, r0
   15770:	sub	r2, r2, #1
   15774:	ldr	r1, [r3]
   15778:	cmp	r2, #0
   1577c:	str	r2, [r0, #4]
   15780:	add	r2, r1, #4
   15784:	str	r2, [r3]
   15788:	beq	15864 <close@plt+0x4e08>
   1578c:	ldr	r3, [r0]
   15790:	add	r2, r3, #1
   15794:	str	r2, [r0]
   15798:	strb	r5, [r3]
   1579c:	ldr	r3, [r4, #4]
   157a0:	sub	r3, r3, #1
   157a4:	str	r3, [r4, #4]
   157a8:	cmp	r3, #0
   157ac:	beq	1584c <close@plt+0x4df0>
   157b0:	ldr	r3, [r4]
   157b4:	asr	r2, r5, #8
   157b8:	add	r1, r3, #1
   157bc:	str	r1, [r4]
   157c0:	strb	r2, [r3]
   157c4:	ldr	r3, [r4, #4]
   157c8:	sub	r3, r3, #1
   157cc:	str	r3, [r4, #4]
   157d0:	cmp	r3, #0
   157d4:	beq	15834 <close@plt+0x4dd8>
   157d8:	ldr	r3, [r4]
   157dc:	asr	r2, r5, #16
   157e0:	add	r1, r3, #1
   157e4:	str	r1, [r4]
   157e8:	strb	r2, [r3]
   157ec:	ldr	r3, [r4, #4]
   157f0:	sub	r3, r3, #1
   157f4:	str	r3, [r4, #4]
   157f8:	cmp	r3, #0
   157fc:	beq	1581c <close@plt+0x4dc0>
   15800:	ldr	r3, [r4]
   15804:	asr	r5, r5, #24
   15808:	add	r2, r3, #1
   1580c:	uxtb	r0, r5
   15810:	str	r2, [r4]
   15814:	strb	r5, [r3]
   15818:	pop	{r3, r4, r5, pc}
   1581c:	movw	r3, #8208	; 0x2010
   15820:	lsr	r0, r5, #24
   15824:	ldr	r3, [r4, r3]
   15828:	mov	r1, r4
   1582c:	blx	r3
   15830:	pop	{r3, r4, r5, pc}
   15834:	movw	r3, #8208	; 0x2010
   15838:	ubfx	r0, r5, #16, #8
   1583c:	ldr	r3, [r4, r3]
   15840:	mov	r1, r4
   15844:	blx	r3
   15848:	b	157ec <close@plt+0x4d90>
   1584c:	movw	r3, #8208	; 0x2010
   15850:	ubfx	r0, r5, #8, #8
   15854:	ldr	r3, [r4, r3]
   15858:	mov	r1, r4
   1585c:	blx	r3
   15860:	b	157c4 <close@plt+0x4d68>
   15864:	movw	r3, #8208	; 0x2010
   15868:	uxtb	r0, r5
   1586c:	ldr	r3, [r4, r3]
   15870:	mov	r1, r4
   15874:	blx	r3
   15878:	b	1579c <close@plt+0x4d40>
   1587c:	push	{r3, r4, r5, lr}
   15880:	movw	r3, #37132	; 0x910c
   15884:	movt	r3, #2
   15888:	tst	r1, #4
   1588c:	mov	r4, r0
   15890:	mov	r5, r2
   15894:	ldr	r1, [r3]
   15898:	add	r1, r1, #4
   1589c:	str	r1, [r3]
   158a0:	ldr	r3, [r0, #4]
   158a4:	sub	r3, r3, #1
   158a8:	str	r3, [r0, #4]
   158ac:	beq	15948 <close@plt+0x4eec>
   158b0:	cmp	r3, #0
   158b4:	beq	159e0 <close@plt+0x4f84>
   158b8:	ldr	r3, [r0]
   158bc:	asr	r2, r2, #24
   158c0:	add	r1, r3, #1
   158c4:	str	r1, [r0]
   158c8:	strb	r2, [r3]
   158cc:	ldr	r3, [r4, #4]
   158d0:	sub	r3, r3, #1
   158d4:	str	r3, [r4, #4]
   158d8:	cmp	r3, #0
   158dc:	beq	15a28 <close@plt+0x4fcc>
   158e0:	ldr	r3, [r4]
   158e4:	asr	r2, r5, #16
   158e8:	add	r1, r3, #1
   158ec:	str	r1, [r4]
   158f0:	strb	r2, [r3]
   158f4:	ldr	r3, [r4, #4]
   158f8:	sub	r3, r3, #1
   158fc:	str	r3, [r4, #4]
   15900:	cmp	r3, #0
   15904:	beq	15a10 <close@plt+0x4fb4>
   15908:	ldr	r3, [r4]
   1590c:	asr	r2, r5, #8
   15910:	add	r1, r3, #1
   15914:	str	r1, [r4]
   15918:	strb	r2, [r3]
   1591c:	ldr	r3, [r4, #4]
   15920:	sub	r3, r3, #1
   15924:	str	r3, [r4, #4]
   15928:	cmp	r3, #0
   1592c:	beq	15a40 <close@plt+0x4fe4>
   15930:	ldr	r3, [r4]
   15934:	uxtb	r0, r5
   15938:	add	r2, r3, #1
   1593c:	str	r2, [r4]
   15940:	strb	r5, [r3]
   15944:	pop	{r3, r4, r5, pc}
   15948:	cmp	r3, #0
   1594c:	beq	159f8 <close@plt+0x4f9c>
   15950:	ldr	r3, [r0]
   15954:	add	r2, r3, #1
   15958:	str	r2, [r0]
   1595c:	strb	r5, [r3]
   15960:	ldr	r3, [r4, #4]
   15964:	sub	r3, r3, #1
   15968:	str	r3, [r4, #4]
   1596c:	cmp	r3, #0
   15970:	beq	15a58 <close@plt+0x4ffc>
   15974:	ldr	r3, [r4]
   15978:	asr	r2, r5, #8
   1597c:	add	r1, r3, #1
   15980:	str	r1, [r4]
   15984:	strb	r2, [r3]
   15988:	ldr	r3, [r4, #4]
   1598c:	sub	r3, r3, #1
   15990:	str	r3, [r4, #4]
   15994:	cmp	r3, #0
   15998:	beq	15a88 <close@plt+0x502c>
   1599c:	ldr	r3, [r4]
   159a0:	asr	r2, r5, #16
   159a4:	add	r1, r3, #1
   159a8:	str	r1, [r4]
   159ac:	strb	r2, [r3]
   159b0:	ldr	r3, [r4, #4]
   159b4:	sub	r3, r3, #1
   159b8:	str	r3, [r4, #4]
   159bc:	cmp	r3, #0
   159c0:	beq	15a70 <close@plt+0x5014>
   159c4:	ldr	r3, [r4]
   159c8:	asr	r5, r5, #24
   159cc:	add	r2, r3, #1
   159d0:	uxtb	r0, r5
   159d4:	str	r2, [r4]
   159d8:	strb	r5, [r3]
   159dc:	pop	{r3, r4, r5, pc}
   159e0:	movw	r3, #8208	; 0x2010
   159e4:	lsr	r0, r2, #24
   159e8:	ldr	r3, [r4, r3]
   159ec:	mov	r1, r4
   159f0:	blx	r3
   159f4:	b	158cc <close@plt+0x4e70>
   159f8:	movw	r3, #8208	; 0x2010
   159fc:	uxtb	r0, r2
   15a00:	ldr	r3, [r4, r3]
   15a04:	mov	r1, r4
   15a08:	blx	r3
   15a0c:	b	15960 <close@plt+0x4f04>
   15a10:	movw	r3, #8208	; 0x2010
   15a14:	ubfx	r0, r5, #8, #8
   15a18:	ldr	r3, [r4, r3]
   15a1c:	mov	r1, r4
   15a20:	blx	r3
   15a24:	b	1591c <close@plt+0x4ec0>
   15a28:	movw	r3, #8208	; 0x2010
   15a2c:	ubfx	r0, r5, #16, #8
   15a30:	ldr	r3, [r4, r3]
   15a34:	mov	r1, r4
   15a38:	blx	r3
   15a3c:	b	158f4 <close@plt+0x4e98>
   15a40:	movw	r3, #8208	; 0x2010
   15a44:	uxtb	r0, r5
   15a48:	ldr	r3, [r4, r3]
   15a4c:	mov	r1, r4
   15a50:	blx	r3
   15a54:	pop	{r3, r4, r5, pc}
   15a58:	movw	r3, #8208	; 0x2010
   15a5c:	ubfx	r0, r5, #8, #8
   15a60:	ldr	r3, [r4, r3]
   15a64:	mov	r1, r4
   15a68:	blx	r3
   15a6c:	b	15988 <close@plt+0x4f2c>
   15a70:	movw	r3, #8208	; 0x2010
   15a74:	lsr	r0, r5, #24
   15a78:	ldr	r3, [r4, r3]
   15a7c:	mov	r1, r4
   15a80:	blx	r3
   15a84:	pop	{r3, r4, r5, pc}
   15a88:	movw	r3, #8208	; 0x2010
   15a8c:	ubfx	r0, r5, #16, #8
   15a90:	ldr	r3, [r4, r3]
   15a94:	mov	r1, r4
   15a98:	blx	r3
   15a9c:	b	159b0 <close@plt+0x4f54>
   15aa0:	push	{r3, r4, r5, lr}
   15aa4:	movw	r3, #37132	; 0x910c
   15aa8:	movt	r3, #2
   15aac:	tst	r1, #4
   15ab0:	mov	r4, r0
   15ab4:	mov	r5, r2
   15ab8:	ldr	r1, [r3]
   15abc:	add	r1, r1, #2
   15ac0:	str	r1, [r3]
   15ac4:	ldr	r3, [r0, #4]
   15ac8:	sub	r3, r3, #1
   15acc:	str	r3, [r0, #4]
   15ad0:	beq	15b1c <close@plt+0x50c0>
   15ad4:	cmp	r3, #0
   15ad8:	beq	15b64 <close@plt+0x5108>
   15adc:	ldr	r3, [r0]
   15ae0:	asr	r2, r2, #8
   15ae4:	add	r1, r3, #1
   15ae8:	str	r1, [r0]
   15aec:	strb	r2, [r3]
   15af0:	ldr	r3, [r4, #4]
   15af4:	sub	r3, r3, #1
   15af8:	str	r3, [r4, #4]
   15afc:	cmp	r3, #0
   15b00:	beq	15b94 <close@plt+0x5138>
   15b04:	ldr	r3, [r4]
   15b08:	uxtb	r0, r5
   15b0c:	add	r2, r3, #1
   15b10:	str	r2, [r4]
   15b14:	strb	r5, [r3]
   15b18:	pop	{r3, r4, r5, pc}
   15b1c:	cmp	r3, #0
   15b20:	beq	15b7c <close@plt+0x5120>
   15b24:	ldr	r3, [r0]
   15b28:	add	r2, r3, #1
   15b2c:	str	r2, [r0]
   15b30:	strb	r5, [r3]
   15b34:	ldr	r3, [r4, #4]
   15b38:	sub	r3, r3, #1
   15b3c:	str	r3, [r4, #4]
   15b40:	cmp	r3, #0
   15b44:	beq	15bac <close@plt+0x5150>
   15b48:	ldr	r3, [r4]
   15b4c:	asr	r5, r5, #8
   15b50:	add	r2, r3, #1
   15b54:	uxtb	r0, r5
   15b58:	str	r2, [r4]
   15b5c:	strb	r5, [r3]
   15b60:	pop	{r3, r4, r5, pc}
   15b64:	movw	r3, #8208	; 0x2010
   15b68:	ubfx	r0, r2, #8, #8
   15b6c:	ldr	r3, [r4, r3]
   15b70:	mov	r1, r4
   15b74:	blx	r3
   15b78:	b	15af0 <close@plt+0x5094>
   15b7c:	movw	r3, #8208	; 0x2010
   15b80:	uxtb	r0, r2
   15b84:	ldr	r3, [r4, r3]
   15b88:	mov	r1, r4
   15b8c:	blx	r3
   15b90:	b	15b34 <close@plt+0x50d8>
   15b94:	movw	r3, #8208	; 0x2010
   15b98:	uxtb	r0, r5
   15b9c:	ldr	r3, [r4, r3]
   15ba0:	mov	r1, r4
   15ba4:	blx	r3
   15ba8:	pop	{r3, r4, r5, pc}
   15bac:	movw	r3, #8208	; 0x2010
   15bb0:	ubfx	r0, r5, #8, #8
   15bb4:	ldr	r3, [r4, r3]
   15bb8:	mov	r1, r4
   15bbc:	blx	r3
   15bc0:	pop	{r3, r4, r5, pc}
   15bc4:	push	{r4, r5, r6, lr}
   15bc8:	mov	r4, r2
   15bcc:	mov	r6, r0
   15bd0:	mov	r5, r1
   15bd4:	ldrsh	r2, [r2]
   15bd8:	bl	15aa0 <close@plt+0x5044>
   15bdc:	mov	r1, r5
   15be0:	ldrsh	r2, [r4, #2]
   15be4:	mov	r0, r6
   15be8:	bl	15aa0 <close@plt+0x5044>
   15bec:	mov	r1, r5
   15bf0:	ldrsh	r2, [r4, #4]
   15bf4:	mov	r0, r6
   15bf8:	bl	15aa0 <close@plt+0x5044>
   15bfc:	mov	r1, r5
   15c00:	ldrsh	r2, [r4, #6]
   15c04:	mov	r0, r6
   15c08:	bl	15aa0 <close@plt+0x5044>
   15c0c:	mov	r1, r5
   15c10:	ldrsh	r2, [r4, #8]
   15c14:	mov	r0, r6
   15c18:	bl	15aa0 <close@plt+0x5044>
   15c1c:	mov	r0, r6
   15c20:	mov	r1, r5
   15c24:	ldrh	r2, [r4, #10]
   15c28:	pop	{r4, r5, r6, lr}
   15c2c:	b	15aa0 <close@plt+0x5044>
   15c30:	push	{r3, lr}
   15c34:	movw	r3, #37132	; 0x910c
   15c38:	ldr	ip, [r0, #4]
   15c3c:	movt	r3, #2
   15c40:	mov	r2, r0
   15c44:	sub	ip, ip, #1
   15c48:	ldr	r0, [r3]
   15c4c:	cmp	ip, #0
   15c50:	str	ip, [r2, #4]
   15c54:	add	r0, r0, #1
   15c58:	str	r0, [r3]
   15c5c:	beq	15c78 <close@plt+0x521c>
   15c60:	ldr	r3, [r2]
   15c64:	uxtb	r0, r1
   15c68:	add	ip, r3, #1
   15c6c:	str	ip, [r2]
   15c70:	strb	r1, [r3]
   15c74:	pop	{r3, pc}
   15c78:	movw	r3, #8208	; 0x2010
   15c7c:	uxtb	r0, r1
   15c80:	ldr	r3, [r2, r3]
   15c84:	mov	r1, r2
   15c88:	blx	r3
   15c8c:	pop	{r3, pc}
   15c90:	push	{r4, r5, r6, lr}
   15c94:	mov	r6, r1
   15c98:	ldrb	r1, [r2, #10]
   15c9c:	mov	r4, r2
   15ca0:	mov	r5, r0
   15ca4:	and	r1, r1, #1
   15ca8:	bl	15c30 <close@plt+0x51d4>
   15cac:	ldrb	r1, [r4, #10]
   15cb0:	mov	r0, r5
   15cb4:	ubfx	r1, r1, #2, #1
   15cb8:	bl	15c30 <close@plt+0x51d4>
   15cbc:	ldrb	r1, [r4, #10]
   15cc0:	mov	r0, r5
   15cc4:	ubfx	r1, r1, #1, #1
   15cc8:	bl	15c30 <close@plt+0x51d4>
   15ccc:	ldrb	r1, [r4, #10]
   15cd0:	mov	r0, r5
   15cd4:	ubfx	r1, r1, #3, #1
   15cd8:	bl	15c30 <close@plt+0x51d4>
   15cdc:	ldrb	r1, [r4, #10]
   15ce0:	mov	r0, r5
   15ce4:	ubfx	r1, r1, #4, #1
   15ce8:	bl	15c30 <close@plt+0x51d4>
   15cec:	ldrb	r1, [r4, #10]
   15cf0:	mov	r0, r5
   15cf4:	ubfx	r1, r1, #5, #1
   15cf8:	bl	15c30 <close@plt+0x51d4>
   15cfc:	ldrh	r1, [r4, #10]
   15d00:	mov	r0, r5
   15d04:	ubfx	r1, r1, #7, #2
   15d08:	bl	15c30 <close@plt+0x51d4>
   15d0c:	mov	r1, #0
   15d10:	mov	r0, r5
   15d14:	bl	15c30 <close@plt+0x51d4>
   15d18:	mov	r1, r6
   15d1c:	ldrsh	r2, [r4, #64]	; 0x40
   15d20:	mov	r0, r5
   15d24:	bl	1587c <close@plt+0x4e20>
   15d28:	mov	r1, r6
   15d2c:	ldrsh	r2, [r4, #66]	; 0x42
   15d30:	mov	r0, r5
   15d34:	bl	1587c <close@plt+0x4e20>
   15d38:	mov	r1, r6
   15d3c:	ldrsh	r2, [r4, #12]
   15d40:	mov	r0, r5
   15d44:	bl	1587c <close@plt+0x4e20>
   15d48:	mov	r0, r5
   15d4c:	mov	r1, r6
   15d50:	add	r2, r4, #28
   15d54:	bl	15bc4 <close@plt+0x5168>
   15d58:	mov	r0, r5
   15d5c:	mov	r1, r6
   15d60:	add	r2, r4, #16
   15d64:	bl	15bc4 <close@plt+0x5168>
   15d68:	bic	r3, r6, #255	; 0xff
   15d6c:	cmp	r3, #256	; 0x100
   15d70:	popne	{r4, r5, r6, pc}
   15d74:	mov	r0, r5
   15d78:	mov	r1, r6
   15d7c:	add	r2, r4, #52	; 0x34
   15d80:	bl	15bc4 <close@plt+0x5168>
   15d84:	mov	r0, r5
   15d88:	mov	r1, r6
   15d8c:	add	r2, r4, #40	; 0x28
   15d90:	pop	{r4, r5, r6, lr}
   15d94:	b	15bc4 <close@plt+0x5168>
   15d98:	push	{r3, r4, r5, lr}
   15d9c:	mov	r4, r1
   15da0:	ldrsh	r1, [r1]
   15da4:	mov	r5, r0
   15da8:	add	r1, r1, #128	; 0x80
   15dac:	bl	15c30 <close@plt+0x51d4>
   15db0:	ldrsh	r1, [r4, #2]
   15db4:	mov	r0, r5
   15db8:	add	r1, r1, #128	; 0x80
   15dbc:	bl	15c30 <close@plt+0x51d4>
   15dc0:	ldrsh	r1, [r4, #4]
   15dc4:	mov	r0, r5
   15dc8:	add	r1, r1, #128	; 0x80
   15dcc:	bl	15c30 <close@plt+0x51d4>
   15dd0:	ldrsh	r1, [r4, #6]
   15dd4:	mov	r0, r5
   15dd8:	add	r1, r1, #128	; 0x80
   15ddc:	bl	15c30 <close@plt+0x51d4>
   15de0:	ldrsh	r1, [r4, #8]
   15de4:	mov	r0, r5
   15de8:	add	r1, r1, #128	; 0x80
   15dec:	pop	{r3, r4, r5, lr}
   15df0:	b	15c30 <close@plt+0x51d4>
   15df4:	push	{r0, r1, r2, r3}
   15df8:	mov	r1, #1
   15dfc:	push	{r4, r5, r6, lr}
   15e00:	movw	r4, #37072	; 0x90d0
   15e04:	sub	sp, sp, #8
   15e08:	movt	r4, #2
   15e0c:	movw	r5, #37076	; 0x90d4
   15e10:	movt	r5, #2
   15e14:	ldr	ip, [r4]
   15e18:	mov	r2, #11
   15e1c:	ldr	r6, [sp, #24]
   15e20:	movw	r0, #32560	; 0x7f30
   15e24:	ldr	r3, [r5]
   15e28:	movt	r0, #1
   15e2c:	str	ip, [sp, #4]
   15e30:	add	ip, sp, #28
   15e34:	str	ip, [sp]
   15e38:	bl	1096c <fwrite@plt>
   15e3c:	mov	r2, r6
   15e40:	ldr	r3, [sp]
   15e44:	ldr	r0, [r5]
   15e48:	mov	r1, #1
   15e4c:	bl	1099c <__vfprintf_chk@plt>
   15e50:	ldr	r2, [sp, #4]
   15e54:	ldr	r3, [r4]
   15e58:	cmp	r2, r3
   15e5c:	bne	15e70 <close@plt+0x5414>
   15e60:	add	sp, sp, #8
   15e64:	pop	{r4, r5, r6, lr}
   15e68:	add	sp, sp, #16
   15e6c:	bx	lr
   15e70:	bl	10954 <__stack_chk_fail@plt>
   15e74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15e78:	movw	r2, #37072	; 0x90d0
   15e7c:	ldr	r5, [r0, #116]	; 0x74
   15e80:	sub	sp, sp, #580	; 0x244
   15e84:	movt	r2, #2
   15e88:	mov	r8, r0
   15e8c:	str	r2, [sp, #28]
   15e90:	mov	r4, r1
   15e94:	ldr	r3, [r5, #32]
   15e98:	ldr	r2, [r2]
   15e9c:	cmp	r3, #0
   15ea0:	str	r2, [sp, #572]	; 0x23c
   15ea4:	beq	16e64 <close@plt+0x6408>
   15ea8:	add	r1, r3, #52	; 0x34
   15eac:	add	r2, r3, #40	; 0x28
   15eb0:	str	r1, [sp, #4]
   15eb4:	add	r1, r3, #76	; 0x4c
   15eb8:	str	r2, [sp, #16]
   15ebc:	add	r3, r3, #64	; 0x40
   15ec0:	str	r1, [sp, #12]
   15ec4:	str	r3, [sp, #20]
   15ec8:	ldr	r6, [r8, #72]	; 0x48
   15ecc:	lsl	r0, r6, #3
   15ed0:	bl	10984 <malloc@plt>
   15ed4:	cmp	r0, #0
   15ed8:	str	r0, [sp, #48]	; 0x30
   15edc:	beq	16e98 <close@plt+0x643c>
   15ee0:	cmp	r6, #0
   15ee4:	movle	r3, #0
   15ee8:	strle	r3, [sp, #44]	; 0x2c
   15eec:	ble	15f88 <close@plt+0x552c>
   15ef0:	mov	r6, #0
   15ef4:	ldr	sl, [sp, #48]	; 0x30
   15ef8:	str	r6, [sp, #44]	; 0x2c
   15efc:	mov	r7, r6
   15f00:	mov	r9, r6
   15f04:	b	15f30 <close@plt+0x54d4>
   15f08:	ldr	r2, [r8, #76]	; 0x4c
   15f0c:	add	r3, sl, r6
   15f10:	add	r2, r2, r6
   15f14:	ldr	r2, [r2, #4]
   15f18:	str	r2, [r3, #4]
   15f1c:	ldr	r3, [r8, #72]	; 0x48
   15f20:	add	r7, r7, #1
   15f24:	add	r6, r6, #8
   15f28:	cmp	r3, r7
   15f2c:	ble	15f84 <close@plt+0x5528>
   15f30:	ldr	r3, [r8, #76]	; 0x4c
   15f34:	str	r9, [sl, r6]
   15f38:	ldr	r0, [r3, r6]
   15f3c:	bl	11460 <close@plt+0xa04>
   15f40:	bl	109d8 <strlen@plt>
   15f44:	ldr	r3, [r8, #80]	; 0x50
   15f48:	ldrb	r3, [r3, r7]
   15f4c:	cmp	r3, #0
   15f50:	add	r0, r0, #1
   15f54:	add	r9, r0, r9
   15f58:	beq	15f08 <close@plt+0x54ac>
   15f5c:	ldr	r3, [r8, #76]	; 0x4c
   15f60:	add	r2, sl, r6
   15f64:	add	r3, r3, r6
   15f68:	str	r9, [r2, #4]
   15f6c:	add	r9, r9, #1
   15f70:	ldr	r0, [r3, #4]
   15f74:	bl	11460 <close@plt+0xa04>
   15f78:	bl	109d8 <strlen@plt>
   15f7c:	add	r9, r9, r0
   15f80:	b	15f1c <close@plt+0x54c0>
   15f84:	str	r9, [sp, #44]	; 0x2c
   15f88:	ldrb	r3, [r8, #87]	; 0x57
   15f8c:	cmp	r3, #4
   15f90:	moveq	r1, #32
   15f94:	beq	15fa4 <close@plt+0x5548>
   15f98:	cmp	r3, #2
   15f9c:	moveq	r1, #16
   15fa0:	movne	r1, #0
   15fa4:	ldrb	r9, [r8, #84]	; 0x54
   15fa8:	ldrb	r2, [r8, #85]	; 0x55
   15fac:	cmp	r9, #1
   15fb0:	ldrb	r3, [r8, #86]	; 0x56
   15fb4:	moveq	r9, #8
   15fb8:	movne	r9, #0
   15fbc:	cmp	r2, #1
   15fc0:	orr	r9, r9, r1
   15fc4:	moveq	r2, #4
   15fc8:	movne	r2, #0
   15fcc:	cmp	r3, #4
   15fd0:	orr	r9, r9, r2
   15fd4:	moveq	r3, #2
   15fd8:	beq	15fe8 <close@plt+0x558c>
   15fdc:	subs	r2, r3, #2
   15fe0:	rsbs	r3, r2, #0
   15fe4:	adcs	r3, r3, r2
   15fe8:	ldr	r2, [sp, #44]	; 0x2c
   15fec:	orr	r9, r9, r3
   15ff0:	add	r1, sp, #60	; 0x3c
   15ff4:	add	r7, sp, #60	; 0x3c
   15ff8:	add	r3, r2, #3
   15ffc:	str	r1, [sp, #52]	; 0x34
   16000:	bic	r3, r3, #3
   16004:	str	r3, [sp, #8]
   16008:	mov	r3, #0
   1600c:	str	r3, [sp, #32]
   16010:	str	r3, [sp, #36]	; 0x24
   16014:	mov	r3, r4
   16018:	orr	r1, r9, #256	; 0x100
   1601c:	and	r2, r9, #3
   16020:	mov	r4, r5
   16024:	str	r1, [sp, #24]
   16028:	str	r2, [sp, #40]	; 0x28
   1602c:	mvn	r6, #-268435456	; 0xf0000000
   16030:	mov	r5, r3
   16034:	b	16088 <close@plt+0x562c>
   16038:	cmp	r3, #2
   1603c:	beq	16564 <close@plt+0x5b08>
   16040:	bls	16318 <close@plt+0x58bc>
   16044:	cmp	r3, #4
   16048:	beq	163bc <close@plt+0x5960>
   1604c:	cmp	r3, #8
   16050:	bne	16080 <close@plt+0x5624>
   16054:	ldr	r1, [sp, #40]	; 0x28
   16058:	add	r7, r7, #16
   1605c:	str	r9, [r7, #-12]
   16060:	ldr	r3, [r4, #32]
   16064:	add	r0, r1, #2
   16068:	ldr	r1, [r4, #4]
   1606c:	ldr	r3, [r3, r0, lsl #2]
   16070:	add	r3, r3, r1, lsl #2
   16074:	add	r3, r3, #27
   16078:	bic	r3, r3, #3
   1607c:	str	r3, [r7, #-8]
   16080:	cmp	r6, #0
   16084:	beq	160e8 <close@plt+0x568c>
   16088:	rsb	r3, r6, #0
   1608c:	and	r3, r3, r6
   16090:	str	r3, [r7]
   16094:	cmp	r3, #16
   16098:	bic	r6, r6, r3
   1609c:	beq	164c4 <close@plt+0x5a68>
   160a0:	bls	16038 <close@plt+0x55dc>
   160a4:	cmp	r3, #64	; 0x40
   160a8:	beq	163a0 <close@plt+0x5944>
   160ac:	bls	16358 <close@plt+0x58fc>
   160b0:	cmp	r3, #128	; 0x80
   160b4:	beq	16504 <close@plt+0x5aa8>
   160b8:	cmp	r3, #256	; 0x100
   160bc:	bne	16080 <close@plt+0x5624>
   160c0:	ldrb	r3, [r8, #14]
   160c4:	mov	r1, #100	; 0x64
   160c8:	str	r1, [r7, #8]
   160cc:	tst	r3, #32
   160d0:	streq	r9, [r7, #4]
   160d4:	ldrne	r3, [sp, #24]
   160d8:	strne	r3, [r7, #4]
   160dc:	cmp	r6, #0
   160e0:	add	r7, r7, #16
   160e4:	bne	16088 <close@plt+0x562c>
   160e8:	ldr	r2, [sp, #52]	; 0x34
   160ec:	mov	r3, r5
   160f0:	mov	r5, r4
   160f4:	mov	r4, r3
   160f8:	rsb	r7, r2, r7
   160fc:	add	r2, r7, #8
   16100:	asr	r7, r7, #4
   16104:	str	r7, [sp, #12]
   16108:	cmp	r7, #0
   1610c:	ble	16d9c <close@plt+0x6340>
   16110:	add	r3, sp, #76	; 0x4c
   16114:	mov	r0, r7
   16118:	add	r6, r6, #1
   1611c:	ldr	r1, [r3, #-8]
   16120:	cmp	r6, r0
   16124:	str	r2, [r3, #-4]
   16128:	add	r2, r2, r1
   1612c:	add	r3, r3, #16
   16130:	bne	16118 <close@plt+0x56bc>
   16134:	movw	r6, #37132	; 0x910c
   16138:	movt	r6, #2
   1613c:	movw	r1, #26113	; 0x6601
   16140:	mov	r0, r4
   16144:	movt	r1, #28771	; 0x7063
   16148:	mov	sl, #0
   1614c:	str	sl, [r6]
   16150:	bl	15758 <close@plt+0x4cfc>
   16154:	mov	r0, r4
   16158:	ldr	r1, [sp, #12]
   1615c:	bl	15758 <close@plt+0x4cfc>
   16160:	ldr	fp, [sp, #12]
   16164:	add	r7, sp, #76	; 0x4c
   16168:	ldr	r1, [r7, #-16]
   1616c:	mov	r0, r4
   16170:	bl	15758 <close@plt+0x4cfc>
   16174:	ldr	r1, [r7, #-12]
   16178:	mov	r0, r4
   1617c:	add	sl, sl, #1
   16180:	bl	15758 <close@plt+0x4cfc>
   16184:	ldr	r1, [r7, #-8]
   16188:	mov	r0, r4
   1618c:	add	r7, r7, #16
   16190:	bl	15758 <close@plt+0x4cfc>
   16194:	ldr	r1, [r7, #-20]	; 0xffffffec
   16198:	mov	r0, r4
   1619c:	bl	15758 <close@plt+0x4cfc>
   161a0:	cmp	sl, fp
   161a4:	bne	16168 <close@plt+0x570c>
   161a8:	ldr	r3, [sp, #72]	; 0x48
   161ac:	ldr	r2, [r6]
   161b0:	cmp	r2, r3
   161b4:	bhi	165e4 <close@plt+0x5b88>
   161b8:	add	r7, sp, #76	; 0x4c
   161bc:	and	r1, r9, #3
   161c0:	mov	r0, #1
   161c4:	movw	fp, #8208	; 0x2010
   161c8:	lsl	r0, r0, r1
   161cc:	mov	r1, #0
   161d0:	str	r0, [sp, #40]	; 0x28
   161d4:	str	r1, [sp, #4]
   161d8:	movw	r1, #37132	; 0x910c
   161dc:	movt	r1, #2
   161e0:	str	r1, [sp, #24]
   161e4:	add	r1, r8, #4
   161e8:	str	r1, [sp, #52]	; 0x34
   161ec:	cmp	r2, r3
   161f0:	bcs	16210 <close@plt+0x57b4>
   161f4:	mov	r0, r4
   161f8:	mov	r1, #0
   161fc:	bl	15c30 <close@plt+0x51d4>
   16200:	ldr	r2, [r7, #-4]
   16204:	ldr	r3, [r6]
   16208:	cmp	r2, r3
   1620c:	bhi	161f4 <close@plt+0x5798>
   16210:	mov	r0, r4
   16214:	ldr	r1, [r7, #-12]
   16218:	bl	15758 <close@plt+0x4cfc>
   1621c:	ldr	r3, [r7, #-16]
   16220:	cmp	r3, #16
   16224:	beq	16b58 <close@plt+0x60fc>
   16228:	bhi	1658c <close@plt+0x5b30>
   1622c:	cmp	r3, #2
   16230:	beq	16944 <close@plt+0x5ee8>
   16234:	bls	1674c <close@plt+0x5cf0>
   16238:	cmp	r3, #4
   1623c:	beq	16b00 <close@plt+0x60a4>
   16240:	cmp	r3, #8
   16244:	bne	165b8 <close@plt+0x5b5c>
   16248:	mov	r0, r4
   1624c:	mov	r1, r9
   16250:	ldr	r2, [r5, #4]
   16254:	bl	1587c <close@plt+0x4e20>
   16258:	ldr	r3, [r5, #4]
   1625c:	cmp	r3, #0
   16260:	ble	16968 <close@plt+0x5f0c>
   16264:	mov	ip, #0
   16268:	str	r7, [sp, #8]
   1626c:	str	r6, [sp, #16]
   16270:	mov	sl, ip
   16274:	mov	r6, r5
   16278:	mov	r7, ip
   1627c:	ldr	r5, [sp, #40]	; 0x28
   16280:	b	162cc <close@plt+0x5870>
   16284:	cmp	r5, #2
   16288:	beq	1661c <close@plt+0x5bc0>
   1628c:	cmp	r5, #4
   16290:	beq	1663c <close@plt+0x5be0>
   16294:	cmp	r5, #8
   16298:	ldrsheq	r0, [r1, r2]
   1629c:	movne	r0, #0
   162a0:	ldrsheq	r3, [r3, #2]
   162a4:	rsbeq	r0, r0, r3
   162a8:	addeq	r0, r0, #63	; 0x3f
   162ac:	asreq	r0, r0, #3
   162b0:	biceq	r0, r0, #7
   162b4:	muleq	r0, r0, lr
   162b8:	ldr	r3, [r6, #4]
   162bc:	add	sl, sl, #1
   162c0:	add	r7, r7, r0
   162c4:	cmp	r3, sl
   162c8:	ble	1695c <close@plt+0x5f00>
   162cc:	mov	r1, r9
   162d0:	mov	r2, r7
   162d4:	mov	r0, r4
   162d8:	bl	1587c <close@plt+0x4e20>
   162dc:	ldr	r1, [r6, #12]
   162e0:	lsl	r2, sl, #4
   162e4:	cmp	r5, #1
   162e8:	add	r3, r1, r2
   162ec:	ldrsh	lr, [r3, #6]
   162f0:	ldrsh	r0, [r3, #8]
   162f4:	add	lr, lr, r0
   162f8:	bne	16284 <close@plt+0x5828>
   162fc:	ldrsh	r3, [r3, #2]
   16300:	ldrsh	r0, [r1, r2]
   16304:	rsb	r0, r0, r3
   16308:	add	r0, r0, #7
   1630c:	asr	r0, r0, #3
   16310:	mul	r0, r0, lr
   16314:	b	162b8 <close@plt+0x585c>
   16318:	cmp	r3, #1
   1631c:	bne	16080 <close@plt+0x5624>
   16320:	ldr	r1, [r8, #72]	; 0x48
   16324:	add	r7, r7, #16
   16328:	str	r9, [r7, #-12]
   1632c:	add	r1, r1, r1, lsl #3
   16330:	add	r3, r1, #11
   16334:	add	r1, r1, #8
   16338:	bic	r3, r3, #3
   1633c:	rsb	r1, r1, r3
   16340:	str	r1, [sp, #32]
   16344:	ldr	r1, [sp, #8]
   16348:	add	r0, r3, #4
   1634c:	add	r3, r0, r1
   16350:	str	r3, [r7, #-8]
   16354:	b	16080 <close@plt+0x5624>
   16358:	cmp	r3, #32
   1635c:	bne	16080 <close@plt+0x5624>
   16360:	ldrh	fp, [r8, #6]
   16364:	add	r7, r7, #16
   16368:	ldrh	r0, [r8, #4]
   1636c:	ldrh	r1, [r8, #10]
   16370:	ldrh	r3, [r8, #8]
   16374:	rsb	fp, r0, fp
   16378:	add	fp, fp, #1
   1637c:	str	r9, [r7, #-12]
   16380:	rsb	r3, r3, r1
   16384:	mla	fp, r3, fp, fp
   16388:	lsl	r3, fp, #1
   1638c:	str	fp, [sp, #36]	; 0x24
   16390:	add	r3, r3, #17
   16394:	bic	r3, r3, #3
   16398:	str	r3, [r7, #-8]
   1639c:	b	16080 <close@plt+0x5624>
   163a0:	str	r9, [r7, #4]
   163a4:	add	r7, r7, #16
   163a8:	ldr	r3, [r4, #4]
   163ac:	add	r3, r3, #2
   163b0:	lsl	r3, r3, #2
   163b4:	str	r3, [r7, #-8]
   163b8:	b	16080 <close@plt+0x5624>
   163bc:	ldr	r1, [sp, #4]
   163c0:	ldrh	r3, [r1]
   163c4:	add	r3, r3, #128	; 0x80
   163c8:	uxth	r3, r3
   163cc:	cmp	r3, #255	; 0xff
   163d0:	bhi	164e8 <close@plt+0x5a8c>
   163d4:	ldrh	r3, [r1, #2]
   163d8:	add	r3, r3, #128	; 0x80
   163dc:	uxth	r3, r3
   163e0:	cmp	r3, #255	; 0xff
   163e4:	bhi	164e8 <close@plt+0x5a8c>
   163e8:	ldrh	r3, [r1, #4]
   163ec:	add	r3, r3, #128	; 0x80
   163f0:	uxth	r3, r3
   163f4:	cmp	r3, #255	; 0xff
   163f8:	bhi	164e8 <close@plt+0x5a8c>
   163fc:	ldrh	r3, [r1, #6]
   16400:	add	r3, r3, #128	; 0x80
   16404:	uxth	r3, r3
   16408:	cmp	r3, #255	; 0xff
   1640c:	bhi	164e8 <close@plt+0x5a8c>
   16410:	ldrh	r3, [r1, #8]
   16414:	add	r3, r3, #128	; 0x80
   16418:	uxth	r3, r3
   1641c:	cmp	r3, #255	; 0xff
   16420:	bhi	164e8 <close@plt+0x5a8c>
   16424:	ldrh	r3, [r1, #10]
   16428:	cmp	r3, #0
   1642c:	bne	164e8 <close@plt+0x5a8c>
   16430:	ldr	r2, [sp, #16]
   16434:	ldrh	r3, [r2]
   16438:	add	r3, r3, #128	; 0x80
   1643c:	uxth	r3, r3
   16440:	cmp	r3, #255	; 0xff
   16444:	bhi	164e8 <close@plt+0x5a8c>
   16448:	ldrh	r3, [r2, #2]
   1644c:	add	r3, r3, #128	; 0x80
   16450:	uxth	r3, r3
   16454:	cmp	r3, #255	; 0xff
   16458:	bhi	164e8 <close@plt+0x5a8c>
   1645c:	ldrh	r3, [r2, #4]
   16460:	add	r3, r3, #128	; 0x80
   16464:	uxth	r3, r3
   16468:	cmp	r3, #255	; 0xff
   1646c:	bhi	164e8 <close@plt+0x5a8c>
   16470:	ldrh	r3, [r2, #6]
   16474:	add	r3, r3, #128	; 0x80
   16478:	uxth	r3, r3
   1647c:	cmp	r3, #255	; 0xff
   16480:	bhi	164e8 <close@plt+0x5a8c>
   16484:	ldrh	r3, [r2, #8]
   16488:	add	r3, r3, #128	; 0x80
   1648c:	uxth	r3, r3
   16490:	cmp	r3, #255	; 0xff
   16494:	bhi	164e8 <close@plt+0x5a8c>
   16498:	ldrh	r3, [r2, #10]
   1649c:	cmp	r3, #0
   164a0:	bne	164e8 <close@plt+0x5a8c>
   164a4:	ldr	r3, [sp, #24]
   164a8:	str	r3, [r7, #4]
   164ac:	ldr	r3, [r4, #4]
   164b0:	add	r3, r3, r3, lsl #2
   164b4:	add	r3, r3, #9
   164b8:	bic	r3, r3, #3
   164bc:	str	r3, [r7, #8]
   164c0:	b	160dc <close@plt+0x5680>
   164c4:	ldr	r3, [r4, #16]
   164c8:	cmp	r3, #0
   164cc:	beq	16080 <close@plt+0x5624>
   164d0:	ldr	r2, [sp, #12]
   164d4:	ldrh	r3, [r2]
   164d8:	add	r3, r3, #128	; 0x80
   164dc:	uxth	r3, r3
   164e0:	cmp	r3, #255	; 0xff
   164e4:	bls	16cc0 <close@plt+0x6264>
   164e8:	str	r9, [r7, #4]
   164ec:	ldr	r3, [r4, #4]
   164f0:	add	r3, r3, r3, lsl #1
   164f4:	lsl	r3, r3, #2
   164f8:	add	r3, r3, #8
   164fc:	str	r3, [r7, #8]
   16500:	b	160dc <close@plt+0x5680>
   16504:	str	r9, [r7, #4]
   16508:	ldr	ip, [r4, #4]
   1650c:	cmp	ip, #0
   16510:	ble	16e90 <close@plt+0x6434>
   16514:	mov	fp, #0
   16518:	mov	sl, fp
   1651c:	ldr	r3, [r4, #32]
   16520:	add	fp, fp, #1
   16524:	ldr	r3, [r3]
   16528:	ldr	r0, [r3, sl, lsl #2]
   1652c:	add	sl, sl, #1
   16530:	bl	11460 <close@plt+0xa04>
   16534:	bl	109d8 <strlen@plt>
   16538:	ldr	ip, [r4, #4]
   1653c:	cmp	ip, sl
   16540:	add	fp, fp, r0
   16544:	bgt	1651c <close@plt+0x5ac0>
   16548:	add	r3, fp, #3
   1654c:	bic	r3, r3, #3
   16550:	add	ip, ip, #3
   16554:	add	r7, r7, #16
   16558:	add	r3, r3, ip, lsl #2
   1655c:	str	r3, [r7, #-8]
   16560:	b	16080 <close@plt+0x5624>
   16564:	ldr	r3, [r4, #32]
   16568:	add	r7, r7, #16
   1656c:	ldrb	r3, [r3, #34]	; 0x22
   16570:	tst	r3, #32
   16574:	mov	r3, #100	; 0x64
   16578:	streq	r9, [r7, #-12]
   1657c:	ldrne	r2, [sp, #24]
   16580:	str	r3, [r7, #-8]
   16584:	strne	r2, [r7, #-12]
   16588:	b	16080 <close@plt+0x5624>
   1658c:	cmp	r3, #64	; 0x40
   16590:	beq	168f8 <close@plt+0x5e9c>
   16594:	bls	1665c <close@plt+0x5c00>
   16598:	cmp	r3, #128	; 0x80
   1659c:	beq	16bd0 <close@plt+0x6174>
   165a0:	cmp	r3, #256	; 0x100
   165a4:	bne	165b8 <close@plt+0x5b5c>
   165a8:	mov	r0, r4
   165ac:	ldr	r1, [r7, #-12]
   165b0:	ldr	r2, [sp, #52]	; 0x34
   165b4:	bl	15c90 <close@plt+0x5234>
   165b8:	ldr	r3, [sp, #4]
   165bc:	ldr	r1, [sp, #12]
   165c0:	add	r3, r3, #1
   165c4:	str	r3, [sp, #4]
   165c8:	cmp	r3, r1
   165cc:	beq	16dc4 <close@plt+0x6368>
   165d0:	ldr	r3, [r7, #12]
   165d4:	add	r7, r7, #16
   165d8:	ldr	r2, [r6]
   165dc:	cmp	r3, r2
   165e0:	bcs	161ec <close@plt+0x5790>
   165e4:	movw	r1, #32628	; 0x7f74
   165e8:	mov	r0, #1
   165ec:	movt	r1, #1
   165f0:	bl	10a14 <__printf_chk@plt>
   165f4:	ldr	r0, [sp, #48]	; 0x30
   165f8:	bl	10930 <free@plt>
   165fc:	mov	r0, #83	; 0x53
   16600:	ldr	r1, [sp, #28]
   16604:	ldr	r2, [sp, #572]	; 0x23c
   16608:	ldr	r3, [r1]
   1660c:	cmp	r2, r3
   16610:	bne	16eb4 <close@plt+0x6458>
   16614:	add	sp, sp, #580	; 0x244
   16618:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1661c:	ldrsh	r3, [r3, #2]
   16620:	ldrsh	r0, [r1, r2]
   16624:	rsb	r0, r0, r3
   16628:	add	r0, r0, #15
   1662c:	asr	r0, r0, #3
   16630:	bic	r0, r0, #1
   16634:	mul	r0, r0, lr
   16638:	b	162b8 <close@plt+0x585c>
   1663c:	ldrsh	r3, [r3, #2]
   16640:	ldrsh	r0, [r1, r2]
   16644:	rsb	r0, r0, r3
   16648:	add	r0, r0, #31
   1664c:	asr	r0, r0, #3
   16650:	bic	r0, r0, #3
   16654:	mul	r0, r0, lr
   16658:	b	162b8 <close@plt+0x585c>
   1665c:	cmp	r3, #32
   16660:	bne	165b8 <close@plt+0x5b5c>
   16664:	mov	r1, r9
   16668:	ldrh	r2, [r8, #4]
   1666c:	mov	r0, r4
   16670:	bl	15aa0 <close@plt+0x5044>
   16674:	mov	r1, r9
   16678:	ldrh	r2, [r8, #6]
   1667c:	mov	r0, r4
   16680:	bl	15aa0 <close@plt+0x5044>
   16684:	mov	r1, r9
   16688:	ldrh	r2, [r8, #8]
   1668c:	mov	r0, r4
   16690:	bl	15aa0 <close@plt+0x5044>
   16694:	mov	r1, r9
   16698:	ldrh	r2, [r8, #10]
   1669c:	mov	r0, r4
   166a0:	bl	15aa0 <close@plt+0x5044>
   166a4:	mov	r0, r4
   166a8:	mov	r1, r9
   166ac:	ldrh	r2, [r8, #12]
   166b0:	bl	15aa0 <close@plt+0x5044>
   166b4:	ldr	r3, [sp, #36]	; 0x24
   166b8:	cmp	r3, #0
   166bc:	ble	165b8 <close@plt+0x5b5c>
   166c0:	str	r6, [sp, #8]
   166c4:	mov	sl, #0
   166c8:	mov	r6, r5
   166cc:	mov	r5, r4
   166d0:	mov	r4, r3
   166d4:	b	166fc <close@plt+0x5ca0>
   166d8:	ldr	r2, [r6, #12]
   166dc:	mov	r0, r5
   166e0:	mov	r1, r9
   166e4:	add	sl, sl, #1
   166e8:	rsb	r2, r2, r3
   166ec:	asr	r2, r2, #4
   166f0:	bl	15aa0 <close@plt+0x5044>
   166f4:	cmp	sl, r4
   166f8:	beq	1673c <close@plt+0x5ce0>
   166fc:	ldr	r3, [r6, #24]
   16700:	asr	r2, sl, #7
   16704:	ldr	r3, [r3, r2, lsl #2]
   16708:	cmp	r3, #0
   1670c:	beq	16720 <close@plt+0x5cc4>
   16710:	and	r2, sl, #127	; 0x7f
   16714:	ldr	r3, [r3, r2, lsl #2]
   16718:	cmp	r3, #0
   1671c:	bne	166d8 <close@plt+0x5c7c>
   16720:	mov	r0, r5
   16724:	mov	r1, r9
   16728:	movw	r2, #65535	; 0xffff
   1672c:	add	sl, sl, #1
   16730:	bl	15aa0 <close@plt+0x5044>
   16734:	cmp	sl, r4
   16738:	bne	166fc <close@plt+0x5ca0>
   1673c:	mov	r4, r5
   16740:	mov	r5, r6
   16744:	ldr	r6, [sp, #8]
   16748:	b	165b8 <close@plt+0x5b5c>
   1674c:	cmp	r3, #1
   16750:	bne	165b8 <close@plt+0x5b5c>
   16754:	mov	r0, r4
   16758:	mov	r1, r9
   1675c:	ldr	r2, [r8, #72]	; 0x48
   16760:	bl	1587c <close@plt+0x4e20>
   16764:	ldr	r3, [r8, #72]	; 0x48
   16768:	cmp	r3, #0
   1676c:	ble	167e0 <close@plt+0x5d84>
   16770:	str	r6, [sp, #20]
   16774:	mov	ip, #0
   16778:	ldr	r6, [sp, #48]	; 0x30
   1677c:	mov	sl, ip
   16780:	str	r7, [sp, #16]
   16784:	mov	r7, ip
   16788:	str	r5, [sp, #8]
   1678c:	mov	r5, r6
   16790:	mov	r1, r9
   16794:	ldr	r2, [r5, r7]!
   16798:	mov	r0, r4
   1679c:	bl	1587c <close@plt+0x4e20>
   167a0:	ldr	r2, [r8, #80]	; 0x50
   167a4:	mov	r0, r4
   167a8:	add	r7, r7, #8
   167ac:	ldrb	r1, [r2, sl]
   167b0:	add	sl, sl, #1
   167b4:	bl	15c30 <close@plt+0x51d4>
   167b8:	ldr	r2, [r5, #4]
   167bc:	mov	r0, r4
   167c0:	mov	r1, r9
   167c4:	bl	1587c <close@plt+0x4e20>
   167c8:	ldr	r2, [r8, #72]	; 0x48
   167cc:	cmp	r2, sl
   167d0:	bgt	1678c <close@plt+0x5d30>
   167d4:	ldr	r5, [sp, #8]
   167d8:	ldr	r7, [sp, #16]
   167dc:	ldr	r6, [sp, #20]
   167e0:	ldr	r3, [sp, #32]
   167e4:	cmp	r3, #0
   167e8:	ble	16818 <close@plt+0x5dbc>
   167ec:	mov	sl, #0
   167f0:	str	r5, [sp, #8]
   167f4:	mov	r5, sl
   167f8:	ldr	sl, [sp, #32]
   167fc:	add	r5, r5, #1
   16800:	mov	r0, r4
   16804:	mov	r1, #0
   16808:	bl	15c30 <close@plt+0x51d4>
   1680c:	cmp	r5, sl
   16810:	bne	167fc <close@plt+0x5da0>
   16814:	ldr	r5, [sp, #8]
   16818:	mov	r0, r4
   1681c:	mov	r1, r9
   16820:	ldr	r2, [sp, #44]	; 0x2c
   16824:	bl	1587c <close@plt+0x4e20>
   16828:	ldr	r3, [r8, #72]	; 0x48
   1682c:	cmp	r3, #0
   16830:	ble	165b8 <close@plt+0x5b5c>
   16834:	mov	sl, #0
   16838:	str	r5, [sp, #8]
   1683c:	str	r7, [sp, #20]
   16840:	mov	r7, sl
   16844:	str	r9, [sp, #16]
   16848:	ldr	r5, [sp, #24]
   1684c:	b	16860 <close@plt+0x5e04>
   16850:	ldr	r2, [r8, #72]	; 0x48
   16854:	add	r7, r7, #1
   16858:	cmp	r2, r7
   1685c:	ble	168e8 <close@plt+0x5e8c>
   16860:	ldr	r2, [r8, #76]	; 0x4c
   16864:	lsl	sl, r7, #3
   16868:	ldr	r0, [r2, r7, lsl #3]
   1686c:	bl	11460 <close@plt+0xa04>
   16870:	mov	r9, r0
   16874:	bl	109d8 <strlen@plt>
   16878:	ldr	lr, [r6]
   1687c:	mov	r1, r9
   16880:	add	r2, r0, #1
   16884:	mov	r0, r4
   16888:	add	lr, r2, lr
   1688c:	str	lr, [r6]
   16890:	bl	14dac <close@plt+0x4350>
   16894:	ldr	r2, [r8, #80]	; 0x50
   16898:	ldrb	r2, [r2, r7]
   1689c:	cmp	r2, #0
   168a0:	beq	16850 <close@plt+0x5df4>
   168a4:	ldr	r2, [r8, #76]	; 0x4c
   168a8:	add	r7, r7, #1
   168ac:	add	sl, r2, sl
   168b0:	ldr	r0, [sl, #4]
   168b4:	bl	11460 <close@plt+0xa04>
   168b8:	mov	sl, r0
   168bc:	bl	109d8 <strlen@plt>
   168c0:	ldr	lr, [r5]
   168c4:	mov	r1, sl
   168c8:	add	r2, r0, #1
   168cc:	mov	r0, r4
   168d0:	add	lr, r2, lr
   168d4:	str	lr, [r5]
   168d8:	bl	14dac <close@plt+0x4350>
   168dc:	ldr	r2, [r8, #72]	; 0x48
   168e0:	cmp	r2, r7
   168e4:	bgt	16860 <close@plt+0x5e04>
   168e8:	ldr	r5, [sp, #8]
   168ec:	ldr	r9, [sp, #16]
   168f0:	ldr	r7, [sp, #20]
   168f4:	b	165b8 <close@plt+0x5b5c>
   168f8:	mov	r0, r4
   168fc:	mov	r1, r9
   16900:	ldr	r2, [r5, #4]
   16904:	bl	1587c <close@plt+0x4e20>
   16908:	ldr	r3, [r5, #4]
   1690c:	cmp	r3, #0
   16910:	ble	165b8 <close@plt+0x5b5c>
   16914:	mov	sl, #0
   16918:	ldr	r3, [r5, #32]
   1691c:	mov	r0, r4
   16920:	mov	r1, r9
   16924:	ldr	r3, [r3, #4]
   16928:	ldr	r2, [r3, sl, lsl #2]
   1692c:	add	sl, sl, #1
   16930:	bl	1587c <close@plt+0x4e20>
   16934:	ldr	r3, [r5, #4]
   16938:	cmp	r3, sl
   1693c:	bgt	16918 <close@plt+0x5ebc>
   16940:	b	165b8 <close@plt+0x5b5c>
   16944:	ldr	r2, [r5, #32]
   16948:	mov	r0, r4
   1694c:	ldr	r1, [r7, #-12]
   16950:	add	r2, r2, #24
   16954:	bl	15c90 <close@plt+0x5234>
   16958:	b	165b8 <close@plt+0x5b5c>
   1695c:	mov	r5, r6
   16960:	ldr	r7, [sp, #8]
   16964:	ldr	r6, [sp, #16]
   16968:	mov	sl, #0
   1696c:	ldr	r3, [r5, #32]
   16970:	add	r2, sl, #2
   16974:	mov	r0, r4
   16978:	add	sl, sl, #1
   1697c:	mov	r1, r9
   16980:	ldr	r2, [r3, r2, lsl #2]
   16984:	bl	1587c <close@plt+0x4e20>
   16988:	cmp	sl, #4
   1698c:	bne	1696c <close@plt+0x5f10>
   16990:	ldr	r3, [r5, #4]
   16994:	cmp	r3, #0
   16998:	ble	165b8 <close@plt+0x5b5c>
   1699c:	str	r7, [sp, #16]
   169a0:	mov	r7, r4
   169a4:	ldr	r4, [sp, #40]	; 0x28
   169a8:	mov	sl, #0
   169ac:	str	r9, [sp, #8]
   169b0:	str	r8, [sp, #20]
   169b4:	ldr	ip, [r5, #12]
   169b8:	lsl	r0, sl, #4
   169bc:	cmp	r4, #1
   169c0:	add	r1, ip, r0
   169c4:	ldrsh	lr, [r1, #6]
   169c8:	ldrsh	r2, [r1, #8]
   169cc:	add	r2, lr, r2
   169d0:	beq	16a98 <close@plt+0x603c>
   169d4:	cmp	r4, #2
   169d8:	beq	16ab8 <close@plt+0x605c>
   169dc:	cmp	r4, #4
   169e0:	beq	16adc <close@plt+0x6080>
   169e4:	cmp	r4, #8
   169e8:	ldrsheq	r0, [ip, r0]
   169ec:	movne	r0, #0
   169f0:	ldrsheq	ip, [r1, #2]
   169f4:	movne	r2, r0
   169f8:	rsbeq	r0, r0, ip
   169fc:	addeq	r0, r0, #63	; 0x3f
   16a00:	asreq	r0, r0, #3
   16a04:	biceq	r0, r0, #7
   16a08:	muleq	r2, r0, r2
   16a0c:	moveq	r0, r2
   16a10:	ldr	r9, [r1, #12]
   16a14:	ldr	r1, [r6]
   16a18:	add	r9, r9, #1
   16a1c:	add	r0, r0, r1
   16a20:	add	r8, r9, r2
   16a24:	str	r0, [r6]
   16a28:	b	16a44 <close@plt+0x5fe8>
   16a2c:	ldr	r3, [r7]
   16a30:	add	r2, r3, #1
   16a34:	str	r2, [r7]
   16a38:	ldrb	r2, [r9, #-1]
   16a3c:	strb	r2, [r3]
   16a40:	add	r9, r9, #1
   16a44:	cmp	r9, r8
   16a48:	beq	16a74 <close@plt+0x6018>
   16a4c:	ldr	r3, [r7, #4]
   16a50:	sub	r3, r3, #1
   16a54:	str	r3, [r7, #4]
   16a58:	cmp	r3, #0
   16a5c:	bne	16a2c <close@plt+0x5fd0>
   16a60:	ldr	r3, [r7, fp]
   16a64:	mov	r1, r7
   16a68:	ldrb	r0, [r9, #-1]
   16a6c:	blx	r3
   16a70:	b	16a40 <close@plt+0x5fe4>
   16a74:	ldr	r2, [r5, #4]
   16a78:	add	sl, sl, #1
   16a7c:	cmp	r2, sl
   16a80:	bgt	169b4 <close@plt+0x5f58>
   16a84:	mov	r4, r7
   16a88:	ldr	r9, [sp, #8]
   16a8c:	ldr	r8, [sp, #20]
   16a90:	ldr	r7, [sp, #16]
   16a94:	b	165b8 <close@plt+0x5b5c>
   16a98:	ldrsh	r0, [ip, r0]
   16a9c:	ldrsh	ip, [r1, #2]
   16aa0:	rsb	r0, r0, ip
   16aa4:	add	r0, r0, #7
   16aa8:	asr	r0, r0, #3
   16aac:	mul	r2, r0, r2
   16ab0:	mov	r0, r2
   16ab4:	b	16a10 <close@plt+0x5fb4>
   16ab8:	ldrsh	r0, [ip, r0]
   16abc:	ldrsh	ip, [r1, #2]
   16ac0:	rsb	r0, r0, ip
   16ac4:	add	r0, r0, #15
   16ac8:	asr	r0, r0, #3
   16acc:	bic	r0, r0, #1
   16ad0:	mul	r2, r0, r2
   16ad4:	mov	r0, r2
   16ad8:	b	16a10 <close@plt+0x5fb4>
   16adc:	ldrsh	r0, [ip, r0]
   16ae0:	ldrsh	ip, [r1, #2]
   16ae4:	rsb	r0, r0, ip
   16ae8:	add	r0, r0, #31
   16aec:	asr	r0, r0, #3
   16af0:	bic	r0, r0, #3
   16af4:	mul	r2, r0, r2
   16af8:	mov	r0, r2
   16afc:	b	16a10 <close@plt+0x5fb4>
   16b00:	ldr	r3, [r7, #-12]
   16b04:	mov	r0, r4
   16b08:	mov	r1, r9
   16b0c:	ldr	r2, [r5, #4]
   16b10:	bic	r3, r3, #255	; 0xff
   16b14:	cmp	r3, #256	; 0x100
   16b18:	beq	16dd4 <close@plt+0x6378>
   16b1c:	bl	1587c <close@plt+0x4e20>
   16b20:	ldr	r3, [r5, #4]
   16b24:	cmp	r3, #0
   16b28:	ble	165b8 <close@plt+0x5b5c>
   16b2c:	mov	sl, #0
   16b30:	ldr	r2, [r5, #12]
   16b34:	mov	r0, r4
   16b38:	mov	r1, r9
   16b3c:	add	r2, r2, sl, lsl #4
   16b40:	add	sl, sl, #1
   16b44:	bl	15bc4 <close@plt+0x5168>
   16b48:	ldr	r3, [r5, #4]
   16b4c:	cmp	r3, sl
   16b50:	bgt	16b30 <close@plt+0x60d4>
   16b54:	b	165b8 <close@plt+0x5b5c>
   16b58:	ldr	r3, [r7, #-12]
   16b5c:	mov	r0, r4
   16b60:	mov	r1, r9
   16b64:	ldr	r2, [r5, #4]
   16b68:	bic	r3, r3, #255	; 0xff
   16b6c:	cmp	r3, #256	; 0x100
   16b70:	beq	16e0c <close@plt+0x63b0>
   16b74:	bl	1587c <close@plt+0x4e20>
   16b78:	ldr	r3, [r5, #4]
   16b7c:	cmp	r3, #0
   16b80:	ble	165b8 <close@plt+0x5b5c>
   16b84:	mov	sl, #0
   16b88:	str	r6, [sp, #8]
   16b8c:	mov	r6, r5
   16b90:	mov	r5, r4
   16b94:	mov	r4, sl
   16b98:	ldr	r2, [r6, #16]
   16b9c:	mov	r0, r5
   16ba0:	mov	r1, r9
   16ba4:	add	r4, r4, #1
   16ba8:	add	r2, r2, sl
   16bac:	add	sl, sl, #12
   16bb0:	bl	15bc4 <close@plt+0x5168>
   16bb4:	ldr	r2, [r6, #4]
   16bb8:	cmp	r2, r4
   16bbc:	bgt	16b98 <close@plt+0x613c>
   16bc0:	mov	r4, r5
   16bc4:	mov	r5, r6
   16bc8:	ldr	r6, [sp, #8]
   16bcc:	b	165b8 <close@plt+0x5b5c>
   16bd0:	mov	r0, r4
   16bd4:	mov	r1, r9
   16bd8:	ldr	r2, [r5, #4]
   16bdc:	bl	1587c <close@plt+0x4e20>
   16be0:	ldr	r3, [r5, #4]
   16be4:	cmp	r3, #0
   16be8:	ble	16e88 <close@plt+0x642c>
   16bec:	mov	r3, #0
   16bf0:	str	r6, [sp, #8]
   16bf4:	mov	sl, r3
   16bf8:	mov	r6, r5
   16bfc:	mov	r5, r4
   16c00:	mov	r4, r3
   16c04:	mov	r1, r9
   16c08:	mov	r2, r4
   16c0c:	mov	r0, r5
   16c10:	bl	1587c <close@plt+0x4e20>
   16c14:	ldr	r2, [r6, #32]
   16c18:	ldr	r2, [r2]
   16c1c:	ldr	r0, [r2, sl, lsl #2]
   16c20:	add	sl, sl, #1
   16c24:	bl	11460 <close@plt+0xa04>
   16c28:	bl	109d8 <strlen@plt>
   16c2c:	ldr	r2, [r6, #4]
   16c30:	cmp	r2, sl
   16c34:	add	r0, r0, r4
   16c38:	add	r4, r0, #1
   16c3c:	bgt	16c04 <close@plt+0x61a8>
   16c40:	mov	r3, r4
   16c44:	mov	r4, r5
   16c48:	mov	r5, r6
   16c4c:	ldr	r6, [sp, #8]
   16c50:	mov	r2, r3
   16c54:	mov	r0, r4
   16c58:	mov	r1, r9
   16c5c:	bl	1587c <close@plt+0x4e20>
   16c60:	ldr	r3, [r5, #4]
   16c64:	cmp	r3, #0
   16c68:	ble	165b8 <close@plt+0x5b5c>
   16c6c:	mov	sl, #0
   16c70:	str	r7, [sp, #8]
   16c74:	ldr	r3, [r5, #32]
   16c78:	ldr	r3, [r3]
   16c7c:	ldr	r0, [r3, sl, lsl #2]
   16c80:	add	sl, sl, #1
   16c84:	bl	11460 <close@plt+0xa04>
   16c88:	mov	r7, r0
   16c8c:	bl	109d8 <strlen@plt>
   16c90:	ldr	r3, [r6]
   16c94:	mov	r1, r7
   16c98:	add	r2, r0, #1
   16c9c:	mov	r0, r4
   16ca0:	add	r3, r2, r3
   16ca4:	str	r3, [r6]
   16ca8:	bl	14dac <close@plt+0x4350>
   16cac:	ldr	r3, [r5, #4]
   16cb0:	cmp	r3, sl
   16cb4:	bgt	16c74 <close@plt+0x6218>
   16cb8:	ldr	r7, [sp, #8]
   16cbc:	b	165b8 <close@plt+0x5b5c>
   16cc0:	ldrh	r3, [r2, #2]
   16cc4:	add	r3, r3, #128	; 0x80
   16cc8:	uxth	r3, r3
   16ccc:	cmp	r3, #255	; 0xff
   16cd0:	bhi	164e8 <close@plt+0x5a8c>
   16cd4:	ldrh	r3, [r2, #4]
   16cd8:	add	r3, r3, #128	; 0x80
   16cdc:	uxth	r3, r3
   16ce0:	cmp	r3, #255	; 0xff
   16ce4:	bhi	164e8 <close@plt+0x5a8c>
   16ce8:	ldrh	r3, [r2, #6]
   16cec:	add	r3, r3, #128	; 0x80
   16cf0:	uxth	r3, r3
   16cf4:	cmp	r3, #255	; 0xff
   16cf8:	bhi	164e8 <close@plt+0x5a8c>
   16cfc:	ldrh	r3, [r2, #8]
   16d00:	add	r3, r3, #128	; 0x80
   16d04:	uxth	r3, r3
   16d08:	cmp	r3, #255	; 0xff
   16d0c:	bhi	164e8 <close@plt+0x5a8c>
   16d10:	ldrh	r3, [r2, #10]
   16d14:	cmp	r3, #0
   16d18:	bne	164e8 <close@plt+0x5a8c>
   16d1c:	ldr	r1, [sp, #20]
   16d20:	ldrh	r3, [r1]
   16d24:	add	r3, r3, #128	; 0x80
   16d28:	uxth	r3, r3
   16d2c:	cmp	r3, #255	; 0xff
   16d30:	bhi	164e8 <close@plt+0x5a8c>
   16d34:	ldrh	r3, [r1, #2]
   16d38:	add	r3, r3, #128	; 0x80
   16d3c:	uxth	r3, r3
   16d40:	cmp	r3, #255	; 0xff
   16d44:	bhi	164e8 <close@plt+0x5a8c>
   16d48:	ldrh	r3, [r1, #4]
   16d4c:	add	r3, r3, #128	; 0x80
   16d50:	uxth	r3, r3
   16d54:	cmp	r3, #255	; 0xff
   16d58:	bhi	164e8 <close@plt+0x5a8c>
   16d5c:	ldrh	r3, [r1, #6]
   16d60:	add	r3, r3, #128	; 0x80
   16d64:	uxth	r3, r3
   16d68:	cmp	r3, #255	; 0xff
   16d6c:	bhi	164e8 <close@plt+0x5a8c>
   16d70:	ldrh	r3, [r1, #8]
   16d74:	add	r3, r3, #128	; 0x80
   16d78:	uxth	r3, r3
   16d7c:	cmp	r3, #255	; 0xff
   16d80:	bhi	164e8 <close@plt+0x5a8c>
   16d84:	ldrh	r3, [r1, #10]
   16d88:	cmp	r3, #0
   16d8c:	bne	164e8 <close@plt+0x5a8c>
   16d90:	ldr	r2, [sp, #24]
   16d94:	str	r2, [r7, #4]
   16d98:	b	164ac <close@plt+0x5a50>
   16d9c:	movw	r3, #37132	; 0x910c
   16da0:	movt	r3, #2
   16da4:	movw	r1, #26113	; 0x6601
   16da8:	mov	r0, r4
   16dac:	movt	r1, #28771	; 0x7063
   16db0:	str	r6, [r3]
   16db4:	bl	15758 <close@plt+0x4cfc>
   16db8:	mov	r0, r4
   16dbc:	ldr	r1, [sp, #12]
   16dc0:	bl	15758 <close@plt+0x4cfc>
   16dc4:	ldr	r0, [sp, #48]	; 0x30
   16dc8:	bl	10930 <free@plt>
   16dcc:	mov	r0, #85	; 0x55
   16dd0:	b	16600 <close@plt+0x5ba4>
   16dd4:	bl	15aa0 <close@plt+0x5044>
   16dd8:	ldr	r3, [r5, #4]
   16ddc:	cmp	r3, #0
   16de0:	ble	165b8 <close@plt+0x5b5c>
   16de4:	mov	sl, #0
   16de8:	ldr	r1, [r5, #12]
   16dec:	mov	r0, r4
   16df0:	add	r1, r1, sl, lsl #4
   16df4:	add	sl, sl, #1
   16df8:	bl	15d98 <close@plt+0x533c>
   16dfc:	ldr	r3, [r5, #4]
   16e00:	cmp	r3, sl
   16e04:	bgt	16de8 <close@plt+0x638c>
   16e08:	b	165b8 <close@plt+0x5b5c>
   16e0c:	bl	15aa0 <close@plt+0x5044>
   16e10:	ldr	r3, [r5, #4]
   16e14:	cmp	r3, #0
   16e18:	ble	165b8 <close@plt+0x5b5c>
   16e1c:	mov	sl, #0
   16e20:	str	r6, [sp, #8]
   16e24:	mov	r6, r5
   16e28:	mov	r5, r4
   16e2c:	mov	r4, sl
   16e30:	ldr	r1, [r6, #16]
   16e34:	mov	r0, r5
   16e38:	add	r4, r4, #1
   16e3c:	add	r1, r1, sl
   16e40:	add	sl, sl, #12
   16e44:	bl	15d98 <close@plt+0x533c>
   16e48:	ldr	r2, [r6, #4]
   16e4c:	cmp	r2, r4
   16e50:	bgt	16e30 <close@plt+0x63d4>
   16e54:	mov	r4, r5
   16e58:	mov	r5, r6
   16e5c:	ldr	r6, [sp, #8]
   16e60:	b	165b8 <close@plt+0x5b5c>
   16e64:	add	r2, r0, #32
   16e68:	add	r3, r0, #20
   16e6c:	str	r2, [sp, #4]
   16e70:	add	r1, r0, #56	; 0x38
   16e74:	add	r2, r0, #44	; 0x2c
   16e78:	str	r3, [sp, #16]
   16e7c:	str	r1, [sp, #12]
   16e80:	str	r2, [sp, #20]
   16e84:	b	15ec8 <close@plt+0x546c>
   16e88:	mov	r2, #0
   16e8c:	b	16c54 <close@plt+0x61f8>
   16e90:	mov	r3, #0
   16e94:	b	16550 <close@plt+0x5af4>
   16e98:	mov	r1, r6
   16e9c:	movw	r0, #32572	; 0x7f3c
   16ea0:	mov	r2, #8
   16ea4:	movt	r0, #1
   16ea8:	bl	15df4 <close@plt+0x5398>
   16eac:	mov	r0, #80	; 0x50
   16eb0:	b	16600 <close@plt+0x5ba4>
   16eb4:	bl	10954 <__stack_chk_fail@plt>
   16eb8:	movw	r3, #37136	; 0x9110
   16ebc:	movt	r3, #2
   16ec0:	ldr	r0, [r3]
   16ec4:	add	r2, r0, #1
   16ec8:	str	r2, [r3]
   16ecc:	bx	lr
   16ed0:	movw	r3, #37136	; 0x9110
   16ed4:	movt	r3, #2
   16ed8:	push	{r4, r5, r6, lr}
   16edc:	ldr	r5, [r3]
   16ee0:	add	r6, r5, #33	; 0x21
   16ee4:	lsl	r6, r6, #2
   16ee8:	mov	r0, r6
   16eec:	bl	10984 <malloc@plt>
   16ef0:	subs	r4, r0, #0
   16ef4:	beq	16f18 <close@plt+0x64bc>
   16ef8:	mov	r2, r6
   16efc:	mov	r1, #0
   16f00:	bl	109fc <memset@plt>
   16f04:	cmp	r5, #0
   16f08:	addne	r3, r4, #132	; 0x84
   16f0c:	sub	r5, r5, #1
   16f10:	str	r5, [r4, #124]	; 0x7c
   16f14:	strne	r3, [r4, #128]	; 0x80
   16f18:	mov	r0, r4
   16f1c:	pop	{r4, r5, r6, pc}
   16f20:	push	{r4, lr}
   16f24:	mov	r4, r0
   16f28:	ldr	r0, [r0, #128]	; 0x80
   16f2c:	cmp	r0, #0
   16f30:	beq	16f44 <close@plt+0x64e8>
   16f34:	add	r3, r4, #132	; 0x84
   16f38:	cmp	r0, r3
   16f3c:	beq	16f44 <close@plt+0x64e8>
   16f40:	bl	10930 <free@plt>
   16f44:	mov	r0, r4
   16f48:	pop	{r4, lr}
   16f4c:	b	10930 <free@plt>
   16f50:	movw	r3, #37136	; 0x9110
   16f54:	movt	r3, #2
   16f58:	mov	r2, #0
   16f5c:	str	r2, [r3]
   16f60:	bx	lr
   16f64:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   16f68:	mov	r4, r0
   16f6c:	ldr	r6, [r0, #124]	; 0x7c
   16f70:	mov	r5, r1
   16f74:	mov	r7, r2
   16f78:	cmp	r6, r1
   16f7c:	blt	16f90 <close@plt+0x6534>
   16f80:	ldr	r0, [r0, #128]	; 0x80
   16f84:	str	r7, [r0, r5, lsl #2]
   16f88:	mov	r0, #1
   16f8c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   16f90:	ldr	r8, [r0, #128]	; 0x80
   16f94:	cmp	r8, #0
   16f98:	beq	17028 <close@plt+0x65cc>
   16f9c:	add	r3, r0, #132	; 0x84
   16fa0:	cmp	r8, r3
   16fa4:	beq	17000 <close@plt+0x65a4>
   16fa8:	add	r1, r1, #1
   16fac:	mov	r0, r8
   16fb0:	lsl	r1, r1, #2
   16fb4:	bl	10960 <realloc@plt>
   16fb8:	subs	r9, r0, #0
   16fbc:	beq	1703c <close@plt+0x65e0>
   16fc0:	ldr	r6, [r4, #124]	; 0x7c
   16fc4:	add	r3, r6, #1
   16fc8:	str	r9, [r4, #128]	; 0x80
   16fcc:	cmp	r5, r3
   16fd0:	mov	r0, r9
   16fd4:	str	r3, [r4, #124]	; 0x7c
   16fd8:	ble	16f84 <close@plt+0x6528>
   16fdc:	mov	r1, #0
   16fe0:	str	r1, [r0, r3, lsl #2]
   16fe4:	ldr	r3, [r4, #124]	; 0x7c
   16fe8:	ldr	r0, [r4, #128]	; 0x80
   16fec:	add	r3, r3, #1
   16ff0:	str	r3, [r4, #124]	; 0x7c
   16ff4:	cmp	r5, r3
   16ff8:	bgt	16fe0 <close@plt+0x6584>
   16ffc:	b	16f84 <close@plt+0x6528>
   17000:	add	r0, r1, #1
   17004:	lsl	r0, r0, #2
   17008:	bl	10984 <malloc@plt>
   1700c:	subs	r9, r0, #0
   17010:	beq	1703c <close@plt+0x65e0>
   17014:	add	r2, r6, #1
   17018:	mov	r1, r8
   1701c:	lsl	r2, r2, #2
   17020:	bl	1093c <memcpy@plt>
   17024:	b	16fc0 <close@plt+0x6564>
   17028:	add	r0, r1, #1
   1702c:	lsl	r0, r0, #2
   17030:	bl	10984 <malloc@plt>
   17034:	subs	r9, r0, #0
   17038:	bne	16fc4 <close@plt+0x6568>
   1703c:	mov	r0, #0
   17040:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   17044:	cmp	r1, #0
   17048:	bxle	lr
   1704c:	movw	r2, #32660	; 0x7f94
   17050:	add	r1, r0, r1
   17054:	movt	r2, #1
   17058:	ldrb	r3, [r0]
   1705c:	ldrb	r3, [r2, r3]
   17060:	strb	r3, [r0], #1
   17064:	cmp	r0, r1
   17068:	bne	17058 <close@plt+0x65fc>
   1706c:	bx	lr
   17070:	cmp	r1, #0
   17074:	push	{r4}		; (str r4, [sp, #-4]!)
   17078:	ble	170b8 <close@plt+0x665c>
   1707c:	sub	r1, r1, #1
   17080:	add	r4, r0, #4
   17084:	bic	r1, r1, #1
   17088:	add	r2, r0, #2
   1708c:	add	r4, r4, r1
   17090:	mov	r3, r2
   17094:	ldrb	ip, [r0, #1]
   17098:	add	r3, r3, #2
   1709c:	ldrb	r1, [r3, #-4]
   170a0:	strb	ip, [r3, #-4]
   170a4:	cmp	r3, r4
   170a8:	strb	r1, [r0, #1]
   170ac:	mov	r0, r2
   170b0:	add	r2, r2, #2
   170b4:	bne	17094 <close@plt+0x6638>
   170b8:	pop	{r4}		; (ldr r4, [sp], #4)
   170bc:	bx	lr
   170c0:	cmp	r1, #0
   170c4:	push	{r4, r5}
   170c8:	ble	17118 <close@plt+0x66bc>
   170cc:	sub	r1, r1, #1
   170d0:	add	r5, r0, #8
   170d4:	bic	r1, r1, #3
   170d8:	add	r2, r0, #4
   170dc:	add	r5, r5, r1
   170e0:	mov	r3, r2
   170e4:	ldrb	r1, [r0, #3]
   170e8:	add	r3, r3, #4
   170ec:	ldrb	r4, [r3, #-8]
   170f0:	strb	r1, [r3, #-8]
   170f4:	cmp	r3, r5
   170f8:	ldrb	ip, [r0, #1]
   170fc:	ldrb	r1, [r0, #2]
   17100:	strb	r4, [r0, #3]
   17104:	strb	ip, [r0, #2]
   17108:	strb	r1, [r0, #1]
   1710c:	mov	r0, r2
   17110:	add	r2, r2, #4
   17114:	bne	170e4 <close@plt+0x6688>
   17118:	pop	{r4, r5}
   1711c:	bx	lr
   17120:	push	{r4, r5, r6, r7, r8, r9}
   17124:	sub	r2, r2, #1
   17128:	ldr	ip, [sp, #24]
   1712c:	ldr	r8, [sp, #28]
   17130:	cmp	r2, #7
   17134:	ldrls	pc, [pc, r2, lsl #2]
   17138:	b	171c4 <close@plt+0x6768>
   1713c:			; <UNDEFINED> instruction: 0x000171b8
   17140:	andeq	r7, r1, r8, lsr #3
   17144:	andeq	r7, r1, r4, asr #3
   17148:	muleq	r1, r8, r1
   1714c:	andeq	r7, r1, r4, asr #3
   17150:	andeq	r7, r1, r4, asr #3
   17154:	andeq	r7, r1, r4, asr #3
   17158:	andeq	r7, r1, ip, asr r1
   1715c:	add	r9, ip, #63	; 0x3f
   17160:	asr	r9, r9, #6
   17164:	lsl	r9, r9, #3
   17168:	sub	r3, r3, #1
   1716c:	cmp	r3, #7
   17170:	ldrls	pc, [pc, r3, lsl #2]
   17174:	b	171c4 <close@plt+0x6768>
   17178:	andeq	r7, r1, ip, ror r2
   1717c:	andeq	r7, r1, ip, ror #4
   17180:	andeq	r7, r1, r4, asr #3
   17184:	andeq	r7, r1, ip, asr r2
   17188:	andeq	r7, r1, r4, asr #3
   1718c:	andeq	r7, r1, r4, asr #3
   17190:	andeq	r7, r1, r4, asr #3
   17194:	ldrdeq	r7, [r1], -r0
   17198:	add	r9, ip, #31
   1719c:	asr	r9, r9, #5
   171a0:	lsl	r9, r9, #2
   171a4:	b	17168 <close@plt+0x670c>
   171a8:	add	r9, ip, #15
   171ac:	asr	r9, r9, #4
   171b0:	lsl	r9, r9, #1
   171b4:	b	17168 <close@plt+0x670c>
   171b8:	add	r9, ip, #7
   171bc:	asr	r9, r9, #3
   171c0:	b	17168 <close@plt+0x670c>
   171c4:	mov	r0, #0
   171c8:	pop	{r4, r5, r6, r7, r8, r9}
   171cc:	bx	lr
   171d0:	add	ip, ip, #63	; 0x3f
   171d4:	asr	r7, ip, #6
   171d8:	lsl	r7, r7, #3
   171dc:	cmp	r7, r9
   171e0:	movlt	r5, r7
   171e4:	movge	r5, r9
   171e8:	cmp	r8, #0
   171ec:	ble	17250 <close@plt+0x67f4>
   171f0:	mov	r6, #0
   171f4:	rsb	r9, r5, r9
   171f8:	mov	r4, r6
   171fc:	cmp	r5, #0
   17200:	ble	172a0 <close@plt+0x6844>
   17204:	add	ip, r0, r5
   17208:	mov	r3, r1
   1720c:	ldrb	r2, [r0], #1
   17210:	cmp	r0, ip
   17214:	strb	r2, [r3], #1
   17218:	bne	1720c <close@plt+0x67b0>
   1721c:	add	r3, r1, r5
   17220:	mov	r1, r5
   17224:	cmp	r7, r1
   17228:	ble	17288 <close@plt+0x682c>
   1722c:	rsb	r1, r1, r7
   17230:	add	r1, r3, r1
   17234:	strb	r4, [r3], #1
   17238:	cmp	r3, r1
   1723c:	bne	17234 <close@plt+0x67d8>
   17240:	add	r6, r6, #1
   17244:	add	r0, ip, r9
   17248:	cmp	r6, r8
   1724c:	bne	171fc <close@plt+0x67a0>
   17250:	mul	r0, r8, r7
   17254:	pop	{r4, r5, r6, r7, r8, r9}
   17258:	bx	lr
   1725c:	add	ip, ip, #31
   17260:	asr	r7, ip, #5
   17264:	lsl	r7, r7, #2
   17268:	b	171dc <close@plt+0x6780>
   1726c:	add	ip, ip, #15
   17270:	asr	r7, ip, #4
   17274:	lsl	r7, r7, #1
   17278:	b	171dc <close@plt+0x6780>
   1727c:	add	ip, ip, #7
   17280:	asr	r7, ip, #3
   17284:	b	171dc <close@plt+0x6780>
   17288:	add	r6, r6, #1
   1728c:	mov	r1, r3
   17290:	cmp	r6, r8
   17294:	add	r0, ip, r9
   17298:	bne	171fc <close@plt+0x67a0>
   1729c:	b	17250 <close@plt+0x67f4>
   172a0:	mov	r3, r1
   172a4:	mov	ip, r0
   172a8:	mov	r1, #0
   172ac:	b	17224 <close@plt+0x67c8>
   172b0:	cmp	r1, #0
   172b4:	beq	174c0 <close@plt+0x6a64>
   172b8:	eor	ip, r0, r1
   172bc:	rsbmi	r1, r1, #0
   172c0:	subs	r2, r1, #1
   172c4:	beq	1748c <close@plt+0x6a30>
   172c8:	movs	r3, r0
   172cc:	rsbmi	r3, r0, #0
   172d0:	cmp	r3, r1
   172d4:	bls	17498 <close@plt+0x6a3c>
   172d8:	tst	r1, r2
   172dc:	beq	174a8 <close@plt+0x6a4c>
   172e0:	clz	r2, r3
   172e4:	clz	r0, r1
   172e8:	sub	r2, r0, r2
   172ec:	rsbs	r2, r2, #31
   172f0:	addne	r2, r2, r2, lsl #1
   172f4:	mov	r0, #0
   172f8:	addne	pc, pc, r2, lsl #2
   172fc:	nop	{0}
   17300:	cmp	r3, r1, lsl #31
   17304:	adc	r0, r0, r0
   17308:	subcs	r3, r3, r1, lsl #31
   1730c:	cmp	r3, r1, lsl #30
   17310:	adc	r0, r0, r0
   17314:	subcs	r3, r3, r1, lsl #30
   17318:	cmp	r3, r1, lsl #29
   1731c:	adc	r0, r0, r0
   17320:	subcs	r3, r3, r1, lsl #29
   17324:	cmp	r3, r1, lsl #28
   17328:	adc	r0, r0, r0
   1732c:	subcs	r3, r3, r1, lsl #28
   17330:	cmp	r3, r1, lsl #27
   17334:	adc	r0, r0, r0
   17338:	subcs	r3, r3, r1, lsl #27
   1733c:	cmp	r3, r1, lsl #26
   17340:	adc	r0, r0, r0
   17344:	subcs	r3, r3, r1, lsl #26
   17348:	cmp	r3, r1, lsl #25
   1734c:	adc	r0, r0, r0
   17350:	subcs	r3, r3, r1, lsl #25
   17354:	cmp	r3, r1, lsl #24
   17358:	adc	r0, r0, r0
   1735c:	subcs	r3, r3, r1, lsl #24
   17360:	cmp	r3, r1, lsl #23
   17364:	adc	r0, r0, r0
   17368:	subcs	r3, r3, r1, lsl #23
   1736c:	cmp	r3, r1, lsl #22
   17370:	adc	r0, r0, r0
   17374:	subcs	r3, r3, r1, lsl #22
   17378:	cmp	r3, r1, lsl #21
   1737c:	adc	r0, r0, r0
   17380:	subcs	r3, r3, r1, lsl #21
   17384:	cmp	r3, r1, lsl #20
   17388:	adc	r0, r0, r0
   1738c:	subcs	r3, r3, r1, lsl #20
   17390:	cmp	r3, r1, lsl #19
   17394:	adc	r0, r0, r0
   17398:	subcs	r3, r3, r1, lsl #19
   1739c:	cmp	r3, r1, lsl #18
   173a0:	adc	r0, r0, r0
   173a4:	subcs	r3, r3, r1, lsl #18
   173a8:	cmp	r3, r1, lsl #17
   173ac:	adc	r0, r0, r0
   173b0:	subcs	r3, r3, r1, lsl #17
   173b4:	cmp	r3, r1, lsl #16
   173b8:	adc	r0, r0, r0
   173bc:	subcs	r3, r3, r1, lsl #16
   173c0:	cmp	r3, r1, lsl #15
   173c4:	adc	r0, r0, r0
   173c8:	subcs	r3, r3, r1, lsl #15
   173cc:	cmp	r3, r1, lsl #14
   173d0:	adc	r0, r0, r0
   173d4:	subcs	r3, r3, r1, lsl #14
   173d8:	cmp	r3, r1, lsl #13
   173dc:	adc	r0, r0, r0
   173e0:	subcs	r3, r3, r1, lsl #13
   173e4:	cmp	r3, r1, lsl #12
   173e8:	adc	r0, r0, r0
   173ec:	subcs	r3, r3, r1, lsl #12
   173f0:	cmp	r3, r1, lsl #11
   173f4:	adc	r0, r0, r0
   173f8:	subcs	r3, r3, r1, lsl #11
   173fc:	cmp	r3, r1, lsl #10
   17400:	adc	r0, r0, r0
   17404:	subcs	r3, r3, r1, lsl #10
   17408:	cmp	r3, r1, lsl #9
   1740c:	adc	r0, r0, r0
   17410:	subcs	r3, r3, r1, lsl #9
   17414:	cmp	r3, r1, lsl #8
   17418:	adc	r0, r0, r0
   1741c:	subcs	r3, r3, r1, lsl #8
   17420:	cmp	r3, r1, lsl #7
   17424:	adc	r0, r0, r0
   17428:	subcs	r3, r3, r1, lsl #7
   1742c:	cmp	r3, r1, lsl #6
   17430:	adc	r0, r0, r0
   17434:	subcs	r3, r3, r1, lsl #6
   17438:	cmp	r3, r1, lsl #5
   1743c:	adc	r0, r0, r0
   17440:	subcs	r3, r3, r1, lsl #5
   17444:	cmp	r3, r1, lsl #4
   17448:	adc	r0, r0, r0
   1744c:	subcs	r3, r3, r1, lsl #4
   17450:	cmp	r3, r1, lsl #3
   17454:	adc	r0, r0, r0
   17458:	subcs	r3, r3, r1, lsl #3
   1745c:	cmp	r3, r1, lsl #2
   17460:	adc	r0, r0, r0
   17464:	subcs	r3, r3, r1, lsl #2
   17468:	cmp	r3, r1, lsl #1
   1746c:	adc	r0, r0, r0
   17470:	subcs	r3, r3, r1, lsl #1
   17474:	cmp	r3, r1
   17478:	adc	r0, r0, r0
   1747c:	subcs	r3, r3, r1
   17480:	cmp	ip, #0
   17484:	rsbmi	r0, r0, #0
   17488:	bx	lr
   1748c:	teq	ip, r0
   17490:	rsbmi	r0, r0, #0
   17494:	bx	lr
   17498:	movcc	r0, #0
   1749c:	asreq	r0, ip, #31
   174a0:	orreq	r0, r0, #1
   174a4:	bx	lr
   174a8:	clz	r2, r1
   174ac:	rsb	r2, r2, #31
   174b0:	cmp	ip, #0
   174b4:	lsr	r0, r3, r2
   174b8:	rsbmi	r0, r0, #0
   174bc:	bx	lr
   174c0:	cmp	r0, #0
   174c4:	mvngt	r0, #-2147483648	; 0x80000000
   174c8:	movlt	r0, #-2147483648	; 0x80000000
   174cc:	b	174f0 <close@plt+0x6a94>
   174d0:	cmp	r1, #0
   174d4:	beq	174c0 <close@plt+0x6a64>
   174d8:	push	{r0, r1, lr}
   174dc:	bl	172b8 <close@plt+0x685c>
   174e0:	pop	{r1, r2, lr}
   174e4:	mul	r3, r2, r0
   174e8:	sub	r1, r1, r3
   174ec:	bx	lr
   174f0:	push	{r1, lr}
   174f4:	mov	r0, #8
   174f8:	bl	10900 <raise@plt>
   174fc:	pop	{r1, pc}
   17500:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   17504:	mov	r7, r0
   17508:	ldr	r6, [pc, #76]	; 1755c <close@plt+0x6b00>
   1750c:	mov	r8, r1
   17510:	ldr	r5, [pc, #72]	; 17560 <close@plt+0x6b04>
   17514:	mov	r9, r2
   17518:	add	r6, pc, r6
   1751c:	bl	108d4 <calloc@plt-0x20>
   17520:	add	r5, pc, r5
   17524:	rsb	r6, r5, r6
   17528:	asrs	r6, r6, #2
   1752c:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   17530:	sub	r5, r5, #4
   17534:	mov	r4, #0
   17538:	add	r4, r4, #1
   1753c:	ldr	r3, [r5, #4]!
   17540:	mov	r0, r7
   17544:	mov	r1, r8
   17548:	mov	r2, r9
   1754c:	blx	r3
   17550:	cmp	r4, r6
   17554:	bne	17538 <close@plt+0x6adc>
   17558:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1755c:	andeq	r1, r1, r0, ror #19
   17560:	ldrdeq	r1, [r1], -r4
   17564:	bx	lr

Disassembly of section .fini:

00017568 <.fini>:
   17568:	push	{r3, lr}
   1756c:	pop	{r3, pc}
