Project Informationc:\users\admin\documents\github\_project-max-pluss\basicram.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 01/28/2023 00:36:29

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

basicram  EP1K100QC208-1   26     12     0    49152     100%    12       0  %
basicra1  EP1K10TC100-1    16     2      0    8192      66 %    2        0  %
basicra2  EP1K10TC100-1    15     4      0    8192      66 %    4        0  %

TOTAL:                     57     18     0    65536     44 %    18       0  %

User Pins:                 29     16     0  



Project Informationc:\users\admin\documents\github\_project-max-pluss\basicram.rpt

** PROJECT COMPILATION MESSAGES **

Error: Project does not fit in specified device(s)
Info: Trying to find new partition/fit after discarding assignments as requested with the Partitioner/Fitter Status dialog box


Project Informationc:\users\admin\documents\github\_project-max-pluss\basicram.rpt

** MULTIPLE PIN CONNECTIONS **


For node name 'Address10'
Connect: {basicra1@89,  basicra2@91,  basicram@79}

For node name 'Address9'
Connect: {basicra1@90,  basicra2@89,  basicram@182}

For node name 'Address8'
Connect: {basicra1@39,  basicra2@38,  basicram@183}

For node name 'Address7'
Connect: {basicra1@49,  basicra2@40,  basicram@97}

For node name 'Address6'
Connect: {basicra1@82,  basicra2@90,  basicram@167}

For node name 'Address5'
Connect: {basicra1@81,  basicra2@39,  basicram@175}

For node name 'Address4'
Connect: {basicra1@77,  basicra2@78,  basicram@157}

For node name 'Address3'
Connect: {basicra1@84,  basicra2@77,  basicram@161}

For node name 'Address2'
Connect: {basicra1@50,  basicra2@81,  basicram@170}

For node name 'Address1'
Connect: {basicra1@78,  basicra2@82,  basicram@103}

For node name 'Address0'
Connect: {basicra1@91,  basicra2@45,  basicram@184}

For node name 'Address11'
Connect: {basicra1@5,   basicram@102, basicra2@5}

For node name '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_decode:wdecoder|eq_node0' (Same as node '~PIN000')
Connect: {basicra2@9,   basicram@80,  basicra1@40}

For node name '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_decode:wdecoder|eq_node1' (Same as node '~PIN001')
Connect: {basicra2@79,  basicram@78,  basicra1@38}


Project Informationc:\users\admin\documents\github\_project-max-pluss\basicram.rpt

** EMBEDDED ARRAYS **


|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content: MEMORY (
               width        =   16;
               depth        = 4096;
               segmentsize  = 2048;
               mode         = MEM_FIFO;
         )
         OF SEGMENTS (
               |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_15,
               |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_14,
               |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_13,
               |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_12,
               |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_11,
               |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_10,
               |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_9,
               |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_8,
               |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_7,
               |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_6,
               |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_5,
               |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_4,
               |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_3,
               |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_2,
               |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_1,
               |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_0,
               |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_15,
               |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_14,
               |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_13,
               |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_12,
               |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_11,
               |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_10,
               |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_9,
               |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_8,
               |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_7,
               |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_6,
               |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_5,
               |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_4,
               |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_3,
               |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_2,
               |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_1,
               |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_0
);




Project Informationc:\users\admin\documents\github\_project-max-pluss\basicram.rpt

** FILE HIERARCHY **



|basic_ram:1|
|basic_ram:1|lpm_ram_dp:lpm_ram_dp_component|
|basic_ram:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|
|basic_ram:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_decode:wdecoder|
|basic_ram:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_decode:wdecoder|altshift:external_latency_ffs|
|basic_ram:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|
|basic_ram:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|altshift:external_latency_ffs|
|basic_ram:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:117|
|basic_ram:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:132|
|basic_ram:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:147|
|basic_ram:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:162|
|basic_ram:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:177|
|basic_ram:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:192|
|basic_ram:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:207|
|basic_ram:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:222|
|basic_ram:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:237|
|basic_ram:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:252|
|basic_ram:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:267|
|basic_ram:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:282|
|basic_ram:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:297|
|basic_ram:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:312|
|basic_ram:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:327|
|basic_ram:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:342|
|extractor16:19|


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\basicram.rpt
basicram

***** Logic for device 'basicram' compiled without errors.




Device: EP1K100QC208-1

ACEX 1K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f
    MultiVolt I/O                              = OFF
    Enable Lock Output                         = OFF

                                                                                                                         
                                                                                                                         
                R R R R R R R   R R R R R R   R R R R R   R R   A A A   R R   R R A R R R   A R R A R   R     A       A  
                E E E E E E E   E E E E E E   E E E E E   E E   d d d   E E   E E d E E E   d E E d E   E     d       d  
                S S S S S S S V S S S S S S   S S S S S   S S V d d d   S S   S S d S S S   d S S d S   S     d     D d  
                E E E E E E E C E E E E E E V E E E E E   E E C r r r   E E V E E r E E E   r E E r E V E D D r D D a r  
                R R R R R R R C R R R R R R C R R R R R   R R C e e e   R R C R R e R R R   e R R e R C R a a e a a t e  
                V V V V V V V I V V V V V V C V V V V V G V V I s s s G V V C V V s V V V G s V V s V C V t t s t t a s  
                E E E E E E E N E E E E E E I E E E E E N E E N s s s N E E I E E s E E E N s E E s E I E a a s a a 1 s  
                D D D D D D D T D D D D D D O D D D D D D D D T 0 8 9 D D D O D D 5 D D D D 2 D D 6 D O D 7 5 3 8 9 0 4  
              ----------------------------------------------------------------------------------------------------------_ 
             / 208 206 204 202 200 198 196 194 192 190 188 186 184 182 180 178 176 174 172 170 168 166 164 162 160 158   |_ 
            /    207 205 203 201 199 197 195 193 191 189 187 185 183 181 179 177 175 173 171 169 167 165 163 161 159 157    | 
      #TCK |  1                                                                                                         156 | ^DATA0 
^CONF_DONE |  2                                                                                                         155 | ^DCLK 
     ^nCEO |  3                                                                                                         154 | ^nCE 
      #TDO |  4                                                                                                         153 | #TDI 
     VCCIO |  5                                                                                                         152 | VCCINT 
       GND |  6                                                                                                         151 | GND 
  RESERVED |  7                                                                                                         150 | Out5 
  RESERVED |  8                                                                                                         149 | RESERVED 
  RESERVED |  9                                                                                                         148 | Out6 
  RESERVED | 10                                                                                                         147 | RESERVED 
  RESERVED | 11                                                                                                         146 | VCCIO 
  RESERVED | 12                                                                                                         145 | GND 
  RESERVED | 13                                                                                                         144 | Out8 
  RESERVED | 14                                                                                                         143 | Out7 
  RESERVED | 15                                                                                                         142 | RESERVED 
  RESERVED | 16                                                                                                         141 | RESERVED 
  RESERVED | 17                                                                                                         140 | Out9 
  RESERVED | 18                                                                                                         139 | Out10 
  RESERVED | 19                                                                                                         138 | VCCIO 
       GND | 20                                                                                                         137 | GND 
    VCCINT | 21                                                                                                         136 | RESERVED 
     VCCIO | 22                                                                                                         135 | RESERVED 
       GND | 23                                                                                                         134 | Out12 
  RESERVED | 24                                                                                                         133 | Out11 
  RESERVED | 25                                                                                                         132 | RESERVED 
  RESERVED | 26                                                                                                         131 | Out14 
  RESERVED | 27                                             EP1K100QC208-1                                              130 | VCCINT 
  RESERVED | 28                                                                                                         129 | GND 
  RESERVED | 29                                                                                                         128 | Out13 
  RESERVED | 30                                                                                                         127 | Out15 
  RESERVED | 31                                                                                                         126 | Out0 
       GND | 32                                                                                                         125 | RESERVED 
    VCCINT | 33                                                                                                         124 | VCCINT 
     VCCIO | 34                                                                                                         123 | GND 
       GND | 35                                                                                                         122 | RESERVED 
  RESERVED | 36                                                                                                         121 | RESERVED 
  RESERVED | 37                                                                                                         120 | RESERVED 
  RESERVED | 38                                                                                                         119 | RESERVED 
  RESERVED | 39                                                                                                         118 | VCCIO 
  RESERVED | 40                                                                                                         117 | GND 
  RESERVED | 41                                                                                                         116 | RESERVED 
     VCCIO | 42                                                                                                         115 | RESERVED 
       GND | 43                                                                                                         114 | RESERVED 
  RESERVED | 44                                                                                                         113 | RESERVED 
  RESERVED | 45                                                                                                         112 | RESERVED 
  RESERVED | 46                                                                                                         111 | RESERVED 
  RESERVED | 47                                                                                                         110 | VCCIO 
    VCCINT | 48                                                                                                         109 | GND 
       GND | 49                                                                                                         108 | ^MSEL0 
      #TMS | 50                                                                                                         107 | ^MSEL1 
     #TRST | 51                                                                                                         106 | VCCINT 
  ^nSTATUS | 52                                                                                                         105 | ^nCONFIG 
           |      54  56  58  60  62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104  _| 
            \   53  55  57  59  61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103   | 
             \----------------------------------------------------------------------------------------------------------- 
                R R R R R R G R R R R R R V R R R R R V R R R G V ~ A ~ G G R V R R R R R R V R R D D D A V D D D A A D  
                E E E E E E N E E E E E E C E E E E E C E E E N C P d P N N E C E E E E E E C E E a a a d C a a a d d a  
                S S S S S S D S S S S S S C S S S S S C S S S D C I d I D D S C S S S S S S C S S t t t d C t t t d d t  
                E E E E E E   E E E E E E I E E E E E I E E E   _ N r N _   E I E E E E E E I E E a a a r I a a a r r a  
                R R R R R R   R R R R R R O R R R R R N R R R   C 0 e 0 C   R O R R R R R R N R R 0 1 1 e O 1 1 1 e e 6  
                V V V V V V   V V V V V V   V V V V V T V V V   K 0 s 0 K   V   V V V V V V T V V   1 3 s   2 4 5 s s    
                E E E E E E   E E E E E E   E E E E E   E E E   L 1 s 0 L   E   E E E E E E   E E       s         s s    
                D D D D D D   D D D D D D   D D D D D   D D D   K   1   K   D   D D D D D D   D D       7         1 1    
                                                                    0                                             1      
                                                                                                                         


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.
$ = Pin has PCI I/O option enabled. Pin is neither '5.0 V'- nor '3.3 V'-tolerant. 


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\basicram.rpt
basicram

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A1       2/ 8( 25%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       5/26( 19%)   
B2       2/ 8( 25%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       5/26( 19%)   
C3       2/ 8( 25%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       5/26( 19%)   
D4       2/ 8( 25%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       5/26( 19%)   
E5       2/ 8( 25%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       5/26( 19%)   
F6       2/ 8( 25%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       5/26( 19%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect
A53      2/16( 12%)   0/16(  0%)   2/16( 12%)    0/2    2/6      13/104( 12%)   
B53      2/16( 12%)   0/16(  0%)   2/16( 12%)    0/2    2/6      13/104( 12%)   
C53      2/16( 12%)   0/16(  0%)   2/16( 12%)    0/2    2/6      13/104( 12%)   
D53      2/16( 12%)   0/16(  0%)   2/16( 12%)    0/2    2/6      13/104( 12%)   
E53      2/16( 12%)   0/16(  0%)   2/16( 12%)    0/2    2/6      13/104( 12%)   
F53      2/16( 12%)   0/16(  0%)   2/16( 12%)    0/2    2/6      13/104( 12%)   
G53      2/16( 12%)   2/16( 12%)   0/16(  0%)    0/2    2/6      13/104( 12%)   
H53      2/16( 12%)   2/16( 12%)   0/16(  0%)    0/2    2/6      13/104( 12%)   
I53      2/16( 12%)   2/16( 12%)   0/16(  0%)    0/2    2/6      13/104( 12%)   
J53      2/16( 12%)   2/16( 12%)   0/16(  0%)    0/2    2/6      13/104( 12%)   
K53      2/16( 12%)   2/16( 12%)   0/16(  0%)    0/2    2/6      13/104( 12%)   
L53      2/16( 12%)   2/16( 12%)   0/16(  0%)    0/2    2/6      13/104( 12%)   


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            32/141    ( 22%)
Total logic cells used:                         12/4992   (  0%)
Total embedded cells used:                      24/192    ( 12%)
Total EABs used:                                12/12     (100%)
Average fan-in:                                 3.00/4    ( 75%)
Total fan-in:                                  36/19968   (  0%)

Total input pins required:                      26
Total input I/O cell registers required:         0
Total output pins required:                     12
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                     12
Total flipflops required:                        0
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                         0/4992   (  0%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  EA  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  Total(LC/EC)
 A:      2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      2/2  
 B:      0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      2/2  
 C:      0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      2/2  
 D:      0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      2/2  
 E:      0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      2/2  
 F:      0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      2/2  
 G:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/2  
 H:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/2  
 I:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/2  
 J:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/2  
 K:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/2  
 L:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/2  

Total:   2   2   2   2   2   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0  24   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     12/24 



Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\basicram.rpt
basicram

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 184      -     -    -    --      INPUT             ^    0    0    0   24  Address0
 103      -     -    -    02      INPUT             ^    0    0    0   24  Address1
 170      -     -    -    19      INPUT             ^    0    0    0   24  Address2
 161      -     -    -    12      INPUT             ^    0    0    0   24  Address3
 157      -     -    -    09      INPUT             ^    0    0    0   24  Address4
 175      -     -    -    22      INPUT             ^    0    0    0   24  Address5
 167      -     -    -    16      INPUT             ^    0    0    0   24  Address6
  97      -     -    -    07      INPUT             ^    0    0    0   24  Address7
 183      -     -    -    --      INPUT             ^    0    0    0   24  Address8
 182      -     -    -    --      INPUT             ^    0    0    0   24  Address9
  79      -     -    -    --      INPUT             ^    0    0    0   24  Address10
 102      -     -    -    03      INPUT             ^    0    0    0   12  Address11
  94      -     -    -    13      INPUT             ^    0    0    0    2  Data0
 162      -     -    -    13      INPUT             ^    0    0    0    2  Data5
 104      -     -    -    01      INPUT             ^    0    0    0    2  Data6
 163      -     -    -    14      INPUT             ^    0    0    0    2  Data7
 160      -     -    -    12      INPUT             ^    0    0    0    2  Data8
 159      -     -    -    11      INPUT             ^    0    0    0    2  Data9
 158      -     -    -    10      INPUT             ^    0    0    0    2  Data10
  95      -     -    -    09      INPUT             ^    0    0    0    2  Data11
  99      -     -    -    06      INPUT             ^    0    0    0    2  Data12
  96      -     -    -    08      INPUT             ^    0    0    0    2  Data13
 100      -     -    -    05      INPUT             ^    0    0    0    2  Data14
 101      -     -    -    04      INPUT             ^    0    0    0    2  Data15
  80      -     -    -    --      INPUT  G s        ^    0    0    0    0  ~PIN000
  78      -     -    -    --      INPUT  G s        ^    0    0    0    0  ~PIN001


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\basicram.rpt
basicram

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 126      -     -    F    --     OUTPUT                 0    1    0    0  Out0
 150      -     -    A    --     OUTPUT                 0    1    0    0  Out5
 148      -     -    A    --     OUTPUT                 0    1    0    0  Out6
 143      -     -    B    --     OUTPUT                 0    1    0    0  Out7
 144      -     -    B    --     OUTPUT                 0    1    0    0  Out8
 140      -     -    C    --     OUTPUT                 0    1    0    0  Out9
 139      -     -    C    --     OUTPUT                 0    1    0    0  Out10
 133      -     -    D    --     OUTPUT                 0    1    0    0  Out11
 134      -     -    D    --     OUTPUT                 0    1    0    0  Out12
 128      -     -    E    --     OUTPUT                 0    1    0    0  Out13
 131      -     -    E    --     OUTPUT                 0    1    0    0  Out14
 127      -     -    F    --     OUTPUT                 0    1    0    0  Out15


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\basicram.rpt
basicram

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      5     -    F    06        OR2                1    2    1    0  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:117|result_node
   -      2     -    A    01        OR2                1    2    1    0  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:192|result_node
   -      6     -    A    01        OR2                1    2    1    0  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:207|result_node
   -      5     -    B    02        OR2                1    2    1    0  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:222|result_node
   -      3     -    B    02        OR2                1    2    1    0  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:237|result_node
   -      2     -    C    03        OR2                1    2    1    0  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:252|result_node
   -      5     -    C    03        OR2                1    2    1    0  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:267|result_node
   -      6     -    D    04        OR2                1    2    1    0  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:282|result_node
   -      5     -    D    04        OR2                1    2    1    0  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:297|result_node
   -      7     -    E    05        OR2                1    2    1    0  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:312|result_node
   -      5     -    E    05        OR2                1    2    1    0  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:327|result_node
   -      2     -    F    06        OR2                1    2    1    0  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:342|result_node
   -      -     1    H    --   MEM_SGMT               12    0    0    1  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_0
   -      -     9    H    --   MEM_SGMT               12    0    0    1  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_5
   -      -     1    I    --   MEM_SGMT               12    0    0    1  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_6
   -      -     9    I    --   MEM_SGMT               12    0    0    1  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_7
   -      -     1    J    --   MEM_SGMT               12    0    0    1  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_8
   -      -     9    J    --   MEM_SGMT               12    0    0    1  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_9
   -      -     1    K    --   MEM_SGMT               12    0    0    1  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_10
   -      -     9    K    --   MEM_SGMT               12    0    0    1  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_11
   -      -     1    L    --   MEM_SGMT               12    0    0    1  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_12
   -      -     9    L    --   MEM_SGMT               12    0    0    1  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_13
   -      -     1    G    --   MEM_SGMT               12    0    0    1  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_14
   -      -     9    G    --   MEM_SGMT               12    0    0    1  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_15
   -      -     1    F    --   MEM_SGMT               12    0    0    1  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_0
   -      -     1    A    --   MEM_SGMT               12    0    0    1  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_5
   -      -     9    A    --   MEM_SGMT               12    0    0    1  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_6
   -      -     1    B    --   MEM_SGMT               12    0    0    1  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_7
   -      -     9    B    --   MEM_SGMT               12    0    0    1  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_8
   -      -     1    C    --   MEM_SGMT               12    0    0    1  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_9
   -      -     9    C    --   MEM_SGMT               12    0    0    1  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_10
   -      -     1    D    --   MEM_SGMT               12    0    0    1  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_11
   -      -     9    D    --   MEM_SGMT               12    0    0    1  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_12
   -      -     1    E    --   MEM_SGMT               12    0    0    1  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_13
   -      -     9    E    --   MEM_SGMT               12    0    0    1  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_14
   -      -     9    F    --   MEM_SGMT               12    0    0    1  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_15


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
p = Packed register


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\basicram.rpt
basicram

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       4/208(  1%)    12/104( 11%)     0/104(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
B:       4/208(  1%)    12/104( 11%)     0/104(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
C:       4/208(  1%)    12/104( 11%)     0/104(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
D:       4/208(  1%)    12/104( 11%)     0/104(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
E:       4/208(  1%)    12/104( 11%)     0/104(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
F:       4/208(  1%)    12/104( 11%)     0/104(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
G:       0/208(  0%)     9/104(  8%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
H:       0/208(  0%)     9/104(  8%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
I:       0/208(  0%)     9/104(  8%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
J:       0/208(  0%)     9/104(  8%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
K:       0/208(  0%)     9/104(  8%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
L:       0/208(  0%)     9/104(  8%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
02:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
03:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
04:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
05:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
06:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
07:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
08:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
09:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
10:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
11:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
12:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
13:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
14:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
15:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
17:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
20:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
23:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
25:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
26:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
27:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
28:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
29:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
30:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
31:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
32:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
33:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
34:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
35:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
36:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
37:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
38:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
39:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
40:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
41:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
42:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
43:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
44:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
45:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
46:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
47:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
48:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
49:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
50:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
51:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
52:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:     12/24( 50%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\basicram.rpt
basicram

** EQUATIONS **

Address0 : INPUT;
Address1 : INPUT;
Address2 : INPUT;
Address3 : INPUT;
Address4 : INPUT;
Address5 : INPUT;
Address6 : INPUT;
Address7 : INPUT;
Address8 : INPUT;
Address9 : INPUT;
Address10 : INPUT;
Address11 : INPUT;
Data0    : INPUT;
Data5    : INPUT;
Data6    : INPUT;
Data7    : INPUT;
Data8    : INPUT;
Data9    : INPUT;
Data10   : INPUT;
Data11   : INPUT;
Data12   : INPUT;
Data13   : INPUT;
Data14   : INPUT;
Data15   : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;

-- Node name is 'Out0' 
-- Equation name is 'Out0', type is output 
Out0     =  _LC5_F6;

-- Node name is 'Out5' 
-- Equation name is 'Out5', type is output 
Out5     =  _LC2_A1;

-- Node name is 'Out6' 
-- Equation name is 'Out6', type is output 
Out6     =  _LC6_A1;

-- Node name is 'Out7' 
-- Equation name is 'Out7', type is output 
Out7     =  _LC5_B2;

-- Node name is 'Out8' 
-- Equation name is 'Out8', type is output 
Out8     =  _LC3_B2;

-- Node name is 'Out9' 
-- Equation name is 'Out9', type is output 
Out9     =  _LC2_C3;

-- Node name is 'Out10' 
-- Equation name is 'Out10', type is output 
Out10    =  _LC5_C3;

-- Node name is 'Out11' 
-- Equation name is 'Out11', type is output 
Out11    =  _LC6_D4;

-- Node name is 'Out12' 
-- Equation name is 'Out12', type is output 
Out12    =  _LC5_D4;

-- Node name is 'Out13' 
-- Equation name is 'Out13', type is output 
Out13    =  _LC7_E5;

-- Node name is 'Out14' 
-- Equation name is 'Out14', type is output 
Out14    =  _LC5_E5;

-- Node name is 'Out15' 
-- Equation name is 'Out15', type is output 
Out15    =  _LC2_F6;

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:117|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC5_F6', type is buried 
_LC5_F6  = LCELL( _EQ001);
  _EQ001 = !Address11 &  _EC1_H
         #  Address11 &  _EC1_F;

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:192|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC2_A1', type is buried 
_LC2_A1  = LCELL( _EQ002);
  _EQ002 = !Address11 &  _EC9_H
         #  Address11 &  _EC1_A;

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:207|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC6_A1', type is buried 
_LC6_A1  = LCELL( _EQ003);
  _EQ003 = !Address11 &  _EC1_I
         #  Address11 &  _EC9_A;

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:222|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC5_B2', type is buried 
_LC5_B2  = LCELL( _EQ004);
  _EQ004 = !Address11 &  _EC9_I
         #  Address11 &  _EC1_B;

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:237|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC3_B2', type is buried 
_LC3_B2  = LCELL( _EQ005);
  _EQ005 = !Address11 &  _EC1_J
         #  Address11 &  _EC9_B;

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:252|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC2_C3', type is buried 
_LC2_C3  = LCELL( _EQ006);
  _EQ006 = !Address11 &  _EC9_J
         #  Address11 &  _EC1_C;

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:267|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC5_C3', type is buried 
_LC5_C3  = LCELL( _EQ007);
  _EQ007 = !Address11 &  _EC1_K
         #  Address11 &  _EC9_C;

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:282|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC6_D4', type is buried 
_LC6_D4  = LCELL( _EQ008);
  _EQ008 = !Address11 &  _EC9_K
         #  Address11 &  _EC1_D;

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:297|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC5_D4', type is buried 
_LC5_D4  = LCELL( _EQ009);
  _EQ009 = !Address11 &  _EC1_L
         #  Address11 &  _EC9_D;

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:312|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC7_E5', type is buried 
_LC7_E5  = LCELL( _EQ010);
  _EQ010 = !Address11 &  _EC9_L
         #  Address11 &  _EC1_E;

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:327|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC5_E5', type is buried 
_LC5_E5  = LCELL( _EQ011);
  _EQ011 = !Address11 &  _EC1_G
         #  Address11 &  _EC9_E;

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:342|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC2_F6', type is buried 
_LC2_F6  = LCELL( _EQ012);
  _EQ012 = !Address11 &  _EC9_G
         #  Address11 &  _EC9_F;

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_0' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_H', type is memory 
_EC1_H   = MEMORY_SEGMENT( Data0, VCC, VCC, GLOBAL( ~PIN000), VCC, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_5' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_H', type is memory 
_EC9_H   = MEMORY_SEGMENT( Data5, VCC, VCC, GLOBAL( ~PIN000), VCC, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_6' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_I', type is memory 
_EC1_I   = MEMORY_SEGMENT( Data6, VCC, VCC, GLOBAL( ~PIN000), VCC, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_7' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_I', type is memory 
_EC9_I   = MEMORY_SEGMENT( Data7, VCC, VCC, GLOBAL( ~PIN000), VCC, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_8' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_J', type is memory 
_EC1_J   = MEMORY_SEGMENT( Data8, VCC, VCC, GLOBAL( ~PIN000), VCC, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_9' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_J', type is memory 
_EC9_J   = MEMORY_SEGMENT( Data9, VCC, VCC, GLOBAL( ~PIN000), VCC, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_10' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_K', type is memory 
_EC1_K   = MEMORY_SEGMENT( Data10, VCC, VCC, GLOBAL( ~PIN000), VCC, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_11' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_K', type is memory 
_EC9_K   = MEMORY_SEGMENT( Data11, VCC, VCC, GLOBAL( ~PIN000), VCC, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_12' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_L', type is memory 
_EC1_L   = MEMORY_SEGMENT( Data12, VCC, VCC, GLOBAL( ~PIN000), VCC, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_13' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_L', type is memory 
_EC9_L   = MEMORY_SEGMENT( Data13, VCC, VCC, GLOBAL( ~PIN000), VCC, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_14' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_G', type is memory 
_EC1_G   = MEMORY_SEGMENT( Data14, VCC, VCC, GLOBAL( ~PIN000), VCC, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_15' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_G', type is memory 
_EC9_G   = MEMORY_SEGMENT( Data15, VCC, VCC, GLOBAL( ~PIN000), VCC, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_0' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_F', type is memory 
_EC1_F   = MEMORY_SEGMENT( Data0, VCC, VCC, GLOBAL( ~PIN001), VCC, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_5' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_A', type is memory 
_EC1_A   = MEMORY_SEGMENT( Data5, VCC, VCC, GLOBAL( ~PIN001), VCC, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_6' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_A', type is memory 
_EC9_A   = MEMORY_SEGMENT( Data6, VCC, VCC, GLOBAL( ~PIN001), VCC, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_7' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_B', type is memory 
_EC1_B   = MEMORY_SEGMENT( Data7, VCC, VCC, GLOBAL( ~PIN001), VCC, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_8' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_B', type is memory 
_EC9_B   = MEMORY_SEGMENT( Data8, VCC, VCC, GLOBAL( ~PIN001), VCC, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_9' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_C', type is memory 
_EC1_C   = MEMORY_SEGMENT( Data9, VCC, VCC, GLOBAL( ~PIN001), VCC, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_10' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_C', type is memory 
_EC9_C   = MEMORY_SEGMENT( Data10, VCC, VCC, GLOBAL( ~PIN001), VCC, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_11' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_D', type is memory 
_EC1_D   = MEMORY_SEGMENT( Data11, VCC, VCC, GLOBAL( ~PIN001), VCC, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_12' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_D', type is memory 
_EC9_D   = MEMORY_SEGMENT( Data12, VCC, VCC, GLOBAL( ~PIN001), VCC, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_13' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_E', type is memory 
_EC1_E   = MEMORY_SEGMENT( Data13, VCC, VCC, GLOBAL( ~PIN001), VCC, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_14' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_E', type is memory 
_EC9_E   = MEMORY_SEGMENT( Data14, VCC, VCC, GLOBAL( ~PIN001), VCC, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_15' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_F', type is memory 
_EC9_F   = MEMORY_SEGMENT( Data15, VCC, VCC, GLOBAL( ~PIN001), VCC, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, VCC, VCC, VCC);



Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\basicram.rpt
basicra1

***** Logic for device 'basicra1' compiled without errors.




Device: EP1K10TC100-1

ACEX 1K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f
    MultiVolt I/O                              = OFF
    Enable Lock Output                         = OFF

                                                                   
                                      A                            
                  R R R R   R R   A A d   R R R A   A A   R A A    
                  E E E E   E E   d d d   E E E d   d d   E d d    
                  S S S S   S S V d d r   S S S d   d d   S d d ^  
                  E E E E   E E C r r e   E E E r V r r D E r r D  
                # R R R R   R R C e e s   R R R e C e e a R e e A  
                T V V V V G V V I s s s G V V V s C s s t V s s T  
                C E E E E N E E N s s 1 N E E E s I s s a E s s A  
                K D D D D D D D T 0 9 0 D D D D 3 O 6 5 1 D 1 4 0  
              ----------------------------------------------------_ 
             / 100  98  96  94  92  90  88  86  84  82  80  78  76   |_ 
            /     99  97  95  93  91  89  87  85  83  81  79  77    | 
^CONF_DONE |  1                                                    75 | ^DCLK 
     ^nCEO |  2                                                    74 | ^nCE 
      #TDO |  3                                                    73 | #TDI 
     VCCIO |  4                                                    72 | VCCINT 
 Address11 |  5                                                    71 | Out1 
  RESERVED |  6                                                    70 | RESERVED 
  RESERVED |  7                                                    69 | RESERVED 
  RESERVED |  8                                                    68 | Out3 
  RESERVED |  9                                                    67 | VCCIO 
  RESERVED | 10                                                    66 | GND 
       GND | 11                                                    65 | RESERVED 
    VCCINT | 12                                                    64 | RESERVED 
  RESERVED | 13                   EP1K10TC100-1                    63 | RESERVED 
  RESERVED | 14                                                    62 | RESERVED 
  RESERVED | 15                                                    61 | RESERVED 
  RESERVED | 16                                                    60 | VCCINT 
     VCCIO | 17                                                    59 | GND 
       GND | 18                                                    58 | RESERVED 
  RESERVED | 19                                                    57 | RESERVED 
  RESERVED | 20                                                    56 | RESERVED 
  RESERVED | 21                                                    55 | RESERVED 
  RESERVED | 22                                                    54 | ^MSEL0 
  RESERVED | 23                                                    53 | ^MSEL1 
      #TMS | 24                                                    52 | VCCINT 
  ^nSTATUS | 25                                                    51 | ^nCONFIG 
           |      27  29  31  33  35  37  39  41  43  45  47  49  _| 
            \   26  28  30  32  34  36  38  40  42  44  46  48  50   | 
             \----------------------------------------------------- 
                R R R R R R R R R V G V ~ A ~ G G R V R R R D A A  
                E E E E E E E E E C N C P d P N N E C E E E a d d  
                S S S S S S S S S C D C I d I D D S C S S S t d d  
                E E E E E E E E E I   _ N r N _   E I E E E a r r  
                R R R R R R R R R N   C 0 e 0 C   R O R R R 3 e e  
                V V V V V V V V V T   K 0 s 0 K   V   V V V   s s  
                E E E E E E E E E     L 1 s 0 L   E   E E E   s s  
                D D D D D D D D D     K   8   K   D   D D D   7 2  
                                                                   
                                                                   


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.
$ = Pin has PCI I/O option enabled. Pin is neither '5.0 V'- nor '3.3 V'-tolerant. 


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\basicram.rpt
basicra1

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A1       2/ 8( 25%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       5/22( 22%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect
A25      2/16( 12%)   0/16(  0%)   2/16( 12%)    0/2    2/6      13/88( 14%)   
B25      2/16( 12%)   2/16( 12%)   0/16(  0%)    0/2    2/6      13/88( 14%)   


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            12/60     ( 20%)
Total logic cells used:                          2/576    (  0%)
Total embedded cells used:                       4/48     (  8%)
Total EABs used:                                 2/3      ( 66%)
Average fan-in:                                 3.00/4    ( 75%)
Total fan-in:                                   6/2304    (  0%)

Total input pins required:                      16
Total input I/O cell registers required:         0
Total output pins required:                      2
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                      2
Total flipflops required:                        0
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                         0/ 576   (  0%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  EA  13  14  15  16  17  18  19  20  21  22  23  24  Total(LC/EC)
 A:      2   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0      2/2  
 B:      0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0      0/2  
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  

Total:   2   0   0   0   0   0   0   0   0   0   0   0   4   0   0   0   0   0   0   0   0   0   0   0   0      2/4  



Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\basicram.rpt
basicra1

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  91      -     -    -    --      INPUT             ^    0    0    0    4  Address0
  78      -     -    -    01      INPUT             ^    0    0    0    4  Address1
  50      -     -    -    02      INPUT             ^    0    0    0    4  Address2
  84      -     -    -    05      INPUT             ^    0    0    0    4  Address3
  77      -     -    -    01      INPUT             ^    0    0    0    4  Address4
  81      -     -    -    03      INPUT             ^    0    0    0    4  Address5
  82      -     -    -    04      INPUT             ^    0    0    0    4  Address6
  49      -     -    -    06      INPUT             ^    0    0    0    4  Address7
  39      -     -    -    --      INPUT             ^    0    0    0    4  Address8
  90      -     -    -    --      INPUT             ^    0    0    0    4  Address9
  89      -     -    -    --      INPUT             ^    0    0    0    4  Address10
   5      -     -    A    --      INPUT             ^    0    0    0    2  Address11
  80      -     -    -    03      INPUT             ^    0    0    0    2  Data1
  48      -     -    -    07      INPUT             ^    0    0    0    2  Data3
  40      -     -    -    --      INPUT  G s        ^    0    0    0    0  ~PIN000
  38      -     -    -    --      INPUT  G s        ^    0    0    0    0  ~PIN001


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\basicram.rpt
basicra1

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  71      -     -    A    --     OUTPUT                 0    1    0    0  Out1
  68      -     -    A    --     OUTPUT                 0    1    0    0  Out3


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\basicram.rpt
basicra1

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      1     -    A    01        OR2                1    2    1    0  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:132|result_node
   -      7     -    A    01        OR2                1    2    1    0  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:162|result_node
   -      -     1    A    --   MEM_SGMT               12    0    0    1  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_1
   -      -     9    A    --   MEM_SGMT               12    0    0    1  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_3
   -      -     1    B    --   MEM_SGMT               12    0    0    1  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_1
   -      -     9    B    --   MEM_SGMT               12    0    0    1  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_3


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
p = Packed register


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\basicram.rpt
basicra1

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       5/ 96(  5%)    11/ 48( 22%)     0/ 48(  0%)    1/16(  6%)      2/16( 12%)     0/16(  0%)
B:       0/ 96(  0%)     9/ 48( 18%)     0/ 48(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
C:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
02:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
03:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
04:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
05:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
06:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
07:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
08:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\basicram.rpt
basicra1

** EQUATIONS **

Address0 : INPUT;
Address1 : INPUT;
Address2 : INPUT;
Address3 : INPUT;
Address4 : INPUT;
Address5 : INPUT;
Address6 : INPUT;
Address7 : INPUT;
Address8 : INPUT;
Address9 : INPUT;
Address10 : INPUT;
Address11 : INPUT;
Data1    : INPUT;
Data3    : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;

-- Node name is 'Out1' 
-- Equation name is 'Out1', type is output 
Out1     =  _LC1_A1;

-- Node name is 'Out3' 
-- Equation name is 'Out3', type is output 
Out3     =  _LC7_A1;

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:132|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC1_A1', type is buried 
_LC1_A1  = LCELL( _EQ001);
  _EQ001 = !Address11 &  _EC1_A
         #  Address11 &  _EC1_B;

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:162|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC7_A1', type is buried 
_LC7_A1  = LCELL( _EQ002);
  _EQ002 = !Address11 &  _EC9_A
         #  Address11 &  _EC9_B;

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_1' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_A', type is memory 
_EC1_A   = MEMORY_SEGMENT( Data1, VCC, VCC, GLOBAL( ~PIN000), VCC, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_3' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_A', type is memory 
_EC9_A   = MEMORY_SEGMENT( Data3, VCC, VCC, GLOBAL( ~PIN000), VCC, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_1' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_B', type is memory 
_EC1_B   = MEMORY_SEGMENT( Data1, VCC, VCC, GLOBAL( ~PIN001), VCC, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_3' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_B', type is memory 
_EC9_B   = MEMORY_SEGMENT( Data3, VCC, VCC, GLOBAL( ~PIN001), VCC, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, VCC, VCC, VCC);



Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\basicram.rpt
basicra2

***** Logic for device 'basicra2' compiled without errors.




Device: EP1K10TC100-1

ACEX 1K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f
    MultiVolt I/O                              = OFF
    Enable Lock Output                         = OFF

                                                                   
                                  A                                
                  R R R R   R R   d A A   R R R     A A R   A A    
                  E E E E   E E   d d d   E E E     d d E ~ d d    
                  S S S S   S S V r d d   S S S     d d S P d d ^  
                  E E E E   E E C e r r   E E E D V r r E I r r D  
                # R R R R   R R C s e e   R R R a C e e R N e e A  
                T V V V V G V V I s s s G V V V t C s s V 0 s s T  
                C E E E E N E E N 1 s s N E E E a I s s E 0 s s A  
                K D D D D D D D T 0 6 9 D D D D 2 O 1 2 D 1 4 3 0  
              ----------------------------------------------------_ 
             / 100  98  96  94  92  90  88  86  84  82  80  78  76   |_ 
            /     99  97  95  93  91  89  87  85  83  81  79  77    | 
^CONF_DONE |  1                                                    75 | ^DCLK 
     ^nCEO |  2                                                    74 | ^nCE 
      #TDO |  3                                                    73 | #TDI 
     VCCIO |  4                                                    72 | VCCINT 
 Address11 |  5                                                    71 | RESERVED 
  RESERVED |  6                                                    70 | RESERVED 
  RESERVED |  7                                                    69 | Out4 
  RESERVED |  8                                                    68 | Out2 
   ~PIN000 |  9                                                    67 | VCCIO 
     Write | 10                                                    66 | GND 
       GND | 11                                                    65 | RESERVED 
    VCCINT | 12                                                    64 | RESERVED 
  RESERVED | 13                   EP1K10TC100-1                    63 | RESERVED 
  RESERVED | 14                                                    62 | RESERVED 
  RESERVED | 15                                                    61 | RESERVED 
  RESERVED | 16                                                    60 | VCCINT 
     VCCIO | 17                                                    59 | GND 
       GND | 18                                                    58 | RESERVED 
  RESERVED | 19                                                    57 | RESERVED 
  RESERVED | 20                                                    56 | RESERVED 
  RESERVED | 21                                                    55 | RESERVED 
  RESERVED | 22                                                    54 | ^MSEL0 
  RESERVED | 23                                                    53 | ^MSEL1 
      #TMS | 24                                                    52 | VCCINT 
  ^nSTATUS | 25                                                    51 | ^nCONFIG 
           |      27  29  31  33  35  37  39  41  43  45  47  49  _| 
            \   26  28  30  32  34  36  38  40  42  44  46  48  50   | 
             \----------------------------------------------------- 
                R R R R R R R R R V G V A A A G G R V A R R R R D  
                E E E E E E E E E C N C d d d N N E C d E E E E a  
                S S S S S S S S S C D C d d d D D S C d S S S S t  
                E E E E E E E E E I   _ r r r _   E I r E E E E a  
                R R R R R R R R R N   C e e e C   R O e R R R R 4  
                V V V V V V V V V T   K s s s K   V   s V V V V    
                E E E E E E E E E     L s s s L   E   s E E E E    
                D D D D D D D D D     K 8 5 7 K   D   0 D D D D    
                                                                   
                                                                   


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.
$ = Pin has PCI I/O option enabled. Pin is neither '5.0 V'- nor '3.3 V'-tolerant. 


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\basicram.rpt
basicra2

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A1       3/ 8( 37%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2       6/22( 27%)   
A2       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect
A25      2/16( 12%)   0/16(  0%)   2/16( 12%)    0/2    2/6      14/88( 15%)   
B25      2/16( 12%)   2/16( 12%)   0/16(  0%)    0/2    2/6      14/88( 15%)   


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            13/60     ( 21%)
Total logic cells used:                          4/576    (  0%)
Total embedded cells used:                       4/48     (  8%)
Total EABs used:                                 2/3      ( 66%)
Average fan-in:                                 2.50/4    ( 62%)
Total fan-in:                                  10/2304    (  0%)

Total input pins required:                      15
Total input I/O cell registers required:         0
Total output pins required:                      4
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                      4
Total flipflops required:                        0
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                         0/ 576   (  0%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  EA  13  14  15  16  17  18  19  20  21  22  23  24  Total(LC/EC)
 A:      3   1   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0      4/2  
 B:      0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0      0/2  
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  

Total:   3   1   0   0   0   0   0   0   0   0   0   0   4   0   0   0   0   0   0   0   0   0   0   0   0      4/4  



Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\basicram.rpt
basicra2

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  45      -     -    -    11      INPUT             ^    0    0    0    4  Address0
  82      -     -    -    04      INPUT             ^    0    0    0    4  Address1
  81      -     -    -    03      INPUT             ^    0    0    0    4  Address2
  77      -     -    -    01      INPUT             ^    0    0    0    4  Address3
  78      -     -    -    01      INPUT             ^    0    0    0    4  Address4
  39      -     -    -    --      INPUT             ^    0    0    0    4  Address5
  90      -     -    -    --      INPUT             ^    0    0    0    4  Address6
  40      -     -    -    --      INPUT             ^    0    0    0    4  Address7
  38      -     -    -    --      INPUT             ^    0    0    0    4  Address8
  89      -     -    -    --      INPUT             ^    0    0    0    4  Address9
  91      -     -    -    --      INPUT             ^    0    0    0    4  Address10
   5      -     -    A    --      INPUT             ^    0    0    0    4  Address11
  84      -     -    -    05      INPUT             ^    0    0    0    2  Data2
  50      -     -    -    02      INPUT             ^    0    0    0    2  Data4
  10      -     -    A    --      INPUT             ^    0    0    0    2  Write


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\basicram.rpt
basicra2

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  68      -     -    A    --     OUTPUT                 0    1    0    0  Out2
  69      -     -    A    --     OUTPUT                 0    1    0    0  Out4
   9      -     -    A    --     OUTPUT                 0    1    0    0  ~PIN000
  79      -     -    -    02     OUTPUT                 0    1    0    0  ~PIN001


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\basicram.rpt
basicra2

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      6     -    A    02       AND2                2    0    1    2  ~PIN000
   -      1     -    A    01       AND2                2    0    1    2  ~PIN001
   -      7     -    A    01        OR2                1    2    1    0  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:147|result_node
   -      5     -    A    01        OR2                1    2    1    0  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:177|result_node
   -      -     1    A    --   MEM_SGMT               12    1    0    1  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_2
   -      -     9    A    --   MEM_SGMT               12    1    0    1  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_4
   -      -     1    B    --   MEM_SGMT               12    1    0    1  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_2
   -      -     9    B    --   MEM_SGMT               12    1    0    1  |Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_4


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
p = Packed register


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\basicram.rpt
basicra2

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       7/ 96(  7%)     9/ 48( 18%)     0/ 48(  0%)    2/16( 12%)      3/16( 18%)     0/16(  0%)
B:       1/ 96(  1%)     7/ 48( 14%)     0/ 48(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
C:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
02:      2/24(  8%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
03:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
04:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
05:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
06:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
12:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\basicram.rpt
basicra2

** EQUATIONS **

Address0 : INPUT;
Address1 : INPUT;
Address2 : INPUT;
Address3 : INPUT;
Address4 : INPUT;
Address5 : INPUT;
Address6 : INPUT;
Address7 : INPUT;
Address8 : INPUT;
Address9 : INPUT;
Address10 : INPUT;
Address11 : INPUT;
Data2    : INPUT;
Data4    : INPUT;
Write    : INPUT;

-- Node name is 'Out2' 
-- Equation name is 'Out2', type is output 
Out2     =  _LC7_A1;

-- Node name is 'Out4' 
-- Equation name is 'Out4', type is output 
Out4     =  _LC5_A1;

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:147|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC7_A1', type is buried 
_LC7_A1  = LCELL( _EQ001);
  _EQ001 = !Address11 &  _EC1_A
         #  Address11 &  _EC1_B;

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:177|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC5_A1', type is buried 
_LC5_A1  = LCELL( _EQ002);
  _EQ002 = !Address11 &  _EC9_A
         #  Address11 &  _EC9_B;

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_decode:wdecoder|eq_node0' = '~PIN000' from file "lpm_decode.tdf" line 145, column 25
-- Equation name is '~PIN000', location is LC6_A2, type is buried.
~PIN000  = LCELL( _EQ003);
  _EQ003 = !Address11 &  Write;

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_decode:wdecoder|eq_node0' from file "lpm_decode.tdf" line 145, column 25
-- Equation name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_decode:wdecoder|eq_node0', type is output 
~PIN000  =  ~PIN000;

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_decode:wdecoder|eq_node1' = '~PIN001' from file "lpm_decode.tdf" line 147, column 25
-- Equation name is '~PIN001', location is LC1_A1, type is buried.
~PIN001  = LCELL( _EQ004);
  _EQ004 =  Address11 &  Write;

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_decode:wdecoder|eq_node1' from file "lpm_decode.tdf" line 147, column 25
-- Equation name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_decode:wdecoder|eq_node1', type is output 
~PIN001  =  ~PIN001;

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_2' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_A', type is memory 
_EC1_A   = MEMORY_SEGMENT( Data2, VCC, VCC, ~PIN000, VCC, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_4' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_A', type is memory 
_EC9_A   = MEMORY_SEGMENT( Data4, VCC, VCC, ~PIN000, VCC, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_2' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_B', type is memory 
_EC1_B   = MEMORY_SEGMENT( Data2, VCC, VCC, ~PIN001, VCC, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, VCC, VCC, VCC);

-- Node name is '|Basic_RAM:1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_4' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_B', type is memory 
_EC9_B   = MEMORY_SEGMENT( Data4, VCC, VCC, ~PIN001, VCC, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, Address0, Address1, Address2, Address3, Address4, Address5, Address6, Address7, Address8, Address9, Address10, VCC, VCC, VCC);



Project Informationc:\users\admin\documents\github\_project-max-pluss\basicram.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'ACEX1K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = off
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:00
   Fitter                                 00:00:02
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:00:04


Memory Allocated
-----------------

Peak memory allocated during compilation  = 44,711K
