04:14:15 INFO  : Registering command handlers for SDK TCF services
04:14:17 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA_HW\project_5_hw\project_5_hw.sdk\temp_xsdb_launch_script.tcl
04:14:23 INFO  : XSCT server has started successfully.
04:14:23 INFO  : Successfully done setting XSCT server connection channel  
04:14:33 INFO  : Successfully done setting SDK workspace  
04:14:33 INFO  : Processing command line option -hwspec D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper.hdf.
04:22:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:23:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
04:23:00 INFO  : 'jtag frequency' command is executed.
04:23:00 INFO  : Sourcing of 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:23:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
04:23:03 INFO  : FPGA configured successfully with bitstream "D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:23:03 INFO  : Context for 'APU' is selected.
04:23:03 INFO  : Hardware design information is loaded from 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:23:03 INFO  : 'configparams force-mem-access 1' command is executed.
04:23:03 INFO  : Context for 'APU' is selected.
04:23:04 INFO  : 'stop' command is executed.
04:23:04 INFO  : 'ps7_init' command is executed.
04:23:04 INFO  : 'ps7_post_config' command is executed.
04:23:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:23:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:23:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:23:05 INFO  : The application 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/matrix_project/Debug/matrix_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:23:05 INFO  : 'configparams force-mem-access 0' command is executed.
04:23:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_HW/project_5_hw/project_5_hw.sdk/matrix_project/Debug/matrix_project.elf
configparams force-mem-access 0
----------------End of Script----------------

04:23:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:23:05 INFO  : 'con' command is executed.
04:23:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

04:23:05 INFO  : Disconnected from the channel tcfchan#1.
15:27:45 INFO  : Registering command handlers for SDK TCF services
15:27:50 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA_HW\project_5_hw\project_5_hw.sdk\temp_xsdb_launch_script.tcl
15:27:57 INFO  : XSCT server has started successfully.
15:28:13 INFO  : Successfully done setting XSCT server connection channel  
15:28:13 INFO  : Successfully done setting SDK workspace  
15:28:13 INFO  : Processing command line option -hwspec D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper.hdf.
15:28:13 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:28:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573889112566,  Project:1573848375986
15:28:28 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper.hdf.
15:28:28 INFO  : Copied contents of D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:28:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:28:48 INFO  : 
15:28:49 INFO  : Updating hardware inferred compiler options for matrix_project.
15:28:49 INFO  : Clearing existing target manager status.
15:36:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:36:28 INFO  : 'jtag frequency' command is executed.
15:36:28 INFO  : Sourcing of 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:36:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:36:32 INFO  : FPGA configured successfully with bitstream "D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:36:32 INFO  : Context for 'APU' is selected.
15:36:32 INFO  : Hardware design information is loaded from 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:36:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:32 INFO  : Context for 'APU' is selected.
15:36:33 INFO  : 'stop' command is executed.
15:36:33 INFO  : 'ps7_init' command is executed.
15:36:33 INFO  : 'ps7_post_config' command is executed.
15:36:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:36:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:34 INFO  : The application 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/matrix_project/Debug/matrix_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:36:34 INFO  : 'configparams force-mem-access 0' command is executed.
15:36:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_HW/project_5_hw/project_5_hw.sdk/matrix_project/Debug/matrix_project.elf
configparams force-mem-access 0
----------------End of Script----------------

15:36:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:35 INFO  : 'con' command is executed.
15:36:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:36:35 INFO  : Disconnected from the channel tcfchan#1.
15:38:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:38:17 INFO  : 'jtag frequency' command is executed.
15:38:17 INFO  : Sourcing of 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:38:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:38:20 INFO  : FPGA configured successfully with bitstream "D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:38:20 INFO  : Context for 'APU' is selected.
15:38:22 INFO  : Hardware design information is loaded from 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:38:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:23 INFO  : Context for 'APU' is selected.
15:38:23 INFO  : 'stop' command is executed.
15:38:23 INFO  : 'ps7_init' command is executed.
15:38:23 INFO  : 'ps7_post_config' command is executed.
15:38:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:38:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:24 INFO  : The application 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/matrix_project/Debug/matrix_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_HW/project_5_hw/project_5_hw.sdk/matrix_project/Debug/matrix_project.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:24 INFO  : 'con' command is executed.
15:38:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:38:24 INFO  : Disconnected from the channel tcfchan#2.
16:31:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573892944856,  Project:1573889112566
16:31:08 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:34:37 INFO  : Copied contents of D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:34:52 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:35:09 INFO  : 
16:35:10 INFO  : Updating hardware inferred compiler options for matrix_project.
16:35:11 INFO  : Clearing existing target manager status.
16:35:11 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:35:56 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:37:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:37:10 INFO  : 'jtag frequency' command is executed.
16:37:10 INFO  : Sourcing of 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:37:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:37:13 INFO  : FPGA configured successfully with bitstream "D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:37:14 INFO  : Context for 'APU' is selected.
16:37:15 INFO  : Hardware design information is loaded from 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:37:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:15 INFO  : Context for 'APU' is selected.
16:37:15 INFO  : 'stop' command is executed.
16:37:16 INFO  : 'ps7_init' command is executed.
16:37:16 INFO  : 'ps7_post_config' command is executed.
16:37:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:37:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:18 INFO  : The application 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/matrix_project/Debug/matrix_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_HW/project_5_hw/project_5_hw.sdk/matrix_project/Debug/matrix_project.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:19 INFO  : 'con' command is executed.
16:37:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:37:20 INFO  : Disconnected from the channel tcfchan#3.
18:06:23 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573898603411,  Project:1573892944856
18:06:23 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:06:46 INFO  : Copied contents of D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:07:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:07:24 INFO  : 
18:07:25 INFO  : Updating hardware inferred compiler options for matrix_project.
18:07:25 INFO  : Clearing existing target manager status.
18:07:25 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:08:23 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:09:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:09:10 INFO  : 'jtag frequency' command is executed.
18:09:10 INFO  : Sourcing of 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:09:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:09:14 INFO  : FPGA configured successfully with bitstream "D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:09:14 INFO  : Context for 'APU' is selected.
18:09:14 INFO  : Hardware design information is loaded from 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:09:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:14 INFO  : Context for 'APU' is selected.
18:09:14 INFO  : 'stop' command is executed.
18:09:15 INFO  : 'ps7_init' command is executed.
18:09:15 INFO  : 'ps7_post_config' command is executed.
18:09:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:09:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:16 INFO  : The application 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/matrix_project/Debug/matrix_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:09:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_HW/project_5_hw/project_5_hw.sdk/matrix_project/Debug/matrix_project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:17 INFO  : 'con' command is executed.
18:09:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:09:17 INFO  : Disconnected from the channel tcfchan#4.
19:02:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:02:59 INFO  : 'jtag frequency' command is executed.
19:02:59 INFO  : Sourcing of 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:03:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:03:02 INFO  : FPGA configured successfully with bitstream "D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:03:02 INFO  : Context for 'APU' is selected.
19:03:02 INFO  : Hardware design information is loaded from 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:03:02 INFO  : 'configparams force-mem-access 1' command is executed.
19:03:03 INFO  : Context for 'APU' is selected.
19:03:03 INFO  : 'stop' command is executed.
19:03:03 INFO  : 'ps7_init' command is executed.
19:03:03 INFO  : 'ps7_post_config' command is executed.
19:03:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:03:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:04 INFO  : The application 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/matrix_project/Debug/matrix_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:03:04 INFO  : 'configparams force-mem-access 0' command is executed.
19:03:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_HW/project_5_hw/project_5_hw.sdk/matrix_project/Debug/matrix_project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:03:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:04 INFO  : 'con' command is executed.
19:03:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:03:04 INFO  : Disconnected from the channel tcfchan#5.
19:09:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:09:53 INFO  : 'jtag frequency' command is executed.
19:09:53 INFO  : Sourcing of 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:09:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:09:55 INFO  : FPGA configured successfully with bitstream "D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:09:55 INFO  : Context for 'APU' is selected.
19:09:55 INFO  : Hardware design information is loaded from 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:09:55 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:55 INFO  : Context for 'APU' is selected.
19:09:55 INFO  : 'stop' command is executed.
19:09:56 INFO  : 'ps7_init' command is executed.
19:09:56 INFO  : 'ps7_post_config' command is executed.
19:09:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:09:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:56 INFO  : The application 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/matrix_project/Debug/matrix_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:56 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_HW/project_5_hw/project_5_hw.sdk/matrix_project/Debug/matrix_project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:57 INFO  : 'con' command is executed.
19:09:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:09:57 INFO  : Disconnected from the channel tcfchan#6.
19:10:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:10:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:10:37 INFO  : 'jtag frequency' command is executed.
19:10:37 INFO  : Sourcing of 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:10:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:10:40 INFO  : FPGA configured successfully with bitstream "D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:10:40 INFO  : Context for 'APU' is selected.
19:10:40 INFO  : Hardware design information is loaded from 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:10:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:10:40 INFO  : Context for 'APU' is selected.
19:10:40 INFO  : 'stop' command is executed.
19:10:41 INFO  : 'ps7_init' command is executed.
19:10:41 INFO  : 'ps7_post_config' command is executed.
19:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:41 INFO  : The application 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/matrix_project/Debug/matrix_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:10:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:10:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_HW/project_5_hw/project_5_hw.sdk/matrix_project/Debug/matrix_project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:41 INFO  : 'con' command is executed.
19:10:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:10:41 INFO  : Disconnected from the channel tcfchan#7.
19:13:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:13:57 INFO  : 'jtag frequency' command is executed.
19:13:57 INFO  : Sourcing of 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:13:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:14:00 INFO  : FPGA configured successfully with bitstream "D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:14:00 INFO  : Context for 'APU' is selected.
19:14:00 INFO  : Hardware design information is loaded from 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:14:00 INFO  : 'configparams force-mem-access 1' command is executed.
19:14:00 INFO  : Context for 'APU' is selected.
19:14:00 INFO  : 'stop' command is executed.
19:14:01 INFO  : 'ps7_init' command is executed.
19:14:01 INFO  : 'ps7_post_config' command is executed.
19:14:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:14:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:01 INFO  : The application 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/matrix_project/Debug/matrix_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:14:01 INFO  : 'configparams force-mem-access 0' command is executed.
19:14:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_HW/project_5_hw/project_5_hw.sdk/matrix_project/Debug/matrix_project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:14:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:01 INFO  : 'con' command is executed.
19:14:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:14:01 INFO  : Disconnected from the channel tcfchan#8.
19:24:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:24:15 INFO  : 'jtag frequency' command is executed.
19:24:15 INFO  : Sourcing of 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:24:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:24:18 INFO  : FPGA configured successfully with bitstream "D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:24:18 INFO  : Context for 'APU' is selected.
19:24:18 INFO  : Hardware design information is loaded from 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:24:18 INFO  : 'configparams force-mem-access 1' command is executed.
19:24:18 INFO  : Context for 'APU' is selected.
19:24:18 INFO  : 'stop' command is executed.
19:24:18 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
19:24:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

19:24:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:24:32 INFO  : 'jtag frequency' command is executed.
19:24:32 INFO  : Sourcing of 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:24:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:24:34 INFO  : FPGA configured successfully with bitstream "D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:24:35 INFO  : Context for 'APU' is selected.
19:24:35 INFO  : Hardware design information is loaded from 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:24:35 INFO  : 'configparams force-mem-access 1' command is executed.
19:24:35 INFO  : Context for 'APU' is selected.
19:24:35 INFO  : 'stop' command is executed.
19:24:36 INFO  : 'ps7_init' command is executed.
19:24:36 INFO  : 'ps7_post_config' command is executed.
19:24:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:24:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:37 INFO  : The application 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/matrix_project/Debug/matrix_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:24:37 INFO  : 'configparams force-mem-access 0' command is executed.
19:24:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_HW/project_5_hw/project_5_hw.sdk/matrix_project/Debug/matrix_project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:24:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:37 INFO  : 'con' command is executed.
19:24:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:24:37 INFO  : Disconnected from the channel tcfchan#9.
19:27:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:27:07 INFO  : 'jtag frequency' command is executed.
19:27:07 INFO  : Sourcing of 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:27:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:27:10 INFO  : FPGA configured successfully with bitstream "D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:27:10 INFO  : Context for 'APU' is selected.
19:27:10 INFO  : Hardware design information is loaded from 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:27:10 INFO  : 'configparams force-mem-access 1' command is executed.
19:27:10 INFO  : Context for 'APU' is selected.
19:27:10 INFO  : 'stop' command is executed.
19:27:11 INFO  : 'ps7_init' command is executed.
19:27:11 INFO  : 'ps7_post_config' command is executed.
19:27:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:27:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:12 INFO  : The application 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/matrix_project/Debug/matrix_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:27:12 INFO  : 'configparams force-mem-access 0' command is executed.
19:27:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_HW/project_5_hw/project_5_hw.sdk/matrix_project/Debug/matrix_project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:27:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:12 INFO  : 'con' command is executed.
19:27:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:27:12 INFO  : Disconnected from the channel tcfchan#10.
19:27:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:27:48 INFO  : 'jtag frequency' command is executed.
19:27:48 INFO  : Sourcing of 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:27:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:27:50 INFO  : FPGA configured successfully with bitstream "D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:27:50 INFO  : Context for 'APU' is selected.
19:27:50 INFO  : Hardware design information is loaded from 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:27:50 INFO  : 'configparams force-mem-access 1' command is executed.
19:27:50 INFO  : Context for 'APU' is selected.
19:27:50 INFO  : 'stop' command is executed.
19:27:51 INFO  : 'ps7_init' command is executed.
19:27:51 INFO  : 'ps7_post_config' command is executed.
19:27:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:27:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:51 INFO  : The application 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/matrix_project/Debug/matrix_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:27:51 INFO  : 'configparams force-mem-access 0' command is executed.
19:27:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_HW/project_5_hw/project_5_hw.sdk/matrix_project/Debug/matrix_project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:27:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:51 INFO  : 'con' command is executed.
19:27:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:27:51 INFO  : Disconnected from the channel tcfchan#11.
19:40:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:40:33 INFO  : 'jtag frequency' command is executed.
19:40:33 INFO  : Sourcing of 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:40:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:40:37 INFO  : FPGA configured successfully with bitstream "D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:40:37 INFO  : Context for 'APU' is selected.
19:40:37 INFO  : Hardware design information is loaded from 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:40:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:37 INFO  : Context for 'APU' is selected.
19:40:37 INFO  : 'stop' command is executed.
19:40:38 INFO  : 'ps7_init' command is executed.
19:40:38 INFO  : 'ps7_post_config' command is executed.
19:40:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:40:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:39 INFO  : The application 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/matrix_project/Debug/matrix_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:40:39 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_HW/project_5_hw/project_5_hw.sdk/matrix_project/Debug/matrix_project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:40:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:39 INFO  : 'con' command is executed.
19:40:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:40:39 INFO  : Disconnected from the channel tcfchan#12.
19:45:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:45:04 INFO  : 'jtag frequency' command is executed.
19:45:04 INFO  : Sourcing of 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:45:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:45:07 INFO  : FPGA configured successfully with bitstream "D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:45:07 INFO  : Context for 'APU' is selected.
19:45:07 INFO  : Hardware design information is loaded from 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:45:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:45:07 INFO  : Context for 'APU' is selected.
19:45:07 INFO  : 'stop' command is executed.
19:45:07 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
19:45:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

19:45:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:45:18 INFO  : 'jtag frequency' command is executed.
19:45:18 INFO  : Sourcing of 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:45:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:45:21 INFO  : FPGA configured successfully with bitstream "D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:45:21 INFO  : Context for 'APU' is selected.
19:45:21 INFO  : Hardware design information is loaded from 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:45:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:45:21 INFO  : Context for 'APU' is selected.
19:45:21 INFO  : 'stop' command is executed.
19:45:22 INFO  : 'ps7_init' command is executed.
19:45:22 INFO  : 'ps7_post_config' command is executed.
19:45:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:45:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:23 INFO  : The application 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/matrix_project/Debug/matrix_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:45:23 INFO  : 'configparams force-mem-access 0' command is executed.
19:45:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_HW/project_5_hw/project_5_hw.sdk/matrix_project/Debug/matrix_project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:45:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:23 INFO  : 'con' command is executed.
19:45:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:45:23 INFO  : Disconnected from the channel tcfchan#13.
19:53:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:53:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:53:16 INFO  : 'jtag frequency' command is executed.
19:53:16 INFO  : Sourcing of 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:53:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:53:19 INFO  : FPGA configured successfully with bitstream "D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:53:19 INFO  : Context for 'APU' is selected.
19:53:19 INFO  : Hardware design information is loaded from 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:53:19 INFO  : 'configparams force-mem-access 1' command is executed.
19:53:19 INFO  : Context for 'APU' is selected.
19:53:19 INFO  : 'stop' command is executed.
19:53:20 INFO  : 'ps7_init' command is executed.
19:53:20 INFO  : 'ps7_post_config' command is executed.
19:53:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:53:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:20 INFO  : The application 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/matrix_project/Debug/matrix_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:53:20 INFO  : 'configparams force-mem-access 0' command is executed.
19:53:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_HW/project_5_hw/project_5_hw.sdk/matrix_project/Debug/matrix_project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:53:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:20 INFO  : 'con' command is executed.
19:53:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:53:20 INFO  : Disconnected from the channel tcfchan#14.
19:55:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:55:12 INFO  : 'jtag frequency' command is executed.
19:55:12 INFO  : Sourcing of 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:55:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:55:15 INFO  : FPGA configured successfully with bitstream "D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:55:15 INFO  : Context for 'APU' is selected.
19:55:15 INFO  : Hardware design information is loaded from 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:55:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:55:15 INFO  : Context for 'APU' is selected.
19:55:15 INFO  : 'stop' command is executed.
19:55:16 INFO  : 'ps7_init' command is executed.
19:55:16 INFO  : 'ps7_post_config' command is executed.
19:55:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:55:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:16 INFO  : The application 'D:/FPGA_HW/project_5_hw/project_5_hw.sdk/matrix_project/Debug/matrix_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:55:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:55:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_HW/project_5_hw/project_5_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_HW/project_5_hw/project_5_hw.sdk/matrix_project/Debug/matrix_project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:55:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:16 INFO  : 'con' command is executed.
19:55:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:55:16 INFO  : Disconnected from the channel tcfchan#15.
