Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 01:25:00 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_25_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.546ns  (required time - arrival time)
  Source:                 Delay1No16_instance/Y_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1Tree3_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 1.012ns (30.427%)  route 2.314ns (69.573%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.841ns = ( 5.841 - 4.000 ) 
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.378ns (routing 0.338ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.309ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=7336, routed)        1.378     2.329    Delay1No16_instance/clk_IBUF_BUFG
    SLICE_X128Y448       FDCE                                         r  Delay1No16_instance/Y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y448       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.405 r  Delay1No16_instance/Y_reg[23]/Q
                         net (fo=12, routed)          0.410     2.815    Delay1No16_instance/Q[23]
    SLICE_X126Y445       LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     2.914 r  Delay1No16_instance/geqOp_carry__0_i_13__5/O
                         net (fo=1, routed)           0.025     2.939    Sum1Tree3_2_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[3]
    SLICE_X126Y445       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.102 r  Sum1Tree3_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.128    Sum1Tree3_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X126Y446       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.180 r  Sum1Tree3_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.416     3.596    Delay1No16_instance/CO[0]
    SLICE_X127Y450       LUT5 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.135     3.731 r  Delay1No16_instance/shiftedFracY_d1[49]_i_10__5/O
                         net (fo=2, routed)           0.330     4.061    Delay1No16_instance/shiftedFracY_d1[49]_i_10__5_n_0
    SLICE_X126Y448       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     4.151 r  Delay1No16_instance/shiftedFracY_d1[32]_i_9__5/O
                         net (fo=3, routed)           0.238     4.389    Delay1No16_instance/shiftedFracY_d1[32]_i_9__5_n_0
    SLICE_X127Y448       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     4.486 r  Delay1No16_instance/shiftedFracY_d1[12]_i_3__5/O
                         net (fo=34, routed)          0.427     4.913    Delay1No22_instance/shiftVal__5[0]
    SLICE_X122Y445       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     5.011 r  Delay1No22_instance/shiftedFracY_d1[18]_i_2__5/O
                         net (fo=5, routed)           0.229     5.240    Delay1No22_instance/shiftedFracY_d1_reg[38][1]
    SLICE_X120Y447       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     5.390 r  Delay1No22_instance/shiftedFracY_d1[10]_i_2__5/O
                         net (fo=2, routed)           0.154     5.544    Delay1No22_instance/level4__0[6]
    SLICE_X121Y447       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     5.596 r  Delay1No22_instance/shiftedFracY_d1[26]_i_1__5/O
                         net (fo=1, routed)           0.059     5.655    Sum1Tree3_2_impl_instance/FPAddSubOp_instance/D[15]
    SLICE_X121Y447       FDRE                                         r  Sum1Tree3_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=7336, routed)        1.181     5.841    Sum1Tree3_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X121Y447       FDRE                                         r  Sum1Tree3_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/C
                         clock pessimism              0.370     6.211    
                         clock uncertainty           -0.035     6.176    
    SLICE_X121Y447       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     6.201    Sum1Tree3_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]
  -------------------------------------------------------------------
                         required time                          6.201    
                         arrival time                          -5.655    
  -------------------------------------------------------------------
                         slack                                  0.546    




