Michalis D. Galanis , Gregory Dimitroulakos , Costas E. Goutis, Partitioning Methodology for Heterogeneous Reconfigurable Functional Units, The Journal of Supercomputing, v.38 n.1, p.17-34, October   2006
M. D. Galanis , A. Milidonis , G. Theodoridis , D. Soudris , C. E. Goutis, Automated framework for partitioning DSP applications in hybrid reconfigurable platforms, Microprocessors & Microsystems, v.31 n.1, p.1-14, February, 2007
Michalis D. Galanis , Gregory Dimitroulakos , Athanassios P. Kakarountas , Costas E. Goutis, Partitioning signal processing applications to different granularity reconfigurable logic, Proceedings of the 5th WSEAS international conference on Signal, speech and image processing, August 17-19, 2005, Corfu, Greece
Michalis D. Galanis , Athanasios Milidonis , George Theodoridis , Dimitrios Soudris , Costas E. Goutis, A method for partitioning applications in hybrid reconfigurable architectures, Design Automation for Embedded Systems, v.10 n.1, p.27-47, March     2005
M. D. Galanis , A. Milidonis , G. Theodoridis , D. Soudris , C. E. Goutis, A Framework for Partitioning Computational Intensive Applications in Hybrid Reconfigurable Platforms, Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3, p.157.1, April 04-08, 2005
Michalis D. Galanis , Gregory Dimitroulakos , Costas E. Goutis, Performance optimization of embedded applications in a hybrid reconfigurable platform, Proceedings of the 17th international conference on Integrated Circuit and System Design: power and timing modeling, optimization and simulation, September 03-05, 2007, Gothenburg, Sweden
M. D. Galanis , A. Milidonis , G. Theodoridis , D. Soudris , C. E. Goutis, A Partitioning Methodology for Accelerating Applications in Hybrid Reconfigurable Platforms, Proceedings of the conference on Design, Automation and Test in Europe, p.247-252, March 07-11, 2005
Carlo Galuzzi , Koen Bertels , Stamatis Vassiliadis, A linear complexity algorithm for the generation of multiple input single output instructions of variable size, Proceedings of the 7th international conference on Embedded computer systems: architectures, modeling, and simulation, July 16-19, 2007, Samos, Greece
Paolo Bonzini , Laura Pozzi, Recurrence-aware instruction set selection for extensible embedded processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.10, p.1259-1267, October 2008
Dasu Aravind , Arvind Sudarsanam, High Level - Application Analysis Techniques & Architectures - To Explore Design possibilities for Reduced Reconfiguration Area Overheads in FPGAs executing Compute Intensive Applications, Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3, p.158.1, April 04-08, 2005
Ming Yan , Ziyu Yang , Liu Yang , Lei Liu , Sikun Li, Practical and effective domain-specific function unit design for CGRA, Proceedings of the 2011 international conference on Computational science and Its applications, June 20-23, 2011, Santander, Spain
Sotirios Xydis , George Economakos , Dimitrios Soudris , Kiamal Pekmestzi, High performance and area efficient flexible DSP datapath synthesis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.19 n.3, p.429-442, March 2011
Angela Yun Zhu , Xi Li , Laurence T. Yang , Jun Yang, A fast instruction set evaluation method for ASIP designs, Proceedings of the 2006 international conference on Embedded and Ubiquitous Computing, August 01-04, 2006, Seoul, Korea
Ajay K. Verma , Philip Brisk , Paolo Ienne, Fast, quasi-optimal, and pipelined instruction-set extensions, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Michalis D. Galanis , Gregory Dimitroulakos , Costas E. Goutis, Improving performance and energy consumption in embedded microprocessor platforms with a flexible custom coprocessor data-path, Proceedings of the 17th ACM Great Lakes symposium on VLSI, March 11-13, 2007, Stresa-Lago Maggiore, Italy
Michalis D. Galanis , Gregory Dimitroulakos , Costas E. Goutis, Exploring the speedups of embedded microprocessor systems utilizing a high-performance coprocessor data-path, The Journal of Supercomputing, v.39 n.3, p.251-271, March     2007
Farhad Mehdipour , Hamid Noori , Morteza Saheb Zamani , Kazuaki Murakami , Mehdi Sedighi , Koji Inoue, An integrated temporal partitioning and mapping framework for handling custom instructions on a reconfigurable functional unit, Proceedings of the 11th Asia-Pacific conference on Advances in Computer Systems Architecture, p.219-230, September 06-08, 2006, Shanghai, China
Michalis D. Galanis , Gregory Dimitroulakos , Costas E. Goutis, Performance and energy consumption improvements in microprocessor systems utilizing a coprocessor data-path, Journal of Signal Processing Systems, v.50 n.2, p.179-200, February 2008
Farhad Mehdipour , Hamid Noori , Morteza Saheb Zamani , Kazuaki Murakami , Koji Inoue , Mehdi Sedighi, Custom instruction generation using temporal partitioning techniques for a reconfigurable functional unit, Proceedings of the 2006 international conference on Embedded and Ubiquitous Computing, August 01-04, 2006, Seoul, Korea
Christophe Wolinski , Krzysztof Kuchcinski, Automatic selection of application-specific reconfigurable processor extensions, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany
Kevin Martin , Christophe Wolinski , Krzysztof Kuchcinski , Antoine Floch , François Charot, Constraint-Driven Identification of Application Specific Instructions in the DURASE System, Proceedings of the 9th International Workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation, July 20-23, 2009, Samos, Greece
Carlo Galuzzi , Koen Bertels , Stamatis Vassiliadis, A linear complexity algorithm for the automatic generation of convex multiple input multiple output instructions, Proceedings of the 3rd international conference on Reconfigurable computing: architectures, tools and applications, March 27-29, 2007, Mangaratiba, Brazil
Sotiris Xydis , George Economakos , Kiamal Pekmestzi, Designing coarse-grain reconfigurable architectures by inlining flexibility into custom arithmetic data-paths, Integration, the VLSI Journal, v.42 n.4, p.486-503, September, 2009
Jungsik Choi , Seonggun Kim , Hwansoo Han, Accelerating loops for coarse grained reconfigurable architectures using instruction extensions, Proceedings of the 2011 ACM Symposium on Research in Applied Computation, November 02-05, 2011, Miami, Florida
Kubilay Atasu , Laura Pozzi , Paolo Ienne, Automatic application-specific instruction-set extensions under microarchitectural constraints, International Journal of Parallel Programming, v.31 n.6, p.411-428, December 2003
Ajay K. Verma , Philip Brisk , Paolo Ienne, Rethinking custom ISE identification: a new processor-agnostic method, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, September 30-October 03, 2007, Salzburg, Austria
Paolo Bonzini , Laura Pozzi, Code transformation strategies for extensible embedded processors, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea
Chenglong Xiao , Emmanuel Casseau, An efficient algorithm for custom instruction enumeration, Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI, May 02-04, 2011, Lausanne, Switzerland
Alessandro Cevrero , Panagiotis Athanasopoulos , Hadi Parandeh-Afshar , Ajay K. Verma , Philip Brisk , Frank K. Gurkaynak , Yusuf Leblebici , Paolo Ienne, Architectural improvements for field programmable counter arrays: enabling efficient synthesis of fast compressor trees on FPGAs, Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays, February 24-26, 2008, Monterey, California, USA
Kubilay Atasu , Laura Pozzi , Paolo Ienne, Automatic application-specific instruction-set extensions under microarchitectural constraints, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA
Carlo Galuzzi , Elena Moscu Panainte , Yana Yankova , Koen Bertels , Stamatis Vassiliadis, Automatic selection of application-specific instruction-set extensions, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea
Carlo Galuzzi , Koen Bertels, The Instruction-Set Extension Problem: A Survey, Proceedings of the 4th international workshop on Reconfigurable Computing: Architectures, Tools and Applications, March 26-28, 2008, London, UK
Philip Brisk , Adam Kaplan , Majid Sarrafzadeh, Area-efficient instruction set synthesis for reconfigurable system-on-chip designs, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA
Pan Yu , Tulika Mitra, Satisfying real-time constraints with custom instructions, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA
Ramkumar Jayaseelan , Haibin Liu , Tulika Mitra, Exploiting forwarding to improve data bandwidth of instruction-set extensions, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA
Michalis D. Galanis , Gregory Dimitroulakos , Costas E. Goutis, Performance improvements of microprocessor platforms with a coarse-grained reconfigurable data-path, Proceedings of the 10th WSEAS international conference on Systems, July 10-12, 2006, Athens, Greece
J. Cong , Guoling Han , Zhiru Zhang, Architecture and compilation for data bandwidth improvement in configurable embedded processors, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.263-270, November 06-10, 2005, San Jose, CA
Jason Cong , Yiping Fan , Guoling Han , Ashok Jagannathan , Glenn Reinman , Zhiru Zhang, Instruction set extension with shadow registers for configurable processors, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA
Jason Cong , Guoling Han , Zhiru Zhang, Architecture and compiler optimizations for data bandwidth improvement in configurable processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.9, p.986-997, September 2006
Philip Brisk , Jamie Macbeth , Ani Nahapetian , Majid Sarrafzadeh, A dictionary construction technique for code compression systems with echo instructions, ACM SIGPLAN Notices, v.40 n.7, July 2005
Jason Cong , Yiping Fan , Guoling Han , Zhiru Zhang, Application-specific instruction generation for configurable processor architectures, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA
Junwhan Ahn , Kiyoung Choi, An efficient algorithm for isomorphism-aware custom instruction identification for extensible processors, Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 09-14, 2011, Taipei, Taiwan
Chenglong Xiao , Emmanuel Casseau, Exact custom instruction enumeration for extensible processors, Integration, the VLSI Journal, v.45 n.3, p.263-270, June, 2012
Laura Pozzi , Paolo Ienne, Exploiting pipelining to relax register-file port constraints of instruction-set extensions, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA
Siew-Kei Lam , Deng Yun , Thambipillai Srikanthan, Morphable structures for reconfigurable instruction set processors, Proceedings of the 10th Asia-Pacific conference on Advances in Computer Systems Architecture, October 24-26, 2005, Singapore
Pan Yu , Tulika Mitra, Characterizing embedded applications for instruction-set extensible processors, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA
Ajay K. Verma , Philip Brisk , Paolo Ienne, Fast, nearly optimal ISE identification with I/O serialization through maximal clique enumeration, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.3, p.341-354, March 2010
Dmitri Boulytchev, BURS-based instruction set selection, Proceedings of the 6th international Andrei Ershov memorial conference on Perspectives of systems informatics, June 27-30, 2006, Novosibirsk, Russia
Hamid Noori , Farhad Mehdipour , Kazuaki Murakami , Koji Inoue , Morteza Saheb Zamani, An architecture framework for an adaptive extensible processor, The Journal of Supercomputing, v.45 n.3, p.313-340, September 2008
Carlo Galuzzi , Dimitris Theodoropoulos , Roel Meeuws , Koen Bertels, Algorithms for the automatic extension of an instruction-set, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Foad Dabiri , Hyduke Noshadi , Hagop Hagopian , Tammara Massey , Majid Sarrafzadeh, Lightweight medical BodyNets, Proceedings of the ICST 2nd international conference on Body area networks, p.1-8, June 11-13, 2007, Florence, Italy
Hamid Noori , Farhad Mehdipour , Koji Inoue , Kazuaki Murakami, Improving performance and energy efficiency of embedded processors via post-fabrication instruction set customization, The Journal of Supercomputing, v.60 n.2, p.196-222, May       2012
Alastair M. Smith , George A. Constantinides , Peter Y. K. Cheung, An Automated Flow for Arithmetic Component Generation in Field-Programmable Gate Arrays, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.3 n.3, p.1-21, September 2010
Christophe Wolinski , Krzysztof Kuchcinski , Erwan Raffin, Automatic design of application-specific reconfigurable processor extensions with UPaK synthesis kernel, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.15 n.1, p.1-36, December 2009
Hadi Parandeh-Afshar , Philip Brisk , Paolo Ienne, A novel FPGA logic block for improved arithmetic performance, Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays, February 24-26, 2008, Monterey, California, USA
Hai Lin , Tiansi Hu , Yunsi Fei, A Hardware/Software Cooperative Custom Register Binding Approach for Register Spill Elimination in Application-Specific Instruction Set Processors, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.17 n.4, p.1-19, October 2012
Hai Lin , Yunsi Fei, Utilizing custom registers in application-specific instruction set processors for register spills elimination, Proceedings of the 17th ACM Great Lakes symposium on VLSI, March 11-13, 2007, Stresa-Lago Maggiore, Italy
Michalis D. Galanis , Gregory Dimitroulakos , Spyros Tragoudas , Costas E. Goutis, Speedups in embedded systems with a high-performance coprocessor datapath, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.3, p.1-22, August 2007
Hadi Parandeh-Afshar , Philip Brisk , Paolo Ienne, An FPGA Logic Cell and Carry Chain Configurable as a 6:2 or 7:2 Compressor, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.2 n.3, p.1-42, September 2009
Siew-Kei Lam , Thambipillai Srikanthan, Rapid design of area-efficient custom instructions for reconfigurable embedded processing, Journal of Systems Architecture: the EUROMICRO Journal, v.55 n.1, p.1-14, January, 2009
Huynh Phung Huynh , Joon Edward Sim , Tulika Mitra, An efficient framework for dynamic reconfiguration of instruction-set customization, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, September 30-October 03, 2007, Salzburg, Austria
Nathan Clark , Amir Hormati , Scott Mahlke , Sami Yehia, Scalable subgraph mapping for acyclic computation accelerators, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea
Huynh Phung Huynh , Joon Edward Sim , Tulika Mitra, An efficient framework for dynamic reconfiguration of instruction-set customization, Design Automation for Embedded Systems, v.13 n.1-2, p.91-113, June      2009
Roberto Cordone , Francesco Redaelli , Massimo Antonio Redaelli , Marco Domenico Santambrogio , Donatella Sciuto, Partitioning and scheduling of task graphs on partially dynamically reconfigurable FPGAs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.5, p.662-675, May 2009
Nathan Clark , Hongtao Zhong , Wilkin Tang , Scott Mahlke, Automatic design of application specific instruction set extensions through dataflow graph exploration, International Journal of Parallel Programming, v.31 n.6, p.429-449, December 2003
Kyle Rupnow , Keith D. Underwood , Katherine Compton, Scientific Application Demands on a Reconfigurable Functional Unit Interface, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.4 n.2, p.1-30, May 2011
Nathan Clark , Hongtao Zhong , Scott Mahlke, Processor Acceleration Through Automated Instruction Set Customization, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.129, December 03-05, 2003
Hai Lin , Yunsi Fei, Exploring custom instruction synthesis for application-specific instruction set processors with multiple design objectives, Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, August 18-20, 2010, Austin, Texas, USA
Siew-Kei Lam , Thambipillai Srikanthan , Christopher T. Clarke, Rapid evaluation of custom instruction selection approaches with FPGA estimation, ACM Transactions on Embedded Computing Systems (TECS), v.13 n.4, p.1-29, Feburary 2014
Dongrui She , Yifan He , Henk Corporaal, Energy efficient special instruction support in an embedded processor with compact isa, Proceedings of the 2012 international conference on Compilers, architectures and synthesis for embedded systems, October 07-12, 2012, Tampere, Finland
Hadi Parandeh-Afshar , Ajay Kumar Verma , Philip Brisk , Paolo Ienne, Improving FPGA performance for carry-save arithmetic, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.4, p.578-590, April 2010
Nathan T. Clark , Hongtao Zhong , Scott A. Mahlke, Automated Custom Instruction Generation for Domain-Specific Processor Acceleration, IEEE Transactions on Computers, v.54 n.10, p.1258-1270, October 2005
Michalis D. Galanis , Costas E. Goutis, Speedups from extending embedded processors with a high-performance coarse-grained reconfigurable data-path, Journal of Systems Architecture: the EUROMICRO Journal, v.54 n.5, p.479-490, May, 2008
Mahmoud Meribout , Masato Motomura, Efficient metrics and high-level synthesis for dynamically reconfigurable logic, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.6, p.603-621, June 2004
Carlo Galuzzi , Koen Bertels, The Instruction-Set Extension Problem: A Survey, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.4 n.2, p.1-28, May 2011
Lech Jówiak , Nadia Nedjah , Miguel Figueroa, Modern development methods and tools for embedded reconfigurable systems: A survey, Integration, the VLSI Journal, v.43 n.1, p.1-33, January, 2010
Lech Jówiak , Nadia Nedjah , Miguel Figueroa, Modern development methods and tools for embedded reconfigurable systems: A survey, Integration, the VLSI Journal, v.43 n.1, p.1-33, January, 2010
