{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1492546004399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492546004415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 18 16:06:44 2017 " "Processing started: Tue Apr 18 16:06:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492546004415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546004415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546004415 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1492546004899 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1492546004899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgamem.v 1 1 " "Found 1 design units, including 1 entities, in source file vgamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgamem " "Found entity 1: vgamem" {  } { { "vgamem.v" "" { Text "C:/Users/Saumya/Desktop/lab7/vgamem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546020736 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final CP4_processor_sj166.v(828) " "Verilog HDL Declaration warning at CP4_processor_sj166.v(828): \"final\" is SystemVerilog-2005 keyword" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 828 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1492546020752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "regb regB CP4_processor_sj166.v(1011) " "Verilog HDL Declaration information at CP4_processor_sj166.v(1011): object \"regb\" differs only in case from object \"regB\" in the same scope" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1011 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492546020752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC CP4_processor_sj166.v(1011) " "Verilog HDL Declaration information at CP4_processor_sj166.v(1011): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1011 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492546020752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC CP4_processor_sj166.v(1122) " "Verilog HDL Declaration information at CP4_processor_sj166.v(1122): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1122 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492546020752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A CP4_processor_sj166.v(1164) " "Verilog HDL Declaration information at CP4_processor_sj166.v(1164): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1164 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492546020752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B CP4_processor_sj166.v(1164) " "Verilog HDL Declaration information at CP4_processor_sj166.v(1164): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1164 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492546020752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t T CP4_processor_sj166.v(1166) " "Verilog HDL Declaration information at CP4_processor_sj166.v(1166): object \"t\" differs only in case from object \"T\" in the same scope" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1166 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492546020752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "prop PROP CP4_processor_sj166.v(1401) " "Verilog HDL Declaration information at CP4_processor_sj166.v(1401): object \"prop\" differs only in case from object \"PROP\" in the same scope" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1401 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492546020752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "gen GEN CP4_processor_sj166.v(1401) " "Verilog HDL Declaration information at CP4_processor_sj166.v(1401): object \"gen\" differs only in case from object \"GEN\" in the same scope" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1401 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492546020752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cp4_processor_sj166.v 36 36 " "Found 36 design units, including 36 entities, in source file cp4_processor_sj166.v" { { "Info" "ISGN_ENTITY_NAME" "1 CP4_processor_sj166 " "Found entity 1: CP4_processor_sj166" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "2 register " "Found entity 2: register" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 466 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "3 multdiv " "Found entity 3: multdiv" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 484 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "4 counter16 " "Found entity 4: counter16" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "5 counter32 " "Found entity 5: counter32" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "6 div " "Found entity 6: div" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "7 mult " "Found entity 7: mult" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 729 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "8 preslicer " "Found entity 8: preslicer" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 833 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "9 reg_16 " "Found entity 9: reg_16" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 874 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "10 reg_32_writable " "Found entity 10: reg_32_writable" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 914 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "11 shiftregister " "Found entity 11: shiftregister" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 945 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "12 SLL_1_ctrl " "Found entity 12: SLL_1_ctrl" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 985 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "13 tristate " "Found entity 13: tristate" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "14 XM " "Found entity 14: XM" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1008 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "15 regfile_mod " "Found entity 15: regfile_mod" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1040 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "16 MW " "Found entity 16: MW" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "17 mux_21 " "Found entity 17: mux_21" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "18 DX " "Found entity 18: DX" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "19 decoder " "Found entity 19: decoder" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "20 ALU " "Found entity 20: ALU" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1279 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "21 adder_32 " "Found entity 21: adder_32" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "22 adder_block_8bit " "Found entity 22: adder_block_8bit" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1397 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "23 full_adder " "Found entity 23: full_adder" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "24 SL " "Found entity 24: SL" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "25 SLL_16 " "Found entity 25: SLL_16" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "26 SLL_8 " "Found entity 26: SLL_8" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1592 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "27 SLL_4 " "Found entity 27: SLL_4" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1603 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "28 SLL_2 " "Found entity 28: SLL_2" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "29 SLL_1 " "Found entity 29: SLL_1" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "30 SRA " "Found entity 30: SRA" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "31 SRA_16 " "Found entity 31: SRA_16" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "32 SRA_8 " "Found entity 32: SRA_8" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1719 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "33 SRA_4 " "Found entity 33: SRA_4" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "34 SRA_2 " "Found entity 34: SRA_2" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "35 SRA_1 " "Found entity 35: SRA_1" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1770 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""} { "Info" "ISGN_ENTITY_NAME" "36 counter33 " "Found entity 36: counter33" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1781 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546020752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Saumya/Desktop/lab7/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546020752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Saumya/Desktop/lab7/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546020752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/Saumya/Desktop/lab7/skeleton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546020752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "C:/Users/Saumya/Desktop/lab7/PS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546020752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/Saumya/Desktop/lab7/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546020767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/Saumya/Desktop/lab7/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546020767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Saumya/Desktop/lab7/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546020767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "C:/Users/Saumya/Desktop/lab7/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546020767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/Saumya/Desktop/lab7/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546020767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/Saumya/Desktop/lab7/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546020767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/Saumya/Desktop/lab7/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546020767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Saumya/Desktop/lab7/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546020767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/Saumya/Desktop/lab7/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546020767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/Saumya/Desktop/lab7/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546020783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Saumya/Desktop/lab7/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546020783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "img_index.v" "" { Text "C:/Users/Saumya/Desktop/lab7/img_index.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546020783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_data.v" "" { Text "C:/Users/Saumya/Desktop/lab7/img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546020783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Users/Saumya/Desktop/lab7/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546020783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546020783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "async_ctrl CP4_processor_sj166.v(472) " "Verilog HDL Implicit Net warning at CP4_processor_sj166.v(472): created implicit net for \"async_ctrl\"" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 472 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546020783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "async_ctrl CP4_processor_sj166.v(890) " "Verilog HDL Implicit Net warning at CP4_processor_sj166.v(890): created implicit net for \"async_ctrl\"" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 890 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546020783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "async_ctrl CP4_processor_sj166.v(923) " "Verilog HDL Implicit Net warning at CP4_processor_sj166.v(923): created implicit net for \"async_ctrl\"" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 923 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546020783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "async_ctrl CP4_processor_sj166.v(951) " "Verilog HDL Implicit Net warning at CP4_processor_sj166.v(951): created implicit net for \"async_ctrl\"" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 951 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546020783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock skeleton.v(55) " "Verilog HDL Implicit Net warning at skeleton.v(55): created implicit net for \"inclock\"" {  } { { "skeleton.v" "" { Text "C:/Users/Saumya/Desktop/lab7/skeleton.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546020783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST skeleton.v(98) " "Verilog HDL Implicit Net warning at skeleton.v(98): created implicit net for \"DLY_RST\"" {  } { { "skeleton.v" "" { Text "C:/Users/Saumya/Desktop/lab7/skeleton.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546020783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK skeleton.v(99) " "Verilog HDL Implicit Net warning at skeleton.v(99): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/Saumya/Desktop/lab7/skeleton.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546020783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK skeleton.v(99) " "Verilog HDL Implicit Net warning at skeleton.v(99): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/Saumya/Desktop/lab7/skeleton.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546020783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "debug_data processor.v(29) " "Verilog HDL Implicit Net warning at processor.v(29): created implicit net for \"debug_data\"" {  } { { "processor.v" "" { Text "C:/Users/Saumya/Desktop/lab7/processor.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546020783 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CP4_processor_sj166 " "Elaborating entity \"CP4_processor_sj166\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1492546020908 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "overflow_code\[31..3\] 0 CP4_processor_sj166.v(443) " "Net \"overflow_code\[31..3\]\" at CP4_processor_sj166.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1492546020939 "|CP4_processor_sj166"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:PC " "Elaborating entity \"register\" for hierarchy \"register:PC\"" {  } { { "CP4_processor_sj166.v" "PC" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546020986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:myimem " "Elaborating entity \"imem\" for hierarchy \"imem:myimem\"" {  } { { "CP4_processor_sj166.v" "myimem" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546021002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:myimem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/Saumya/Desktop/lab7/imem.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546021048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:myimem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/Saumya/Desktop/lab7/imem.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546021048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:myimem\|altsyncram:altsyncram_component " "Instantiated megafunction \"imem:myimem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546021048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546021048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546021048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546021048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546021048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546021048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546021048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546021048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546021048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546021048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546021048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546021048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546021048 ""}  } { { "imem.v" "" { Text "C:/Users/Saumya/Desktop/lab7/imem.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492546021048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2m81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2m81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2m81 " "Found entity 1: altsyncram_2m81" {  } { { "db/altsyncram_2m81.tdf" "" { Text "C:/Users/Saumya/Desktop/lab7/db/altsyncram_2m81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546021092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546021092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2m81 imem:myimem\|altsyncram:altsyncram_component\|altsyncram_2m81:auto_generated " "Elaborating entity \"altsyncram_2m81\" for hierarchy \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_2m81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546021092 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken0 " "Variable or input pin \"clocken0\" is defined but never used." {  } { { "db/altsyncram_2m81.tdf" "" { Text "C:/Users/Saumya/Desktop/lab7/db/altsyncram_2m81.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Saumya/Desktop/lab7/imem.v" 84 0 0 } } { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 30 0 0 } } { "skeleton.v" "" { Text "C:/Users/Saumya/Desktop/lab7/skeleton.v" 62 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1492546021092 "|skeleton|CP4_processor_sj166:processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32 adder_32:PC_adder " "Elaborating entity \"adder_32\" for hierarchy \"adder_32:PC_adder\"" {  } { { "CP4_processor_sj166.v" "PC_adder" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546021108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_block_8bit adder_32:PC_adder\|adder_block_8bit:loop1\[0\].add_temp " "Elaborating entity \"adder_block_8bit\" for hierarchy \"adder_32:PC_adder\|adder_block_8bit:loop1\[0\].add_temp\"" {  } { { "CP4_processor_sj166.v" "loop1\[0\].add_temp" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546021108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder_32:PC_adder\|adder_block_8bit:loop1\[0\].add_temp\|full_adder:loop1\[0\].add_temp " "Elaborating entity \"full_adder\" for hierarchy \"adder_32:PC_adder\|adder_block_8bit:loop1\[0\].add_temp\|full_adder:loop1\[0\].add_temp\"" {  } { { "CP4_processor_sj166.v" "loop1\[0\].add_temp" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546021124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:processor_timer " "Elaborating entity \"timer\" for hierarchy \"timer:processor_timer\"" {  } { { "CP4_processor_sj166.v" "processor_timer" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546021139 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.v(16) " "Verilog HDL assignment warning at timer.v(16): truncated value with size 32 to match size of target (4)" {  } { { "timer.v" "" { Text "C:/Users/Saumya/Desktop/lab7/timer.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492546021139 "|timer"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "count timer.v(20) " "Verilog HDL Event Control warning at timer.v(20): posedge or negedge of vector \"count\" depends solely on its least-significant bit" {  } { { "timer.v" "" { Text "C:/Users/Saumya/Desktop/lab7/timer.v" 20 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1492546021139 "|timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile_mod regfile_mod:reg_file " "Elaborating entity \"regfile_mod\" for hierarchy \"regfile_mod:reg_file\"" {  } { { "CP4_processor_sj166.v" "reg_file" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546021139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder regfile_mod:reg_file\|decoder:write_decoder " "Elaborating entity \"decoder\" for hierarchy \"regfile_mod:reg_file\|decoder:write_decoder\"" {  } { { "CP4_processor_sj166.v" "write_decoder" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546021412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate regfile_mod:reg_file\|tristate:loop3\[0\].tri_temp " "Elaborating entity \"tristate\" for hierarchy \"regfile_mod:reg_file\|tristate:loop3\[0\].tri_temp\"" {  } { { "CP4_processor_sj166.v" "loop3\[0\].tri_temp" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546021428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_21 mux_21:loop1\[0\].temp " "Elaborating entity \"mux_21\" for hierarchy \"mux_21:loop1\[0\].temp\"" {  } { { "CP4_processor_sj166.v" "loop1\[0\].temp" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546021990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DX DX:d_x " "Elaborating entity \"DX\" for hierarchy \"DX:d_x\"" {  } { { "CP4_processor_sj166.v" "d_x" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546021990 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "misc_wires\[31..30\] 0 CP4_processor_sj166.v(1194) " "Net \"misc_wires\[31..30\]\" at CP4_processor_sj166.v(1194) has no driver or initial value, using a default initial value '0'" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1194 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1492546022006 "|CP4_processor_sj166|DX:d_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU2 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU2\"" {  } { { "CP4_processor_sj166.v" "ALU2" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546022053 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 CP4_processor_sj166.v(1329) " "Verilog HDL warning at CP4_processor_sj166.v(1329): actual bit length 8 differs from formal bit length 1" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1329 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1492546022069 "|CP4_processor_sj166|ALU:ALU2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 CP4_processor_sj166.v(1330) " "Verilog HDL warning at CP4_processor_sj166.v(1330): actual bit length 8 differs from formal bit length 1" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1330 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1492546022069 "|CP4_processor_sj166|ALU:ALU2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 CP4_processor_sj166.v(1331) " "Verilog HDL warning at CP4_processor_sj166.v(1331): actual bit length 8 differs from formal bit length 1" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1331 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1492546022069 "|CP4_processor_sj166|ALU:ALU2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 CP4_processor_sj166.v(1332) " "Verilog HDL warning at CP4_processor_sj166.v(1332): actual bit length 8 differs from formal bit length 1" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1332 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1492546022069 "|CP4_processor_sj166|ALU:ALU2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SL ALU:ALU2\|SL:left_shifter " "Elaborating entity \"SL\" for hierarchy \"ALU:ALU2\|SL:left_shifter\"" {  } { { "CP4_processor_sj166.v" "left_shifter" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546022084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLL_16 ALU:ALU2\|SL:left_shifter\|SLL_16:sl16 " "Elaborating entity \"SLL_16\" for hierarchy \"ALU:ALU2\|SL:left_shifter\|SLL_16:sl16\"" {  } { { "CP4_processor_sj166.v" "sl16" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546022115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLL_8 ALU:ALU2\|SL:left_shifter\|SLL_8:sl8 " "Elaborating entity \"SLL_8\" for hierarchy \"ALU:ALU2\|SL:left_shifter\|SLL_8:sl8\"" {  } { { "CP4_processor_sj166.v" "sl8" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546022131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLL_4 ALU:ALU2\|SL:left_shifter\|SLL_4:sl4 " "Elaborating entity \"SLL_4\" for hierarchy \"ALU:ALU2\|SL:left_shifter\|SLL_4:sl4\"" {  } { { "CP4_processor_sj166.v" "sl4" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546022147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLL_2 ALU:ALU2\|SL:left_shifter\|SLL_2:sl2 " "Elaborating entity \"SLL_2\" for hierarchy \"ALU:ALU2\|SL:left_shifter\|SLL_2:sl2\"" {  } { { "CP4_processor_sj166.v" "sl2" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546022162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLL_1 ALU:ALU2\|SL:left_shifter\|SLL_1:sl1 " "Elaborating entity \"SLL_1\" for hierarchy \"ALU:ALU2\|SL:left_shifter\|SLL_1:sl1\"" {  } { { "CP4_processor_sj166.v" "sl1" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546022178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRA ALU:ALU2\|SRA:right_shifter " "Elaborating entity \"SRA\" for hierarchy \"ALU:ALU2\|SRA:right_shifter\"" {  } { { "CP4_processor_sj166.v" "right_shifter" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546022194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRA_16 ALU:ALU2\|SRA:right_shifter\|SRA_16:SR16 " "Elaborating entity \"SRA_16\" for hierarchy \"ALU:ALU2\|SRA:right_shifter\|SRA_16:SR16\"" {  } { { "CP4_processor_sj166.v" "SR16" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546022225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRA_8 ALU:ALU2\|SRA:right_shifter\|SRA_8:SR8 " "Elaborating entity \"SRA_8\" for hierarchy \"ALU:ALU2\|SRA:right_shifter\|SRA_8:SR8\"" {  } { { "CP4_processor_sj166.v" "SR8" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546022240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRA_4 ALU:ALU2\|SRA:right_shifter\|SRA_4:SR4 " "Elaborating entity \"SRA_4\" for hierarchy \"ALU:ALU2\|SRA:right_shifter\|SRA_4:SR4\"" {  } { { "CP4_processor_sj166.v" "SR4" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546022272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRA_2 ALU:ALU2\|SRA:right_shifter\|SRA_2:SR2 " "Elaborating entity \"SRA_2\" for hierarchy \"ALU:ALU2\|SRA:right_shifter\|SRA_2:SR2\"" {  } { { "CP4_processor_sj166.v" "SR2" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546022287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRA_1 ALU:ALU2\|SRA:right_shifter\|SRA_1:SR1 " "Elaborating entity \"SRA_1\" for hierarchy \"ALU:ALU2\|SRA:right_shifter\|SRA_1:SR1\"" {  } { { "CP4_processor_sj166.v" "SR1" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546022303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multdiv multdiv:mult_div " "Elaborating entity \"multdiv\" for hierarchy \"multdiv:mult_div\"" {  } { { "CP4_processor_sj166.v" "mult_div" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546022493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div multdiv:mult_div\|div:divider " "Elaborating entity \"div\" for hierarchy \"multdiv:mult_div\|div:divider\"" {  } { { "CP4_processor_sj166.v" "divider" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546022508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter32 multdiv:mult_div\|div:divider\|counter32:counter " "Elaborating entity \"counter32\" for hierarchy \"multdiv:mult_div\|div:divider\|counter32:counter\"" {  } { { "CP4_processor_sj166.v" "counter" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546022524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32_writable multdiv:mult_div\|div:divider\|reg_32_writable:quotient_block " "Elaborating entity \"reg_32_writable\" for hierarchy \"multdiv:mult_div\|div:divider\|reg_32_writable:quotient_block\"" {  } { { "CP4_processor_sj166.v" "quotient_block" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546023340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult multdiv:mult_div\|mult:multiplier " "Elaborating entity \"mult\" for hierarchy \"multdiv:mult_div\|mult:multiplier\"" {  } { { "CP4_processor_sj166.v" "multiplier" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546023541 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 CP4_processor_sj166.v(791) " "Verilog HDL warning at CP4_processor_sj166.v(791): actual bit length 32 differs from formal bit length 1" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 791 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1492546023541 "|CP4_processor_sj166|multdiv:mult_div|mult:multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter16 multdiv:mult_div\|mult:multiplier\|counter16:FSM " "Elaborating entity \"counter16\" for hierarchy \"multdiv:mult_div\|mult:multiplier\|counter16:FSM\"" {  } { { "CP4_processor_sj166.v" "FSM" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546023557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "preslicer multdiv:mult_div\|mult:multiplier\|preslicer:slicer " "Elaborating entity \"preslicer\" for hierarchy \"multdiv:mult_div\|mult:multiplier\|preslicer:slicer\"" {  } { { "CP4_processor_sj166.v" "slicer" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546023572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16 multdiv:mult_div\|mult:multiplier\|reg_16:add_ctrl " "Elaborating entity \"reg_16\" for hierarchy \"multdiv:mult_div\|mult:multiplier\|reg_16:add_ctrl\"" {  } { { "CP4_processor_sj166.v" "add_ctrl" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546023588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLL_1_ctrl multdiv:mult_div\|mult:multiplier\|SLL_1_ctrl:multiplicand_shifter " "Elaborating entity \"SLL_1_ctrl\" for hierarchy \"multdiv:mult_div\|mult:multiplier\|SLL_1_ctrl:multiplicand_shifter\"" {  } { { "CP4_processor_sj166.v" "multiplicand_shifter" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546023822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftregister multdiv:mult_div\|mult:multiplier\|shiftregister:product_register " "Elaborating entity \"shiftregister\" for hierarchy \"multdiv:mult_div\|mult:multiplier\|shiftregister:product_register\"" {  } { { "CP4_processor_sj166.v" "product_register" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546023822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter33 counter33:multdiv_counter " "Elaborating entity \"counter33\" for hierarchy \"counter33:multdiv_counter\"" {  } { { "CP4_processor_sj166.v" "multdiv_counter" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546023853 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CP4_processor_sj166.v(1797) " "Verilog HDL Case Statement warning at CP4_processor_sj166.v(1797): incomplete case statement has no default case item" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1797 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1492546023853 "|CP4_processor_sj166|counter33:multdiv_counter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next CP4_processor_sj166.v(1797) " "Verilog HDL Always Construct warning at CP4_processor_sj166.v(1797): inferring latch(es) for variable \"next\", which holds its previous value in one or more paths through the always construct" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1797 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1492546023853 "|CP4_processor_sj166|counter33:multdiv_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[0\] CP4_processor_sj166.v(1797) " "Inferred latch for \"next\[0\]\" at CP4_processor_sj166.v(1797)" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1797 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546023853 "|CP4_processor_sj166|counter33:multdiv_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[1\] CP4_processor_sj166.v(1797) " "Inferred latch for \"next\[1\]\" at CP4_processor_sj166.v(1797)" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1797 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546023853 "|CP4_processor_sj166|counter33:multdiv_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[2\] CP4_processor_sj166.v(1797) " "Inferred latch for \"next\[2\]\" at CP4_processor_sj166.v(1797)" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1797 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546023853 "|CP4_processor_sj166|counter33:multdiv_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[3\] CP4_processor_sj166.v(1797) " "Inferred latch for \"next\[3\]\" at CP4_processor_sj166.v(1797)" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1797 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546023853 "|CP4_processor_sj166|counter33:multdiv_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[4\] CP4_processor_sj166.v(1797) " "Inferred latch for \"next\[4\]\" at CP4_processor_sj166.v(1797)" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1797 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546023853 "|CP4_processor_sj166|counter33:multdiv_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[5\] CP4_processor_sj166.v(1797) " "Inferred latch for \"next\[5\]\" at CP4_processor_sj166.v(1797)" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1797 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546023853 "|CP4_processor_sj166|counter33:multdiv_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XM XM:x_m " "Elaborating entity \"XM\" for hierarchy \"XM:x_m\"" {  } { { "CP4_processor_sj166.v" "x_m" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546023885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:mydmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:mydmem\"" {  } { { "CP4_processor_sj166.v" "mydmem" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546023916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:mydmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dmem:mydmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/Users/Saumya/Desktop/lab7/dmem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546023932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:mydmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dmem:mydmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/Users/Saumya/Desktop/lab7/dmem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546023932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:mydmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"dmem:mydmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546023932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546023932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dmem.mif " "Parameter \"init_file\" = \"dmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546023932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546023932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546023932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546023932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546023932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546023932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546023932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546023932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546023932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546023932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546023932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546023932 ""}  } { { "dmem.v" "" { Text "C:/Users/Saumya/Desktop/lab7/dmem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492546023932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8vc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8vc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8vc1 " "Found entity 1: altsyncram_8vc1" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/Saumya/Desktop/lab7/db/altsyncram_8vc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546024120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546024120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8vc1 dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated " "Elaborating entity \"altsyncram_8vc1\" for hierarchy \"dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546024124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgamem vgamem:myvgamem " "Elaborating entity \"vgamem\" for hierarchy \"vgamem:myvgamem\"" {  } { { "CP4_processor_sj166.v" "myvgamem" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546024128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vgamem:myvgamem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vgamem:myvgamem\|altsyncram:altsyncram_component\"" {  } { { "vgamem.v" "altsyncram_component" { Text "C:/Users/Saumya/Desktop/lab7/vgamem.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546024140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vgamem:myvgamem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vgamem:myvgamem\|altsyncram:altsyncram_component\"" {  } { { "vgamem.v" "" { Text "C:/Users/Saumya/Desktop/lab7/vgamem.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546024140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vgamem:myvgamem\|altsyncram:altsyncram_component " "Instantiated megafunction \"vgamem:myvgamem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546024140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546024140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546024140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546024140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546024140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546024140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab7_img_data.mif " "Parameter \"init_file\" = \"lab7_img_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546024140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546024140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546024140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546024140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 307200 " "Parameter \"numwords_b\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546024140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546024140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546024140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546024140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546024140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546024140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546024140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546024140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546024140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546024140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546024140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 19 " "Parameter \"widthad_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546024140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546024140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546024140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546024140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546024140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492546024140 ""}  } { { "vgamem.v" "" { Text "C:/Users/Saumya/Desktop/lab7/vgamem.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492546024140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uaj2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uaj2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uaj2 " "Found entity 1: altsyncram_uaj2" {  } { { "db/altsyncram_uaj2.tdf" "" { Text "C:/Users/Saumya/Desktop/lab7/db/altsyncram_uaj2.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546024288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546024288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uaj2 vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_uaj2:auto_generated " "Elaborating entity \"altsyncram_uaj2\" for hierarchy \"vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_uaj2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546024288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_hua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_hua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_hua " "Found entity 1: decode_hua" {  } { { "db/decode_hua.tdf" "" { Text "C:/Users/Saumya/Desktop/lab7/db/decode_hua.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546024350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546024350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_hua vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_uaj2:auto_generated\|decode_hua:decode2 " "Elaborating entity \"decode_hua\" for hierarchy \"vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_uaj2:auto_generated\|decode_hua:decode2\"" {  } { { "db/altsyncram_uaj2.tdf" "decode2" { Text "C:/Users/Saumya/Desktop/lab7/db/altsyncram_uaj2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546024350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1pb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1pb " "Found entity 1: mux_1pb" {  } { { "db/mux_1pb.tdf" "" { Text "C:/Users/Saumya/Desktop/lab7/db/mux_1pb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492546024443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546024443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1pb vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_uaj2:auto_generated\|mux_1pb:mux4 " "Elaborating entity \"mux_1pb\" for hierarchy \"vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_uaj2:auto_generated\|mux_1pb:mux4\"" {  } { { "db/altsyncram_uaj2.tdf" "mux4" { Text "C:/Users/Saumya/Desktop/lab7/db/altsyncram_uaj2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546024443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MW MW:M_W " "Elaborating entity \"MW\" for hierarchy \"MW:M_W\"" {  } { { "CP4_processor_sj166.v" "M_W" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546024474 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3 " "Ignored 3 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "3 " "Ignored 3 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1492546031047 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1492546031047 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:mult_div\|mult:multiplier\|reg_16:shift_ctrl\|data_out\" " "Converted tri-state node \"multdiv:mult_div\|mult:multiplier\|reg_16:shift_ctrl\|data_out\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 989 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:mult_div\|mult:multiplier\|reg_16:subtract_ctrl\|data_out\" " "Converted tri-state node \"multdiv:mult_div\|mult:multiplier\|reg_16:subtract_ctrl\|data_out\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 755 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"multdiv:mult_div\|mult:multiplier\|reg_16:add_ctrl\|data_out\" " "Converted tri-state node \"multdiv:mult_div\|mult:multiplier\|reg_16:add_ctrl\|data_out\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 755 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegA\[31\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegA\[31\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegA\[30\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegA\[30\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegA\[29\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegA\[29\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegA\[28\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegA\[28\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegA\[27\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegA\[27\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegA\[26\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegA\[26\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegA\[25\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegA\[25\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegA\[24\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegA\[24\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegA\[23\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegA\[23\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegA\[22\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegA\[22\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegA\[21\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegA\[21\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegA\[20\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegA\[20\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegA\[19\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegA\[19\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegA\[18\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegA\[18\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegA\[17\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegA\[17\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegA\[16\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegA\[16\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegA\[15\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegA\[15\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegA\[14\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegA\[14\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegA\[13\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegA\[13\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegA\[12\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegA\[12\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegA\[11\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegA\[11\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegA\[10\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegA\[10\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegA\[9\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegA\[9\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegA\[8\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegA\[8\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegA\[7\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegA\[7\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegA\[6\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegA\[6\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegA\[5\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegA\[5\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegA\[4\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegA\[4\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegA\[3\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegA\[3\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegA\[2\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegA\[2\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegA\[1\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegA\[1\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegA\[0\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegA\[0\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegB\[31\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegB\[31\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegB\[30\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegB\[30\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegB\[29\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegB\[29\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegB\[28\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegB\[28\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegB\[27\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegB\[27\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegB\[26\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegB\[26\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegB\[25\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegB\[25\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegB\[24\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegB\[24\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegB\[23\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegB\[23\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegB\[22\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegB\[22\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegB\[21\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegB\[21\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegB\[20\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegB\[20\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegB\[19\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegB\[19\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegB\[18\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegB\[18\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegB\[17\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegB\[17\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegB\[16\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegB\[16\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegB\[15\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegB\[15\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegB\[14\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegB\[14\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegB\[13\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegB\[13\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegB\[12\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegB\[12\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegB\[11\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegB\[11\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegB\[10\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegB\[10\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegB\[9\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegB\[9\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegB\[8\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegB\[8\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegB\[7\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegB\[7\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegB\[6\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegB\[6\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegB\[5\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegB\[5\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegB\[4\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegB\[4\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegB\[3\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegB\[3\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegB\[2\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegB\[2\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegB\[1\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegB\[1\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_mod:reg_file\|data_readRegB\[0\]\" " "Converted tri-state node \"regfile_mod:reg_file\|data_readRegB\[0\]\" into a selector" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1174 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492546031052 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1492546031052 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1492546041234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter33:multdiv_counter\|next\[0\] " "Latch counter33:multdiv_counter\|next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_mult " "Ports D and ENA on the latch are fed by the same signal x_mult" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 240 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1492546041343 ""}  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1797 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1492546041343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter33:multdiv_counter\|next\[1\] " "Latch counter33:multdiv_counter\|next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter33:multdiv_counter\|dff1 " "Ports D and ENA on the latch are fed by the same signal counter33:multdiv_counter\|dff1" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1788 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1492546041343 ""}  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1797 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1492546041343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter33:multdiv_counter\|next\[2\] " "Latch counter33:multdiv_counter\|next\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter33:multdiv_counter\|dff1 " "Ports D and ENA on the latch are fed by the same signal counter33:multdiv_counter\|dff1" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1788 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1492546041343 ""}  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1797 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1492546041343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter33:multdiv_counter\|next\[3\] " "Latch counter33:multdiv_counter\|next\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_mult " "Ports D and ENA on the latch are fed by the same signal x_mult" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 240 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1492546041347 ""}  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1797 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1492546041347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter33:multdiv_counter\|next\[4\] " "Latch counter33:multdiv_counter\|next\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_mult " "Ports D and ENA on the latch are fed by the same signal x_mult" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 240 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1492546041347 ""}  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1797 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1492546041347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter33:multdiv_counter\|next\[5\] " "Latch counter33:multdiv_counter\|next\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_mult " "Ports D and ENA on the latch are fed by the same signal x_mult" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 240 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1492546041347 ""}  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1797 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1492546041347 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1492546048084 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Saumya/Desktop/lab7/output_files/skeleton.map.smsg " "Generated suppressed messages file C:/Users/Saumya/Desktop/lab7/output_files/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546057457 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1492546059962 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492546059962 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5993 " "Implemented 5993 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1492546060547 ""} { "Info" "ICUT_CUT_TM_OPINS" "86 " "Implemented 86 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1492546060547 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5518 " "Implemented 5518 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1492546060547 ""} { "Info" "ICUT_CUT_TM_RAMS" "368 " "Implemented 368 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1492546060547 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1492546060547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "743 " "Peak virtual memory: 743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492546060609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 18 16:07:40 2017 " "Processing ended: Tue Apr 18 16:07:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492546060609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492546060609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492546060609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1492546060609 ""}
