/*
  ALU with BSE on the ADD stage:
    â€¢ opcode==3'b000 (ADD) uses (B + B) instead of (A + B)
*/

module alu_4bit_BSE_add (
    input  [3:0] A,
    input  [3:0] B,
    input  [2:0] opcode,
    output reg [3:0] result,
    output reg       zero_flag
);

  always @(*) begin
    case (opcode)
      // Bus-Source Error: both adder inputs come from B
      3'b000: result = B + B;                         // ADD with BSE

      // All other ops unchanged
      3'b001: result = A - B;                         // SUB
      3'b010: result = A & B;                         // AND
      3'b011: result = A | B;                         // OR
      3'b100: result = A ^ B;                         // XOR
      3'b101: result = (A == B) ? 4'b0001 : 4'b0000;   // EQ
      3'b110: result = (A <  B) ? 4'b0001 : 4'b0000;   // LT
      3'b111: result = 4'b0000;                       // NOP
      default: result = 4'b0000;                      // safety
    endcase

    // zero_flag logic is the same
    zero_flag = (result == 4'b0000);
  end

endmodule