|run_pacman
VGA_CLK << vga_adapter:VGA.VGA_CLK
VGA_HS << vga_adapter:VGA.VGA_HS
VGA_VS << vga_adapter:VGA.VGA_VS
VGA_BLANK_N << vga_adapter:VGA.VGA_BLANK
VGA_SYNC_N << vga_adapter:VGA.VGA_SYNC
VGA_R[0] << vga_adapter:VGA.VGA_R
VGA_R[1] << vga_adapter:VGA.VGA_R
VGA_R[2] << vga_adapter:VGA.VGA_R
VGA_R[3] << vga_adapter:VGA.VGA_R
VGA_R[4] << vga_adapter:VGA.VGA_R
VGA_R[5] << vga_adapter:VGA.VGA_R
VGA_R[6] << vga_adapter:VGA.VGA_R
VGA_R[7] << vga_adapter:VGA.VGA_R
VGA_R[8] << vga_adapter:VGA.VGA_R
VGA_R[9] << vga_adapter:VGA.VGA_R
VGA_G[0] << vga_adapter:VGA.VGA_G
VGA_G[1] << vga_adapter:VGA.VGA_G
VGA_G[2] << vga_adapter:VGA.VGA_G
VGA_G[3] << vga_adapter:VGA.VGA_G
VGA_G[4] << vga_adapter:VGA.VGA_G
VGA_G[5] << vga_adapter:VGA.VGA_G
VGA_G[6] << vga_adapter:VGA.VGA_G
VGA_G[7] << vga_adapter:VGA.VGA_G
VGA_G[8] << vga_adapter:VGA.VGA_G
VGA_G[9] << vga_adapter:VGA.VGA_G
VGA_B[0] << vga_adapter:VGA.VGA_B
VGA_B[1] << vga_adapter:VGA.VGA_B
VGA_B[2] << vga_adapter:VGA.VGA_B
VGA_B[3] << vga_adapter:VGA.VGA_B
VGA_B[4] << vga_adapter:VGA.VGA_B
VGA_B[5] << vga_adapter:VGA.VGA_B
VGA_B[6] << vga_adapter:VGA.VGA_B
VGA_B[7] << vga_adapter:VGA.VGA_B
VGA_B[8] << vga_adapter:VGA.VGA_B
VGA_B[9] << vga_adapter:VGA.VGA_B
CLOCK_50 => CLOCK_50.IN3
KEY[0] => reset_n.IN3
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
PS2_CLK <> keyboard_tracker:tester.PS2_CLK
PS2_DAT <> keyboard_tracker:tester.PS2_DAT
LEDR[0] << <GND>
LEDR[1] << <GND>
LEDR[2] << <GND>
LEDR[3] << <GND>
LEDR[4] << <GND>
LEDR[5] << <GND>
LEDR[6] << <GND>
LEDR[7] << <GND>
LEDR[8] << <GND>
LEDR[9] << <GND>
HEX5[0] << hex_decoder:h5.segments
HEX5[1] << hex_decoder:h5.segments
HEX5[2] << hex_decoder:h5.segments
HEX5[3] << hex_decoder:h5.segments
HEX5[4] << hex_decoder:h5.segments
HEX5[5] << hex_decoder:h5.segments
HEX5[6] << hex_decoder:h5.segments
HEX4[0] << hex_decoder:h4.segments
HEX4[1] << hex_decoder:h4.segments
HEX4[2] << hex_decoder:h4.segments
HEX4[3] << hex_decoder:h4.segments
HEX4[4] << hex_decoder:h4.segments
HEX4[5] << hex_decoder:h4.segments
HEX4[6] << hex_decoder:h4.segments
HEX3[0] << hex_decoder:h3.segments
HEX3[1] << hex_decoder:h3.segments
HEX3[2] << hex_decoder:h3.segments
HEX3[3] << hex_decoder:h3.segments
HEX3[4] << hex_decoder:h3.segments
HEX3[5] << hex_decoder:h3.segments
HEX3[6] << hex_decoder:h3.segments
HEX2[0] << hex_decoder:h2.segments
HEX2[1] << hex_decoder:h2.segments
HEX2[2] << hex_decoder:h2.segments
HEX2[3] << hex_decoder:h2.segments
HEX2[4] << hex_decoder:h2.segments
HEX2[5] << hex_decoder:h2.segments
HEX2[6] << hex_decoder:h2.segments
HEX1[0] << hex_decoder:h1.segments
HEX1[1] << hex_decoder:h1.segments
HEX1[2] << hex_decoder:h1.segments
HEX1[3] << hex_decoder:h1.segments
HEX1[4] << hex_decoder:h1.segments
HEX1[5] << hex_decoder:h1.segments
HEX1[6] << hex_decoder:h1.segments
HEX0[0] << hex_decoder:h0.segments
HEX0[1] << hex_decoder:h0.segments
HEX0[2] << hex_decoder:h0.segments
HEX0[3] << hex_decoder:h0.segments
HEX0[4] << hex_decoder:h0.segments
HEX0[5] << hex_decoder:h0.segments
HEX0[6] << hex_decoder:h0.segments


|run_pacman|control_master:game
clock => clock.IN9
plot_en <= control_game:control.plot_en
x[0] <= x[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
reset_n => reset_n.IN19
dir_in[0] => dir_in[0].IN1
dir_in[1] => dir_in[1].IN1
dir_in[2] => dir_in[2].IN1
score[0] <= score_alu:alu.score
score[1] <= score_alu:alu.score
score[2] <= score_alu:alu.score
score[3] <= score_alu:alu.score
score[4] <= score_alu:alu.score
score[5] <= score_alu:alu.score
score[6] <= score_alu:alu.score
score[7] <= score_alu:alu.score
score[8] <= score_alu:alu.score
score[9] <= score_alu:alu.score
score[10] <= score_alu:alu.score
score[11] <= score_alu:alu.score
score[12] <= score_alu:alu.score
score[13] <= score_alu:alu.score
score[14] <= score_alu:alu.score
score[15] <= score_alu:alu.score
score[16] <= score_alu:alu.score
score[17] <= score_alu:alu.score
score[18] <= score_alu:alu.score
score[19] <= score_alu:alu.score
score[20] <= score_alu:alu.score
score[21] <= score_alu:alu.score
score[22] <= score_alu:alu.score
score[23] <= score_alu:alu.score


|run_pacman|control_master:game|score_alu:alu
score[0] <= score_reg[0].DB_MAX_OUTPUT_PORT_TYPE
score[1] <= score_reg[1].DB_MAX_OUTPUT_PORT_TYPE
score[2] <= score_reg[2].DB_MAX_OUTPUT_PORT_TYPE
score[3] <= score_reg[3].DB_MAX_OUTPUT_PORT_TYPE
score[4] <= score_reg[4].DB_MAX_OUTPUT_PORT_TYPE
score[5] <= score_reg[5].DB_MAX_OUTPUT_PORT_TYPE
score[6] <= score_reg[6].DB_MAX_OUTPUT_PORT_TYPE
score[7] <= score_reg[7].DB_MAX_OUTPUT_PORT_TYPE
score[8] <= score_reg[8].DB_MAX_OUTPUT_PORT_TYPE
score[9] <= score_reg[9].DB_MAX_OUTPUT_PORT_TYPE
score[10] <= score_reg[10].DB_MAX_OUTPUT_PORT_TYPE
score[11] <= score_reg[11].DB_MAX_OUTPUT_PORT_TYPE
score[12] <= score_reg[12].DB_MAX_OUTPUT_PORT_TYPE
score[13] <= score_reg[13].DB_MAX_OUTPUT_PORT_TYPE
score[14] <= score_reg[14].DB_MAX_OUTPUT_PORT_TYPE
score[15] <= score_reg[15].DB_MAX_OUTPUT_PORT_TYPE
score[16] <= score_reg[16].DB_MAX_OUTPUT_PORT_TYPE
score[17] <= score_reg[17].DB_MAX_OUTPUT_PORT_TYPE
score[18] <= score_reg[18].DB_MAX_OUTPUT_PORT_TYPE
score[19] <= score_reg[19].DB_MAX_OUTPUT_PORT_TYPE
score[20] <= score_reg[20].DB_MAX_OUTPUT_PORT_TYPE
score[21] <= score_reg[21].DB_MAX_OUTPUT_PORT_TYPE
score[22] <= score_reg[22].DB_MAX_OUTPUT_PORT_TYPE
score[23] <= score_reg[23].DB_MAX_OUTPUT_PORT_TYPE
alu_select[0] => Equal0.IN1
alu_select[0] => Equal1.IN0
alu_select[0] => Equal2.IN1
alu_select[0] => Equal3.IN1
alu_select[1] => Equal0.IN0
alu_select[1] => Equal1.IN1
alu_select[1] => Equal2.IN0
alu_select[1] => Equal3.IN0
clk => score_reg[0].CLK
clk => score_reg[1].CLK
clk => score_reg[2].CLK
clk => score_reg[3].CLK
clk => score_reg[4].CLK
clk => score_reg[5].CLK
clk => score_reg[6].CLK
clk => score_reg[7].CLK
clk => score_reg[8].CLK
clk => score_reg[9].CLK
clk => score_reg[10].CLK
clk => score_reg[11].CLK
clk => score_reg[12].CLK
clk => score_reg[13].CLK
clk => score_reg[14].CLK
clk => score_reg[15].CLK
clk => score_reg[16].CLK
clk => score_reg[17].CLK
clk => score_reg[18].CLK
clk => score_reg[19].CLK
clk => score_reg[20].CLK
clk => score_reg[21].CLK
clk => score_reg[22].CLK
clk => score_reg[23].CLK
reset_n => score_reg.OUTPUTSELECT
reset_n => score_reg.OUTPUTSELECT
reset_n => score_reg.OUTPUTSELECT
reset_n => score_reg.OUTPUTSELECT
reset_n => score_reg.OUTPUTSELECT
reset_n => score_reg.OUTPUTSELECT
reset_n => score_reg.OUTPUTSELECT
reset_n => score_reg.OUTPUTSELECT
reset_n => score_reg.OUTPUTSELECT
reset_n => score_reg.OUTPUTSELECT
reset_n => score_reg.OUTPUTSELECT
reset_n => score_reg.OUTPUTSELECT
reset_n => score_reg.OUTPUTSELECT
reset_n => score_reg.OUTPUTSELECT
reset_n => score_reg.OUTPUTSELECT
reset_n => score_reg.OUTPUTSELECT
reset_n => score_reg.OUTPUTSELECT
reset_n => score_reg.OUTPUTSELECT
reset_n => score_reg.OUTPUTSELECT
reset_n => score_reg.OUTPUTSELECT
reset_n => score_reg.OUTPUTSELECT
reset_n => score_reg.OUTPUTSELECT
reset_n => score_reg.OUTPUTSELECT
reset_n => score_reg.OUTPUTSELECT
enable => score_reg.OUTPUTSELECT
enable => score_reg.OUTPUTSELECT
enable => score_reg.OUTPUTSELECT
enable => score_reg.OUTPUTSELECT
enable => score_reg.OUTPUTSELECT
enable => score_reg.OUTPUTSELECT
enable => score_reg.OUTPUTSELECT
enable => score_reg.OUTPUTSELECT
enable => score_reg.OUTPUTSELECT
enable => score_reg.OUTPUTSELECT
enable => score_reg.OUTPUTSELECT
enable => score_reg.OUTPUTSELECT
enable => score_reg.OUTPUTSELECT
enable => score_reg.OUTPUTSELECT
enable => score_reg.OUTPUTSELECT
enable => score_reg.OUTPUTSELECT
enable => score_reg.OUTPUTSELECT
enable => score_reg.OUTPUTSELECT
enable => score_reg.OUTPUTSELECT
enable => score_reg.OUTPUTSELECT
enable => score_reg.OUTPUTSELECT
enable => score_reg.OUTPUTSELECT
enable => score_reg.OUTPUTSELECT
enable => score_reg.OUTPUTSELECT


|run_pacman|control_master:game|random_generator:rng
q[0] <= curr_rand[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= curr_rand[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= curr_rand[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= curr_rand[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= curr_rand[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= curr_rand[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= curr_rand[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= curr_rand[7].DB_MAX_OUTPUT_PORT_TYPE
clock => curr_rand[0].CLK
clock => curr_rand[1].CLK
clock => curr_rand[2].CLK
clock => curr_rand[3].CLK
clock => curr_rand[4].CLK
clock => curr_rand[5].CLK
clock => curr_rand[6].CLK
clock => curr_rand[7].CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
reset_n => curr_rand.OUTPUTSELECT
reset_n => curr_rand.OUTPUTSELECT
reset_n => curr_rand.OUTPUTSELECT
reset_n => curr_rand.OUTPUTSELECT
reset_n => curr_rand.OUTPUTSELECT
reset_n => curr_rand.OUTPUTSELECT
reset_n => curr_rand.OUTPUTSELECT
reset_n => curr_rand.OUTPUTSELECT


|run_pacman|control_master:game|rate_divider:div
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT


|run_pacman|control_master:game|control_game:control
curr_state[0] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
curr_state[1] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
curr_state[2] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
curr_state[3] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
plot_en <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
clock => clock.IN1
reset_n => reset_n.IN1
go => next_state.OUTPUTSELECT
go => next_state.OUTPUTSELECT
go => Selector0.IN1
erase <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
loc[0] <= counter5x5:c0.q
loc[1] <= counter5x5:c0.q
loc[2] <= counter5x5:c0.q
loc[3] <= counter5x5:c0.q
loc[4] <= counter5x5:c0.q
loc[5] <= counter5x5:c0.q
load <= load.DB_MAX_OUTPUT_PORT_TYPE
new_init => next_state.DATAB
new_init => next_state.DATAB
dead => next_state.DATAB
dead => Selector1.IN5
dead => Selector0.IN2
dead => next_state.DATAB
init_done => Selector1.IN6
init_done => Selector7.IN2


|run_pacman|control_master:game|control_game:control|counter5x5:c0
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
reset_n => q.OUTPUTSELECT
reset_n => q.OUTPUTSELECT
reset_n => q.OUTPUTSELECT
reset_n => q.OUTPUTSELECT
reset_n => q.OUTPUTSELECT
reset_n => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT


|run_pacman|control_master:game|data5x5:pac_data
col_out[0] <= col_out.DB_MAX_OUTPUT_PORT_TYPE
col_out[1] <= col_out.DB_MAX_OUTPUT_PORT_TYPE
col_out[2] <= col_out.DB_MAX_OUTPUT_PORT_TYPE
x_out[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
x_in[0] => Add0.IN16
x_in[0] => x[0].DATAIN
x_in[1] => Add0.IN15
x_in[1] => x[1].DATAIN
x_in[2] => Add0.IN13
x_in[2] => Add0.IN14
x_in[3] => Add0.IN11
x_in[3] => Add0.IN12
x_in[4] => Add0.IN9
x_in[4] => Add0.IN10
x_in[5] => Add0.IN7
x_in[5] => Add0.IN8
x_in[6] => Add0.IN5
x_in[6] => Add0.IN6
x_in[7] => Add0.IN3
x_in[7] => Add0.IN4
y_in[0] => Add1.IN14
y_in[0] => y[0].DATAIN
y_in[1] => Add1.IN13
y_in[1] => y[1].DATAIN
y_in[2] => Add1.IN11
y_in[2] => Add1.IN12
y_in[3] => Add1.IN9
y_in[3] => Add1.IN10
y_in[4] => Add1.IN7
y_in[4] => Add1.IN8
y_in[5] => Add1.IN5
y_in[5] => Add1.IN6
y_in[6] => Add1.IN3
y_in[6] => Add1.IN4
load => y[0].ENA
load => y[1].ENA
load => y[2].ENA
load => y[3].ENA
load => y[4].ENA
load => y[5].ENA
load => y[6].ENA
load => x[0].ENA
load => x[1].ENA
load => x[2].ENA
load => x[3].ENA
load => x[4].ENA
load => x[5].ENA
load => x[6].ENA
load => x[7].ENA
colour[0] => col_out.DATAB
colour[1] => col_out.DATAB
colour[2] => col_out.DATAB
clock => y[0].CLK
clock => y[1].CLK
clock => y[2].CLK
clock => y[3].CLK
clock => y[4].CLK
clock => y[5].CLK
clock => y[6].CLK
clock => x[0].CLK
clock => x[1].CLK
clock => x[2].CLK
clock => x[3].CLK
clock => x[4].CLK
clock => x[5].CLK
clock => x[6].CLK
clock => x[7].CLK
reset_n => ~NO_FANOUT~
loc[0] => Add2.IN8
loc[0] => Add5.IN7
loc[1] => Add2.IN7
loc[1] => Add5.IN6
loc[2] => Add2.IN6
loc[2] => Add5.IN5
loc[3] => Add3.IN7
loc[3] => Add4.IN6
loc[3] => Add5.IN4
loc[4] => Add3.IN6
loc[4] => Add4.IN5
loc[4] => Add5.IN3
loc[5] => Add3.IN5
loc[5] => Add4.IN3
loc[5] => Add4.IN4
shape[0] => Mux0.IN36
shape[1] => Mux0.IN35
shape[2] => Mux0.IN34
shape[3] => Mux0.IN33
shape[4] => Mux0.IN32
shape[5] => Mux0.IN31
shape[6] => Mux0.IN30
shape[7] => Mux0.IN29
shape[8] => Mux0.IN28
shape[9] => Mux0.IN27
shape[10] => Mux0.IN26
shape[11] => Mux0.IN25
shape[12] => Mux0.IN24
shape[13] => Mux0.IN23
shape[14] => Mux0.IN22
shape[15] => Mux0.IN21
shape[16] => Mux0.IN20
shape[17] => Mux0.IN19
shape[18] => Mux0.IN18
shape[19] => Mux0.IN17
shape[20] => Mux0.IN16
shape[21] => Mux0.IN15
shape[22] => Mux0.IN14
shape[23] => Mux0.IN13
shape[24] => Mux0.IN12
erase => col_out.OUTPUTSELECT
erase => col_out.OUTPUTSELECT
erase => col_out.OUTPUTSELECT


|run_pacman|control_master:game|control_pacman:pac_control
shape[0] <= pac_shaper:p0.shape
shape[1] <= pac_shaper:p0.shape
shape[2] <= pac_shaper:p0.shape
shape[3] <= pac_shaper:p0.shape
shape[4] <= pac_shaper:p0.shape
shape[5] <= pac_shaper:p0.shape
shape[6] <= pac_shaper:p0.shape
shape[7] <= pac_shaper:p0.shape
shape[8] <= pac_shaper:p0.shape
shape[9] <= pac_shaper:p0.shape
shape[10] <= pac_shaper:p0.shape
shape[11] <= pac_shaper:p0.shape
shape[12] <= pac_shaper:p0.shape
shape[13] <= pac_shaper:p0.shape
shape[14] <= pac_shaper:p0.shape
shape[15] <= pac_shaper:p0.shape
shape[16] <= pac_shaper:p0.shape
shape[17] <= pac_shaper:p0.shape
shape[18] <= pac_shaper:p0.shape
shape[19] <= pac_shaper:p0.shape
shape[20] <= pac_shaper:p0.shape
shape[21] <= pac_shaper:p0.shape
shape[22] <= pac_shaper:p0.shape
shape[23] <= pac_shaper:p0.shape
shape[24] <= pac_shaper:p0.shape
x_out[0] <= movement_handler:pac_move.x_out
x_out[1] <= movement_handler:pac_move.x_out
x_out[2] <= movement_handler:pac_move.x_out
x_out[3] <= movement_handler:pac_move.x_out
x_out[4] <= movement_handler:pac_move.x_out
x_out[5] <= movement_handler:pac_move.x_out
x_out[6] <= movement_handler:pac_move.x_out
x_out[7] <= movement_handler:pac_move.x_out
y_out[0] <= movement_handler:pac_move.y_out
y_out[1] <= movement_handler:pac_move.y_out
y_out[2] <= movement_handler:pac_move.y_out
y_out[3] <= movement_handler:pac_move.y_out
y_out[4] <= movement_handler:pac_move.y_out
y_out[5] <= movement_handler:pac_move.y_out
y_out[6] <= movement_handler:pac_move.y_out
clock => clock.IN2
reset_n => reset_n.IN2
dir_in[0] => dir_in[0].IN2
dir_in[1] => dir_in[1].IN2
dir_in[2] => dir_in[2].IN2


|run_pacman|control_master:game|control_pacman:pac_control|pac_shaper:p0
shape[0] <= <GND>
shape[1] <= shape[1].DB_MAX_OUTPUT_PORT_TYPE
shape[2] <= shape.DB_MAX_OUTPUT_PORT_TYPE
shape[3] <= shape[1].DB_MAX_OUTPUT_PORT_TYPE
shape[4] <= <GND>
shape[5] <= shape[5].DB_MAX_OUTPUT_PORT_TYPE
shape[6] <= shape.DB_MAX_OUTPUT_PORT_TYPE
shape[7] <= shape.DB_MAX_OUTPUT_PORT_TYPE
shape[8] <= shape.DB_MAX_OUTPUT_PORT_TYPE
shape[9] <= shape[9].DB_MAX_OUTPUT_PORT_TYPE
shape[10] <= shape.DB_MAX_OUTPUT_PORT_TYPE
shape[11] <= shape.DB_MAX_OUTPUT_PORT_TYPE
shape[12] <= <GND>
shape[13] <= shape.DB_MAX_OUTPUT_PORT_TYPE
shape[14] <= shape.DB_MAX_OUTPUT_PORT_TYPE
shape[15] <= shape[5].DB_MAX_OUTPUT_PORT_TYPE
shape[16] <= shape.DB_MAX_OUTPUT_PORT_TYPE
shape[17] <= shape.DB_MAX_OUTPUT_PORT_TYPE
shape[18] <= shape.DB_MAX_OUTPUT_PORT_TYPE
shape[19] <= shape[9].DB_MAX_OUTPUT_PORT_TYPE
shape[20] <= <GND>
shape[21] <= shape[21].DB_MAX_OUTPUT_PORT_TYPE
shape[22] <= shape.DB_MAX_OUTPUT_PORT_TYPE
shape[23] <= shape[21].DB_MAX_OUTPUT_PORT_TYPE
shape[24] <= <GND>
dir_in[0] => Mux0.IN7
dir_in[0] => Mux1.IN7
dir_in[0] => Mux2.IN7
dir_in[0] => Mux3.IN7
dir_in[0] => Mux4.IN7
dir_in[0] => Mux5.IN7
dir_in[0] => Mux6.IN7
dir_in[0] => Mux7.IN7
dir_in[1] => Mux0.IN6
dir_in[1] => Mux1.IN6
dir_in[1] => Mux2.IN6
dir_in[1] => Mux3.IN6
dir_in[1] => Mux4.IN6
dir_in[1] => Mux5.IN6
dir_in[1] => Mux6.IN6
dir_in[1] => Mux7.IN6
dir_in[2] => Mux0.IN5
dir_in[2] => Mux1.IN5
dir_in[2] => Mux2.IN5
dir_in[2] => Mux3.IN5
dir_in[2] => Mux4.IN5
dir_in[2] => Mux5.IN5
dir_in[2] => Mux6.IN5
dir_in[2] => Mux7.IN5
clock => next_ani~1.DATAIN
reset_n => next_ani.OUTPUTSELECT
reset_n => next_ani.OUTPUTSELECT
reset_n => next_ani.OUTPUTSELECT
reset_n => next_ani.OUTPUTSELECT
reset_n => next_ani.OUTPUTSELECT
reset_n => next_ani.OUTPUTSELECT
reset_n => next_ani.OUTPUTSELECT
reset_n => next_ani.OUTPUTSELECT


|run_pacman|control_master:game|control_pacman:pac_control|movement_handler:pac_move
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => x[0].CLK
clk => x[1].CLK
clk => x[2].CLK
clk => x[3].CLK
clk => x[4].CLK
clk => x[5].CLK
clk => x[6].CLK
clk => x[7].CLK
dir_in[0] => Mux0.IN4
dir_in[0] => Mux1.IN4
dir_in[0] => Mux2.IN4
dir_in[0] => Mux3.IN4
dir_in[0] => Mux4.IN4
dir_in[0] => Mux5.IN4
dir_in[0] => Mux6.IN4
dir_in[0] => Mux7.IN4
dir_in[0] => Mux8.IN4
dir_in[0] => Mux9.IN4
dir_in[0] => Mux10.IN4
dir_in[0] => Mux11.IN4
dir_in[0] => Mux12.IN4
dir_in[0] => Mux13.IN4
dir_in[0] => Mux14.IN4
dir_in[0] => Equal0.IN2
dir_in[0] => Equal2.IN0
dir_in[0] => Equal4.IN2
dir_in[0] => Equal6.IN1
dir_in[0] => Equal8.IN2
dir_in[1] => Mux0.IN3
dir_in[1] => Mux1.IN3
dir_in[1] => Mux2.IN3
dir_in[1] => Mux3.IN3
dir_in[1] => Mux4.IN3
dir_in[1] => Mux5.IN3
dir_in[1] => Mux6.IN3
dir_in[1] => Mux7.IN3
dir_in[1] => Mux8.IN3
dir_in[1] => Mux9.IN3
dir_in[1] => Mux10.IN3
dir_in[1] => Mux11.IN3
dir_in[1] => Mux12.IN3
dir_in[1] => Mux13.IN3
dir_in[1] => Mux14.IN3
dir_in[1] => Equal0.IN1
dir_in[1] => Equal2.IN2
dir_in[1] => Equal4.IN0
dir_in[1] => Equal6.IN0
dir_in[1] => Equal8.IN1
dir_in[2] => Mux0.IN2
dir_in[2] => Mux1.IN2
dir_in[2] => Mux2.IN2
dir_in[2] => Mux3.IN2
dir_in[2] => Mux4.IN2
dir_in[2] => Mux5.IN2
dir_in[2] => Mux6.IN2
dir_in[2] => Mux7.IN2
dir_in[2] => Mux8.IN2
dir_in[2] => Mux9.IN2
dir_in[2] => Mux10.IN2
dir_in[2] => Mux11.IN2
dir_in[2] => Mux12.IN2
dir_in[2] => Mux13.IN2
dir_in[2] => Mux14.IN2
dir_in[2] => Equal0.IN0
dir_in[2] => Equal2.IN1
dir_in[2] => Equal4.IN1
dir_in[2] => Equal6.IN2
dir_in[2] => Equal8.IN0
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_x[0] => x.DATAB
reset_x[1] => x.DATAB
reset_x[2] => x.DATAB
reset_x[3] => x.DATAB
reset_x[4] => x.DATAB
reset_x[5] => x.DATAB
reset_x[6] => x.DATAB
reset_x[7] => x.DATAB
reset_y[0] => y.DATAB
reset_y[1] => y.DATAB
reset_y[2] => y.DATAB
reset_y[3] => y.DATAB
reset_y[4] => y.DATAB
reset_y[5] => y.DATAB
reset_y[6] => y.DATAB
x_out[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= y[0].DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= y[3].DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= y[4].DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= y[5].DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= y[6].DB_MAX_OUTPUT_PORT_TYPE


|run_pacman|control_master:game|control_pacman:pac_control|movement_handler:pac_move|map_lut:map
q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
x[0] => Decoder0.IN7
x[1] => Decoder0.IN6
x[2] => Decoder0.IN5
x[3] => Decoder0.IN4
x[4] => Decoder0.IN3
x[5] => Decoder0.IN2
x[6] => Decoder0.IN1
x[7] => Decoder0.IN0
y[0] => Mux0.IN12
y[1] => Mux0.IN11
y[2] => Mux0.IN10
y[3] => Mux0.IN9
y[4] => Mux0.IN8
y[5] => ~NO_FANOUT~
y[6] => ~NO_FANOUT~


|run_pacman|control_master:game|data5x5:pellet_data
col_out[0] <= col_out.DB_MAX_OUTPUT_PORT_TYPE
col_out[1] <= col_out.DB_MAX_OUTPUT_PORT_TYPE
col_out[2] <= col_out.DB_MAX_OUTPUT_PORT_TYPE
x_out[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
x_in[0] => Add0.IN16
x_in[0] => x[0].DATAIN
x_in[1] => Add0.IN15
x_in[1] => x[1].DATAIN
x_in[2] => Add0.IN13
x_in[2] => Add0.IN14
x_in[3] => Add0.IN11
x_in[3] => Add0.IN12
x_in[4] => Add0.IN9
x_in[4] => Add0.IN10
x_in[5] => Add0.IN7
x_in[5] => Add0.IN8
x_in[6] => Add0.IN5
x_in[6] => Add0.IN6
x_in[7] => Add0.IN3
x_in[7] => Add0.IN4
y_in[0] => Add1.IN14
y_in[0] => y[0].DATAIN
y_in[1] => Add1.IN13
y_in[1] => y[1].DATAIN
y_in[2] => Add1.IN11
y_in[2] => Add1.IN12
y_in[3] => Add1.IN9
y_in[3] => Add1.IN10
y_in[4] => Add1.IN7
y_in[4] => Add1.IN8
y_in[5] => Add1.IN5
y_in[5] => Add1.IN6
y_in[6] => Add1.IN3
y_in[6] => Add1.IN4
load => y[0].ENA
load => y[1].ENA
load => y[2].ENA
load => y[3].ENA
load => y[4].ENA
load => y[5].ENA
load => y[6].ENA
load => x[0].ENA
load => x[1].ENA
load => x[2].ENA
load => x[3].ENA
load => x[4].ENA
load => x[5].ENA
load => x[6].ENA
load => x[7].ENA
colour[0] => col_out.DATAB
colour[1] => col_out.DATAB
colour[2] => col_out.DATAB
clock => y[0].CLK
clock => y[1].CLK
clock => y[2].CLK
clock => y[3].CLK
clock => y[4].CLK
clock => y[5].CLK
clock => y[6].CLK
clock => x[0].CLK
clock => x[1].CLK
clock => x[2].CLK
clock => x[3].CLK
clock => x[4].CLK
clock => x[5].CLK
clock => x[6].CLK
clock => x[7].CLK
reset_n => ~NO_FANOUT~
loc[0] => Add2.IN8
loc[0] => Add5.IN7
loc[1] => Add2.IN7
loc[1] => Add5.IN6
loc[2] => Add2.IN6
loc[2] => Add5.IN5
loc[3] => Add3.IN7
loc[3] => Add4.IN6
loc[3] => Add5.IN4
loc[4] => Add3.IN6
loc[4] => Add4.IN5
loc[4] => Add5.IN3
loc[5] => Add3.IN5
loc[5] => Add4.IN3
loc[5] => Add4.IN4
shape[0] => Mux0.IN36
shape[1] => Mux0.IN35
shape[2] => Mux0.IN34
shape[3] => Mux0.IN33
shape[4] => Mux0.IN32
shape[5] => Mux0.IN31
shape[6] => Mux0.IN30
shape[7] => Mux0.IN29
shape[8] => Mux0.IN28
shape[9] => Mux0.IN27
shape[10] => Mux0.IN26
shape[11] => Mux0.IN25
shape[12] => Mux0.IN24
shape[13] => Mux0.IN23
shape[14] => Mux0.IN22
shape[15] => Mux0.IN21
shape[16] => Mux0.IN20
shape[17] => Mux0.IN19
shape[18] => Mux0.IN18
shape[19] => Mux0.IN17
shape[20] => Mux0.IN16
shape[21] => Mux0.IN15
shape[22] => Mux0.IN14
shape[23] => Mux0.IN13
shape[24] => Mux0.IN12
erase => col_out.OUTPUTSELECT
erase => col_out.OUTPUTSELECT
erase => col_out.OUTPUTSELECT


|run_pacman|control_master:game|pellet_shaper:pellet_shape
clock => next_ani~1.DATAIN
reset_n => next_ani.OUTPUTSELECT
reset_n => next_ani.OUTPUTSELECT
shape[0] <= <GND>
shape[1] <= <GND>
shape[2] <= <GND>
shape[3] <= <GND>
shape[4] <= <GND>
shape[5] <= <GND>
shape[6] <= shape[6].DB_MAX_OUTPUT_PORT_TYPE
shape[7] <= <VCC>
shape[8] <= shape[6].DB_MAX_OUTPUT_PORT_TYPE
shape[9] <= <GND>
shape[10] <= <GND>
shape[11] <= <VCC>
shape[12] <= <VCC>
shape[13] <= <VCC>
shape[14] <= <GND>
shape[15] <= <GND>
shape[16] <= shape[6].DB_MAX_OUTPUT_PORT_TYPE
shape[17] <= <VCC>
shape[18] <= shape[6].DB_MAX_OUTPUT_PORT_TYPE
shape[19] <= <GND>
shape[20] <= <GND>
shape[21] <= <GND>
shape[22] <= <GND>
shape[23] <= <GND>
shape[24] <= <GND>


|run_pacman|control_master:game|control_pellet:pellet_control
done_out <= done_out.DB_MAX_OUTPUT_PORT_TYPE
clock => clock.IN1
reset_n => reset_n.IN1
go => next_state.SET.DATAB
go => Selector0.IN2
x_out[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= y[0].DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= y[3].DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= y[4].DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= y[5].DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= y[6].DB_MAX_OUTPUT_PORT_TYPE


|run_pacman|control_master:game|control_pellet:pellet_control|random_generator:rng
q[0] <= curr_rand[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= curr_rand[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= curr_rand[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= curr_rand[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= curr_rand[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= curr_rand[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= curr_rand[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= curr_rand[7].DB_MAX_OUTPUT_PORT_TYPE
clock => curr_rand[0].CLK
clock => curr_rand[1].CLK
clock => curr_rand[2].CLK
clock => curr_rand[3].CLK
clock => curr_rand[4].CLK
clock => curr_rand[5].CLK
clock => curr_rand[6].CLK
clock => curr_rand[7].CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
reset_n => curr_rand.OUTPUTSELECT
reset_n => curr_rand.OUTPUTSELECT
reset_n => curr_rand.OUTPUTSELECT
reset_n => curr_rand.OUTPUTSELECT
reset_n => curr_rand.OUTPUTSELECT
reset_n => curr_rand.OUTPUTSELECT
reset_n => curr_rand.OUTPUTSELECT
reset_n => curr_rand.OUTPUTSELECT


|run_pacman|control_master:game|control_pellet:pellet_control|map_lut:map
q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
x[0] => Decoder0.IN7
x[1] => Decoder0.IN6
x[2] => Decoder0.IN5
x[3] => Decoder0.IN4
x[4] => Decoder0.IN3
x[5] => Decoder0.IN2
x[6] => Decoder0.IN1
x[7] => Decoder0.IN0
y[0] => Mux0.IN12
y[1] => Mux0.IN11
y[2] => Mux0.IN10
y[3] => Mux0.IN9
y[4] => Mux0.IN8
y[5] => ~NO_FANOUT~
y[6] => ~NO_FANOUT~


|run_pacman|control_master:game|counter_ghost:g1_count
toggle <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
clock => q[0].CLK
clock => q[1].CLK
clock => q[2].CLK
clock => q[3].CLK
clock => q[4].CLK
clock => q[5].CLK
reset_n => q.OUTPUTSELECT
reset_n => q.OUTPUTSELECT
reset_n => q.OUTPUTSELECT
reset_n => q.OUTPUTSELECT
reset_n => q.OUTPUTSELECT
reset_n => q.OUTPUTSELECT
period[0] => LessThan0.IN16
period[0] => Add0.IN20
period[0] => Equal0.IN57
period[1] => LessThan0.IN15
period[1] => Add0.IN18
period[1] => Add0.IN19
period[2] => LessThan0.IN14
period[2] => Add0.IN16
period[2] => Add0.IN17
period[3] => LessThan0.IN13
period[3] => Add0.IN14
period[3] => Add0.IN15
period[4] => LessThan0.IN12
period[4] => Add0.IN12
period[4] => Add0.IN13
period[5] => LessThan0.IN11
period[5] => Add0.IN10
period[5] => Add0.IN11
period[6] => LessThan0.IN10
period[6] => Add0.IN8
period[6] => Add0.IN9
period[7] => LessThan0.IN9
period[7] => Add0.IN6
period[7] => Add0.IN7
period[8] => LessThan0.IN8
period[8] => Add0.IN4
period[8] => Add0.IN5
period[9] => LessThan0.IN7
period[9] => Add0.IN2
period[9] => Add0.IN3


|run_pacman|control_master:game|data5x5:g1_data
col_out[0] <= col_out.DB_MAX_OUTPUT_PORT_TYPE
col_out[1] <= col_out.DB_MAX_OUTPUT_PORT_TYPE
col_out[2] <= col_out.DB_MAX_OUTPUT_PORT_TYPE
x_out[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
x_in[0] => Add0.IN16
x_in[0] => x[0].DATAIN
x_in[1] => Add0.IN15
x_in[1] => x[1].DATAIN
x_in[2] => Add0.IN13
x_in[2] => Add0.IN14
x_in[3] => Add0.IN11
x_in[3] => Add0.IN12
x_in[4] => Add0.IN9
x_in[4] => Add0.IN10
x_in[5] => Add0.IN7
x_in[5] => Add0.IN8
x_in[6] => Add0.IN5
x_in[6] => Add0.IN6
x_in[7] => Add0.IN3
x_in[7] => Add0.IN4
y_in[0] => Add1.IN14
y_in[0] => y[0].DATAIN
y_in[1] => Add1.IN13
y_in[1] => y[1].DATAIN
y_in[2] => Add1.IN11
y_in[2] => Add1.IN12
y_in[3] => Add1.IN9
y_in[3] => Add1.IN10
y_in[4] => Add1.IN7
y_in[4] => Add1.IN8
y_in[5] => Add1.IN5
y_in[5] => Add1.IN6
y_in[6] => Add1.IN3
y_in[6] => Add1.IN4
load => y[0].ENA
load => y[1].ENA
load => y[2].ENA
load => y[3].ENA
load => y[4].ENA
load => y[5].ENA
load => y[6].ENA
load => x[0].ENA
load => x[1].ENA
load => x[2].ENA
load => x[3].ENA
load => x[4].ENA
load => x[5].ENA
load => x[6].ENA
load => x[7].ENA
colour[0] => col_out.DATAB
colour[1] => col_out.DATAB
colour[2] => col_out.DATAB
clock => y[0].CLK
clock => y[1].CLK
clock => y[2].CLK
clock => y[3].CLK
clock => y[4].CLK
clock => y[5].CLK
clock => y[6].CLK
clock => x[0].CLK
clock => x[1].CLK
clock => x[2].CLK
clock => x[3].CLK
clock => x[4].CLK
clock => x[5].CLK
clock => x[6].CLK
clock => x[7].CLK
reset_n => ~NO_FANOUT~
loc[0] => Add2.IN8
loc[0] => Add5.IN7
loc[1] => Add2.IN7
loc[1] => Add5.IN6
loc[2] => Add2.IN6
loc[2] => Add5.IN5
loc[3] => Add3.IN7
loc[3] => Add4.IN6
loc[3] => Add5.IN4
loc[4] => Add3.IN6
loc[4] => Add4.IN5
loc[4] => Add5.IN3
loc[5] => Add3.IN5
loc[5] => Add4.IN3
loc[5] => Add4.IN4
shape[0] => Mux0.IN36
shape[1] => Mux0.IN35
shape[2] => Mux0.IN34
shape[3] => Mux0.IN33
shape[4] => Mux0.IN32
shape[5] => Mux0.IN31
shape[6] => Mux0.IN30
shape[7] => Mux0.IN29
shape[8] => Mux0.IN28
shape[9] => Mux0.IN27
shape[10] => Mux0.IN26
shape[11] => Mux0.IN25
shape[12] => Mux0.IN24
shape[13] => Mux0.IN23
shape[14] => Mux0.IN22
shape[15] => Mux0.IN21
shape[16] => Mux0.IN20
shape[17] => Mux0.IN19
shape[18] => Mux0.IN18
shape[19] => Mux0.IN17
shape[20] => Mux0.IN16
shape[21] => Mux0.IN15
shape[22] => Mux0.IN14
shape[23] => Mux0.IN13
shape[24] => Mux0.IN12
erase => col_out.OUTPUTSELECT
erase => col_out.OUTPUTSELECT
erase => col_out.OUTPUTSELECT


|run_pacman|control_master:game|control_ghost:g1_control
clk => clk.IN1
random_in[0] => Mux0.IN3
random_in[0] => Mux1.IN0
random_in[0] => Mux1.IN1
random_in[0] => Mux1.IN2
random_in[0] => Mux0.IN2
random_in[0] => Mux1.IN3
random_in[1] => ~NO_FANOUT~
random_in[2] => ~NO_FANOUT~
random_in[3] => ~NO_FANOUT~
random_in[4] => ~NO_FANOUT~
random_in[5] => ~NO_FANOUT~
random_in[6] => ~NO_FANOUT~
random_in[7] => ~NO_FANOUT~
reset_n => reset_n.IN1
shape[0] <= <VCC>
shape[1] <= <GND>
shape[2] <= <VCC>
shape[3] <= <GND>
shape[4] <= <VCC>
shape[5] <= <VCC>
shape[6] <= <VCC>
shape[7] <= <VCC>
shape[8] <= <VCC>
shape[9] <= <VCC>
shape[10] <= <VCC>
shape[11] <= <GND>
shape[12] <= <VCC>
shape[13] <= <GND>
shape[14] <= <VCC>
shape[15] <= <VCC>
shape[16] <= <GND>
shape[17] <= <VCC>
shape[18] <= <GND>
shape[19] <= <VCC>
shape[20] <= <VCC>
shape[21] <= <VCC>
shape[22] <= <VCC>
shape[23] <= <VCC>
shape[24] <= <VCC>
x_out[0] <= movement_handler:ghost_move.x_out
x_out[1] <= movement_handler:ghost_move.x_out
x_out[2] <= movement_handler:ghost_move.x_out
x_out[3] <= movement_handler:ghost_move.x_out
x_out[4] <= movement_handler:ghost_move.x_out
x_out[5] <= movement_handler:ghost_move.x_out
x_out[6] <= movement_handler:ghost_move.x_out
x_out[7] <= movement_handler:ghost_move.x_out
y_out[0] <= movement_handler:ghost_move.y_out
y_out[1] <= movement_handler:ghost_move.y_out
y_out[2] <= movement_handler:ghost_move.y_out
y_out[3] <= movement_handler:ghost_move.y_out
y_out[4] <= movement_handler:ghost_move.y_out
y_out[5] <= movement_handler:ghost_move.y_out
y_out[6] <= movement_handler:ghost_move.y_out
x_dest[0] => LessThan0.IN8
x_dest[1] => LessThan0.IN7
x_dest[2] => LessThan0.IN6
x_dest[3] => LessThan0.IN5
x_dest[4] => LessThan0.IN4
x_dest[5] => LessThan0.IN3
x_dest[6] => LessThan0.IN2
x_dest[7] => LessThan0.IN1
y_dest[0] => LessThan1.IN7
y_dest[1] => LessThan1.IN6
y_dest[2] => LessThan1.IN5
y_dest[3] => LessThan1.IN4
y_dest[4] => LessThan1.IN3
y_dest[5] => LessThan1.IN2
y_dest[6] => LessThan1.IN1
x_reset[0] => x_reset[0].IN1
x_reset[1] => x_reset[1].IN1
x_reset[2] => x_reset[2].IN1
x_reset[3] => x_reset[3].IN1
x_reset[4] => x_reset[4].IN1
x_reset[5] => x_reset[5].IN1
x_reset[6] => x_reset[6].IN1
x_reset[7] => x_reset[7].IN1
y_reset[0] => y_reset[0].IN1
y_reset[1] => y_reset[1].IN1
y_reset[2] => y_reset[2].IN1
y_reset[3] => y_reset[3].IN1
y_reset[4] => y_reset[4].IN1
y_reset[5] => y_reset[5].IN1
y_reset[6] => y_reset[6].IN1


|run_pacman|control_master:game|control_ghost:g1_control|movement_handler:ghost_move
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => x[0].CLK
clk => x[1].CLK
clk => x[2].CLK
clk => x[3].CLK
clk => x[4].CLK
clk => x[5].CLK
clk => x[6].CLK
clk => x[7].CLK
dir_in[0] => Mux0.IN4
dir_in[0] => Mux1.IN4
dir_in[0] => Mux2.IN4
dir_in[0] => Mux3.IN4
dir_in[0] => Mux4.IN4
dir_in[0] => Mux5.IN4
dir_in[0] => Mux6.IN4
dir_in[0] => Mux7.IN4
dir_in[0] => Mux8.IN4
dir_in[0] => Mux9.IN4
dir_in[0] => Mux10.IN4
dir_in[0] => Mux11.IN4
dir_in[0] => Mux12.IN4
dir_in[0] => Mux13.IN4
dir_in[0] => Mux14.IN4
dir_in[0] => Equal0.IN2
dir_in[0] => Equal2.IN0
dir_in[0] => Equal4.IN2
dir_in[0] => Equal6.IN1
dir_in[0] => Equal8.IN2
dir_in[1] => Mux0.IN3
dir_in[1] => Mux1.IN3
dir_in[1] => Mux2.IN3
dir_in[1] => Mux3.IN3
dir_in[1] => Mux4.IN3
dir_in[1] => Mux5.IN3
dir_in[1] => Mux6.IN3
dir_in[1] => Mux7.IN3
dir_in[1] => Mux8.IN3
dir_in[1] => Mux9.IN3
dir_in[1] => Mux10.IN3
dir_in[1] => Mux11.IN3
dir_in[1] => Mux12.IN3
dir_in[1] => Mux13.IN3
dir_in[1] => Mux14.IN3
dir_in[1] => Equal0.IN1
dir_in[1] => Equal2.IN2
dir_in[1] => Equal4.IN0
dir_in[1] => Equal6.IN0
dir_in[1] => Equal8.IN1
dir_in[2] => Mux0.IN2
dir_in[2] => Mux1.IN2
dir_in[2] => Mux2.IN2
dir_in[2] => Mux3.IN2
dir_in[2] => Mux4.IN2
dir_in[2] => Mux5.IN2
dir_in[2] => Mux6.IN2
dir_in[2] => Mux7.IN2
dir_in[2] => Mux8.IN2
dir_in[2] => Mux9.IN2
dir_in[2] => Mux10.IN2
dir_in[2] => Mux11.IN2
dir_in[2] => Mux12.IN2
dir_in[2] => Mux13.IN2
dir_in[2] => Mux14.IN2
dir_in[2] => Equal0.IN0
dir_in[2] => Equal2.IN1
dir_in[2] => Equal4.IN1
dir_in[2] => Equal6.IN2
dir_in[2] => Equal8.IN0
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_x[0] => x.DATAB
reset_x[1] => x.DATAB
reset_x[2] => x.DATAB
reset_x[3] => x.DATAB
reset_x[4] => x.DATAB
reset_x[5] => x.DATAB
reset_x[6] => x.DATAB
reset_x[7] => x.DATAB
reset_y[0] => y.DATAB
reset_y[1] => y.DATAB
reset_y[2] => y.DATAB
reset_y[3] => y.DATAB
reset_y[4] => y.DATAB
reset_y[5] => y.DATAB
reset_y[6] => y.DATAB
x_out[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= y[0].DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= y[3].DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= y[4].DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= y[5].DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= y[6].DB_MAX_OUTPUT_PORT_TYPE


|run_pacman|control_master:game|control_ghost:g1_control|movement_handler:ghost_move|map_lut:map
q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
x[0] => Decoder0.IN7
x[1] => Decoder0.IN6
x[2] => Decoder0.IN5
x[3] => Decoder0.IN4
x[4] => Decoder0.IN3
x[5] => Decoder0.IN2
x[6] => Decoder0.IN1
x[7] => Decoder0.IN0
y[0] => Mux0.IN12
y[1] => Mux0.IN11
y[2] => Mux0.IN10
y[3] => Mux0.IN9
y[4] => Mux0.IN8
y[5] => ~NO_FANOUT~
y[6] => ~NO_FANOUT~


|run_pacman|control_master:game|data5x5:g2_data
col_out[0] <= col_out.DB_MAX_OUTPUT_PORT_TYPE
col_out[1] <= col_out.DB_MAX_OUTPUT_PORT_TYPE
col_out[2] <= col_out.DB_MAX_OUTPUT_PORT_TYPE
x_out[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
x_in[0] => Add0.IN16
x_in[0] => x[0].DATAIN
x_in[1] => Add0.IN15
x_in[1] => x[1].DATAIN
x_in[2] => Add0.IN13
x_in[2] => Add0.IN14
x_in[3] => Add0.IN11
x_in[3] => Add0.IN12
x_in[4] => Add0.IN9
x_in[4] => Add0.IN10
x_in[5] => Add0.IN7
x_in[5] => Add0.IN8
x_in[6] => Add0.IN5
x_in[6] => Add0.IN6
x_in[7] => Add0.IN3
x_in[7] => Add0.IN4
y_in[0] => Add1.IN14
y_in[0] => y[0].DATAIN
y_in[1] => Add1.IN13
y_in[1] => y[1].DATAIN
y_in[2] => Add1.IN11
y_in[2] => Add1.IN12
y_in[3] => Add1.IN9
y_in[3] => Add1.IN10
y_in[4] => Add1.IN7
y_in[4] => Add1.IN8
y_in[5] => Add1.IN5
y_in[5] => Add1.IN6
y_in[6] => Add1.IN3
y_in[6] => Add1.IN4
load => y[0].ENA
load => y[1].ENA
load => y[2].ENA
load => y[3].ENA
load => y[4].ENA
load => y[5].ENA
load => y[6].ENA
load => x[0].ENA
load => x[1].ENA
load => x[2].ENA
load => x[3].ENA
load => x[4].ENA
load => x[5].ENA
load => x[6].ENA
load => x[7].ENA
colour[0] => col_out.DATAB
colour[1] => col_out.DATAB
colour[2] => col_out.DATAB
clock => y[0].CLK
clock => y[1].CLK
clock => y[2].CLK
clock => y[3].CLK
clock => y[4].CLK
clock => y[5].CLK
clock => y[6].CLK
clock => x[0].CLK
clock => x[1].CLK
clock => x[2].CLK
clock => x[3].CLK
clock => x[4].CLK
clock => x[5].CLK
clock => x[6].CLK
clock => x[7].CLK
reset_n => ~NO_FANOUT~
loc[0] => Add2.IN8
loc[0] => Add5.IN7
loc[1] => Add2.IN7
loc[1] => Add5.IN6
loc[2] => Add2.IN6
loc[2] => Add5.IN5
loc[3] => Add3.IN7
loc[3] => Add4.IN6
loc[3] => Add5.IN4
loc[4] => Add3.IN6
loc[4] => Add4.IN5
loc[4] => Add5.IN3
loc[5] => Add3.IN5
loc[5] => Add4.IN3
loc[5] => Add4.IN4
shape[0] => Mux0.IN36
shape[1] => Mux0.IN35
shape[2] => Mux0.IN34
shape[3] => Mux0.IN33
shape[4] => Mux0.IN32
shape[5] => Mux0.IN31
shape[6] => Mux0.IN30
shape[7] => Mux0.IN29
shape[8] => Mux0.IN28
shape[9] => Mux0.IN27
shape[10] => Mux0.IN26
shape[11] => Mux0.IN25
shape[12] => Mux0.IN24
shape[13] => Mux0.IN23
shape[14] => Mux0.IN22
shape[15] => Mux0.IN21
shape[16] => Mux0.IN20
shape[17] => Mux0.IN19
shape[18] => Mux0.IN18
shape[19] => Mux0.IN17
shape[20] => Mux0.IN16
shape[21] => Mux0.IN15
shape[22] => Mux0.IN14
shape[23] => Mux0.IN13
shape[24] => Mux0.IN12
erase => col_out.OUTPUTSELECT
erase => col_out.OUTPUTSELECT
erase => col_out.OUTPUTSELECT


|run_pacman|control_master:game|control_ghost:g2_control
clk => clk.IN1
random_in[0] => Mux0.IN3
random_in[0] => Mux1.IN0
random_in[0] => Mux1.IN1
random_in[0] => Mux1.IN2
random_in[0] => Mux0.IN2
random_in[0] => Mux1.IN3
random_in[1] => ~NO_FANOUT~
random_in[2] => ~NO_FANOUT~
random_in[3] => ~NO_FANOUT~
random_in[4] => ~NO_FANOUT~
random_in[5] => ~NO_FANOUT~
random_in[6] => ~NO_FANOUT~
random_in[7] => ~NO_FANOUT~
reset_n => reset_n.IN1
shape[0] <= <VCC>
shape[1] <= <GND>
shape[2] <= <VCC>
shape[3] <= <GND>
shape[4] <= <VCC>
shape[5] <= <VCC>
shape[6] <= <VCC>
shape[7] <= <VCC>
shape[8] <= <VCC>
shape[9] <= <VCC>
shape[10] <= <VCC>
shape[11] <= <GND>
shape[12] <= <VCC>
shape[13] <= <GND>
shape[14] <= <VCC>
shape[15] <= <VCC>
shape[16] <= <GND>
shape[17] <= <VCC>
shape[18] <= <GND>
shape[19] <= <VCC>
shape[20] <= <VCC>
shape[21] <= <VCC>
shape[22] <= <VCC>
shape[23] <= <VCC>
shape[24] <= <VCC>
x_out[0] <= movement_handler:ghost_move.x_out
x_out[1] <= movement_handler:ghost_move.x_out
x_out[2] <= movement_handler:ghost_move.x_out
x_out[3] <= movement_handler:ghost_move.x_out
x_out[4] <= movement_handler:ghost_move.x_out
x_out[5] <= movement_handler:ghost_move.x_out
x_out[6] <= movement_handler:ghost_move.x_out
x_out[7] <= movement_handler:ghost_move.x_out
y_out[0] <= movement_handler:ghost_move.y_out
y_out[1] <= movement_handler:ghost_move.y_out
y_out[2] <= movement_handler:ghost_move.y_out
y_out[3] <= movement_handler:ghost_move.y_out
y_out[4] <= movement_handler:ghost_move.y_out
y_out[5] <= movement_handler:ghost_move.y_out
y_out[6] <= movement_handler:ghost_move.y_out
x_dest[0] => LessThan0.IN8
x_dest[1] => LessThan0.IN7
x_dest[2] => LessThan0.IN6
x_dest[3] => LessThan0.IN5
x_dest[4] => LessThan0.IN4
x_dest[5] => LessThan0.IN3
x_dest[6] => LessThan0.IN2
x_dest[7] => LessThan0.IN1
y_dest[0] => LessThan1.IN7
y_dest[1] => LessThan1.IN6
y_dest[2] => LessThan1.IN5
y_dest[3] => LessThan1.IN4
y_dest[4] => LessThan1.IN3
y_dest[5] => LessThan1.IN2
y_dest[6] => LessThan1.IN1
x_reset[0] => x_reset[0].IN1
x_reset[1] => x_reset[1].IN1
x_reset[2] => x_reset[2].IN1
x_reset[3] => x_reset[3].IN1
x_reset[4] => x_reset[4].IN1
x_reset[5] => x_reset[5].IN1
x_reset[6] => x_reset[6].IN1
x_reset[7] => x_reset[7].IN1
y_reset[0] => y_reset[0].IN1
y_reset[1] => y_reset[1].IN1
y_reset[2] => y_reset[2].IN1
y_reset[3] => y_reset[3].IN1
y_reset[4] => y_reset[4].IN1
y_reset[5] => y_reset[5].IN1
y_reset[6] => y_reset[6].IN1


|run_pacman|control_master:game|control_ghost:g2_control|movement_handler:ghost_move
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => x[0].CLK
clk => x[1].CLK
clk => x[2].CLK
clk => x[3].CLK
clk => x[4].CLK
clk => x[5].CLK
clk => x[6].CLK
clk => x[7].CLK
dir_in[0] => Mux0.IN4
dir_in[0] => Mux1.IN4
dir_in[0] => Mux2.IN4
dir_in[0] => Mux3.IN4
dir_in[0] => Mux4.IN4
dir_in[0] => Mux5.IN4
dir_in[0] => Mux6.IN4
dir_in[0] => Mux7.IN4
dir_in[0] => Mux8.IN4
dir_in[0] => Mux9.IN4
dir_in[0] => Mux10.IN4
dir_in[0] => Mux11.IN4
dir_in[0] => Mux12.IN4
dir_in[0] => Mux13.IN4
dir_in[0] => Mux14.IN4
dir_in[0] => Equal0.IN2
dir_in[0] => Equal2.IN0
dir_in[0] => Equal4.IN2
dir_in[0] => Equal6.IN1
dir_in[0] => Equal8.IN2
dir_in[1] => Mux0.IN3
dir_in[1] => Mux1.IN3
dir_in[1] => Mux2.IN3
dir_in[1] => Mux3.IN3
dir_in[1] => Mux4.IN3
dir_in[1] => Mux5.IN3
dir_in[1] => Mux6.IN3
dir_in[1] => Mux7.IN3
dir_in[1] => Mux8.IN3
dir_in[1] => Mux9.IN3
dir_in[1] => Mux10.IN3
dir_in[1] => Mux11.IN3
dir_in[1] => Mux12.IN3
dir_in[1] => Mux13.IN3
dir_in[1] => Mux14.IN3
dir_in[1] => Equal0.IN1
dir_in[1] => Equal2.IN2
dir_in[1] => Equal4.IN0
dir_in[1] => Equal6.IN0
dir_in[1] => Equal8.IN1
dir_in[2] => Mux0.IN2
dir_in[2] => Mux1.IN2
dir_in[2] => Mux2.IN2
dir_in[2] => Mux3.IN2
dir_in[2] => Mux4.IN2
dir_in[2] => Mux5.IN2
dir_in[2] => Mux6.IN2
dir_in[2] => Mux7.IN2
dir_in[2] => Mux8.IN2
dir_in[2] => Mux9.IN2
dir_in[2] => Mux10.IN2
dir_in[2] => Mux11.IN2
dir_in[2] => Mux12.IN2
dir_in[2] => Mux13.IN2
dir_in[2] => Mux14.IN2
dir_in[2] => Equal0.IN0
dir_in[2] => Equal2.IN1
dir_in[2] => Equal4.IN1
dir_in[2] => Equal6.IN2
dir_in[2] => Equal8.IN0
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_x[0] => x.DATAB
reset_x[1] => x.DATAB
reset_x[2] => x.DATAB
reset_x[3] => x.DATAB
reset_x[4] => x.DATAB
reset_x[5] => x.DATAB
reset_x[6] => x.DATAB
reset_x[7] => x.DATAB
reset_y[0] => y.DATAB
reset_y[1] => y.DATAB
reset_y[2] => y.DATAB
reset_y[3] => y.DATAB
reset_y[4] => y.DATAB
reset_y[5] => y.DATAB
reset_y[6] => y.DATAB
x_out[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= y[0].DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= y[3].DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= y[4].DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= y[5].DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= y[6].DB_MAX_OUTPUT_PORT_TYPE


|run_pacman|control_master:game|control_ghost:g2_control|movement_handler:ghost_move|map_lut:map
q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
x[0] => Decoder0.IN7
x[1] => Decoder0.IN6
x[2] => Decoder0.IN5
x[3] => Decoder0.IN4
x[4] => Decoder0.IN3
x[5] => Decoder0.IN2
x[6] => Decoder0.IN1
x[7] => Decoder0.IN0
y[0] => Mux0.IN12
y[1] => Mux0.IN11
y[2] => Mux0.IN10
y[3] => Mux0.IN9
y[4] => Mux0.IN8
y[5] => ~NO_FANOUT~
y[6] => ~NO_FANOUT~


|run_pacman|control_master:game|data5x5:g3_data
col_out[0] <= col_out.DB_MAX_OUTPUT_PORT_TYPE
col_out[1] <= col_out.DB_MAX_OUTPUT_PORT_TYPE
col_out[2] <= col_out.DB_MAX_OUTPUT_PORT_TYPE
x_out[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
x_in[0] => Add0.IN16
x_in[0] => x[0].DATAIN
x_in[1] => Add0.IN15
x_in[1] => x[1].DATAIN
x_in[2] => Add0.IN13
x_in[2] => Add0.IN14
x_in[3] => Add0.IN11
x_in[3] => Add0.IN12
x_in[4] => Add0.IN9
x_in[4] => Add0.IN10
x_in[5] => Add0.IN7
x_in[5] => Add0.IN8
x_in[6] => Add0.IN5
x_in[6] => Add0.IN6
x_in[7] => Add0.IN3
x_in[7] => Add0.IN4
y_in[0] => Add1.IN14
y_in[0] => y[0].DATAIN
y_in[1] => Add1.IN13
y_in[1] => y[1].DATAIN
y_in[2] => Add1.IN11
y_in[2] => Add1.IN12
y_in[3] => Add1.IN9
y_in[3] => Add1.IN10
y_in[4] => Add1.IN7
y_in[4] => Add1.IN8
y_in[5] => Add1.IN5
y_in[5] => Add1.IN6
y_in[6] => Add1.IN3
y_in[6] => Add1.IN4
load => y[0].ENA
load => y[1].ENA
load => y[2].ENA
load => y[3].ENA
load => y[4].ENA
load => y[5].ENA
load => y[6].ENA
load => x[0].ENA
load => x[1].ENA
load => x[2].ENA
load => x[3].ENA
load => x[4].ENA
load => x[5].ENA
load => x[6].ENA
load => x[7].ENA
colour[0] => col_out.DATAB
colour[1] => col_out.DATAB
colour[2] => col_out.DATAB
clock => y[0].CLK
clock => y[1].CLK
clock => y[2].CLK
clock => y[3].CLK
clock => y[4].CLK
clock => y[5].CLK
clock => y[6].CLK
clock => x[0].CLK
clock => x[1].CLK
clock => x[2].CLK
clock => x[3].CLK
clock => x[4].CLK
clock => x[5].CLK
clock => x[6].CLK
clock => x[7].CLK
reset_n => ~NO_FANOUT~
loc[0] => Add2.IN8
loc[0] => Add5.IN7
loc[1] => Add2.IN7
loc[1] => Add5.IN6
loc[2] => Add2.IN6
loc[2] => Add5.IN5
loc[3] => Add3.IN7
loc[3] => Add4.IN6
loc[3] => Add5.IN4
loc[4] => Add3.IN6
loc[4] => Add4.IN5
loc[4] => Add5.IN3
loc[5] => Add3.IN5
loc[5] => Add4.IN3
loc[5] => Add4.IN4
shape[0] => Mux0.IN36
shape[1] => Mux0.IN35
shape[2] => Mux0.IN34
shape[3] => Mux0.IN33
shape[4] => Mux0.IN32
shape[5] => Mux0.IN31
shape[6] => Mux0.IN30
shape[7] => Mux0.IN29
shape[8] => Mux0.IN28
shape[9] => Mux0.IN27
shape[10] => Mux0.IN26
shape[11] => Mux0.IN25
shape[12] => Mux0.IN24
shape[13] => Mux0.IN23
shape[14] => Mux0.IN22
shape[15] => Mux0.IN21
shape[16] => Mux0.IN20
shape[17] => Mux0.IN19
shape[18] => Mux0.IN18
shape[19] => Mux0.IN17
shape[20] => Mux0.IN16
shape[21] => Mux0.IN15
shape[22] => Mux0.IN14
shape[23] => Mux0.IN13
shape[24] => Mux0.IN12
erase => col_out.OUTPUTSELECT
erase => col_out.OUTPUTSELECT
erase => col_out.OUTPUTSELECT


|run_pacman|control_master:game|control_ghost:g3_control
clk => clk.IN1
random_in[0] => Mux0.IN3
random_in[0] => Mux1.IN0
random_in[0] => Mux1.IN1
random_in[0] => Mux1.IN2
random_in[0] => Mux0.IN2
random_in[0] => Mux1.IN3
random_in[1] => ~NO_FANOUT~
random_in[2] => ~NO_FANOUT~
random_in[3] => ~NO_FANOUT~
random_in[4] => ~NO_FANOUT~
random_in[5] => ~NO_FANOUT~
random_in[6] => ~NO_FANOUT~
random_in[7] => ~NO_FANOUT~
reset_n => reset_n.IN1
shape[0] <= <VCC>
shape[1] <= <GND>
shape[2] <= <VCC>
shape[3] <= <GND>
shape[4] <= <VCC>
shape[5] <= <VCC>
shape[6] <= <VCC>
shape[7] <= <VCC>
shape[8] <= <VCC>
shape[9] <= <VCC>
shape[10] <= <VCC>
shape[11] <= <GND>
shape[12] <= <VCC>
shape[13] <= <GND>
shape[14] <= <VCC>
shape[15] <= <VCC>
shape[16] <= <GND>
shape[17] <= <VCC>
shape[18] <= <GND>
shape[19] <= <VCC>
shape[20] <= <VCC>
shape[21] <= <VCC>
shape[22] <= <VCC>
shape[23] <= <VCC>
shape[24] <= <VCC>
x_out[0] <= movement_handler:ghost_move.x_out
x_out[1] <= movement_handler:ghost_move.x_out
x_out[2] <= movement_handler:ghost_move.x_out
x_out[3] <= movement_handler:ghost_move.x_out
x_out[4] <= movement_handler:ghost_move.x_out
x_out[5] <= movement_handler:ghost_move.x_out
x_out[6] <= movement_handler:ghost_move.x_out
x_out[7] <= movement_handler:ghost_move.x_out
y_out[0] <= movement_handler:ghost_move.y_out
y_out[1] <= movement_handler:ghost_move.y_out
y_out[2] <= movement_handler:ghost_move.y_out
y_out[3] <= movement_handler:ghost_move.y_out
y_out[4] <= movement_handler:ghost_move.y_out
y_out[5] <= movement_handler:ghost_move.y_out
y_out[6] <= movement_handler:ghost_move.y_out
x_dest[0] => LessThan0.IN8
x_dest[1] => LessThan0.IN7
x_dest[2] => LessThan0.IN6
x_dest[3] => LessThan0.IN5
x_dest[4] => LessThan0.IN4
x_dest[5] => LessThan0.IN3
x_dest[6] => LessThan0.IN2
x_dest[7] => LessThan0.IN1
y_dest[0] => LessThan1.IN7
y_dest[1] => LessThan1.IN6
y_dest[2] => LessThan1.IN5
y_dest[3] => LessThan1.IN4
y_dest[4] => LessThan1.IN3
y_dest[5] => LessThan1.IN2
y_dest[6] => LessThan1.IN1
x_reset[0] => x_reset[0].IN1
x_reset[1] => x_reset[1].IN1
x_reset[2] => x_reset[2].IN1
x_reset[3] => x_reset[3].IN1
x_reset[4] => x_reset[4].IN1
x_reset[5] => x_reset[5].IN1
x_reset[6] => x_reset[6].IN1
x_reset[7] => x_reset[7].IN1
y_reset[0] => y_reset[0].IN1
y_reset[1] => y_reset[1].IN1
y_reset[2] => y_reset[2].IN1
y_reset[3] => y_reset[3].IN1
y_reset[4] => y_reset[4].IN1
y_reset[5] => y_reset[5].IN1
y_reset[6] => y_reset[6].IN1


|run_pacman|control_master:game|control_ghost:g3_control|movement_handler:ghost_move
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => x[0].CLK
clk => x[1].CLK
clk => x[2].CLK
clk => x[3].CLK
clk => x[4].CLK
clk => x[5].CLK
clk => x[6].CLK
clk => x[7].CLK
dir_in[0] => Mux0.IN4
dir_in[0] => Mux1.IN4
dir_in[0] => Mux2.IN4
dir_in[0] => Mux3.IN4
dir_in[0] => Mux4.IN4
dir_in[0] => Mux5.IN4
dir_in[0] => Mux6.IN4
dir_in[0] => Mux7.IN4
dir_in[0] => Mux8.IN4
dir_in[0] => Mux9.IN4
dir_in[0] => Mux10.IN4
dir_in[0] => Mux11.IN4
dir_in[0] => Mux12.IN4
dir_in[0] => Mux13.IN4
dir_in[0] => Mux14.IN4
dir_in[0] => Equal0.IN2
dir_in[0] => Equal2.IN0
dir_in[0] => Equal4.IN2
dir_in[0] => Equal6.IN1
dir_in[0] => Equal8.IN2
dir_in[1] => Mux0.IN3
dir_in[1] => Mux1.IN3
dir_in[1] => Mux2.IN3
dir_in[1] => Mux3.IN3
dir_in[1] => Mux4.IN3
dir_in[1] => Mux5.IN3
dir_in[1] => Mux6.IN3
dir_in[1] => Mux7.IN3
dir_in[1] => Mux8.IN3
dir_in[1] => Mux9.IN3
dir_in[1] => Mux10.IN3
dir_in[1] => Mux11.IN3
dir_in[1] => Mux12.IN3
dir_in[1] => Mux13.IN3
dir_in[1] => Mux14.IN3
dir_in[1] => Equal0.IN1
dir_in[1] => Equal2.IN2
dir_in[1] => Equal4.IN0
dir_in[1] => Equal6.IN0
dir_in[1] => Equal8.IN1
dir_in[2] => Mux0.IN2
dir_in[2] => Mux1.IN2
dir_in[2] => Mux2.IN2
dir_in[2] => Mux3.IN2
dir_in[2] => Mux4.IN2
dir_in[2] => Mux5.IN2
dir_in[2] => Mux6.IN2
dir_in[2] => Mux7.IN2
dir_in[2] => Mux8.IN2
dir_in[2] => Mux9.IN2
dir_in[2] => Mux10.IN2
dir_in[2] => Mux11.IN2
dir_in[2] => Mux12.IN2
dir_in[2] => Mux13.IN2
dir_in[2] => Mux14.IN2
dir_in[2] => Equal0.IN0
dir_in[2] => Equal2.IN1
dir_in[2] => Equal4.IN1
dir_in[2] => Equal6.IN2
dir_in[2] => Equal8.IN0
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_x[0] => x.DATAB
reset_x[1] => x.DATAB
reset_x[2] => x.DATAB
reset_x[3] => x.DATAB
reset_x[4] => x.DATAB
reset_x[5] => x.DATAB
reset_x[6] => x.DATAB
reset_x[7] => x.DATAB
reset_y[0] => y.DATAB
reset_y[1] => y.DATAB
reset_y[2] => y.DATAB
reset_y[3] => y.DATAB
reset_y[4] => y.DATAB
reset_y[5] => y.DATAB
reset_y[6] => y.DATAB
x_out[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= y[0].DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= y[3].DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= y[4].DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= y[5].DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= y[6].DB_MAX_OUTPUT_PORT_TYPE


|run_pacman|control_master:game|control_ghost:g3_control|movement_handler:ghost_move|map_lut:map
q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
x[0] => Decoder0.IN7
x[1] => Decoder0.IN6
x[2] => Decoder0.IN5
x[3] => Decoder0.IN4
x[4] => Decoder0.IN3
x[5] => Decoder0.IN2
x[6] => Decoder0.IN1
x[7] => Decoder0.IN0
y[0] => Mux0.IN12
y[1] => Mux0.IN11
y[2] => Mux0.IN10
y[3] => Mux0.IN9
y[4] => Mux0.IN8
y[5] => ~NO_FANOUT~
y[6] => ~NO_FANOUT~


|run_pacman|control_master:game|counter_ghost:g4_count
toggle <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
clock => q[0].CLK
clock => q[1].CLK
clock => q[2].CLK
clock => q[3].CLK
clock => q[4].CLK
clock => q[5].CLK
reset_n => q.OUTPUTSELECT
reset_n => q.OUTPUTSELECT
reset_n => q.OUTPUTSELECT
reset_n => q.OUTPUTSELECT
reset_n => q.OUTPUTSELECT
reset_n => q.OUTPUTSELECT
period[0] => LessThan0.IN16
period[0] => Add0.IN20
period[0] => Equal0.IN57
period[1] => LessThan0.IN15
period[1] => Add0.IN18
period[1] => Add0.IN19
period[2] => LessThan0.IN14
period[2] => Add0.IN16
period[2] => Add0.IN17
period[3] => LessThan0.IN13
period[3] => Add0.IN14
period[3] => Add0.IN15
period[4] => LessThan0.IN12
period[4] => Add0.IN12
period[4] => Add0.IN13
period[5] => LessThan0.IN11
period[5] => Add0.IN10
period[5] => Add0.IN11
period[6] => LessThan0.IN10
period[6] => Add0.IN8
period[6] => Add0.IN9
period[7] => LessThan0.IN9
period[7] => Add0.IN6
period[7] => Add0.IN7
period[8] => LessThan0.IN8
period[8] => Add0.IN4
period[8] => Add0.IN5
period[9] => LessThan0.IN7
period[9] => Add0.IN2
period[9] => Add0.IN3


|run_pacman|control_master:game|data5x5:g4_data
col_out[0] <= col_out.DB_MAX_OUTPUT_PORT_TYPE
col_out[1] <= col_out.DB_MAX_OUTPUT_PORT_TYPE
col_out[2] <= col_out.DB_MAX_OUTPUT_PORT_TYPE
x_out[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
x_in[0] => Add0.IN16
x_in[0] => x[0].DATAIN
x_in[1] => Add0.IN15
x_in[1] => x[1].DATAIN
x_in[2] => Add0.IN13
x_in[2] => Add0.IN14
x_in[3] => Add0.IN11
x_in[3] => Add0.IN12
x_in[4] => Add0.IN9
x_in[4] => Add0.IN10
x_in[5] => Add0.IN7
x_in[5] => Add0.IN8
x_in[6] => Add0.IN5
x_in[6] => Add0.IN6
x_in[7] => Add0.IN3
x_in[7] => Add0.IN4
y_in[0] => Add1.IN14
y_in[0] => y[0].DATAIN
y_in[1] => Add1.IN13
y_in[1] => y[1].DATAIN
y_in[2] => Add1.IN11
y_in[2] => Add1.IN12
y_in[3] => Add1.IN9
y_in[3] => Add1.IN10
y_in[4] => Add1.IN7
y_in[4] => Add1.IN8
y_in[5] => Add1.IN5
y_in[5] => Add1.IN6
y_in[6] => Add1.IN3
y_in[6] => Add1.IN4
load => y[0].ENA
load => y[1].ENA
load => y[2].ENA
load => y[3].ENA
load => y[4].ENA
load => y[5].ENA
load => y[6].ENA
load => x[0].ENA
load => x[1].ENA
load => x[2].ENA
load => x[3].ENA
load => x[4].ENA
load => x[5].ENA
load => x[6].ENA
load => x[7].ENA
colour[0] => col_out.DATAB
colour[1] => col_out.DATAB
colour[2] => col_out.DATAB
clock => y[0].CLK
clock => y[1].CLK
clock => y[2].CLK
clock => y[3].CLK
clock => y[4].CLK
clock => y[5].CLK
clock => y[6].CLK
clock => x[0].CLK
clock => x[1].CLK
clock => x[2].CLK
clock => x[3].CLK
clock => x[4].CLK
clock => x[5].CLK
clock => x[6].CLK
clock => x[7].CLK
reset_n => ~NO_FANOUT~
loc[0] => Add2.IN8
loc[0] => Add5.IN7
loc[1] => Add2.IN7
loc[1] => Add5.IN6
loc[2] => Add2.IN6
loc[2] => Add5.IN5
loc[3] => Add3.IN7
loc[3] => Add4.IN6
loc[3] => Add5.IN4
loc[4] => Add3.IN6
loc[4] => Add4.IN5
loc[4] => Add5.IN3
loc[5] => Add3.IN5
loc[5] => Add4.IN3
loc[5] => Add4.IN4
shape[0] => Mux0.IN36
shape[1] => Mux0.IN35
shape[2] => Mux0.IN34
shape[3] => Mux0.IN33
shape[4] => Mux0.IN32
shape[5] => Mux0.IN31
shape[6] => Mux0.IN30
shape[7] => Mux0.IN29
shape[8] => Mux0.IN28
shape[9] => Mux0.IN27
shape[10] => Mux0.IN26
shape[11] => Mux0.IN25
shape[12] => Mux0.IN24
shape[13] => Mux0.IN23
shape[14] => Mux0.IN22
shape[15] => Mux0.IN21
shape[16] => Mux0.IN20
shape[17] => Mux0.IN19
shape[18] => Mux0.IN18
shape[19] => Mux0.IN17
shape[20] => Mux0.IN16
shape[21] => Mux0.IN15
shape[22] => Mux0.IN14
shape[23] => Mux0.IN13
shape[24] => Mux0.IN12
erase => col_out.OUTPUTSELECT
erase => col_out.OUTPUTSELECT
erase => col_out.OUTPUTSELECT


|run_pacman|control_master:game|control_ghost:g4_control
clk => clk.IN1
random_in[0] => Mux0.IN3
random_in[0] => Mux1.IN0
random_in[0] => Mux1.IN1
random_in[0] => Mux1.IN2
random_in[0] => Mux0.IN2
random_in[0] => Mux1.IN3
random_in[1] => ~NO_FANOUT~
random_in[2] => ~NO_FANOUT~
random_in[3] => ~NO_FANOUT~
random_in[4] => ~NO_FANOUT~
random_in[5] => ~NO_FANOUT~
random_in[6] => ~NO_FANOUT~
random_in[7] => ~NO_FANOUT~
reset_n => reset_n.IN1
shape[0] <= <VCC>
shape[1] <= <GND>
shape[2] <= <VCC>
shape[3] <= <GND>
shape[4] <= <VCC>
shape[5] <= <VCC>
shape[6] <= <VCC>
shape[7] <= <VCC>
shape[8] <= <VCC>
shape[9] <= <VCC>
shape[10] <= <VCC>
shape[11] <= <GND>
shape[12] <= <VCC>
shape[13] <= <GND>
shape[14] <= <VCC>
shape[15] <= <VCC>
shape[16] <= <GND>
shape[17] <= <VCC>
shape[18] <= <GND>
shape[19] <= <VCC>
shape[20] <= <VCC>
shape[21] <= <VCC>
shape[22] <= <VCC>
shape[23] <= <VCC>
shape[24] <= <VCC>
x_out[0] <= movement_handler:ghost_move.x_out
x_out[1] <= movement_handler:ghost_move.x_out
x_out[2] <= movement_handler:ghost_move.x_out
x_out[3] <= movement_handler:ghost_move.x_out
x_out[4] <= movement_handler:ghost_move.x_out
x_out[5] <= movement_handler:ghost_move.x_out
x_out[6] <= movement_handler:ghost_move.x_out
x_out[7] <= movement_handler:ghost_move.x_out
y_out[0] <= movement_handler:ghost_move.y_out
y_out[1] <= movement_handler:ghost_move.y_out
y_out[2] <= movement_handler:ghost_move.y_out
y_out[3] <= movement_handler:ghost_move.y_out
y_out[4] <= movement_handler:ghost_move.y_out
y_out[5] <= movement_handler:ghost_move.y_out
y_out[6] <= movement_handler:ghost_move.y_out
x_dest[0] => LessThan0.IN8
x_dest[1] => LessThan0.IN7
x_dest[2] => LessThan0.IN6
x_dest[3] => LessThan0.IN5
x_dest[4] => LessThan0.IN4
x_dest[5] => LessThan0.IN3
x_dest[6] => LessThan0.IN2
x_dest[7] => LessThan0.IN1
y_dest[0] => LessThan1.IN7
y_dest[1] => LessThan1.IN6
y_dest[2] => LessThan1.IN5
y_dest[3] => LessThan1.IN4
y_dest[4] => LessThan1.IN3
y_dest[5] => LessThan1.IN2
y_dest[6] => LessThan1.IN1
x_reset[0] => x_reset[0].IN1
x_reset[1] => x_reset[1].IN1
x_reset[2] => x_reset[2].IN1
x_reset[3] => x_reset[3].IN1
x_reset[4] => x_reset[4].IN1
x_reset[5] => x_reset[5].IN1
x_reset[6] => x_reset[6].IN1
x_reset[7] => x_reset[7].IN1
y_reset[0] => y_reset[0].IN1
y_reset[1] => y_reset[1].IN1
y_reset[2] => y_reset[2].IN1
y_reset[3] => y_reset[3].IN1
y_reset[4] => y_reset[4].IN1
y_reset[5] => y_reset[5].IN1
y_reset[6] => y_reset[6].IN1


|run_pacman|control_master:game|control_ghost:g4_control|movement_handler:ghost_move
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => x[0].CLK
clk => x[1].CLK
clk => x[2].CLK
clk => x[3].CLK
clk => x[4].CLK
clk => x[5].CLK
clk => x[6].CLK
clk => x[7].CLK
dir_in[0] => Mux0.IN4
dir_in[0] => Mux1.IN4
dir_in[0] => Mux2.IN4
dir_in[0] => Mux3.IN4
dir_in[0] => Mux4.IN4
dir_in[0] => Mux5.IN4
dir_in[0] => Mux6.IN4
dir_in[0] => Mux7.IN4
dir_in[0] => Mux8.IN4
dir_in[0] => Mux9.IN4
dir_in[0] => Mux10.IN4
dir_in[0] => Mux11.IN4
dir_in[0] => Mux12.IN4
dir_in[0] => Mux13.IN4
dir_in[0] => Mux14.IN4
dir_in[0] => Equal0.IN2
dir_in[0] => Equal2.IN0
dir_in[0] => Equal4.IN2
dir_in[0] => Equal6.IN1
dir_in[0] => Equal8.IN2
dir_in[1] => Mux0.IN3
dir_in[1] => Mux1.IN3
dir_in[1] => Mux2.IN3
dir_in[1] => Mux3.IN3
dir_in[1] => Mux4.IN3
dir_in[1] => Mux5.IN3
dir_in[1] => Mux6.IN3
dir_in[1] => Mux7.IN3
dir_in[1] => Mux8.IN3
dir_in[1] => Mux9.IN3
dir_in[1] => Mux10.IN3
dir_in[1] => Mux11.IN3
dir_in[1] => Mux12.IN3
dir_in[1] => Mux13.IN3
dir_in[1] => Mux14.IN3
dir_in[1] => Equal0.IN1
dir_in[1] => Equal2.IN2
dir_in[1] => Equal4.IN0
dir_in[1] => Equal6.IN0
dir_in[1] => Equal8.IN1
dir_in[2] => Mux0.IN2
dir_in[2] => Mux1.IN2
dir_in[2] => Mux2.IN2
dir_in[2] => Mux3.IN2
dir_in[2] => Mux4.IN2
dir_in[2] => Mux5.IN2
dir_in[2] => Mux6.IN2
dir_in[2] => Mux7.IN2
dir_in[2] => Mux8.IN2
dir_in[2] => Mux9.IN2
dir_in[2] => Mux10.IN2
dir_in[2] => Mux11.IN2
dir_in[2] => Mux12.IN2
dir_in[2] => Mux13.IN2
dir_in[2] => Mux14.IN2
dir_in[2] => Equal0.IN0
dir_in[2] => Equal2.IN1
dir_in[2] => Equal4.IN1
dir_in[2] => Equal6.IN2
dir_in[2] => Equal8.IN0
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_x[0] => x.DATAB
reset_x[1] => x.DATAB
reset_x[2] => x.DATAB
reset_x[3] => x.DATAB
reset_x[4] => x.DATAB
reset_x[5] => x.DATAB
reset_x[6] => x.DATAB
reset_x[7] => x.DATAB
reset_y[0] => y.DATAB
reset_y[1] => y.DATAB
reset_y[2] => y.DATAB
reset_y[3] => y.DATAB
reset_y[4] => y.DATAB
reset_y[5] => y.DATAB
reset_y[6] => y.DATAB
x_out[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= y[0].DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= y[3].DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= y[4].DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= y[5].DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= y[6].DB_MAX_OUTPUT_PORT_TYPE


|run_pacman|control_master:game|control_ghost:g4_control|movement_handler:ghost_move|map_lut:map
q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
x[0] => Decoder0.IN7
x[1] => Decoder0.IN6
x[2] => Decoder0.IN5
x[3] => Decoder0.IN4
x[4] => Decoder0.IN3
x[5] => Decoder0.IN2
x[6] => Decoder0.IN1
x[7] => Decoder0.IN0
y[0] => Mux0.IN12
y[1] => Mux0.IN11
y[2] => Mux0.IN10
y[3] => Mux0.IN9
y[4] => Mux0.IN8
y[5] => ~NO_FANOUT~
y[6] => ~NO_FANOUT~


|run_pacman|hex_decoder:h5
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|run_pacman|hex_decoder:h4
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|run_pacman|hex_decoder:h3
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|run_pacman|hex_decoder:h2
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|run_pacman|hex_decoder:h1
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|run_pacman|hex_decoder:h0
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|run_pacman|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_R[8] <= vga_controller:controller.VGA_R
VGA_R[9] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_G[8] <= vga_controller:controller.VGA_G
VGA_G[9] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_B[8] <= vga_controller:controller.VGA_B
VGA_B[9] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|run_pacman|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|run_pacman|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_6nm1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6nm1:auto_generated.data_a[0]
data_a[1] => altsyncram_6nm1:auto_generated.data_a[1]
data_a[2] => altsyncram_6nm1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_6nm1:auto_generated.address_a[0]
address_a[1] => altsyncram_6nm1:auto_generated.address_a[1]
address_a[2] => altsyncram_6nm1:auto_generated.address_a[2]
address_a[3] => altsyncram_6nm1:auto_generated.address_a[3]
address_a[4] => altsyncram_6nm1:auto_generated.address_a[4]
address_a[5] => altsyncram_6nm1:auto_generated.address_a[5]
address_a[6] => altsyncram_6nm1:auto_generated.address_a[6]
address_a[7] => altsyncram_6nm1:auto_generated.address_a[7]
address_a[8] => altsyncram_6nm1:auto_generated.address_a[8]
address_a[9] => altsyncram_6nm1:auto_generated.address_a[9]
address_a[10] => altsyncram_6nm1:auto_generated.address_a[10]
address_a[11] => altsyncram_6nm1:auto_generated.address_a[11]
address_a[12] => altsyncram_6nm1:auto_generated.address_a[12]
address_a[13] => altsyncram_6nm1:auto_generated.address_a[13]
address_a[14] => altsyncram_6nm1:auto_generated.address_a[14]
address_b[0] => altsyncram_6nm1:auto_generated.address_b[0]
address_b[1] => altsyncram_6nm1:auto_generated.address_b[1]
address_b[2] => altsyncram_6nm1:auto_generated.address_b[2]
address_b[3] => altsyncram_6nm1:auto_generated.address_b[3]
address_b[4] => altsyncram_6nm1:auto_generated.address_b[4]
address_b[5] => altsyncram_6nm1:auto_generated.address_b[5]
address_b[6] => altsyncram_6nm1:auto_generated.address_b[6]
address_b[7] => altsyncram_6nm1:auto_generated.address_b[7]
address_b[8] => altsyncram_6nm1:auto_generated.address_b[8]
address_b[9] => altsyncram_6nm1:auto_generated.address_b[9]
address_b[10] => altsyncram_6nm1:auto_generated.address_b[10]
address_b[11] => altsyncram_6nm1:auto_generated.address_b[11]
address_b[12] => altsyncram_6nm1:auto_generated.address_b[12]
address_b[13] => altsyncram_6nm1:auto_generated.address_b[13]
address_b[14] => altsyncram_6nm1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6nm1:auto_generated.clock0
clock1 => altsyncram_6nm1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_b[0] <= altsyncram_6nm1:auto_generated.q_b[0]
q_b[1] <= altsyncram_6nm1:auto_generated.q_b[1]
q_b[2] <= altsyncram_6nm1:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|run_pacman|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6nm1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[13] => decode_7la:decode2.data[0]
address_a[13] => decode_7la:wren_decode_a.data[0]
address_a[14] => decode_7la:decode2.data[1]
address_a[14] => decode_7la:wren_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_01a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_01a:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
q_b[0] <= mux_ifb:mux3.result[0]
q_b[1] <= mux_ifb:mux3.result[1]
q_b[2] <= mux_ifb:mux3.result[2]
wren_a => decode_7la:decode2.enable
wren_a => decode_7la:wren_decode_a.enable


|run_pacman|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6nm1:auto_generated|decode_7la:decode2
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|run_pacman|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6nm1:auto_generated|decode_01a:rden_decode_b
data[0] => w_anode143w[1].IN0
data[0] => w_anode157w[1].IN1
data[0] => w_anode166w[1].IN0
data[0] => w_anode175w[1].IN1
data[1] => w_anode143w[2].IN0
data[1] => w_anode157w[2].IN0
data[1] => w_anode166w[2].IN1
data[1] => w_anode175w[2].IN1
eq[0] <= w_anode143w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode157w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode166w[2].DB_MAX_OUTPUT_PORT_TYPE


|run_pacman|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6nm1:auto_generated|decode_7la:wren_decode_a
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|run_pacman|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6nm1:auto_generated|mux_ifb:mux3
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data1_wire[0].IN0
data[4] => data1_wire[1].IN0
data[5] => data1_wire[2].IN0
data[6] => data2_wire[0].IN0
data[7] => data2_wire[1].IN0
data[8] => data2_wire[2].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[2].IN0
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|run_pacman|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|run_pacman|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => altpll_80u:auto_generated.inclk[0]
inclk[1] => altpll_80u:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|run_pacman|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|run_pacman|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_B[9].DATAIN
pixel_colour[0] => VGA_B[8].DATAIN
pixel_colour[0] => VGA_B[7].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[0] => VGA_B[5].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[0] => VGA_B[3].DATAIN
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[0] => VGA_B[1].DATAIN
pixel_colour[1] => VGA_G[0].DATAIN
pixel_colour[1] => VGA_G[9].DATAIN
pixel_colour[1] => VGA_G[8].DATAIN
pixel_colour[1] => VGA_G[7].DATAIN
pixel_colour[1] => VGA_G[6].DATAIN
pixel_colour[1] => VGA_G[5].DATAIN
pixel_colour[1] => VGA_G[4].DATAIN
pixel_colour[1] => VGA_G[3].DATAIN
pixel_colour[1] => VGA_G[2].DATAIN
pixel_colour[1] => VGA_G[1].DATAIN
pixel_colour[2] => VGA_R[0].DATAIN
pixel_colour[2] => VGA_R[9].DATAIN
pixel_colour[2] => VGA_R[8].DATAIN
pixel_colour[2] => VGA_R[7].DATAIN
pixel_colour[2] => VGA_R[6].DATAIN
pixel_colour[2] => VGA_R[5].DATAIN
pixel_colour[2] => VGA_R[4].DATAIN
pixel_colour[2] => VGA_R[3].DATAIN
pixel_colour[2] => VGA_R[2].DATAIN
pixel_colour[2] => VGA_R[1].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|run_pacman|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|run_pacman|keyboard_tracker:tester
clock => clock.IN1
reset => _.IN1
reset => curr_state.OUTPUTSELECT
reset => curr_state.OUTPUTSELECT
reset => curr_state.OUTPUTSELECT
reset => curr_state.OUTPUTSELECT
reset => w_press.OUTPUTSELECT
reset => a_press.OUTPUTSELECT
reset => s_press.OUTPUTSELECT
reset => d_press.OUTPUTSELECT
reset => left_press.OUTPUTSELECT
reset => right_press.OUTPUTSELECT
reset => up_press.OUTPUTSELECT
reset => down_press.OUTPUTSELECT
reset => space_press.OUTPUTSELECT
reset => enter_press.OUTPUTSELECT
PS2_CLK <> PS2_Controller:core_driver.PS2_CLK
PS2_DAT <> PS2_Controller:core_driver.PS2_DAT
w <= w_press.DB_MAX_OUTPUT_PORT_TYPE
a <= a_press.DB_MAX_OUTPUT_PORT_TYPE
s <= s_press.DB_MAX_OUTPUT_PORT_TYPE
d <= d_press.DB_MAX_OUTPUT_PORT_TYPE
left <= left_press.DB_MAX_OUTPUT_PORT_TYPE
right <= right_press.DB_MAX_OUTPUT_PORT_TYPE
up <= up_press.DB_MAX_OUTPUT_PORT_TYPE
down <= down_press.DB_MAX_OUTPUT_PORT_TYPE
space <= space_press.DB_MAX_OUTPUT_PORT_TYPE
enter <= enter_press.DB_MAX_OUTPUT_PORT_TYPE


|run_pacman|keyboard_tracker:tester|PS2_Controller:core_driver
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w[0].IN1
the_command[1] => the_command_w[1].IN1
the_command[2] => the_command_w[2].IN1
the_command[3] => the_command_w[3].IN1
the_command[4] => the_command_w[4].IN1
the_command[5] => the_command_w[5].IN1
the_command[6] => the_command_w[6].IN1
the_command[7] => the_command_w[7].IN1
send_command => send_command_w.IN1
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_CLK
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_DAT
command_was_sent <= Altera_UP_PS2_Command_Out:PS2_Command_Out.command_was_sent
error_communication_timed_out <= Altera_UP_PS2_Command_Out:PS2_Command_Out.error_communication_timed_out
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data_en


|run_pacman|keyboard_tracker:tester|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data_en.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always5.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= received_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|run_pacman|keyboard_tracker:tester|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always6.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


