{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734851457500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734851457566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 22 12:40:57 2024 " "Processing started: Sun Dec 22 12:40:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734851457566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734851457566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dadd_mul -c dadd_mul " "Command: quartus_map --read_settings_files=on --write_settings_files=off dadd_mul -c dadd_mul" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734851457566 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734851459492 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734851459492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dadd_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file dadd_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 dadd_mul " "Found entity 1: dadd_mul" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734851490558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734851490558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.v 1 1 " "Found 1 design units, including 1 entities, in source file ha.v" { { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "HA.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/HA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734851490576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734851490576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.v 1 1 " "Found 1 design units, including 1 entities, in source file fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/FA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734851490620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734851490620 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dadd_mul " "Elaborating entity \"dadd_mul\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734851490806 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Y dadd_mul.v(4) " "Output port \"Y\" at dadd_mul.v(4) has no driver" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734851490978 "|dadd_mul"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Cout dadd_mul.v(5) " "Output port \"Cout\" at dadd_mul.v(5) has no driver" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734851490979 "|dadd_mul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA HA:HA_1 " "Elaborating entity \"HA\" for hierarchy \"HA:HA_1\"" {  } { { "dadd_mul.v" "HA_1" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734851491140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA FA:FA_1 " "Elaborating entity \"FA\" for hierarchy \"FA:FA_1\"" {  } { { "dadd_mul.v" "FA_1" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734851491149 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[0\] GND " "Pin \"Y\[0\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[1\] GND " "Pin \"Y\[1\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[2\] GND " "Pin \"Y\[2\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[3\] GND " "Pin \"Y\[3\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[4\] GND " "Pin \"Y\[4\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[5\] GND " "Pin \"Y\[5\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[6\] GND " "Pin \"Y\[6\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[7\] GND " "Pin \"Y\[7\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[8\] GND " "Pin \"Y\[8\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[9\] GND " "Pin \"Y\[9\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[10\] GND " "Pin \"Y\[10\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[11\] GND " "Pin \"Y\[11\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[12\] GND " "Pin \"Y\[12\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[13\] GND " "Pin \"Y\[13\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[14\] GND " "Pin \"Y\[14\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[15\] GND " "Pin \"Y\[15\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[16\] GND " "Pin \"Y\[16\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[17\] GND " "Pin \"Y\[17\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[18\] GND " "Pin \"Y\[18\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[19\] GND " "Pin \"Y\[19\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[20\] GND " "Pin \"Y\[20\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[21\] GND " "Pin \"Y\[21\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[22\] GND " "Pin \"Y\[22\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[23\] GND " "Pin \"Y\[23\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[24\] GND " "Pin \"Y\[24\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[25\] GND " "Pin \"Y\[25\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[26\] GND " "Pin \"Y\[26\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[27\] GND " "Pin \"Y\[27\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[28\] GND " "Pin \"Y\[28\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[29\] GND " "Pin \"Y\[29\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[30\] GND " "Pin \"Y\[30\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[31\] GND " "Pin \"Y\[31\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[32\] GND " "Pin \"Y\[32\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[33\] GND " "Pin \"Y\[33\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[34\] GND " "Pin \"Y\[34\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[35\] GND " "Pin \"Y\[35\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[36\] GND " "Pin \"Y\[36\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[37\] GND " "Pin \"Y\[37\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[38\] GND " "Pin \"Y\[38\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[39\] GND " "Pin \"Y\[39\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[40\] GND " "Pin \"Y\[40\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[41\] GND " "Pin \"Y\[41\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[42\] GND " "Pin \"Y\[42\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[43\] GND " "Pin \"Y\[43\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[44\] GND " "Pin \"Y\[44\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[45\] GND " "Pin \"Y\[45\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[46\] GND " "Pin \"Y\[46\]\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Y[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cout GND " "Pin \"Cout\" is stuck at GND" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734851492728 "|dadd_mul|Cout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1734851492728 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734851493277 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734851493277 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "48 " "Design contains 48 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[0\] " "No output dependent on input pin \"A\[0\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|A[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[1\] " "No output dependent on input pin \"A\[1\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[2\] " "No output dependent on input pin \"A\[2\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|A[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[3\] " "No output dependent on input pin \"A\[3\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|A[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[4\] " "No output dependent on input pin \"A\[4\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|A[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[5\] " "No output dependent on input pin \"A\[5\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|A[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[6\] " "No output dependent on input pin \"A\[6\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|A[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[7\] " "No output dependent on input pin \"A\[7\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|A[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[8\] " "No output dependent on input pin \"A\[8\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|A[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[9\] " "No output dependent on input pin \"A\[9\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|A[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[10\] " "No output dependent on input pin \"A\[10\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|A[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[11\] " "No output dependent on input pin \"A\[11\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|A[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[12\] " "No output dependent on input pin \"A\[12\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|A[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[13\] " "No output dependent on input pin \"A\[13\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|A[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[14\] " "No output dependent on input pin \"A\[14\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|A[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[15\] " "No output dependent on input pin \"A\[15\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|A[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[16\] " "No output dependent on input pin \"A\[16\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|A[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[17\] " "No output dependent on input pin \"A\[17\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|A[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[18\] " "No output dependent on input pin \"A\[18\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|A[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[19\] " "No output dependent on input pin \"A\[19\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|A[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[20\] " "No output dependent on input pin \"A\[20\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|A[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[21\] " "No output dependent on input pin \"A\[21\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|A[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[22\] " "No output dependent on input pin \"A\[22\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|A[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[23\] " "No output dependent on input pin \"A\[23\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|A[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[0\] " "No output dependent on input pin \"B\[0\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|B[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[1\] " "No output dependent on input pin \"B\[1\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[2\] " "No output dependent on input pin \"B\[2\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|B[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[3\] " "No output dependent on input pin \"B\[3\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[4\] " "No output dependent on input pin \"B\[4\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|B[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[5\] " "No output dependent on input pin \"B\[5\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|B[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[6\] " "No output dependent on input pin \"B\[6\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|B[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[7\] " "No output dependent on input pin \"B\[7\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|B[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[8\] " "No output dependent on input pin \"B\[8\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|B[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[9\] " "No output dependent on input pin \"B\[9\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|B[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[10\] " "No output dependent on input pin \"B\[10\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|B[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[11\] " "No output dependent on input pin \"B\[11\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|B[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[12\] " "No output dependent on input pin \"B\[12\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|B[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[13\] " "No output dependent on input pin \"B\[13\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|B[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[14\] " "No output dependent on input pin \"B\[14\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|B[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[15\] " "No output dependent on input pin \"B\[15\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|B[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[16\] " "No output dependent on input pin \"B\[16\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|B[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[17\] " "No output dependent on input pin \"B\[17\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|B[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[18\] " "No output dependent on input pin \"B\[18\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|B[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[19\] " "No output dependent on input pin \"B\[19\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|B[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[20\] " "No output dependent on input pin \"B\[20\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|B[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[21\] " "No output dependent on input pin \"B\[21\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|B[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[22\] " "No output dependent on input pin \"B\[22\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|B[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[23\] " "No output dependent on input pin \"B\[23\]\"" {  } { { "dadd_mul.v" "" { Text "C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/dadda_mul/dadd_mul.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734851493585 "|dadd_mul|B[23]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1734851493585 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734851493589 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734851493589 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734851493589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734851493749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 22 12:41:33 2024 " "Processing ended: Sun Dec 22 12:41:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734851493749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734851493749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734851493749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734851493749 ""}
