.include "macros.inc"

.section .text  # 0x8018839C - 0x80188768

.global TRKTerminateSerialHandler
TRKTerminateSerialHandler:
/* 8018839C 0018539C  38 60 00 00 */	li r3, 0
/* 801883A0 001853A0  4E 80 00 20 */	blr 

.global TRKInitializeSerialHandler
TRKInitializeSerialHandler:
/* 801883A4 001853A4  3C 60 80 24 */	lis r3, lbl_80247794@ha
/* 801883A8 001853A8  38 A0 FF FF */	li r5, -1
/* 801883AC 001853AC  38 83 77 94 */	addi r4, r3, lbl_80247794@l
/* 801883B0 001853B0  38 00 00 00 */	li r0, 0
/* 801883B4 001853B4  90 A4 00 00 */	stw r5, 0(r4)
/* 801883B8 001853B8  38 60 00 00 */	li r3, 0
/* 801883BC 001853BC  98 04 00 08 */	stb r0, 8(r4)
/* 801883C0 001853C0  90 04 00 0C */	stw r0, 0xc(r4)
/* 801883C4 001853C4  4E 80 00 20 */	blr 

.global TRKProcessInput
TRKProcessInput:
/* 801883C8 001853C8  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801883CC 001853CC  7C 08 02 A6 */	mflr r0
/* 801883D0 001853D0  38 80 00 02 */	li r4, 2
/* 801883D4 001853D4  90 01 00 24 */	stw r0, 0x24(r1)
/* 801883D8 001853D8  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801883DC 001853DC  7C 7F 1B 78 */	mr r31, r3
/* 801883E0 001853E0  38 61 00 08 */	addi r3, r1, 8
/* 801883E4 001853E4  4B FF F0 2D */	bl TRKConstructEvent
/* 801883E8 001853E8  3C 60 80 24 */	lis r3, lbl_80247794@ha
/* 801883EC 001853EC  38 00 FF FF */	li r0, -1
/* 801883F0 001853F0  38 83 77 94 */	addi r4, r3, lbl_80247794@l
/* 801883F4 001853F4  93 E1 00 10 */	stw r31, 0x10(r1)
/* 801883F8 001853F8  38 61 00 08 */	addi r3, r1, 8
/* 801883FC 001853FC  90 04 00 00 */	stw r0, 0(r4)
/* 80188400 00185400  4B FF F0 29 */	bl TRKPostEvent
/* 80188404 00185404  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80188408 00185408  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 8018840C 0018540C  7C 08 03 A6 */	mtlr r0
/* 80188410 00185410  38 21 00 20 */	addi r1, r1, 0x20
/* 80188414 00185414  4E 80 00 20 */	blr 

.global TRKGetInput
TRKGetInput:
/* 80188418 00185418  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 8018841C 0018541C  7C 08 02 A6 */	mflr r0
/* 80188420 00185420  90 01 00 24 */	stw r0, 0x24(r1)
/* 80188424 00185424  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 80188428 00185428  93 C1 00 18 */	stw r30, 0x18(r1)
/* 8018842C 0018542C  48 00 00 85 */	bl TRKTestForPacket
/* 80188430 00185430  7C 7E 1B 78 */	mr r30, r3
/* 80188434 00185434  2C 1E FF FF */	cmpwi r30, -1
/* 80188438 00185438  41 82 00 60 */	beq lbl_80188498
/* 8018843C 0018543C  4B FF FD F9 */	bl TRKGetBuffer
/* 80188440 00185440  38 80 00 00 */	li r4, 0
/* 80188444 00185444  7C 7F 1B 78 */	mr r31, r3
/* 80188448 00185448  4B FF FD 19 */	bl TRKSetBufferPosition
/* 8018844C 0018544C  7F E3 FB 78 */	mr r3, r31
/* 80188450 00185450  38 81 00 08 */	addi r4, r1, 8
/* 80188454 00185454  4B FF F9 0D */	bl TRKReadBuffer1_ui8
/* 80188458 00185458  88 01 00 08 */	lbz r0, 8(r1)
/* 8018845C 0018545C  28 00 00 80 */	cmplwi r0, 0x80
/* 80188460 00185460  40 80 00 30 */	bge lbl_80188490
/* 80188464 00185464  38 61 00 0C */	addi r3, r1, 0xc
/* 80188468 00185468  38 80 00 02 */	li r4, 2
/* 8018846C 0018546C  4B FF EF A5 */	bl TRKConstructEvent
/* 80188470 00185470  3C 60 80 24 */	lis r3, lbl_80247794@ha
/* 80188474 00185474  38 00 FF FF */	li r0, -1
/* 80188478 00185478  38 83 77 94 */	addi r4, r3, lbl_80247794@l
/* 8018847C 0018547C  93 C1 00 14 */	stw r30, 0x14(r1)
/* 80188480 00185480  38 61 00 0C */	addi r3, r1, 0xc
/* 80188484 00185484  90 04 00 00 */	stw r0, 0(r4)
/* 80188488 00185488  4B FF EF A1 */	bl TRKPostEvent
/* 8018848C 0018548C  48 00 00 0C */	b lbl_80188498
lbl_80188490:
/* 80188490 00185490  7F C3 F3 78 */	mr r3, r30
/* 80188494 00185494  4B FF FD 3D */	bl TRKReleaseBuffer
lbl_80188498:
/* 80188498 00185498  80 01 00 24 */	lwz r0, 0x24(r1)
/* 8018849C 0018549C  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801884A0 001854A0  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801884A4 001854A4  7C 08 03 A6 */	mtlr r0
/* 801884A8 001854A8  38 21 00 20 */	addi r1, r1, 0x20
/* 801884AC 001854AC  4E 80 00 20 */	blr 

.global TRKTestForPacket
TRKTestForPacket:
/* 801884B0 001854B0  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801884B4 001854B4  7C 08 02 A6 */	mflr r0
/* 801884B8 001854B8  90 01 00 24 */	stw r0, 0x24(r1)
/* 801884BC 001854BC  38 61 00 08 */	addi r3, r1, 8
/* 801884C0 001854C0  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801884C4 001854C4  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801884C8 001854C8  93 A1 00 14 */	stw r29, 0x14(r1)
/* 801884CC 001854CC  3B A0 00 00 */	li r29, 0
/* 801884D0 001854D0  48 00 55 8D */	bl TRKReadUARTPoll
/* 801884D4 001854D4  3C 80 80 24 */	lis r4, lbl_80247794@ha
/* 801884D8 001854D8  3B E4 77 94 */	addi r31, r4, lbl_80247794@l
/* 801884DC 001854DC  3B DF 00 04 */	addi r30, r31, 4
/* 801884E0 001854E0  48 00 02 58 */	b lbl_80188738
lbl_801884E4:
/* 801884E4 001854E4  88 1F 00 08 */	lbz r0, 8(r31)
/* 801884E8 001854E8  28 00 00 02 */	cmplwi r0, 2
/* 801884EC 001854EC  41 82 00 0C */	beq lbl_801884F8
/* 801884F0 001854F0  38 00 00 00 */	li r0, 0
/* 801884F4 001854F4  90 1F 00 0C */	stw r0, 0xc(r31)
lbl_801884F8:
/* 801884F8 001854F8  88 1F 00 08 */	lbz r0, 8(r31)
/* 801884FC 001854FC  2C 00 00 02 */	cmpwi r0, 2
/* 80188500 00185500  41 82 00 6C */	beq lbl_8018856C
/* 80188504 00185504  40 80 00 14 */	bge lbl_80188518
/* 80188508 00185508  2C 00 00 00 */	cmpwi r0, 0
/* 8018850C 0018550C  41 82 00 18 */	beq lbl_80188524
/* 80188510 00185510  40 80 00 48 */	bge lbl_80188558
/* 80188514 00185514  48 00 02 1C */	b lbl_80188730
lbl_80188518:
/* 80188518 00185518  2C 00 00 04 */	cmpwi r0, 4
/* 8018851C 0018551C  40 80 02 14 */	bge lbl_80188730
/* 80188520 00185520  48 00 01 D4 */	b lbl_801886F4
lbl_80188524:
/* 80188524 00185524  88 01 00 08 */	lbz r0, 8(r1)
/* 80188528 00185528  2C 00 00 7E */	cmpwi r0, 0x7e
/* 8018852C 0018552C  40 82 02 04 */	bne lbl_80188730
/* 80188530 00185530  3C 60 80 24 */	lis r3, lbl_80247794@ha
/* 80188534 00185534  7F C4 F3 78 */	mr r4, r30
/* 80188538 00185538  38 63 77 94 */	addi r3, r3, lbl_80247794@l
/* 8018853C 0018553C  4B FF FD 25 */	bl TRKGetFreeBuffer
/* 80188540 00185540  38 80 00 00 */	li r4, 0
/* 80188544 00185544  38 00 00 01 */	li r0, 1
/* 80188548 00185548  98 9F 00 10 */	stb r4, 0x10(r31)
/* 8018854C 0018554C  7C 7D 1B 78 */	mr r29, r3
/* 80188550 00185550  98 1F 00 08 */	stb r0, 8(r31)
/* 80188554 00185554  48 00 01 DC */	b lbl_80188730
lbl_80188558:
/* 80188558 00185558  88 01 00 08 */	lbz r0, 8(r1)
/* 8018855C 0018555C  2C 00 00 7E */	cmpwi r0, 0x7e
/* 80188560 00185560  41 82 01 D0 */	beq lbl_80188730
/* 80188564 00185564  38 00 00 02 */	li r0, 2
/* 80188568 00185568  98 1F 00 08 */	stb r0, 8(r31)
lbl_8018856C:
/* 8018856C 0018556C  88 81 00 08 */	lbz r4, 8(r1)
/* 80188570 00185570  7C 83 07 74 */	extsb r3, r4
/* 80188574 00185574  2C 03 00 7E */	cmpwi r3, 0x7e
/* 80188578 00185578  40 82 00 F4 */	bne lbl_8018866C
/* 8018857C 0018557C  80 1F 00 0C */	lwz r0, 0xc(r31)
/* 80188580 00185580  2C 00 00 00 */	cmpwi r0, 0
/* 80188584 00185584  41 82 00 48 */	beq lbl_801885CC
/* 80188588 00185588  80 7E 00 00 */	lwz r3, 0(r30)
/* 8018858C 0018558C  38 80 00 FF */	li r4, 0xff
/* 80188590 00185590  38 A0 00 04 */	li r5, 4
/* 80188594 00185594  48 00 2A 89 */	bl TRKStandardACK
/* 80188598 00185598  3C 60 80 24 */	lis r3, lbl_80247794@ha
/* 8018859C 0018559C  38 63 77 94 */	addi r3, r3, lbl_80247794@l
/* 801885A0 001855A0  80 63 00 00 */	lwz r3, 0(r3)
/* 801885A4 001855A4  2C 03 FF FF */	cmpwi r3, -1
/* 801885A8 001855A8  41 82 00 14 */	beq lbl_801885BC
/* 801885AC 001855AC  4B FF FC 25 */	bl TRKReleaseBuffer
/* 801885B0 001855B0  3C 60 80 24 */	lis r3, lbl_80247794@ha
/* 801885B4 001855B4  38 00 FF FF */	li r0, -1
/* 801885B8 001855B8  90 03 77 94 */	stw r0, lbl_80247794@l(r3)
lbl_801885BC:
/* 801885BC 001855BC  38 00 00 00 */	li r0, 0
/* 801885C0 001855C0  90 1E 00 00 */	stw r0, 0(r30)
/* 801885C4 001855C4  98 1F 00 08 */	stb r0, 8(r31)
/* 801885C8 001855C8  48 00 01 68 */	b lbl_80188730
lbl_801885CC:
/* 801885CC 001855CC  80 7E 00 00 */	lwz r3, 0(r30)
/* 801885D0 001855D0  80 03 00 08 */	lwz r0, 8(r3)
/* 801885D4 001855D4  28 00 00 02 */	cmplwi r0, 2
/* 801885D8 001855D8  40 80 00 44 */	bge lbl_8018861C
/* 801885DC 001855DC  38 80 00 FF */	li r4, 0xff
/* 801885E0 001855E0  38 A0 00 02 */	li r5, 2
/* 801885E4 001855E4  48 00 2A 39 */	bl TRKStandardACK
/* 801885E8 001855E8  3C 60 80 24 */	lis r3, lbl_80247794@ha
/* 801885EC 001855EC  38 63 77 94 */	addi r3, r3, lbl_80247794@l
/* 801885F0 001855F0  80 63 00 00 */	lwz r3, 0(r3)
/* 801885F4 001855F4  2C 03 FF FF */	cmpwi r3, -1
/* 801885F8 001855F8  41 82 00 14 */	beq lbl_8018860C
/* 801885FC 001855FC  4B FF FB D5 */	bl TRKReleaseBuffer
/* 80188600 00185600  3C 60 80 24 */	lis r3, lbl_80247794@ha
/* 80188604 00185604  38 00 FF FF */	li r0, -1
/* 80188608 00185608  90 03 77 94 */	stw r0, lbl_80247794@l(r3)
lbl_8018860C:
/* 8018860C 0018560C  38 A0 00 00 */	li r5, 0
/* 80188610 00185610  90 BE 00 00 */	stw r5, 0(r30)
/* 80188614 00185614  98 BF 00 08 */	stb r5, 8(r31)
/* 80188618 00185618  48 00 00 1C */	b lbl_80188634
lbl_8018861C:
/* 8018861C 0018561C  38 00 00 00 */	li r0, 0
/* 80188620 00185620  38 A0 00 01 */	li r5, 1
/* 80188624 00185624  90 03 00 0C */	stw r0, 0xc(r3)
/* 80188628 00185628  80 83 00 08 */	lwz r4, 8(r3)
/* 8018862C 0018562C  38 04 FF FF */	addi r0, r4, -1
/* 80188630 00185630  90 03 00 08 */	stw r0, 8(r3)
lbl_80188634:
/* 80188634 00185634  2C 05 00 00 */	cmpwi r5, 0
/* 80188638 00185638  41 82 00 28 */	beq lbl_80188660
/* 8018863C 0018563C  3C 60 80 24 */	lis r3, lbl_80247794@ha
/* 80188640 00185640  38 00 00 00 */	li r0, 0
/* 80188644 00185644  38 A3 77 94 */	addi r5, r3, lbl_80247794@l
/* 80188648 00185648  38 80 FF FF */	li r4, -1
/* 8018864C 0018564C  80 65 00 00 */	lwz r3, 0(r5)
/* 80188650 00185650  90 1E 00 00 */	stw r0, 0(r30)
/* 80188654 00185654  90 85 00 00 */	stw r4, 0(r5)
/* 80188658 00185658  98 1F 00 08 */	stb r0, 8(r31)
/* 8018865C 0018565C  48 00 00 F0 */	b lbl_8018874C
lbl_80188660:
/* 80188660 00185660  38 00 00 00 */	li r0, 0
/* 80188664 00185664  98 1F 00 08 */	stb r0, 8(r31)
/* 80188668 00185668  48 00 00 C8 */	b lbl_80188730
lbl_8018866C:
/* 8018866C 0018566C  80 1F 00 0C */	lwz r0, 0xc(r31)
/* 80188670 00185670  2C 00 00 00 */	cmpwi r0, 0
/* 80188674 00185674  41 82 00 18 */	beq lbl_8018868C
/* 80188678 00185678  68 83 00 20 */	xori r3, r4, 0x20
/* 8018867C 0018567C  38 00 00 00 */	li r0, 0
/* 80188680 00185680  98 61 00 08 */	stb r3, 8(r1)
/* 80188684 00185684  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80188688 00185688  48 00 00 18 */	b lbl_801886A0
lbl_8018868C:
/* 8018868C 0018568C  2C 03 00 7D */	cmpwi r3, 0x7d
/* 80188690 00185690  40 82 00 10 */	bne lbl_801886A0
/* 80188694 00185694  38 00 00 01 */	li r0, 1
/* 80188698 00185698  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018869C 0018569C  48 00 00 94 */	b lbl_80188730
lbl_801886A0:
/* 801886A0 001856A0  80 DE 00 00 */	lwz r6, 0(r30)
/* 801886A4 001856A4  88 A1 00 08 */	lbz r5, 8(r1)
/* 801886A8 001856A8  80 86 00 0C */	lwz r4, 0xc(r6)
/* 801886AC 001856AC  28 04 08 80 */	cmplwi r4, 0x880
/* 801886B0 001856B0  41 80 00 0C */	blt lbl_801886BC
/* 801886B4 001856B4  38 80 03 01 */	li r4, 0x301
/* 801886B8 001856B8  48 00 00 24 */	b lbl_801886DC
lbl_801886BC:
/* 801886BC 001856BC  38 64 00 01 */	addi r3, r4, 1
/* 801886C0 001856C0  38 04 00 10 */	addi r0, r4, 0x10
/* 801886C4 001856C4  90 66 00 0C */	stw r3, 0xc(r6)
/* 801886C8 001856C8  38 80 00 00 */	li r4, 0
/* 801886CC 001856CC  7C A6 01 AE */	stbx r5, r6, r0
/* 801886D0 001856D0  80 66 00 08 */	lwz r3, 8(r6)
/* 801886D4 001856D4  38 03 00 01 */	addi r0, r3, 1
/* 801886D8 001856D8  90 06 00 08 */	stw r0, 8(r6)
lbl_801886DC:
/* 801886DC 001856DC  88 7F 00 10 */	lbz r3, 0x10(r31)
/* 801886E0 001856E0  7C 9D 23 78 */	mr r29, r4
/* 801886E4 001856E4  88 01 00 08 */	lbz r0, 8(r1)
/* 801886E8 001856E8  7C 03 02 14 */	add r0, r3, r0
/* 801886EC 001856EC  98 1F 00 10 */	stb r0, 0x10(r31)
/* 801886F0 001856F0  48 00 00 40 */	b lbl_80188730
lbl_801886F4:
/* 801886F4 001856F4  88 01 00 08 */	lbz r0, 8(r1)
/* 801886F8 001856F8  2C 00 00 7E */	cmpwi r0, 0x7e
/* 801886FC 001856FC  40 82 00 34 */	bne lbl_80188730
/* 80188700 00185700  3C 60 80 24 */	lis r3, lbl_80247794@ha
/* 80188704 00185704  38 63 77 94 */	addi r3, r3, lbl_80247794@l
/* 80188708 00185708  80 63 00 00 */	lwz r3, 0(r3)
/* 8018870C 0018570C  2C 03 FF FF */	cmpwi r3, -1
/* 80188710 00185710  41 82 00 14 */	beq lbl_80188724
/* 80188714 00185714  4B FF FA BD */	bl TRKReleaseBuffer
/* 80188718 00185718  3C 60 80 24 */	lis r3, lbl_80247794@ha
/* 8018871C 0018571C  38 00 FF FF */	li r0, -1
/* 80188720 00185720  90 03 77 94 */	stw r0, lbl_80247794@l(r3)
lbl_80188724:
/* 80188724 00185724  38 00 00 00 */	li r0, 0
/* 80188728 00185728  90 1E 00 00 */	stw r0, 0(r30)
/* 8018872C 0018572C  98 1F 00 08 */	stb r0, 8(r31)
lbl_80188730:
/* 80188730 00185730  38 61 00 08 */	addi r3, r1, 8
/* 80188734 00185734  48 00 53 29 */	bl TRKReadUARTPoll
lbl_80188738:
/* 80188738 00185738  2C 03 00 00 */	cmpwi r3, 0
/* 8018873C 0018573C  40 82 00 0C */	bne lbl_80188748
/* 80188740 00185740  2C 1D 00 00 */	cmpwi r29, 0
/* 80188744 00185744  41 82 FD A0 */	beq lbl_801884E4
lbl_80188748:
/* 80188748 00185748  38 60 FF FF */	li r3, -1
lbl_8018874C:
/* 8018874C 0018574C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80188750 00185750  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 80188754 00185754  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 80188758 00185758  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 8018875C 0018575C  7C 08 03 A6 */	mtlr r0
/* 80188760 00185760  38 21 00 20 */	addi r1, r1, 0x20
/* 80188764 00185764  4E 80 00 20 */	blr 
