Notice 0: Reading LEF file:  /openLANE_flow/designs/vsdPLLSoC/runs/vsdPLLSoC/tmp/merged.lef
Notice 0: warning: macro avsdpll_1v8 references unkown site unithddb1
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 72 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/vsdPLLSoC/runs/vsdPLLSoC/tmp/merged.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/vsdPLLSoC/runs/vsdPLLSoC/tmp/floorplan/verilog2def_openroad.def
Notice 0: Design: vsdPLLSoC
Notice 0:     Created 17 pins.
Notice 0:     Created 3 components and 44 component-terminals.
Notice 0:     Created 29 nets and 29 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/vsdPLLSoC/runs/vsdPLLSoC/tmp/floorplan/verilog2def_openroad.def
Placing the following macros:
{'PADFRAME': ['0', '0', 'N'], 'PLL': ['1700000', '2590000', 'N'], 'POR': ['3270880', '522711', 'MX']}
Design name: vsdPLLSoC
Placing PADFRAME
Placing PLL
Placing POR
Successfully placed 3 instances
