// Seed: 1442562669
module module_0 (
    id_1
);
  output wire id_1;
  always id_1 = (-1);
endmodule
module module_1;
  tri1 id_1, id_2;
  module_0(
      id_2
  );
  always id_1 = 1;
endmodule
module module_2 (
    input  wor  id_0,
    output tri0 id_1
);
  uwire id_3;
  assign id_3 = 1;
  module_0(
      id_3
  );
endmodule
module module_3 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  reg id_3, id_4, id_5, id_6;
  tri0 id_7, id_8;
  assign id_4 = 1;
  module_0(
      id_8
  );
  tri0 id_9 = 1'h0, id_10, id_11;
  assign id_8 = id_10;
  reg  id_12;
  wire id_13;
  if (id_12) supply1 id_14 = id_10;
  else
    always begin
      fork
        begin
          id_12 <= 1;
        end
        id_6 <= 1;
      join_none
    end
endmodule
