# //  Questa Sim-64
# //  Version 2023.2_2 linux_x86_64 Jun  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlib work
vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 15:28:44 on Mar 01,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(33): near ")": (vcom-1576) expecting IDENTIFIER.
# ** Note: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(33): VHDL Compiler exiting
# End time: 15:28:44 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/PCReg.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 15:28:49 on Mar 01,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/PCReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PCReg
# -- Compiling architecture structural of PCReg
# End time: 15:28:49 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/tb_pcreg.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 15:28:49 on Mar 01,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/tb_pcreg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PCReg
# -- Compiling architecture behavior of tb_PCReg
# End time: 15:28:49 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Gates/NbitRegister.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 15:28:58 on Mar 01,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Gates/NbitRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nbitregister
# -- Compiling architecture structural of nbitregister
# End time: 15:28:58 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/dffg.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 15:29:02 on Mar 01,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# End time: 15:29:02 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/work -refresh -force_refresh
# QuestaSim-64 vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 15:29:11 on Mar 01,2024
# vlog -reportprogress 300 -work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/work -refresh -force_refresh 
# -- Skipping entity dffg
# -- Skipping entity nbitregister
# -- Skipping entity pcreg
# -- Skipping entity tb_pcreg
# End time: 15:29:12 on Mar 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/work -refresh -force_refresh
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 15:29:12 on Mar 01,2024
# vcom -reportprogress 300 -work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/work -refresh -force_refresh 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity nbitregister
# -- Compiling architecture structural of nbitregister
# -- Compiling entity PCReg
# -- Compiling architecture structural of PCReg
# -- Compiling entity tb_PCReg
# -- Compiling architecture behavior of tb_PCReg
# End time: 15:29:12 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/dffg.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 15:29:14 on Mar 01,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# End time: 15:29:14 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Gates/NbitRegister.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 15:29:14 on Mar 01,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Gates/NbitRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nbitregister
# -- Compiling architecture structural of nbitregister
# End time: 15:29:14 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/PCReg.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 15:29:14 on Mar 01,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/PCReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PCReg
# -- Compiling architecture structural of PCReg
# End time: 15:29:14 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/tb_pcreg.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 15:29:14 on Mar 01,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/tb_pcreg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PCReg
# -- Compiling architecture behavior of tb_PCReg
# End time: 15:29:15 on Mar 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
