#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Oct 11 16:32:36 2020
# Process ID: 18817
# Current directory: /home/bma/git/fpga_design/redpitaya/double_dds/design
# Command line: vivado tmp/double_dds.xpr
# Log file: /home/bma/git/fpga_design/redpitaya/double_dds/design/vivado.log
# Journal file: /home/bma/git/fpga_design/redpitaya/double_dds/design/vivado.jou
#-----------------------------------------------------------
start_gui
open_project tmp/double_dds.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bma/git/github/oscimpDigital/fpga_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:44 ; elapsed = 00:00:17 . Memory (MB): peak = 6583.848 ; gain = 189.984 ; free physical = 3190 ; free virtual = 28941
update_compile_order -fileset sources_1
open_bd_design {/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/double_dds.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - ps7
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - ps7_rst
Adding component instance block -- ggm:cogen:redpitaya_converters:1.0 - redpitaya_converters_0
Adding component instance block -- ggm:cogen:axi_to_dac:1.0 - dds_ampl
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_axi
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- ggm:cogen:nco_counter:1.0 - nco_counter_1
Adding component instance block -- ggm:cogen:convertComplexToReal:1.0 - conv_nco_counter_1
Adding component instance block -- ggm:cogen:nco_counter:1.0 - nco_counter_2
Adding component instance block -- ggm:cogen:convertComplexToReal:1.0 - conv_nco_counter_2
Adding component instance block -- ggm:cogen:multiplierReal:1.0 - mixer_sin_1
Adding component instance block -- ggm:cogen:multiplierReal:1.0 - mixer_sin_2
Adding component instance block -- ggm:cogen:add_constReal:1.0 - dds1_offset
Adding component instance block -- ggm:cogen:add_constReal:1.0 - dds2_offset
Adding component instance block -- ggm:cogen:add_constReal:1.0 - adc1_offset
Adding component instance block -- ggm:cogen:add_constReal:1.0 - adc2_offset
Adding component instance block -- ggm:cogen:dataReal_to_ram:1.0 - dataReal_to_ram_1
Successfully read diagram <double_dds> from BD file </home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/double_dds.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 6795.953 ; gain = 0.000 ; free physical = 3119 ; free virtual = 28875
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 11 16:35:31 2020...
