INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/myatt/Desktop/LogicProject/W7_3/servo_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servo_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/myatt/Desktop/LogicProject/W7_3/tb_servo_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_servo_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/myatt/Desktop/LogicProject/W7_3/W7_3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
