# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../a_1.v.srcs/sources_1/new/b_1.v" \
"../../../../a_1.v.srcs/sim_1/new/test_b.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
