Info: Starting: Create simulation model
Info: qsys-generate C:\Users\icecube\WorkSpace\Altera\D-Egg_fw\CommTest_2ADC_dev\TestRO.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\icecube\WorkSpace\Altera\D-Egg_fw\CommTest_2ADC_dev\TestRO\simulation --family="Cyclone V" --part=5CEFA7F23I7
Progress: Loading CommTest_2ADC_dev/TestRO.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding dacctrl [altera_avalon_pio 18.0]
Progress: Parameterizing module dacctrl
Progress: Adding ext_rst [altera_avalon_pio 18.0]
Progress: Parameterizing module ext_rst
Progress: Adding exttrg_0 [altera_avalon_pio 18.0]
Progress: Parameterizing module exttrg_0
Progress: Adding fifo_0 [altera_avalon_fifo 18.0]
Progress: Parameterizing module fifo_0
Progress: Adding fifo_1 [altera_avalon_fifo 18.0]
Progress: Parameterizing module fifo_1
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding version_info [altera_avalon_pio 18.0]
Progress: Parameterizing module version_info
Progress: Adding write_en_pio [altera_avalon_pio 18.0]
Progress: Parameterizing module write_en_pio
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: TestRO.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: TestRO.version_info: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: TestRO: Generating TestRO "TestRO" for SIM_VERILOG
Info: dacctrl: Starting RTL generation for module 'TestRO_dacctrl'
Info: dacctrl:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TestRO_dacctrl --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0002_dacctrl_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0002_dacctrl_gen//TestRO_dacctrl_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0002_dacctrl_gen/  ]
Info: dacctrl: Done RTL generation for module 'TestRO_dacctrl'
Info: dacctrl: "TestRO" instantiated altera_avalon_pio "dacctrl"
Info: ext_rst: Starting RTL generation for module 'TestRO_ext_rst'
Info: ext_rst:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TestRO_ext_rst --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0003_ext_rst_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0003_ext_rst_gen//TestRO_ext_rst_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0003_ext_rst_gen/  ]
Info: ext_rst: Done RTL generation for module 'TestRO_ext_rst'
Info: ext_rst: "TestRO" instantiated altera_avalon_pio "ext_rst"
Info: fifo_0: Starting RTL generation for module 'TestRO_fifo_0'
Info: fifo_0:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=TestRO_fifo_0 --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0004_fifo_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0004_fifo_0_gen//TestRO_fifo_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0004_fifo_0_gen/  ]
Info: fifo_0: Done RTL generation for module 'TestRO_fifo_0'
Info: fifo_0: "TestRO" instantiated altera_avalon_fifo "fifo_0"
Info: jtag_uart_0: Starting RTL generation for module 'TestRO_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=TestRO_jtag_uart_0 --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0005_jtag_uart_0_gen//TestRO_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0005_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'TestRO_jtag_uart_0'
Info: jtag_uart_0: "TestRO" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "TestRO" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'TestRO_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=TestRO_onchip_memory2_0 --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0006_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0006_onchip_memory2_0_gen//TestRO_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0006_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'TestRO_onchip_memory2_0'
Info: onchip_memory2_0: "TestRO" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: version_info: Starting RTL generation for module 'TestRO_version_info'
Info: version_info:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TestRO_version_info --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0007_version_info_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0007_version_info_gen//TestRO_version_info_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0007_version_info_gen/  ]
Info: version_info: Done RTL generation for module 'TestRO_version_info'
Info: version_info: "TestRO" instantiated altera_avalon_pio "version_info"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "TestRO" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "TestRO" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "TestRO" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'TestRO_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=TestRO_nios2_gen2_0_cpu --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0010_cpu_gen//TestRO_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0010_cpu_gen/  ]
Info: cpu: # 2018.07.18 13:30:17 (*) Starting Nios II generation
Info: cpu: # 2018.07.18 13:30:17 (*)   Checking for plaintext license.
Info: cpu: # 2018.07.18 13:30:18 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/
Info: cpu: # 2018.07.18 13:30:18 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.07.18 13:30:18 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.07.18 13:30:18 (*)   Plaintext license not found.
Info: cpu: # 2018.07.18 13:30:18 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2018.07.18 13:30:18 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.07.18 13:30:18 (*)   Creating all objects for CPU
Info: cpu: # 2018.07.18 13:30:19 (*)   Creating 'C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0010_cpu_gen//TestRO_nios2_gen2_0_cpu_nios2_waves.do'
Info: cpu: # 2018.07.18 13:30:19 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.07.18 13:30:19 (*)   Creating plain-text RTL
Info: cpu: # 2018.07.18 13:30:20 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'TestRO_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_007: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_007"
Info: Reusing file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_007: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_007"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation/submodules/altera_merlin_arbitrator.sv
Info: onchip_memory2_0_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "onchip_memory2_0_s1_cmd_width_adapter"
Info: Reusing file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_006: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_006"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_006" instantiated error_adapter "error_adapter_0"
Info: TestRO: Done "TestRO" with 35 modules, 57 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\icecube\WorkSpace\Altera\D-Egg_fw\CommTest_2ADC_dev\TestRO\TestRO.spd --output-directory=C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\icecube\WorkSpace\Altera\D-Egg_fw\CommTest_2ADC_dev\TestRO\TestRO.spd --output-directory=C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	33 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\icecube\WorkSpace\Altera\D-Egg_fw\CommTest_2ADC_dev\TestRO.qsys --block-symbol-file --output-directory=C:\Users\icecube\WorkSpace\Altera\D-Egg_fw\CommTest_2ADC_dev\TestRO --family="Cyclone V" --part=5CEFA7F23I7
Progress: Loading CommTest_2ADC_dev/TestRO.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding dacctrl [altera_avalon_pio 18.0]
Progress: Parameterizing module dacctrl
Progress: Adding ext_rst [altera_avalon_pio 18.0]
Progress: Parameterizing module ext_rst
Progress: Adding exttrg_0 [altera_avalon_pio 18.0]
Progress: Parameterizing module exttrg_0
Progress: Adding fifo_0 [altera_avalon_fifo 18.0]
Progress: Parameterizing module fifo_0
Progress: Adding fifo_1 [altera_avalon_fifo 18.0]
Progress: Parameterizing module fifo_1
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding version_info [altera_avalon_pio 18.0]
Progress: Parameterizing module version_info
Progress: Adding write_en_pio [altera_avalon_pio 18.0]
Progress: Parameterizing module write_en_pio
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: TestRO.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: TestRO.version_info: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\icecube\WorkSpace\Altera\D-Egg_fw\CommTest_2ADC_dev\TestRO.qsys --synthesis=VERILOG --output-directory=C:\Users\icecube\WorkSpace\Altera\D-Egg_fw\CommTest_2ADC_dev\TestRO\synthesis --family="Cyclone V" --part=5CEFA7F23I7
Progress: Loading CommTest_2ADC_dev/TestRO.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding dacctrl [altera_avalon_pio 18.0]
Progress: Parameterizing module dacctrl
Progress: Adding ext_rst [altera_avalon_pio 18.0]
Progress: Parameterizing module ext_rst
Progress: Adding exttrg_0 [altera_avalon_pio 18.0]
Progress: Parameterizing module exttrg_0
Progress: Adding fifo_0 [altera_avalon_fifo 18.0]
Progress: Parameterizing module fifo_0
Progress: Adding fifo_1 [altera_avalon_fifo 18.0]
Progress: Parameterizing module fifo_1
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding version_info [altera_avalon_pio 18.0]
Progress: Parameterizing module version_info
Progress: Adding write_en_pio [altera_avalon_pio 18.0]
Progress: Parameterizing module write_en_pio
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: TestRO.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: TestRO.version_info: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: TestRO: Generating TestRO "TestRO" for QUARTUS_SYNTH
Info: dacctrl: Starting RTL generation for module 'TestRO_dacctrl'
Info: dacctrl:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TestRO_dacctrl --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0033_dacctrl_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0033_dacctrl_gen//TestRO_dacctrl_component_configuration.pl  --do_build_sim=0  ]
Info: dacctrl: Done RTL generation for module 'TestRO_dacctrl'
Info: dacctrl: "TestRO" instantiated altera_avalon_pio "dacctrl"
Info: ext_rst: Starting RTL generation for module 'TestRO_ext_rst'
Info: ext_rst:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TestRO_ext_rst --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0034_ext_rst_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0034_ext_rst_gen//TestRO_ext_rst_component_configuration.pl  --do_build_sim=0  ]
Info: ext_rst: Done RTL generation for module 'TestRO_ext_rst'
Info: ext_rst: "TestRO" instantiated altera_avalon_pio "ext_rst"
Info: fifo_0: Starting RTL generation for module 'TestRO_fifo_0'
Info: fifo_0:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=TestRO_fifo_0 --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0035_fifo_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0035_fifo_0_gen//TestRO_fifo_0_component_configuration.pl  --do_build_sim=0  ]
Info: fifo_0: Done RTL generation for module 'TestRO_fifo_0'
Info: fifo_0: "TestRO" instantiated altera_avalon_fifo "fifo_0"
Info: jtag_uart_0: Starting RTL generation for module 'TestRO_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=TestRO_jtag_uart_0 --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0036_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0036_jtag_uart_0_gen//TestRO_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'TestRO_jtag_uart_0'
Info: jtag_uart_0: "TestRO" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "TestRO" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'TestRO_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=TestRO_onchip_memory2_0 --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0037_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0037_onchip_memory2_0_gen//TestRO_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'TestRO_onchip_memory2_0'
Info: onchip_memory2_0: "TestRO" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: version_info: Starting RTL generation for module 'TestRO_version_info'
Info: version_info:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TestRO_version_info --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0038_version_info_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0038_version_info_gen//TestRO_version_info_component_configuration.pl  --do_build_sim=0  ]
Info: version_info: Done RTL generation for module 'TestRO_version_info'
Info: version_info: "TestRO" instantiated altera_avalon_pio "version_info"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "TestRO" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "TestRO" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "TestRO" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'TestRO_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=TestRO_nios2_gen2_0_cpu --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0041_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0041_cpu_gen//TestRO_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.07.18 13:30:34 (*) Starting Nios II generation
Info: cpu: # 2018.07.18 13:30:34 (*)   Checking for plaintext license.
Info: cpu: # 2018.07.18 13:30:34 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/
Info: cpu: # 2018.07.18 13:30:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.07.18 13:30:34 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.07.18 13:30:34 (*)   Plaintext license not found.
Info: cpu: # 2018.07.18 13:30:34 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2018.07.18 13:30:34 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.07.18 13:30:34 (*)   Creating all objects for CPU
Info: cpu: # 2018.07.18 13:30:35 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.07.18 13:30:35 (*)   Creating plain-text RTL
Info: cpu: # 2018.07.18 13:30:36 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'TestRO_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_007: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_007"
Info: Reusing file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_007: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_007"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_arbitrator.sv
Info: onchip_memory2_0_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "onchip_memory2_0_s1_cmd_width_adapter"
Info: Reusing file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_006: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_006"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_006" instantiated error_adapter "error_adapter_0"
Info: TestRO: Done "TestRO" with 35 modules, 50 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
