Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date              : Sun Dec  4 22:25:05 2022
| Host              : MSI running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file aes_top_timing_summary_routed.rpt -pb aes_top_timing_summary_routed.pb -rpx aes_top_timing_summary_routed.rpx -warn_on_violation
| Design            : aes_top
| Device            : xcu250-figd2104
| Speed File        : -2L  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 257 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 128 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.010        0.000                      0                 1280        0.060        0.000                      0                 1280        0.975        0.000                       0                  1409  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.010        0.000                      0                 1280        0.060        0.000                      0                 1280        0.975        0.000                       0                  1409  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.975ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 temp5_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            temp6_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 0.697ns (29.175%)  route 1.692ns (70.825%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 4.184 - 2.500 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.130ns (routing 0.171ns, distribution 0.959ns)
  Clock Net Delay (Destination): 0.978ns (routing 0.155ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     0.972    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.000 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        1.130     2.130    clk_IBUF_BUFG
    SLICE_X126Y430       FDCE                                         r  temp5_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y430       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.209 r  temp5_reg[65]/Q
                         net (fo=14, routed)          0.218     2.427    temp5[65]
    SLICE_X122Y429       LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     2.550 r  temp6[62]_i_16/O
                         net (fo=5, routed)           0.210     2.760    r6/mod1/s8/m[9]
    SLICE_X120Y428       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.050     2.810 r  temp6[63]_i_91/O
                         net (fo=2, routed)           0.149     2.959    r6/mod1/s8/M2/t1
    SLICE_X121Y430       LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     2.997 r  temp6[63]_i_63/O
                         net (fo=16, routed)          0.185     3.182    r6/mod1/s8/p[2]
    SLICE_X120Y428       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     3.329 r  temp6[63]_i_25/O
                         net (fo=4, routed)           0.271     3.600    r6/mod1/s8/M5/E10
    SLICE_X121Y434       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     3.724 r  temp6[63]_i_6/O
                         net (fo=9, routed)           0.191     3.915    r6/temp1[71]
    SLICE_X122Y436       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.015 r  temp6[41]_i_2/O
                         net (fo=2, routed)           0.419     4.434    r6/mod3/GF220_return[1]
    SLICE_X127Y438       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     4.470 r  temp6[33]_i_1/O
                         net (fo=1, routed)           0.049     4.519    t_6[33]
    SLICE_X127Y438       FDCE                                         r  temp6_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    BA18                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.373     2.873 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.873    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.873 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     3.182    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.206 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        0.978     4.184    clk_IBUF_BUFG
    SLICE_X127Y438       FDCE                                         r  temp6_reg[33]/C
                         clock pessimism              0.355     4.539    
                         clock uncertainty           -0.035     4.503    
    SLICE_X127Y438       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     4.528    temp6_reg[33]
  -------------------------------------------------------------------
                         required time                          4.528    
                         arrival time                          -4.519    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 temp5_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            temp6_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 0.685ns (28.554%)  route 1.714ns (71.446%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 4.184 - 2.500 ) 
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.110ns (routing 0.171ns, distribution 0.939ns)
  Clock Net Delay (Destination): 0.978ns (routing 0.155ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     0.972    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.000 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        1.110     2.110    clk_IBUF_BUFG
    SLICE_X121Y429       FDCE                                         r  temp5_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y429       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.188 r  temp5_reg[17]/Q
                         net (fo=14, routed)          0.340     2.528    temp5[17]
    SLICE_X125Y431       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     2.563 r  temp6[63]_i_59/O
                         net (fo=5, routed)           0.197     2.760    r6/mod1/s14/m[9]
    SLICE_X121Y431       LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.148     2.908 r  temp6[63]_i_88/O
                         net (fo=2, routed)           0.182     3.090    r6/mod1/s14/M2/t1
    SLICE_X122Y431       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.037     3.127 r  temp6[63]_i_49/O
                         net (fo=16, routed)          0.231     3.358    r6/mod1/s14/p[2]
    SLICE_X121Y432       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     3.456 r  temp6[63]_i_22/O
                         net (fo=3, routed)           0.111     3.567    r6/mod1/s14/l[1]
    SLICE_X122Y432       LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.052     3.619 r  temp6[62]_i_11/O
                         net (fo=3, routed)           0.245     3.864    r6/mod1/s14/M5/t6
    SLICE_X123Y435       LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     4.011 r  temp6[59]_i_7/O
                         net (fo=2, routed)           0.360     4.371    r6/mod3/GF216_return[3]
    SLICE_X127Y438       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     4.461 r  temp6[51]_i_1/O
                         net (fo=1, routed)           0.048     4.509    t_6[51]
    SLICE_X127Y438       FDCE                                         r  temp6_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    BA18                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.373     2.873 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.873    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.873 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     3.182    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.206 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        0.978     4.184    clk_IBUF_BUFG
    SLICE_X127Y438       FDCE                                         r  temp6_reg[51]/C
                         clock pessimism              0.355     4.539    
                         clock uncertainty           -0.035     4.503    
    SLICE_X127Y438       FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.025     4.528    temp6_reg[51]
  -------------------------------------------------------------------
                         required time                          4.528    
                         arrival time                          -4.509    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 temp5_reg[113]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            temp6_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.683ns (28.892%)  route 1.681ns (71.108%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 4.171 - 2.500 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.131ns (routing 0.171ns, distribution 0.960ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.155ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     0.972    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.000 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        1.131     2.131    clk_IBUF_BUFG
    SLICE_X134Y436       FDCE                                         r  temp5_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y436       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.210 r  temp5_reg[113]/Q
                         net (fo=14, routed)          0.543     2.753    temp5[113]
    SLICE_X125Y437       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     2.803 r  temp6[31]_i_15/O
                         net (fo=4, routed)           0.446     3.249    r6/mod1/s2/m[1]
    SLICE_X118Y438       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.124     3.373 r  temp6[31]_i_36/O
                         net (fo=16, routed)          0.171     3.544    r6/mod1/s2/p[1]
    SLICE_X117Y437       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     3.668 r  temp6[31]_i_16/O
                         net (fo=2, routed)           0.099     3.767    r6/mod1/s2/M5/E2
    SLICE_X118Y437       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.122     3.889 r  temp6[31]_i_3/O
                         net (fo=8, routed)           0.271     4.160    r6/mod1/s2/M5/t1
    SLICE_X120Y438       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.147     4.307 r  temp6[9]_i_2/O
                         net (fo=1, routed)           0.092     4.399    temp6[9]_i_2_n_0
    SLICE_X121Y438       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.037     4.436 r  temp6[9]_i_1/O
                         net (fo=1, routed)           0.059     4.495    t_6[9]
    SLICE_X121Y438       FDCE                                         r  temp6_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    BA18                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.373     2.873 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.873    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.873 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     3.182    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.206 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        0.965     4.171    clk_IBUF_BUFG
    SLICE_X121Y438       FDCE                                         r  temp6_reg[9]/C
                         clock pessimism              0.355     4.526    
                         clock uncertainty           -0.035     4.490    
    SLICE_X121Y438       FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.025     4.515    temp6_reg[9]
  -------------------------------------------------------------------
                         required time                          4.515    
                         arrival time                          -4.495    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 temp6_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            temp7_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 0.601ns (24.601%)  route 1.842ns (75.399%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 4.200 - 2.500 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.078ns (routing 0.171ns, distribution 0.907ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.155ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     0.972    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.000 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        1.078     2.078    clk_IBUF_BUFG
    SLICE_X119Y437       FDCE                                         r  temp6_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y437       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.157 r  temp6_reg[25]/Q
                         net (fo=14, routed)          0.287     2.444    temp6[25]
    SLICE_X120Y441       LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     2.533 r  temp7[22]_i_4/O
                         net (fo=6, routed)           0.162     2.695    r7/mod1/s13/m[7]
    SLICE_X120Y442       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     2.794 r  temp7[30]_i_24/O
                         net (fo=7, routed)           0.218     3.012    r7/mod1/s13/M2/t20
    SLICE_X121Y443       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.037     3.049 r  temp7[31]_i_65/O
                         net (fo=10, routed)          0.270     3.319    r7/mod1/s13/p[0]
    SLICE_X123Y443       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     3.370 r  temp7[31]_i_24/O
                         net (fo=3, routed)           0.262     3.632    r7/mod1/s13/M5/E0
    SLICE_X126Y444       LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     3.720 r  temp7[29]_i_2/O
                         net (fo=7, routed)           0.513     4.233    r7/temp1[28]
    SLICE_X132Y444       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     4.356 r  temp7[28]_i_4/O
                         net (fo=1, routed)           0.082     4.438    temp7[28]_i_4_n_0
    SLICE_X132Y445       LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     4.473 r  temp7[28]_i_1/O
                         net (fo=1, routed)           0.048     4.521    t_7[28]
    SLICE_X132Y445       FDCE                                         r  temp7_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    BA18                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.373     2.873 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.873    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.873 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     3.182    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.206 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        0.994     4.200    clk_IBUF_BUFG
    SLICE_X132Y445       FDCE                                         r  temp7_reg[28]/C
                         clock pessimism              0.355     4.555    
                         clock uncertainty           -0.035     4.519    
    SLICE_X132Y445       FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025     4.544    temp7_reg[28]
  -------------------------------------------------------------------
                         required time                          4.544    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 temp7_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            temp8_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.743ns (30.843%)  route 1.666ns (69.157%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 4.173 - 2.500 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.085ns (routing 0.171ns, distribution 0.914ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.155ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     0.972    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.000 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        1.085     2.085    clk_IBUF_BUFG
    SLICE_X119Y458       FDCE                                         r  temp7_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y458       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.166 r  temp7_reg[60]/Q
                         net (fo=13, routed)          0.434     2.600    temp7[60]
    SLICE_X122Y451       LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.090     2.690 r  temp8[63]_i_82/O
                         net (fo=2, routed)           0.171     2.861    r8/mod1/s9/g[3]
    SLICE_X122Y452       LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     3.011 r  temp8[63]_i_75/O
                         net (fo=16, routed)          0.183     3.194    r8/mod1/s9/p[2]
    SLICE_X123Y450       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     3.344 r  temp8[59]_i_13/O
                         net (fo=3, routed)           0.101     3.445    r8/mod1/s9/l[1]
    SLICE_X123Y451       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     3.568 r  temp8[59]_i_3/O
                         net (fo=4, routed)           0.216     3.784    r8/mod1/s9/M5/t6
    SLICE_X125Y454       LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.883 r  temp8[50]_i_2/O
                         net (fo=3, routed)           0.513     4.396    r8/temp1[58]
    SLICE_X127Y447       LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     4.446 r  temp8[34]_i_1/O
                         net (fo=1, routed)           0.048     4.494    t_8[34]
    SLICE_X127Y447       FDCE                                         r  temp8_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    BA18                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.373     2.873 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.873    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.873 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     3.182    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.206 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        0.967     4.173    clk_IBUF_BUFG
    SLICE_X127Y447       FDCE                                         r  temp8_reg[34]/C
                         clock pessimism              0.355     4.528    
                         clock uncertainty           -0.035     4.493    
    SLICE_X127Y447       FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.025     4.518    temp8_reg[34]
  -------------------------------------------------------------------
                         required time                          4.518    
                         arrival time                          -4.494    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 temp4_reg[114]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            temp5_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.825ns (35.151%)  route 1.522ns (64.849%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 4.185 - 2.500 ) 
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.156ns (routing 0.171ns, distribution 0.985ns)
  Clock Net Delay (Destination): 0.979ns (routing 0.155ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     0.972    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.000 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        1.156     2.156    clk_IBUF_BUFG
    SLICE_X145Y428       FDCE                                         r  temp4_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y428       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.234 r  temp4_reg[114]/Q
                         net (fo=14, routed)          0.247     2.481    temp4[114]
    SLICE_X144Y430       LUT4 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.138     2.619 r  temp5[31]_i_15/O
                         net (fo=4, routed)           0.187     2.806    r5/mod1/s2/m[1]
    SLICE_X145Y432       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     2.929 r  temp5[31]_i_36/O
                         net (fo=16, routed)          0.197     3.126    r5/mod1/s2/p[1]
    SLICE_X144Y431       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     3.249 r  temp5[31]_i_12/O
                         net (fo=3, routed)           0.068     3.317    r5/mod1/s2/l[1]
    SLICE_X144Y431       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     3.466 r  temp5[30]_i_12/O
                         net (fo=4, routed)           0.269     3.735    r5/mod1/s2/M5/t6
    SLICE_X141Y432       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     3.786 r  temp5[30]_i_4/O
                         net (fo=5, routed)           0.531     4.317    r5/temp1[117]
    SLICE_X122Y431       LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.163     4.480 r  temp5[29]_i_1/O
                         net (fo=1, routed)           0.023     4.503    t_5[29]
    SLICE_X122Y431       FDCE                                         r  temp5_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    BA18                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.373     2.873 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.873    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.873 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     3.182    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.206 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        0.979     4.185    clk_IBUF_BUFG
    SLICE_X122Y431       FDCE                                         r  temp5_reg[29]/C
                         clock pessimism              0.355     4.540    
                         clock uncertainty           -0.035     4.504    
    SLICE_X122Y431       FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     4.529    temp5_reg[29]
  -------------------------------------------------------------------
                         required time                          4.529    
                         arrival time                          -4.503    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 temp6_reg[109]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            temp7_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.741ns (32.022%)  route 1.573ns (67.978%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 4.146 - 2.500 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.146ns (routing 0.171ns, distribution 0.975ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.155ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     0.972    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.000 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        1.146     2.146    clk_IBUF_BUFG
    SLICE_X131Y442       FDCE                                         r  temp6_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y442       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.225 r  temp6_reg[109]/Q
                         net (fo=10, routed)          0.509     2.734    temp6[109]
    SLICE_X122Y460       LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     2.787 r  temp7[56]_i_7/O
                         net (fo=8, routed)           0.193     2.980    r7/mod1/s3/g[4]
    SLICE_X122Y460       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     3.070 r  temp7[63]_i_85/O
                         net (fo=2, routed)           0.095     3.165    r7/mod1/s3/M2/t1
    SLICE_X122Y460       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     3.216 r  temp7[63]_i_38/O
                         net (fo=16, routed)          0.197     3.413    r7/mod1/s3/p[3]
    SLICE_X121Y459       LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125     3.538 r  temp7[63]_i_8/O
                         net (fo=4, routed)           0.195     3.733    r7/mod1/s3/M5/E10
    SLICE_X120Y460       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     3.829 r  temp7[63]_i_2/O
                         net (fo=11, routed)          0.108     3.937    r7/temp1[111]
    SLICE_X120Y459       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     4.060 r  temp7[58]_i_5/O
                         net (fo=5, routed)           0.227     4.287    r7/temp1[106]
    SLICE_X120Y452       LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     4.411 r  temp7[50]_i_1/O
                         net (fo=1, routed)           0.049     4.460    t_7[50]
    SLICE_X120Y452       FDCE                                         r  temp7_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    BA18                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.373     2.873 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.873    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.873 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     3.182    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.206 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        0.940     4.146    clk_IBUF_BUFG
    SLICE_X120Y452       FDCE                                         r  temp7_reg[50]/C
                         clock pessimism              0.355     4.501    
                         clock uncertainty           -0.035     4.465    
    SLICE_X120Y452       FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025     4.490    temp7_reg[50]
  -------------------------------------------------------------------
                         required time                          4.490    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (required time - arrival time)
  Source:                 temp5_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            temp6_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.750ns (31.699%)  route 1.616ns (68.301%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 4.185 - 2.500 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.130ns (routing 0.171ns, distribution 0.959ns)
  Clock Net Delay (Destination): 0.979ns (routing 0.155ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     0.972    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.000 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        1.130     2.130    clk_IBUF_BUFG
    SLICE_X126Y430       FDCE                                         r  temp5_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y430       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.209 r  temp5_reg[65]/Q
                         net (fo=14, routed)          0.218     2.427    temp5[65]
    SLICE_X122Y429       LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     2.550 r  temp6[62]_i_16/O
                         net (fo=5, routed)           0.210     2.760    r6/mod1/s8/m[9]
    SLICE_X120Y428       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.050     2.810 r  temp6[63]_i_91/O
                         net (fo=2, routed)           0.149     2.959    r6/mod1/s8/M2/t1
    SLICE_X121Y430       LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     2.997 r  temp6[63]_i_63/O
                         net (fo=16, routed)          0.185     3.182    r6/mod1/s8/p[2]
    SLICE_X120Y428       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     3.329 r  temp6[63]_i_25/O
                         net (fo=4, routed)           0.271     3.600    r6/mod1/s8/M5/E10
    SLICE_X121Y434       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     3.724 r  temp6[63]_i_6/O
                         net (fo=9, routed)           0.443     4.167    r6/temp1[71]
    SLICE_X127Y436       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.090     4.257 r  temp6[36]_i_3/O
                         net (fo=1, routed)           0.091     4.348    temp6[36]_i_3_n_0
    SLICE_X127Y437       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     4.447 r  temp6[36]_i_1/O
                         net (fo=1, routed)           0.049     4.496    t_6[36]
    SLICE_X127Y437       FDCE                                         r  temp6_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    BA18                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.373     2.873 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.873    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.873 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     3.182    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.206 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        0.979     4.185    clk_IBUF_BUFG
    SLICE_X127Y437       FDCE                                         r  temp6_reg[36]/C
                         clock pessimism              0.355     4.540    
                         clock uncertainty           -0.035     4.504    
    SLICE_X127Y437       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     4.529    temp6_reg[36]
  -------------------------------------------------------------------
                         required time                          4.529    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 temp6_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            temp7_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.825ns (35.062%)  route 1.528ns (64.938%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 4.148 - 2.500 ) 
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.100ns (routing 0.171ns, distribution 0.929ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.155ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     0.972    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.000 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        1.100     2.100    clk_IBUF_BUFG
    SLICE_X120Y437       FDCE                                         r  temp6_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y437       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.179 r  temp6_reg[18]/Q
                         net (fo=14, routed)          0.396     2.575    temp6[18]
    SLICE_X119Y445       LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     2.665 r  temp7[63]_i_23/O
                         net (fo=6, routed)           0.196     2.861    r7/mod1/s14/m[7]
    SLICE_X118Y445       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     2.913 r  temp7[63]_i_58/O
                         net (fo=7, routed)           0.112     3.025    r7/mod1/s14/M2/t20
    SLICE_X117Y445       LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.123     3.148 r  temp7[63]_i_51/O
                         net (fo=10, routed)          0.167     3.315    r7/mod1/s14/p[0]
    SLICE_X119Y445       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     3.365 r  temp7[63]_i_16/O
                         net (fo=2, routed)           0.200     3.565    r7/mod1/s14/M5/E2
    SLICE_X119Y446       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     3.715 r  temp7[63]_i_3/O
                         net (fo=9, routed)           0.167     3.882    r7/temp1[23]
    SLICE_X119Y450       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     4.015 r  temp7[58]_i_4/O
                         net (fo=3, routed)           0.239     4.254    r7/temp1[18]
    SLICE_X120Y452       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.402 r  temp7[58]_i_1/O
                         net (fo=1, routed)           0.051     4.453    t_7[58]
    SLICE_X120Y452       FDCE                                         r  temp7_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    BA18                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.373     2.873 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.873    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.873 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     3.182    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.206 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        0.942     4.148    clk_IBUF_BUFG
    SLICE_X120Y452       FDCE                                         r  temp7_reg[58]/C
                         clock pessimism              0.355     4.503    
                         clock uncertainty           -0.035     4.468    
    SLICE_X120Y452       FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.025     4.493    temp7_reg[58]
  -------------------------------------------------------------------
                         required time                          4.493    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 temp4_reg[79]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            temp5_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.814ns (34.419%)  route 1.551ns (65.581%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 4.194 - 2.500 ) 
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.133ns (routing 0.171ns, distribution 0.962ns)
  Clock Net Delay (Destination): 0.988ns (routing 0.155ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     0.972    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.000 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        1.133     2.133    clk_IBUF_BUFG
    SLICE_X130Y427       FDCE                                         r  temp4_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y427       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.212 r  temp4_reg[79]/Q
                         net (fo=18, routed)          0.450     2.662    temp4[79]
    SLICE_X126Y428       LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     2.812 r  temp5[30]_i_28/O
                         net (fo=5, routed)           0.054     2.866    r5/mod1/s7/m[9]
    SLICE_X126Y428       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089     2.955 r  temp5[31]_i_81/O
                         net (fo=8, routed)           0.213     3.168    r5/mod1/s7/M2/t8
    SLICE_X123Y428       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     3.258 r  temp5[31]_i_73/O
                         net (fo=16, routed)          0.175     3.433    r5/mod1/s7/p[2]
    SLICE_X122Y428       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123     3.556 r  temp5[29]_i_10/O
                         net (fo=2, routed)           0.154     3.710    r5/mod1/s7/M4/k3
    SLICE_X123Y430       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149     3.859 r  temp5[25]_i_11/O
                         net (fo=1, routed)           0.142     4.001    r5/mod1/s7/M5/t5
    SLICE_X125Y429       LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035     4.036 r  temp5[25]_i_5/O
                         net (fo=5, routed)           0.314     4.350    r5/temp1[73]
    SLICE_X127Y431       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     4.449 r  temp5[25]_i_1/O
                         net (fo=1, routed)           0.049     4.498    t_5[25]
    SLICE_X127Y431       FDCE                                         r  temp5_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    BA18                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.373     2.873 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.873    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.873 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     3.182    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.206 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        0.988     4.194    clk_IBUF_BUFG
    SLICE_X127Y431       FDCE                                         r  temp5_reg[25]/C
                         clock pessimism              0.355     4.549    
                         clock uncertainty           -0.035     4.513    
    SLICE_X127Y431       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     4.538    temp5_reg[25]
  -------------------------------------------------------------------
                         required time                          4.538    
                         arrival time                          -4.498    
  -------------------------------------------------------------------
                         slack                                  0.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 temp9_reg[125]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            temp10_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.062ns (42.759%)  route 0.083ns (57.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.378ns
    Source Clock Delay      (SCD):    1.077ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Net Delay (Source):      0.646ns (routing 0.096ns, distribution 0.550ns)
  Clock Net Delay (Destination): 0.724ns (routing 0.108ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.414    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.431 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        0.646     1.077    clk_IBUF_BUFG
    SLICE_X138Y458       FDCE                                         r  temp9_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y458       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.116 f  temp9_reg[125]/Q
                         net (fo=54, routed)          0.066     1.182    temp9[125]
    SLICE_X140Y458       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.205 r  temp10[120]_i_1/O
                         net (fo=1, routed)           0.017     1.222    t_10[120]
    SLICE_X140Y458       FDRE                                         r  temp10_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.444     0.444 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.444    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.191     0.635    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.654 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        0.724     1.378    clk_IBUF_BUFG
    SLICE_X140Y458       FDRE                                         r  temp10_reg[120]/C
                         clock pessimism             -0.262     1.116    
    SLICE_X140Y458       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.162    temp10_reg[120]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 temp9_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            temp10_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.053ns (32.121%)  route 0.112ns (67.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.376ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Net Delay (Source):      0.643ns (routing 0.096ns, distribution 0.547ns)
  Clock Net Delay (Destination): 0.722ns (routing 0.108ns, distribution 0.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.414    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.431 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        0.643     1.074    clk_IBUF_BUFG
    SLICE_X134Y461       FDCE                                         r  temp9_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y461       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.113 r  temp9_reg[20]/Q
                         net (fo=41, routed)          0.096     1.209    temp9[20]
    SLICE_X140Y461       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     1.223 r  temp10[50]_i_1/O
                         net (fo=1, routed)           0.016     1.239    t_10[50]
    SLICE_X140Y461       FDRE                                         r  temp10_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.444     0.444 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.444    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.191     0.635    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.654 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        0.722     1.376    clk_IBUF_BUFG
    SLICE_X140Y461       FDRE                                         r  temp10_reg[50]/C
                         clock pessimism             -0.262     1.114    
    SLICE_X140Y461       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.160    temp10_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 temp9_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            temp10_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.053ns (31.928%)  route 0.113ns (68.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.376ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Net Delay (Source):      0.643ns (routing 0.096ns, distribution 0.547ns)
  Clock Net Delay (Destination): 0.722ns (routing 0.108ns, distribution 0.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.414    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.431 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        0.643     1.074    clk_IBUF_BUFG
    SLICE_X134Y461       FDCE                                         r  temp9_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y461       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.113 r  temp9_reg[20]/Q
                         net (fo=41, routed)          0.096     1.209    temp9[20]
    SLICE_X140Y461       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     1.223 r  temp10[55]_i_1/O
                         net (fo=1, routed)           0.017     1.240    t_10[55]
    SLICE_X140Y461       FDRE                                         r  temp10_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.444     0.444 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.444    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.191     0.635    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.654 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        0.722     1.376    clk_IBUF_BUFG
    SLICE_X140Y461       FDRE                                         r  temp10_reg[55]/C
                         clock pessimism             -0.262     1.114    
    SLICE_X140Y461       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.160    temp10_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 temp9_reg[122]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            temp10_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.053ns (31.548%)  route 0.115ns (68.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.374ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Net Delay (Source):      0.642ns (routing 0.096ns, distribution 0.546ns)
  Clock Net Delay (Destination): 0.720ns (routing 0.108ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.414    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.431 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        0.642     1.073    clk_IBUF_BUFG
    SLICE_X136Y458       FDCE                                         r  temp9_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y458       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.112 r  temp9_reg[122]/Q
                         net (fo=52, routed)          0.099     1.211    temp9[122]
    SLICE_X140Y457       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     1.225 r  temp10[126]_i_1/O
                         net (fo=1, routed)           0.016     1.241    t_10[126]
    SLICE_X140Y457       FDRE                                         r  temp10_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.444     0.444 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.444    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.191     0.635    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.654 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        0.720     1.374    clk_IBUF_BUFG
    SLICE_X140Y457       FDRE                                         r  temp10_reg[126]/C
                         clock pessimism             -0.262     1.112    
    SLICE_X140Y457       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.158    temp10_reg[126]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 temp9_reg[52]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            temp10_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.053ns (29.121%)  route 0.129ns (70.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Net Delay (Source):      0.620ns (routing 0.096ns, distribution 0.524ns)
  Clock Net Delay (Destination): 0.702ns (routing 0.108ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.414    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.431 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        0.620     1.051    clk_IBUF_BUFG
    SLICE_X125Y461       FDCE                                         r  temp9_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y461       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.090 f  temp9_reg[52]/Q
                         net (fo=41, routed)          0.113     1.203    temp9[52]
    SLICE_X123Y463       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     1.217 r  temp10[83]_i_1/O
                         net (fo=1, routed)           0.016     1.233    t_10[83]
    SLICE_X123Y463       FDRE                                         r  temp10_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.444     0.444 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.444    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.191     0.635    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.654 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        0.702     1.356    clk_IBUF_BUFG
    SLICE_X123Y463       FDRE                                         r  temp10_reg[83]/C
                         clock pessimism             -0.262     1.094    
    SLICE_X123Y463       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.140    temp10_reg[83]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 temp9_reg[50]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            temp10_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.080ns (50.955%)  route 0.077ns (49.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.370ns
    Source Clock Delay      (SCD):    1.062ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Net Delay (Source):      0.631ns (routing 0.096ns, distribution 0.535ns)
  Clock Net Delay (Destination): 0.716ns (routing 0.108ns, distribution 0.608ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.414    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.431 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        0.631     1.062    clk_IBUF_BUFG
    SLICE_X127Y462       FDCE                                         r  temp9_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y462       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.101 r  temp9_reg[50]/Q
                         net (fo=52, routed)          0.061     1.162    temp9[50]
    SLICE_X127Y464       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.041     1.203 r  temp10[86]_i_1/O
                         net (fo=1, routed)           0.016     1.219    t_10[86]
    SLICE_X127Y464       FDRE                                         r  temp10_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.444     0.444 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.444    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.191     0.635    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.654 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        0.716     1.370    clk_IBUF_BUFG
    SLICE_X127Y464       FDRE                                         r  temp10_reg[86]/C
                         clock pessimism             -0.294     1.076    
    SLICE_X127Y464       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.122    temp10_reg[86]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 temp9_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            temp10_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.053ns (33.544%)  route 0.105ns (66.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.378ns
    Source Clock Delay      (SCD):    1.077ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Net Delay (Source):      0.646ns (routing 0.096ns, distribution 0.550ns)
  Clock Net Delay (Destination): 0.724ns (routing 0.108ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.414    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.431 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        0.646     1.077    clk_IBUF_BUFG
    SLICE_X133Y461       FDCE                                         r  temp9_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y461       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.116 r  temp9_reg[12]/Q
                         net (fo=41, routed)          0.089     1.205    temp9[12]
    SLICE_X134Y462       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     1.219 r  temp10[73]_i_1/O
                         net (fo=1, routed)           0.016     1.235    t_10[73]
    SLICE_X134Y462       FDRE                                         r  temp10_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.444     0.444 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.444    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.191     0.635    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.654 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        0.724     1.378    clk_IBUF_BUFG
    SLICE_X134Y462       FDRE                                         r  temp10_reg[73]/C
                         clock pessimism             -0.293     1.085    
    SLICE_X134Y462       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.131    temp10_reg[73]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 temp9_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            temp10_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.061ns (31.282%)  route 0.134ns (68.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.357ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Net Delay (Source):      0.620ns (routing 0.096ns, distribution 0.524ns)
  Clock Net Delay (Destination): 0.703ns (routing 0.108ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.414    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.431 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        0.620     1.051    clk_IBUF_BUFG
    SLICE_X125Y461       FDCE                                         r  temp9_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y461       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.090 r  temp9_reg[44]/Q
                         net (fo=41, routed)          0.118     1.208    temp9[44]
    SLICE_X123Y465       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     1.230 r  temp10[106]_i_1/O
                         net (fo=1, routed)           0.016     1.246    t_10[106]
    SLICE_X123Y465       FDRE                                         r  temp10_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.444     0.444 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.444    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.191     0.635    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.654 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        0.703     1.357    clk_IBUF_BUFG
    SLICE_X123Y465       FDRE                                         r  temp10_reg[106]/C
                         clock pessimism             -0.262     1.095    
    SLICE_X123Y465       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.141    temp10_reg[106]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 temp9_reg[127]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            temp10_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.053ns (25.980%)  route 0.151ns (74.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.375ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Net Delay (Source):      0.637ns (routing 0.096ns, distribution 0.541ns)
  Clock Net Delay (Destination): 0.721ns (routing 0.108ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.414    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.431 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        0.637     1.068    clk_IBUF_BUFG
    SLICE_X135Y457       FDCE                                         r  temp9_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y457       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.107 r  temp9_reg[127]/Q
                         net (fo=35, routed)          0.135     1.242    temp9[127]
    SLICE_X140Y459       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     1.256 r  temp10[123]_i_1/O
                         net (fo=1, routed)           0.016     1.272    t_10[123]
    SLICE_X140Y459       FDRE                                         r  temp10_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.444     0.444 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.444    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.191     0.635    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.654 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        0.721     1.375    clk_IBUF_BUFG
    SLICE_X140Y459       FDRE                                         r  temp10_reg[123]/C
                         clock pessimism             -0.262     1.113    
    SLICE_X140Y459       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.159    temp10_reg[123]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 temp9_reg[111]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            temp10_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.053ns (26.108%)  route 0.150ns (73.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.372ns
    Source Clock Delay      (SCD):    1.066ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Net Delay (Source):      0.635ns (routing 0.096ns, distribution 0.539ns)
  Clock Net Delay (Destination): 0.718ns (routing 0.108ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.414    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.431 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        0.635     1.066    clk_IBUF_BUFG
    SLICE_X138Y457       FDCE                                         r  temp9_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y457       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.105 r  temp9_reg[111]/Q
                         net (fo=35, routed)          0.134     1.239    temp9[111]
    SLICE_X143Y453       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     1.253 r  temp10[47]_i_1/O
                         net (fo=1, routed)           0.016     1.269    t_10[47]
    SLICE_X143Y453       FDRE                                         r  temp10_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.444     0.444 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.444    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.191     0.635    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.654 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=1408, routed)        0.718     1.372    clk_IBUF_BUFG
    SLICE_X143Y453       FDRE                                         r  temp10_reg[47]/C
                         clock pessimism             -0.262     1.110    
    SLICE_X143Y453       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.156    temp10_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         2.500       1.210      BUFGCE_X0Y146   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         2.500       1.950      SLICE_X132Y416  temp2_reg[61]/C
Min Period        n/a     FDCE/C    n/a            0.550         2.500       1.950      SLICE_X131Y415  temp2_reg[62]/C
Min Period        n/a     FDCE/C    n/a            0.550         2.500       1.950      SLICE_X130Y415  temp2_reg[63]/C
Min Period        n/a     FDCE/C    n/a            0.550         2.500       1.950      SLICE_X133Y409  temp2_reg[64]/C
Min Period        n/a     FDCE/C    n/a            0.550         2.500       1.950      SLICE_X133Y416  temp2_reg[65]/C
Min Period        n/a     FDCE/C    n/a            0.550         2.500       1.950      SLICE_X133Y408  temp2_reg[66]/C
Min Period        n/a     FDCE/C    n/a            0.550         2.500       1.950      SLICE_X133Y414  temp2_reg[67]/C
Min Period        n/a     FDCE/C    n/a            0.550         2.500       1.950      SLICE_X133Y408  temp2_reg[68]/C
Min Period        n/a     FDCE/C    n/a            0.550         2.500       1.950      SLICE_X132Y409  temp2_reg[69]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         1.250       0.975      SLICE_X130Y415  temp2_reg[63]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         1.250       0.975      SLICE_X132Y409  temp2_reg[69]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         1.250       0.975      SLICE_X133Y411  temp2_reg[71]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         1.250       0.975      SLICE_X134Y409  temp2_reg[76]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         1.250       0.975      SLICE_X133Y444  temp7_reg[26]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         1.250       0.975      SLICE_X119Y453  temp7_reg[32]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         1.250       0.975      SLICE_X120Y454  temp7_reg[33]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         1.250       0.975      SLICE_X119Y458  temp7_reg[38]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         1.250       0.975      SLICE_X134Y409  temp2_reg[81]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         1.250       0.975      SLICE_X131Y409  temp2_reg[83]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         1.250       0.975      SLICE_X132Y416  temp2_reg[61]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         1.250       0.975      SLICE_X130Y415  temp2_reg[63]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         1.250       0.975      SLICE_X133Y408  temp2_reg[66]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         1.250       0.975      SLICE_X133Y408  temp2_reg[68]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         1.250       0.975      SLICE_X132Y409  temp2_reg[69]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         1.250       0.975      SLICE_X136Y410  temp2_reg[72]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         1.250       0.975      SLICE_X136Y408  temp2_reg[73]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         1.250       0.975      SLICE_X134Y408  temp2_reg[74]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         1.250       0.975      SLICE_X134Y410  temp2_reg[77]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         1.250       0.975      SLICE_X133Y410  temp2_reg[78]/C



