INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'aguss' on host 'desktop-ucl1psp' (Windows NT_amd64 version 6.2) on Sat Aug 14 11:17:05 +0200 2021
INFO: [HLS 200-10] In directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale'
Sourcing Tcl script 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/solution1/export.tcl'
INFO: [HLS 200-10] Opening project 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS'.
INFO: [HLS 200-10] Opening solution 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 391.633 ; gain = 103.070
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'VQFTAXIBUS_ap_faddfsub_2_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
create_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 432.949 ; gain = 41.316
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'VQFTAXIBUS_ap_faddfsub_2_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'VQFTAXIBUS_ap_faddfsub_2_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'VQFTAXIBUS_ap_fmul_0_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'VQFTAXIBUS_ap_fmul_0_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'VQFTAXIBUS_ap_fmul_0_max_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 14 11:17:36 2021...
