#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x103a76090 .scope module, "top_tb" "top_tb" 2 3;
 .timescale -9 -9;
P_0x11760b900 .param/l "CLK_DELAY" 1 2 8, +C4<00000000000000000000000000100101>;
P_0x11760b940 .param/l "CLK_FREQ" 1 2 7, +C4<00000001100110111111110011000000>;
P_0x11760b980 .param/l "ms" 1 2 9, +C4<00000000000011110100001001000000>;
v0x10392a2b0_0 .var "clk", 0 0;
S_0x1176d4cd0 .scope module, "top_inst" "top" 2 26, 3 1 0, S_0x103a76090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "spi_mosi";
    .port_info 2 /INPUT 1 "spi_miso";
    .port_info 3 /OUTPUT 1 "spi_clk";
P_0x1176d4e40 .param/l "CPOL" 1 3 31, +C4<00000000000000000000000000000000>;
P_0x1176d4e80 .param/l "SPI_CLOCK_FREQ" 1 3 30, +C4<00000000000000011000011010100000>;
P_0x1176d4ec0 .param/l "TIMER_LEN" 1 3 12, +C4<00000000000000000000000000001111>;
P_0x1176d4f00 .param/real "TIMER_VALUE" 1 3 11, Cr<m6978000000000000gfd0>; value=27000.0
P_0x1176d4f40 .param/l "clock_frequency" 1 3 10, +C4<00000001100110111111110011000000>;
P_0x1176d4f80 .param/real "period" 1 3 9, Cr<m4189374bc6a7f000gfb8>; value=0.00100000
v0x1039f7ed0_0 .net "clk", 0 0, v0x10392a2b0_0;  1 drivers
v0x1039f53b0_0 .net "done", 0 0, L_0x1038bfc30;  1 drivers
L_0x108060010 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
RS_0x108028550 .resolv tri, v0x10380cdd0_0, L_0x108060010;
v0x1039f7010_0 .net8 "rx_data_reg", 7 0, RS_0x108028550;  2 drivers
v0x1039f93d0_0 .net "spi_clk", 0 0, L_0x102fd0540;  1 drivers
L_0x108060370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1039f4d20_0 .net "spi_miso", 0 0, L_0x108060370;  1 drivers
v0x1039f9c70_0 .net "spi_mosi", 0 0, L_0x1038f04c0;  1 drivers
v0x1039d5270_0 .var "start_transfer", 0 0;
v0x103928f50_0 .var "timer_reg", 14 0;
v0x103924740_0 .var "tx_data_reg", 7 0;
E_0x117654f30 .event posedge, v0x1038f2730_0;
S_0x1176a2370 .scope module, "spi_master_inst" "spi_master" 3 42, 4 1 0, S_0x1176d4cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "tx_data_reg";
    .port_info 2 /OUTPUT 8 "rx_data_reg";
    .port_info 3 /INPUT 1 "start_transfer";
    .port_info 4 /OUTPUT 1 "spi_mosi";
    .port_info 5 /INPUT 1 "spi_miso";
    .port_info 6 /OUTPUT 1 "spi_clk";
    .port_info 7 /OUTPUT 1 "done";
P_0x1176635d0 .param/l "CPOL" 0 4 12, +C4<00000000000000000000000000000000>;
P_0x117663610 .param/l "DONE" 1 4 47, +C4<00000000000000000000000000000010>;
P_0x117663650 .param/l "IDLE" 1 4 45, +C4<00000000000000000000000000000000>;
P_0x117663690 .param/l "MAIN_CLOCK_FREQ" 0 4 16, +C4<00000001100110111111110011000000>;
P_0x1176636d0 .param/l "NUMBER_OF_STATES" 1 4 49, +C4<00000000000000000000000000000011>;
P_0x117663710 .param/l "SPI_CLOCK_FREQ" 0 4 15, +C4<00000000000000011000011010100000>;
P_0x117663750 .param/l "SPI_CLOCK_TIMER_LEN" 1 4 19, +C4<00000000000000000000000000001001>;
P_0x117663790 .param/l "SPI_CLOCK_TIMER_VALUE" 1 4 18, +C4<00000000000000000000000100001110>;
P_0x1176637d0 .param/l "STATE_LEN" 1 4 50, +C4<00000000000000000000000000000010>;
P_0x117663810 .param/l "TRANSFER" 1 4 46, +C4<00000000000000000000000000000001>;
L_0x102ea2990 .functor AND 1, L_0x102f63f90, L_0x102f86860, C4<1>, C4<1>;
v0x117663850_0 .net *"_ivl_0", 31 0, L_0x11765fbf0;  1 drivers
L_0x1080600e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11767a450_0 .net *"_ivl_11", 30 0, L_0x1080600e8;  1 drivers
L_0x108060130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x117613a30_0 .net/2u *"_ivl_12", 31 0, L_0x108060130;  1 drivers
v0x117611210_0 .net *"_ivl_14", 31 0, L_0x102f45910;  1 drivers
v0x117611360_0 .net *"_ivl_18", 31 0, L_0x102fff510;  1 drivers
L_0x108060178 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11760eca0_0 .net *"_ivl_21", 29 0, L_0x108060178;  1 drivers
L_0x1080601c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x11760f480_0 .net/2u *"_ivl_22", 31 0, L_0x1080601c0;  1 drivers
v0x11766ea60_0 .net *"_ivl_24", 0 0, L_0x102f63f90;  1 drivers
v0x1176532a0_0 .net *"_ivl_26", 31 0, L_0x102fa9740;  1 drivers
L_0x108060208 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11765b5b0_0 .net *"_ivl_29", 27 0, L_0x108060208;  1 drivers
L_0x108060058 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11764ecb0_0 .net *"_ivl_3", 29 0, L_0x108060058;  1 drivers
L_0x108060250 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x117623020_0 .net/2u *"_ivl_30", 31 0, L_0x108060250;  1 drivers
v0x1176277c0_0 .net *"_ivl_32", 0 0, L_0x102f86860;  1 drivers
v0x11762bff0_0 .net *"_ivl_35", 0 0, L_0x102ea2990;  1 drivers
L_0x108060298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x117639090_0 .net/2u *"_ivl_36", 0 0, L_0x108060298;  1 drivers
L_0x1080600a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x11763d830_0 .net/2u *"_ivl_4", 31 0, L_0x1080600a0;  1 drivers
v0x117642060_0 .net *"_ivl_40", 31 0, L_0x1038bfa20;  1 drivers
L_0x1080602e0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x117646920_0 .net *"_ivl_43", 29 0, L_0x1080602e0;  1 drivers
L_0x108060328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1176308b0_0 .net/2u *"_ivl_44", 31 0, L_0x108060328;  1 drivers
v0x102ed1a50_0 .net *"_ivl_6", 0 0, L_0x102e6f6c0;  1 drivers
v0x102fd2880_0 .net *"_ivl_8", 31 0, L_0x102f549b0;  1 drivers
v0x102fcef50_0 .net "clk", 0 0, v0x10392a2b0_0;  alias, 1 drivers
v0x102f62a40_0 .var "current_bit_index", 3 0;
v0x102f10ec0_0 .var "current_bit_sample", 0 0;
v0x1038f2730_0 .net "done", 0 0, L_0x1038bfc30;  alias, 1 drivers
v0x1038c3210_0 .var "fsm_next_state", 1 0;
v0x1038be0a0_0 .var "fsm_state", 1 0;
v0x1038606f0_0 .var "input_register", 7 0;
v0x10380cdd0_0 .var "rx_data_reg", 7 0;
v0x103809780_0 .net "spi_clk", 0 0, L_0x102fd0540;  alias, 1 drivers
v0x103807c70_0 .var "spi_clk_source", 0 0;
v0x1038082d0_0 .var "spi_clock_timer_reg", 8 0;
v0x1038f86b0_0 .net "spi_miso", 0 0, L_0x108060370;  alias, 1 drivers
v0x1039a4ef0_0 .net "spi_mosi", 0 0, L_0x1038f04c0;  alias, 1 drivers
v0x1039f6a10_0 .net "start_transfer", 0 0, v0x1039d5270_0;  1 drivers
v0x1039fba70_0 .net "tx_data_reg", 7 0, v0x103924740_0;  1 drivers
E_0x1176282e0 .event posedge, v0x102fcef50_0;
E_0x1176294e0 .event anyedge, v0x1038be0a0_0, v0x1038082d0_0, v0x1038f86b0_0, v0x102f62a40_0;
E_0x117625e80 .event anyedge, v0x1038082d0_0, v0x1038be0a0_0, v0x102f62a40_0, v0x1039fba70_0;
E_0x11762d2d0 .event anyedge, v0x1038be0a0_0, v0x102f62a40_0, v0x1039f6a10_0;
L_0x11765fbf0 .concat [ 2 30 0 0], v0x1038be0a0_0, L_0x108060058;
L_0x102e6f6c0 .cmp/eq 32, L_0x11765fbf0, L_0x1080600a0;
L_0x102f549b0 .concat [ 1 31 0 0], v0x103807c70_0, L_0x1080600e8;
L_0x102f45910 .functor MUXZ 32, L_0x108060130, L_0x102f549b0, L_0x102e6f6c0, C4<>;
L_0x102fd0540 .part L_0x102f45910, 0, 1;
L_0x102fff510 .concat [ 2 30 0 0], v0x1038be0a0_0, L_0x108060178;
L_0x102f63f90 .cmp/eq 32, L_0x102fff510, L_0x1080601c0;
L_0x102fa9740 .concat [ 4 28 0 0], v0x102f62a40_0, L_0x108060208;
L_0x102f86860 .cmp/ne 32, L_0x102fa9740, L_0x108060250;
L_0x1038f04c0 .functor MUXZ 1, L_0x108060298, v0x102f10ec0_0, L_0x102ea2990, C4<>;
L_0x1038bfa20 .concat [ 2 30 0 0], v0x1038be0a0_0, L_0x1080602e0;
L_0x1038bfc30 .cmp/eq 32, L_0x1038bfa20, L_0x108060328;
    .scope S_0x1176a2370;
T_0 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x1038082d0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x103807c70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1038be0a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1038c3210_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x102f62a40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x102f10ec0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x1176a2370;
T_1 ;
    %wait E_0x1176282e0;
    %load/vec4 v0x1038be0a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1038082d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1038082d0_0;
    %pad/u 32;
    %cmpi/e 270, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1038082d0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x1038082d0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x1038082d0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1176a2370;
T_2 ;
    %wait E_0x1176282e0;
    %load/vec4 v0x1038be0a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x103807c70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1038082d0_0;
    %pad/u 32;
    %cmpi/e 270, 0, 32;
    %jmp/1 T_2.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1038082d0_0;
    %pad/u 32;
    %cmpi/e 135, 0, 32;
    %flag_or 4, 8;
T_2.4;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x103807c70_0;
    %inv;
    %assign/vec4 v0x103807c70_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x103807c70_0;
    %assign/vec4 v0x103807c70_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1176a2370;
T_3 ;
    %wait E_0x11762d2d0;
    %load/vec4 v0x1038be0a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1038c3210_0, 0, 2;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x102f62a40_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.5, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.6, 8;
T_3.5 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_3.6, 8;
 ; End of false expr.
    %blend;
T_3.6;
    %pad/s 2;
    %store/vec4 v0x1038c3210_0, 0, 2;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x1039f6a10_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.8, 8;
T_3.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.8, 8;
 ; End of false expr.
    %blend;
T_3.8;
    %pad/s 2;
    %store/vec4 v0x1038c3210_0, 0, 2;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x1039f6a10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_3.9, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %pad/s 2;
    %store/vec4 v0x1038c3210_0, 0, 2;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1176a2370;
T_4 ;
    %wait E_0x1176282e0;
    %load/vec4 v0x1038c3210_0;
    %assign/vec4 v0x1038be0a0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1176a2370;
T_5 ;
    %wait E_0x117625e80;
    %load/vec4 v0x1038082d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_5.2, 4;
    %load/vec4 v0x1038be0a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x1039fba70_0;
    %load/vec4 v0x102f62a40_0;
    %part/u 1;
    %assign/vec4 v0x102f10ec0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1176a2370;
T_6 ;
    %wait E_0x1176282e0;
    %load/vec4 v0x1038be0a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.2, 4;
    %load/vec4 v0x1038082d0_0;
    %pad/u 32;
    %pushi/vec4 270, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x102f62a40_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x102f62a40_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1038be0a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.3, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x102f62a40_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1176a2370;
T_7 ;
    %wait E_0x1176294e0;
    %load/vec4 v0x1038be0a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.2, 4;
    %load/vec4 v0x1038082d0_0;
    %pad/u 32;
    %pushi/vec4 270, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1038f86b0_0;
    %ix/getv 4, v0x102f62a40_0;
    %store/vec4 v0x1038606f0_0, 4, 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1176a2370;
T_8 ;
    %wait E_0x1176282e0;
    %load/vec4 v0x1038be0a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %load/vec4 v0x1038606f0_0;
    %assign/vec4 v0x10380cdd0_0, 0;
    %jmp T_8.2;
T_8.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x10380cdd0_0, 0;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1176d4cd0;
T_9 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0x103928f50_0, 0, 15;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1039d5270_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x103924740_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_0x1176d4cd0;
T_10 ;
    %wait E_0x1176282e0;
    %load/vec4 v0x103928f50_0;
    %cvt/rv;
    %pushi/real 1769472000, 4080; load=27000.0
    %cmp/wr;
    %flag_or 5, 4;
    %jmp/0xz  T_10.0, 5;
    %load/vec4 v0x103928f50_0;
    %addi 1, 0, 15;
    %assign/vec4 v0x103928f50_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x103928f50_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1176d4cd0;
T_11 ;
    %wait E_0x117654f30;
    %load/vec4 v0x1039d5270_0;
    %inv;
    %assign/vec4 v0x1039d5270_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x103a76090;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10392a2b0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x103a76090;
T_13 ;
    %delay 18000, 0;
    %load/vec4 v0x10392a2b0_0;
    %inv;
    %store/vec4 v0x10392a2b0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x103a76090;
T_14 ;
    %vpi_call 2 15 "$display", "###################################################" {0 0 0};
    %vpi_call 2 16 "$display", "Start TestBench" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x103a76090;
T_15 ;
    %vpi_call 2 20 "$dumpfile", "top_tb.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x103a76090 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x103a76090;
T_16 ;
    %delay 1410065408, 2;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "src/top_tb.v";
    "Lab 7/src/top.v";
    "Lab 7/src/spi_master.v";
